%-12345X@PJL JOB
@PJL SET RESOLUTION = 600
@PJL SET BITSPERPIXEL = 2
@PJL SET ECONOMODE = OFF
@PJL ENTER LANGUAGE = POSTSCRIPT 
%!PS-Adobe-3.0
%%Title: Microsoft Word - DGFuser280.doc
%%Creator: PScript5.dll Version 5.2
%%CreationDate: 10/29/2002 9:43:5
%%For: marabou
%%BoundingBox: (atend)
%%Pages: (atend)
%%Orientation: Portrait
%%PageOrder: Special
%%DocumentNeededResources: (atend)
%%DocumentSuppliedResources: (atend)
%%DocumentData: Clean7Bit
%%TargetDevice: (HP LaserJet 4050 Series ) (2014.108) 1
%%LanguageLevel: 2
%%EndComments

%%BeginDefaults
%%PageBoundingBox: 12 12 582 829
%%ViewingOrientation: 1 0 0 1
%%EndDefaults


%%BeginProlog
%%BeginResource: file Pscript_WinNT_ErrorHandler 5.0 0
/currentpacking where{pop/oldpack currentpacking def/setpacking where{pop false
setpacking}if}if/$brkpage 64 dict def $brkpage begin/prnt{dup type/stringtype
ne{=string cvs}if dup length 6 mul/tx exch def/ty 10 def currentpoint/toy exch
def/tox exch def 1 setgray newpath tox toy 2 sub moveto 0 ty rlineto tx 0
rlineto 0 ty neg rlineto closepath fill tox toy moveto 0 setgray show}bind def
/nl{currentpoint exch pop lmargin exch moveto 0 -10 rmoveto}def/=={/cp 0 def
typeprint nl}def/typeprint{dup type exec}readonly def/lmargin 72 def/rmargin 72
def/tprint{dup length cp add rmargin gt{nl/cp 0 def}if dup length cp add/cp
exch def prnt}readonly def/cvsprint{=string cvs tprint( )tprint}readonly def
/integertype{cvsprint}readonly def/realtype{cvsprint}readonly def/booleantype
{cvsprint}readonly def/operatortype{(--)tprint =string cvs tprint(-- )tprint}
readonly def/marktype{pop(-mark- )tprint}readonly def/dicttype{pop
(-dictionary- )tprint}readonly def/nulltype{pop(-null- )tprint}readonly def
/filetype{pop(-filestream- )tprint}readonly def/savetype{pop(-savelevel- )
tprint}readonly def/fonttype{pop(-fontid- )tprint}readonly def/nametype{dup
xcheck not{(/)tprint}if cvsprint}readonly def/stringtype{dup rcheck{(\()tprint
tprint(\))tprint}{pop(-string- )tprint}ifelse}readonly def/arraytype{dup rcheck
{dup xcheck{({)tprint{typeprint}forall(})tprint}{([)tprint{typeprint}forall(])
tprint}ifelse}{pop(-array- )tprint}ifelse}readonly def/packedarraytype{dup
rcheck{dup xcheck{({)tprint{typeprint}forall(})tprint}{([)tprint{typeprint}
forall(])tprint}ifelse}{pop(-packedarray- )tprint}ifelse}readonly def/courier
/Courier findfont 10 scalefont def end errordict/handleerror{systemdict begin
$error begin $brkpage begin newerror{/newerror false store vmstatus pop pop 0
ne{grestoreall}if errorname(VMerror)ne{showpage}if initgraphics courier setfont
lmargin 720 moveto errorname(VMerror)eq{userdict/ehsave known{clear userdict
/ehsave get restore 2 vmreclaim}if vmstatus exch pop exch pop PrtVMMsg}{
(ERROR: )prnt errorname prnt nl(OFFENDING COMMAND: )prnt/command load prnt
$error/ostack known{nl nl(STACK:)prnt nl nl $error/ostack get aload length{==}
repeat}if}ifelse systemdict/showpage get exec(%%[ Error: )print errorname
=print(; OffendingCommand: )print/command load =print( ]%%)= flush}if end end
end}dup 0 systemdict put dup 4 $brkpage put bind readonly put/currentpacking
where{pop/setpacking where{pop oldpack setpacking}if}if
%%EndResource
userdict /Pscript_WinNT_Incr 230 dict dup begin put
%%BeginResource: file Pscript_FatalError 5.0 0
userdict begin/FatalErrorIf{{initgraphics findfont 1 index 0 eq{exch pop}{dup
length dict begin{1 index/FID ne{def}{pop pop}ifelse}forall/Encoding
{ISOLatin1Encoding}stopped{StandardEncoding}if def currentdict end
/ErrFont-Latin1 exch definefont}ifelse exch scalefont setfont counttomark 3 div
cvi{moveto show}repeat showpage quit}{cleartomark}ifelse}bind def end
%%EndResource
userdict begin/PrtVMMsg{vmstatus exch sub exch pop gt{[
(Dieser Druckauftrag erfordert mehr Speicher, als auf diesem Drucker vorhanden ist. )
100 500
(Versuchen Sie es mit einer oder mehreren der folgenden Methoden und drucken Sie dann erneut:)
100 485(Wählen Sie für das Ausgabeformat die Option "Optimale Portierung".)115
470
(Stellen Sie sicher, daß auf der Registerkarte "Geräteeinstellungen" die Angabe für "Verfügbarer Postscript-Speicher" korrekt ist.)
115 455(Reduzieren Sie die Anzahl der im Dokument verwendeten Schriftarten. )
115 440(Drucken Sie das Dokument in verschiedenen Teilstücken. )115 425 12
/Times-Roman showpage(%%[ PrinterError: Low Printer VM ]%%)= true FatalErrorIf}
if}bind def end version cvi 2016 ge{/VM?{pop}bind def}{/VM? userdict/PrtVMMsg
get def}ifelse
105000 VM?
%%BeginResource: file Pscript_Win_Basic 5.0 0
/d/def load def/,/load load d/~/exch , d/?/ifelse , d/!/pop , d/`/begin , d/^
/index , d/@/dup , d/+/translate , d/$/roll , d/U/userdict , d/M/moveto , d/-
/rlineto , d/&/currentdict , d/:/gsave , d/;/grestore , d/F/false , d/T/true ,
d/N/newpath , d/E/end , d/Ac/arc , d/An/arcn , d/A/ashow , d/D/awidthshow , d/C
/closepath , d/V/div , d/O/eofill , d/L/fill , d/I/lineto , d/-c/curveto , d/-M
/rmoveto , d/+S/scale , d/Ji/setfont , d/Lc/setlinecap , d/Lj/setlinejoin , d
/Lw/setlinewidth , d/Lm/setmiterlimit , d/sd/setdash , d/S/show , d/LH/showpage
, d/K/stroke , d/W/widthshow , d/R/rotate , d/L2? false/languagelevel where{pop
languagelevel 2 ge{pop true}if}if d L2?{/xS/xshow , d/yS/yshow , d/zS/xyshow ,
d}if/b{bind d}bind d/bd{bind d}bind d/xd{~ d}bd/ld{, d}bd/bn/bind ld/lw/Lw ld
/lc/Lc ld/lj/Lj ld/sg/setgray ld/ADO_mxRot null d/self & d/OrgMx matrix
currentmatrix d/reinitialize{: OrgMx setmatrix[/TextInit/GraphInit/UtilsInit
counttomark{@ where{self eq}{F}?{cvx exec}{!}?}repeat cleartomark ;}b
/initialize{`{/Pscript_Win_Data where{!}{U/Pscript_Win_Data & put}?/ADO_mxRot ~
d/TextInitialised? F d reinitialize E}{U/Pscript_Win_Data 230 dict @ ` put
/ADO_mxRot ~ d/TextInitialised? F d reinitialize}?}b/terminate{!{& self eq
{exit}{E}?}loop E}b/suspend/terminate , d/resume{` Pscript_Win_Data `}b U `
/lucas 21690 d/featurebegin{countdictstack lucas[}b/featurecleanup{stopped
{cleartomark @ lucas eq{! exit}if}loop countdictstack ~ sub @ 0 gt{{E}repeat}
{!}?}b E/snap{transform 0.25 sub round 0.25 add ~ 0.25 sub round 0.25 add ~
itransform}b/dsnap{dtransform round ~ round ~ idtransform}b/nonzero_round{@ 0.5
ge{round}{@ -0.5 lt{round}{0 ge{1}{-1}?}?}?}b/nonzero_dsnap{dtransform
nonzero_round ~ nonzero_round ~ idtransform}b U<04>cvn{}put/rr{1 ^ 0 - 0 ~ -
neg 0 - C}b/irp{4 -2 $ + +S fx 4 2 $ M 1 ^ 0 - 0 ~ - neg 0 -}b/rp{4 2 $ M 1 ^ 0
- 0 ~ - neg 0 -}b/solid{[]0 sd}b/g{@ not{U/DefIf_save save put}if U/DefIf_bool
2 ^ put}b/DefIf_El{if U/DefIf_bool get not @{U/DefIf_save get restore}if}b/e
{DefIf_El !}b/UDF{L2?{undefinefont}{!}?}b/UDR{L2?{undefineresource}{! !}?}b
/freeVM{/Courier findfont[40 0 0 -40 0 0]makefont Ji 2 vmreclaim}b/hfRedefFont
{findfont @ length dict `{1 ^/FID ne{d}{! !}?}forall & E @ ` ~{/CharStrings 1
dict `/.notdef 0 d & E d}if/Encoding 256 array 0 1 255{1 ^ ~/.notdef put}for d
E definefont !}bind d/hfMkCIDFont{/CIDFont findresource @ length 2 add dict `{1
^ @/FID eq ~ @/XUID eq ~/UIDBase eq or or{! !}{d}?}forall/CDevProc ~ d/Metrics2
16 dict d/CIDFontName 1 ^ d & E 1 ^ ~/CIDFont defineresource ![~]composefont !}
bind d
%%EndResource
%%BeginResource: file Pscript_Win_Utils_L2 5.0 0
/rf/rectfill , d/fx{1 1 dtransform @ 0 ge{1 sub 0.5}{1 add -0.5}? 3 -1 $ @ 0 ge
{1 sub 0.5}{1 add -0.5}? 3 1 $ 4 1 $ idtransform 4 -2 $ idtransform}b/BZ{4 -2 $
snap + +S fx rf}b/rs/rectstroke , d/rc/rectclip , d/UtilsInit{currentglobal{F
setglobal}if}b/scol{! setcolor}b/colspA/DeviceGray d/colspABC/DeviceRGB d
/colspRefresh{colspABC setcolorspace}b/SetColSpace{colspABC setcolorspace}b
/resourcestatus where{!/ColorRendering/ProcSet resourcestatus{! ! T}{F}?}{F}?
not{/ColorRendering<</GetHalftoneName{currenthalftone @/HalftoneName known{
/HalftoneName get}{!/none}?}bn/GetPageDeviceName{currentpagedevice @
/PageDeviceName known{/PageDeviceName get @ null eq{!/none}if}{!/none}?}bn
/GetSubstituteCRD{!/DefaultColorRendering/ColorRendering resourcestatus{! !
/DefaultColorRendering}{(DefaultColorRendering*){cvn exit}127 string
/ColorRendering resourceforall}?}bn>>/defineresource where{!/ProcSet
defineresource !}{! !}?}if/buildcrdname{/ColorRendering/ProcSet findresource `
mark GetHalftoneName @ type @/nametype ne ~/stringtype ne and{!/none}if(.)
GetPageDeviceName @ type @/nametype ne ~/stringtype ne and{!/none}if(.)5 ^ 0 5
-1 1{^ length add}for string 6 1 $ 5 ^ 5{~ 1 ^ cvs length 1 ^ length 1 ^ sub
getinterval}repeat ! cvn 3 1 $ ! ! E}b/definecolorrendering{~ buildcrdname ~
/ColorRendering defineresource !}b/findcolorrendering where{!}{
/findcolorrendering{buildcrdname @/ColorRendering resourcestatus{! ! T}{
/ColorRendering/ProcSet findresource ` GetSubstituteCRD E F}?}b}?
/selectcolorrendering{findcolorrendering !/ColorRendering findresource
setcolorrendering}b/G2UBegin{findresource/FontInfo get/GlyphNames2Unicode get
`}bind d/G2CCBegin{findresource/FontInfo get/GlyphNames2HostCode get `}bind d
/G2UEnd{E}bind d/AddFontInfoBegin{/FontInfo 8 dict @ `}bind d/AddFontInfo{
/GlyphNames2Unicode 16 dict d/GlyphNames2HostCode 16 dict d}bind d
/AddFontInfoEnd{E d}bind d/T0AddCFFMtx2{/CIDFont findresource/Metrics2 get ` d
E}bind d
%%EndResource
end
%%EndProlog

%%BeginSetup
statusdict begin (%%[ ProductName: ) print product print ( ]%%)= flush end
[ 1 0 0 1 0 0 ] false Pscript_WinNT_Incr dup /initialize get exec
featurebegin{
%%BeginNonPPDFeature: JobTimeout 0
0 /languagelevel where{pop languagelevel}{1}ifelse 2 ge{1 dict dup/JobTimeout  4 -1 roll put setuserparams}{statusdict/setjobtimeout get exec}ifelse
%%EndNonPPDFeature
}featurecleanup

featurebegin{
%%BeginNonPPDFeature: WaitTimeout 120
120 /languagelevel where{pop languagelevel}{1}ifelse 2 ge{1 dict dup/WaitTimeout 4 -1 roll put setuserparams}{statusdict/waittimeout 3 -1 roll put}ifelse
%%EndNonPPDFeature
}featurecleanup

featurebegin{
%%BeginFeature: *HPPaperPolicy PromptUser

   <</DeferredMediaSelection true>> setpagedevice
%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *HPHalftone PrinterDefault

%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *Smoothing True

  << /PostRenderingEnhance true /PostRenderingEnhanceDetails << /REValue 2 /Type 8 >>
  >> setpagedevice
%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *PageSize A4

  <</PageSize [595 842] /ImagingBBox null>> setpagedevice
%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *MediaType None

%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *Duplex None

  <</Duplex false>> setpagedevice
%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *OptionTrays 2Trays

%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *Option3 False

%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *Option4 False
<</Collate false>> setpagedevice
%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *Option5 False

%%EndFeature
}featurecleanup
featurebegin{
%%BeginFeature: *InstalledMemory 8MB

%%EndFeature
}featurecleanup
1 setlinecap 1 setlinejoin
/mysetup [ 72 600 V 0 0 -72 600 V 11.99905 829.00067 ] def 
%%EndSetup

userdict begin /ehsave save def end
%%Page: 1 1
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol Pscript_WinNT_Incr begin
%%BeginResource: file Pscript_Text 5.0 0
/TextInit{TextInitialised? not{/Pscript_Windows_Font & d/TextInitialised? T d
/fM[1 0 0 1 0 0]d/mFM matrix d/iMat[1 0 0.212557 1 0 0]d}if}b/copyfont{1 ^
length add dict `{1 ^/FID ne{d}{! !}?}forall & E}b/EncodeDict 11 dict d/bullets
{{/bullet}repeat}b/rF{3 copyfont @ ` ~ EncodeDict ~ get/Encoding ~ 3 ^/0 eq{&
/CharStrings known{CharStrings/Eth known not{! EncodeDict/ANSIEncodingOld get}
if}if}if d E}b/mF{@ 7 1 $ findfont ~{@/Encoding get @ StandardEncoding eq{! T}{
{ISOLatin1Encoding}stopped{! F}{eq}?{T}{@ ` T 32 1 127{Encoding 1 ^ get
StandardEncoding 3 -1 $ get eq and}for E}?}?}{F}?{1 ^ ~ rF}{0 copyfont}? 6 -2 $
! ! ~ !/pd_charset @ where{~ get 128 eq{@ FDV 2 copy get @ length array copy
put pd_CoverFCRange}if}{!}? 2 ^ ~ definefont fM 5 4 -1 $ put fM 4 0 put fM
makefont Pscript_Windows_Font 3 1 $ put}b/sLT{: Lw -M currentpoint snap M 0 - 0
Lc K ;}b/xUP null d/yUP null d/uW null d/xSP null d/ySP null d/sW null d/sSU{N
/uW ~ d/yUP ~ d/xUP ~ d}b/sU{xUP yUP uW sLT}b/sST{N/sW ~ d/ySP ~ d/xSP ~ d}b/sT
{xSP ySP sW sLT}b/sR{: + R 0 0 M}b/sRxy{: matrix astore concat 0 0 M}b/eR/; , d
/AddOrigFP{{&/FontInfo known{&/FontInfo get length 6 add}{6}? dict `
/WinPitchAndFamily ~ d/WinCharSet ~ d/OrigFontType ~ d/OrigFontStyle ~ d
/OrigFontName ~ d & E/FontInfo ~ d}{! ! ! ! !}?}b/mFS{makefont
Pscript_Windows_Font 3 1 $ put}b/mF42D{0 copyfont `/FontName ~ d 2 copy ~ sub 1
add dict `/.notdef 0 d 2 copy 1 ~{@ 3 ^ sub Encoding ~ get ~ d}for & E
/CharStrings ~ d ! ! & @ E/FontName get ~ definefont}b/mF42{15 dict ` @ 4 1 $
FontName ~ d/FontType 0 d/FMapType 2 d/FontMatrix[1 0 0 1 0 0]d 1 ^ 254 add 255
idiv @ array/Encoding ~ d 0 1 3 -1 $ 1 sub{@ Encoding 3 1 $ put}for/FDepVector
Encoding length array d/CharStrings 2 dict `/.notdef 0 d & E d 0 1 Encoding
length 1 sub{@ @ 10 lt{! FontName length 1 add string}{100 lt{FontName length 2
add string}{FontName length 3 add string}?}? @ 0 FontName @ length string cvs
putinterval @ 3 -1 $ @ 4 1 $ 3 string cvs FontName length ~ putinterval cvn 1 ^
256 mul @ 255 add 3 -1 $ 4 ^ findfont mF42D FDepVector 3 1 $ put}for & @ E
/FontName get ~ definefont ! ! ! mF}b/mF_OTF_V{~ ! ~ ! 4 -1 $ ! findfont 2 ^ ~
definefont fM @ @ 4 6 -1 $ neg put 5 0 put 90 matrix R matrix concatmatrix
makefont Pscript_Windows_Font 3 1 $ put}b/mF_TTF_V{3{~ !}repeat 3 -1 $ !
findfont 1 ^ ~ definefont Pscript_Windows_Font 3 1 $ put}b/UmF{L2?
{Pscript_Windows_Font ~ undef}{!}?}b/UmF42{@ findfont/FDepVector get{/FontName
get undefinefont}forall undefinefont}b
%%EndResource
end reinitialize
Pscript_WinNT_Incr begin
%%BeginResource: file Pscript_Encoding256 5.0 0
/CharCol256Encoding[/.notdef/breve/caron/dotaccent/dotlessi/fi/fl/fraction
/hungarumlaut/Lslash/lslash/minus/ogonek/ring/Zcaron/zcaron/.notdef/.notdef
/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef
/.notdef/.notdef/.notdef/.notdef/.notdef/space/exclam/quotedbl/numbersign
/dollar/percent/ampersand/quotesingle/parenleft/parenright/asterisk/plus/comma
/hyphen/period/slash/zero/one/two/three/four/five/six/seven/eight/nine/colon
/semicolon/less/equal/greater/question/at/A/B/C/D/E/F/G/H/I/J/K/L/M/N/O/P/Q/R/S
/T/U/V/W/X/Y/Z/bracketleft/backslash/bracketright/asciicircum/underscore/grave
/a/b/c/d/e/f/g/h/i/j/k/l/m/n/o/p/q/r/s/t/u/v/w/x/y/z/braceleft/bar/braceright
/asciitilde/.notdef/Euro/.notdef/quotesinglbase/florin/quotedblbase/ellipsis
/dagger/daggerdbl/circumflex/perthousand/Scaron/guilsinglleft/OE/.notdef
/.notdef/.notdef/.notdef/quoteleft/quoteright/quotedblleft/quotedblright/bullet
/endash/emdash/tilde/trademark/scaron/guilsinglright/oe/.notdef/.notdef
/Ydieresis/.notdef/exclamdown/cent/sterling/currency/yen/brokenbar/section
/dieresis/copyright/ordfeminine/guillemotleft/logicalnot/.notdef/registered
/macron/degree/plusminus/twosuperior/threesuperior/acute/mu/paragraph
/periodcentered/cedilla/onesuperior/ordmasculine/guillemotright/onequarter
/onehalf/threequarters/questiondown/Agrave/Aacute/Acircumflex/Atilde/Adieresis
/Aring/AE/Ccedilla/Egrave/Eacute/Ecircumflex/Edieresis/Igrave/Iacute
/Icircumflex/Idieresis/Eth/Ntilde/Ograve/Oacute/Ocircumflex/Otilde/Odieresis
/multiply/Oslash/Ugrave/Uacute/Ucircumflex/Udieresis/Yacute/Thorn/germandbls
/agrave/aacute/acircumflex/atilde/adieresis/aring/ae/ccedilla/egrave/eacute
/ecircumflex/edieresis/igrave/iacute/icircumflex/idieresis/eth/ntilde/ograve
/oacute/ocircumflex/otilde/odieresis/divide/oslash/ugrave/uacute/ucircumflex
/udieresis/yacute/thorn/ydieresis]def EncodeDict/256 CharCol256Encoding put
%%EndResource
end reinitialize

%%IncludeResource: font Helvetica
Pscript_WinNT_Incr begin
%%BeginResource: file Pscript_Win_Euro_L2 5.0 0
/UseT3EuroFont{/currentdistillerparams where{pop currentdistillerparams
/CoreDistVersion get 4000 le}{false}ifelse}bind def/NewEuroT3Font?{dup/FontType
get 3 eq{dup/EuroFont known exch/BaseFont known and}{pop false}ifelse}bind def
/T1FontHasEuro{dup/CharStrings known not{dup NewEuroT3Font?{dup/EuroGlyphName
get exch/EuroFont get/CharStrings get exch known{true}{false}ifelse}{pop false}
ifelse}{dup/FontType get 1 eq{/CharStrings get/Euro known}{dup/InfoDict known{
/InfoDict get/Euro known}{/CharStrings get/Euro known}ifelse}ifelse}ifelse}bind
def/FontHasEuro{findfont dup/Blend known{pop true}{T1FontHasEuro}ifelse}bind
def/EuroEncodingIdx 1 def/EuroFontHdr{12 dict begin/FontInfo 10 dict dup begin
/version(001.000)readonly def/Notice(Copyright (c)1999 Adobe Systems
Incorporated. All Rights Reserved.)readonly def/FullName(Euro)readonly def
/FamilyName(Euro)readonly def/Weight(Regular)readonly def/isFixedPitch false
def/ItalicAngle 0 def/UnderlinePosition -100 def/UnderlineThickness 50 def end
readonly def/FontName/Euro def/Encoding 256 array 0 1 255{1 index exch/.notdef
put}for def/PaintType 0 def/FontType 1 def/FontMatrix[0.001 0 0 0.001 0 0]def
/FontBBox{-25 -23 1500 804}readonly def currentdict end dup/Private 20 dict dup
begin/ND{def}def/NP{put}def/lenIV -1 def/RD{string currentfile exch
readhexstring pop}def/-|{string currentfile exch readstring pop}executeonly def
/|-{def}executeonly def/|{put}executeonly def/BlueValues[-20 0 706 736 547 572]
|-/OtherBlues[-211 -203]|-/BlueScale 0.0312917 def/MinFeature{16 16}|-/StdHW
[60]|-/StdVW[71]|-/ForceBold false def/password 5839 def/Erode{8.5 dup 3 -1
roll 0.1 mul exch 0.5 sub mul cvi sub dup mul 71 0 dtransform dup mul exch dup
mul add le{pop pop 1.0 1.0}{pop pop 0.0 1.5}ifelse}def/OtherSubrs[{}{}{}
{systemdict/internaldict known not{pop 3}{1183615869 systemdict/internaldict
get exec dup/startlock known{/startlock get exec}{dup/strtlck known{/strtlck
get exec}{pop 3}ifelse}ifelse}ifelse}executeonly]|-/Subrs 5 array dup 0
<8E8B0C100C110C110C210B>put dup 1<8B8C0C100B>put dup 2<8B8D0C100B>put dup 3<0B>
put dup 4<8E8C8E0C100C110A0B>put |- 2 index/CharStrings 256 dict dup begin
/.notdef<8b8b0d0e>def end end put put dup/FontName get exch definefont pop}bind
def/AddEuroGlyph{2 index exch EuroEncodingIdx 1 eq{EuroFontHdr}if systemdict
begin/Euro findfont dup dup/Encoding get 5 1 roll/Private get begin/CharStrings
get dup 3 index known{pop pop pop pop end end}{begin 1 index exch def end end
end EuroEncodingIdx dup 1 add/EuroEncodingIdx exch def exch put}ifelse}bind def
/GetNewXUID{currentdict/XUID known{[7 XUID aload pop]true}{currentdict/UniqueID
known{[7 UniqueID]true}{false}ifelse}ifelse}bind def/BuildT3EuroFont{exch 16
dict begin dup/FontName exch def findfont dup/Encoding get/Encoding exch def
dup length 1 add dict copy dup/FID undef begin dup dup/FontName exch def
/Encoding 256 array 0 1 255{1 index exch/.notdef put}for def GetNewXUID{/XUID
exch def}if currentdict end definefont pop/BaseFont exch findfont 1000
scalefont def/EuroFont exch findfont 1000 scalefont def pop/EuroGlyphName exch
def/FontType 3 def/FontMatrix[.001 0 0 .001 0 0]def/FontBBox BaseFont/FontBBox
get def/Char 1 string def/BuildChar{exch dup begin/Encoding get 1 index get
/Euro eq{BaseFont T1FontHasEuro{false}{true}ifelse}{false}ifelse{EuroFont
setfont pop userdict/Idx 0 put EuroFont/Encoding get{EuroGlyphName eq{exit}
{userdict/Idx Idx 1 add put}ifelse}forall userdict/Idx get}{dup dup Encoding
exch get BaseFont/Encoding get 3 1 roll put BaseFont setfont}ifelse Char 0 3 -1
roll put Char stringwidth newpath 0 0 moveto Char true charpath flattenpath
pathbbox setcachedevice 0 0 moveto Char show end}bind def currentdict end dup
/FontName get exch definefont pop}bind def/AddEuroToT1Font{dup findfont dup
length 10 add dict copy dup/FID undef begin/EuroFont 3 -1 roll findfont 1000
scalefont def CharStrings dup length 1 add dict copy begin/Euro{EuroFont
setfont pop EuroGBBox aload pop setcachedevice 0 0 moveto EuroGName glyphshow}
bind def currentdict end/CharStrings exch def GetNewXUID{/XUID exch def}if 3 1
roll/EuroGBBox exch def/EuroGName exch def currentdict end definefont pop}bind
def/BuildNewFont{UseT3EuroFont{BuildT3EuroFont}{pop AddEuroToT1Font}ifelse}bind
def/UseObliqueEuro{findfont/FontMatrix get dup 2 get 0 eq exch dup 0 get exch 3
get eq and UseT3EuroFont or}bind def
%%EndResource
end reinitialize
7500 VM?
/Helvetica FontHasEuro not
{
/Euro.Helvetica
 [556 0 24 -19 541 703 ] 
<A3F8C00DD4E90378DA01F779D301F808D301F904DA01F899F908156CB447AD338B08FB2D
8B372B7BFB37085806724305D30644075B06724305DA06A0FB36E035F7218B08E08BCDB7
939208EE077A71405E418B083F8B4CCE84F108F76506A3D305FB8306D207F79C06A3D305
FBB10692E2B7E8F28B08E08BBE62A45A08090E>
AddEuroGlyph
/Euro /Helvetica /Helvetica-Copy BuildNewFont
} if
F /F0 0 /256 T /Helvetica mF 
/F0SC2 F0 [194.664 0 0 -194.664 0 0 ] mFS
F0SC2 Ji 
1376 1834 M (DGF)[141 152  0]xS 
1788 1834 M (-)S 
1853 1834 M (4C User's Manual)[107 141 54 141 98 108 66 36 98 54 161 108 108 109 108  0]xS 
3393 1834 M ( )S 
/F0S71 F0 [113.879 0 0 -113.879 0 0 ] mFS
F0S71 Ji 
1784 2857 M (Version 2)[76 63 38 58 25 63 63 32  0]xS 

%%IncludeResource: font Helvetica-Bold
7500 VM?
/Helvetica-Bold FontHasEuro not
{
/Euro.Helvetica-Bold
 [556 0 12 -19 563 710 ] 
<97F8C00DDBF7240378F70401F774EA01F803EA01F8EAF70401F8BBF9011571B141BE278B
08FB278B303173FB32085906642C05DB0676078B828C828B82086206632C05E506A8FB3A
EC3EF71B8B08C18BC192B9A908F71407676C54754C8B083B8B6ED483C508F72C06B3EA05
FB5E06BB07F77106B3EA05FB91069AE5B2B9CC8B08C98BB26FA17408A07691828F830809
0E>
AddEuroGlyph
/Euro /Helvetica-Bold /Helvetica-Bold-Copy BuildNewFont
} if
F /F1 0 /256 T /Helvetica-Bold mF 
/F1S71 F1 [113.879 0 0 -113.879 0 0 ] mFS
F1S71 Ji 
2264 2857 M (.)S 
F0S71 Ji 
2296 2857 M (80, May 2002)[63 64 31 31 95 64 55 32 63 64 63  0]xS 
2984 2857 M ( )S 

%%IncludeResource: font Times-Bold
7500 VM?
/Times-Bold FontHasEuro not
{
/Euro.Times-Bold
 [500 0 19 -13 492 688 ] 
<9EF8880DF84CA6037EA701F791C801F7FFC801F928A7018F0AC3F73203F852A6037EA701
F791C801F7FFC801F928A701F86DF89C15F73A0770068875877D778B08858B749A799308
7E916E946B8B08358BFB144773FB58086506774E05C1065A076706774E05C7069DFB27E1
FB0BF7188B088F0AC3F73203F84CA6037EA701F791C801F7FFC801F928A701B88BAA9F91
8E089C939892908B089F8B8F7D8E7508A606F7450772067A3F5240538B084F8B68EC89F7
2108F72F06A0C805FB4506BC07F75506A0C805FB690690F71CA9EFC88B088F0AF852A603
7EA701F791C801F7FFC801F928A701D58BB93A9C5008090E>
AddEuroGlyph
/Euro /Times-Bold /Times-Bold-Copy BuildNewFont
} if
F /F2 0 /256 T /Times-Bold mF 
/F2S61 F2 [97.332 0 0 -97.332 0 0 ] mFS
F2S61 Ji 
1671 3849 M (X)S 
1741 3849 M (-)S 
1773 3849 M (Ray Instrumentation Associates)[71 48 49 24 38 54 39 32 44 54 80 44 53 32 49 32 27 50 55 24 70 38 38 49 42 28 48 32 43  0]xS 
3098 3849 M ( )S 
2023 3961 M (8450 Central Ave)[48 49 49 48 25 70 43 54 32 43 49 27 24 70 49  0]xS 
2746 3961 M ( )S 
1991 4073 M (Newark, CA 94560)[71 42 71 49 44 52 25 24 70 70 25 48 49 49 48  0]xS 
2777 4073 M ( )S 
1922 4185 M (Phone: \(510\) 494)[60 53 49 54 43 32 25 32 48 49 50 32 24 49 49  0]xS 
2619 4185 M (-)S 
2651 4185 M (9020)[49 49 48  0]xS 
2846 4185 M ( )S 
1974 4297 M (Fax: \(510\) 494)[59 49 49 32 24 32 49 49 48 32 25 48 49  0]xS 
2568 4297 M (-)S 
2600 4297 M (9040)[48 49 49  0]xS 
2794 4297 M ( )S 
1981 4409 M (Web: www.xia.com)[97 43 53 33 24 71 71 71 24 49 27 49 24 43 49  0]xS 
2788 4409 M ( )S 
2385 4521 M ( )S 
Pscript_WinNT_Incr begin
%%BeginResource: file Pscript_Win_Dib_L2 5.0 0
/iw 0 d/ih 0 d/im_save 0 d/s 0 d/polarity 0 d/smoothflag 0 d/mystring 0 d/bpc 0
d/maskcolor 0 d/mask? F d/setup1asciiproc{[currentfile mystring/readhexstring
cvx/! cvx]cvx bind}b/setup1binaryproc{[currentfile mystring/readstring cvx/!
cvx]cvx bind}b/setup2asciiproc{currentfile/ASCII85Decode filter/RunLengthDecode
filter}b/setup2binaryproc{currentfile/RunLengthDecode filter}b/jpegasciiproc
{currentfile/ASCII85Decode filter<</Relax 1>>/DCTDecode filter}b/jpegbinaryproc
{currentfile<</Relax 1>>/DCTDecode filter}b/mycolorspace{colspABC}d/myimagedict
{/myimagedict 10 dict d myimagedict @ `/ImageType 1 d/MultipleDataSource F d E}
b/imageprocarray[/setup1binaryproc/setup1asciiproc/setup2binaryproc
/setup2asciiproc/setup1binarydecodeproc/setup1asciidecodeproc]d/jpegprocarray[
/jpegasciiproc/jpegbinaryproc]d/Q{/im_save save d scol imageprocarray ~ get/s ~
, d/polarity ~ d/smoothflag ~ d +/dx 2 ^ d/dy 1 ^ d +S/mystring ~ string d/bpc
~ d/ih ~ d/iw ~ d fx rf}b/X{/im_save save d/mask? ~ d/maskcolor ~ d
imageprocarray ~ get/s ~ , d/polarity ~ d/smoothflag ~ d +/dx 2 ^ d/dy 1 ^ d +S
/mystring ~ string d/bpc ~ d/ih ~ d/iw ~ d}b/Z{im_save restore}b/beginjpeg{
/jpeg_save save d jpegprocarray ~ get/jpegimageproc ~ , d + +S/bpc ~ d/ih ~ d
/iw ~ d bpc 24 eq{/DeviceRGB}{/DeviceGray}? setcolorspace myimagedict @ `
/ImageType 1 d/Width iw d/Height ih d/Decode bpc 24 eq{[0 1 0 1 0 1]}{[0 1]}? d
/ImageMatrix[iw 0 0 ih 0 0]d/BitsPerComponent 8 d/DataSource jpegimageproc d E
image}b/endjpeg{jpeg_save restore}b/Y{scol myimagedict @ ` mask?{/polarity
maskcolor 0 get 0 eq{T}{F}? d}if/Width iw d/Height ih d/Decode polarity{[1 0]}{
[0 1]}? d/ImageMatrix[iw 0 0 ih 0 0]d/DataSource s d/BitsPerComponent 1 d
/Interpolate smoothflag d E imagemask}bd/doclutimage{/rgbclut ~ d bpc @ 8 eq{!
255}{@ 4 eq{! 15}{2 eq{3}{1}?}?}?/hival ~ d[/Indexed currentcolorspace hival
rgbclut]setcolorspace myimagedict @ ` mask?{/ImageType 4 d/MaskColor maskcolor
d}if/Width iw d/Height ih d/Decode[0 hival]d/ImageMatrix[iw 0 0 ih 0 0]d
/DataSource s d/BitsPerComponent bpc d/Interpolate smoothflag d E image}b
/doCMYKclutimage{/CMYKclut ~ d bpc @ 8 eq{! 255}{4 eq{15}{3}?}?/hival ~ d[
/Indexed/DeviceCMYK hival CMYKclut]setcolorspace myimagedict @ ` mask?{
/ImageType 4 d/MaskColor maskcolor d}if/Width iw d/Height ih d/Decode[0 hival]d
/ImageMatrix[iw 0 0 ih 0 0]d/DataSource s d/BitsPerComponent bpc d/Interpolate
smoothflag d E image}b/doNimage{bpc 24 eq{currentcolorspace}{colspA}?
setcolorspace myimagedict @ ` mask?{/ImageType 4 d/MaskColor maskcolor d}if
/Width iw d/Height ih d/Decode bpc 24 eq{[0 1 0 1 0 1]}{[0 1]}? d/ImageMatrix
[iw 0 0 ih 0 0]d/DataSource s d/BitsPerComponent bpc 24 eq{8}{bpc}? d
/Interpolate smoothflag d E image}b/doCMYKimage{/DeviceCMYK setcolorspace
myimagedict @ ` mask?{/ImageType 4 d/MaskColor maskcolor d}if/Width iw d/Height
ih d/Decode[0 1 0 1 0 1 0 1]d/ImageMatrix[iw 0 0 ih 0 0]d/DataSource s d
/BitsPerComponent 8 d/Interpolate smoothflag d E image}b
%%EndResource
end reinitialize
: 250 180 8 250 674 359 2047 4543 F F 3 [ 0 ] F 
X
doNimage
p]'k)eGmi6q#BFphuEEicN!Y=oGc<[cPuZZjW!+WpD_EXqZ$%(f)O#7q#B@nj8\ZhdJs+Dmi0jX
cl;WWiu@1]mMjXTqu?+(f)O)9o`*qjkPsrhe,T@GmMjdXdMqZTj;[@`ll4ISr;Z1(fDj8<n,MGf
l2U)heGoLIll4XXdi7WQjr<RblPnCSrVu4'g&KSAkPs`blMp,gec5UJll4XXeJm]OkSrgel5S:R
rr;7&g],eCjT"H`li62gf)PaLl5SLXeJmTLko8sgko84Rrr;4%h>c"Ej8\?_m/Q8gf)PdMkSr@X
eJmNJl5T-jjr;qPs8V:%h>c"EirA9_mJl;ffDkmNk8W=YeJmKIl5T-jjr;qPs8V7$huD4GiW&0^
mJl;ffDkmNjr<:Ze/R?GlPo9lj;ZbOs8V4#iW%CHi;`*^mf2>ef`(sOjW!1Ye/R?GlPo9lj;ZbO
!<;+!j8[RIi;`*^n,MDef`(sOj;[.Zdi76FlPo<miu?YNs8V.!jo<aJhuE$^n,MAdg&M*Pj;[4\
dMq*Dll5EniZ$SNs8V.!jo<aJhuE$^n,MAdg&M*Piu@1]dMq'Cll5Hoi#CDMs8V*ukPrsLhZ)p]
nGhDcgAh3Qiu@1]dMq'Cll5Hoi#CDMs8V*ukPrsLhZ)p]nGhDcgAh0Piu@7_d2UsBll5Kph](;L
rr:ssli5<NhZ)p]nc.Gbg].9QiZ%4`cl:jAll5KphAb5Lr;Ygsli5<NhZ)p]o)IMbg].3Oj;[Fb
cl:jAll5Nqh&G,Kqu>^rmJkKOhZ)p]o)IJah#I9Oiu@Iebo>U@lPoHqgDerJqu>[qn,LWOi;`*^
oDdPah#I6Nj;[Rfbo>U@lPoHqg)JlJqZ#Uqn,LWOi;`*^oDdM`h>d<Nj;[XhbT#L?lPoHqg)JlJ
q#BCooDcrPirA9_o`*S`h>d9Mj;[^jarB@?l5TBqfc/cIp]'=ooDcoOjT"H`o`*P_hZ*?MjW!gk
aW'=@ko99pfGi]Ip]':np&E)PjT"H`p&EV_hZ*?Mj;[dla;a4?ko9<qf,NTHpAa1mp]&5Pk5XWa
p&ES^huEBLjW!sojr=:!j;[=_k8X-peJmEGp&F+mp]'@prVtptkl9fbpA`Y^huE?K_AiCPj;[Ca
jr=$oeJmEGo`)cIqu>^rlMoucpA`Y^huE<J`#JOPiu@Fdj;[gme/R?GoDccKq#B=mnGhMfp]&\]
i;`EK`>eUPiZ%Ceiu@amdi76Fo)H`Lp]'1ko)I\gp]&\]i;`BJ`uFdQi>_@fiZ%Xldi76Fnc-ZL
p]'4l!<<!:qu>Ikq#Ab]i;`<HarC'SZQ&]>dMq-EnGgWMpA_H<q#Ab]i;`<HarC'SZQ&`?cl:sD
nGgWMpA_H<q>\e\iW&BHbT$6TZQ&`?cl:sDmf1QOo`)6:q>\b[irAHHc5ZEUZQ&`?cPtmDmJkNP
oDc-9q>\b[irAEGcl;TVZQ&`?cPtmDm/PKQo)H$8q>\b[irABFdi7iWZQ&c@bo>^Cm/PNRnc,p7
qZ"eZj8\HFeJn#XZQ&c@bo>^Cli5KSnGfg6qZ"eZj8\EEf,O2Yi>_@fiZ%dpjr=@#kSrU_l2TBT
n,MDemf2>equ>gurVu+$jT"KEfGj;Ziu@Fdj;\!rk8XC"ko8^`l2TEUmf2>em/Q/dr;YmurVu+$
jT"KEfc0AZj;[IcjW"-tjr=:!ko8^`l2THVmJl8elMoucr;YmurVu(#jo=TFg)KGZjW!Lbjr=6u
jr=:!kSrX`kl9EWm/Q2ekl9fbr;Yq!qu>n"jo=NDhAbe\jr<Oak8XC"jr=3tkSr[akPsBXli6)d
kl9fbrVu"!qu>k!k5XWEhAbe\k8WR`kSsL#jr=3tkSr[akPsBXli6,ek5XWarVu"!qu>k!k5XTD
i#Ct]k8WR`kSsO$jr=0skSr[ak5X?YlMp#dk5XWarr;+"q>]XtkPs]Ei#Ct]k8WR`kSsO$jr=-r
kSr^bk5X?YlMp&ejT"H`s8V1"q>]XtkPs]Ei#Ct]kSrU_ko9[&jW"$qkSr^bk5X?YlMp&ejT"H`
s8V4#q#BLrkl9fFi#Ct]kSrU_ko9[&jr='pkSrack5X?YlMp&ejT"H`s8V4#p]'Frkl9fFi#Ct]
kSrU_ko0X&jr=$ok8W[ck5X?YlMp&ejT"H`!<;1#pAa:pl2ToGi#Ct]kSrU_ko0X&jr=$ok8W[c
k5X?YlMp&ejT!IDp&F4pl2ToGi#Ct]kSrU_bo??UkSrddkPsBXli6/fjT!LEo`+(nlMp&IhAbe\
kSrU_c5ZEUk8W^dkl9EWm/Q8gjT!LEo`+(nlMp,Kg)KGZkSrU_c5ZEUjr<Xdl2THVmJlAhjT!LE
o`+%mli65Lg)KGZkSrU_cPuHTk8Wael2THVmJlAhjT!OFo)Iklli68MfGj8YkSrU_cPuHTk8Wae
lMoKUmf2JijT!OFo)Iklli6;Nef4)XkSrU_cPuHTjr<[em/PQSnGh\kjSu%qm/QGPe/RoWkSrU_
V&Se$mJkTRnc.eljSu"pmJlSRdMq`VkSrU_U`8_$mf1WQo)InmjSu"pmJlYTcPuHTkSrU_U`8_$
n,L]Qo)InmjSu"pmJl\Ubo?9SkSrU_UDrY$nGg`PoDe"njSttomf2hWb8^*RkSrU_UDrY$nc-`N
p&F4pjStqnn,MqXarC$RkSrU_U)WS$o)HcMpAa=qjStqnn,MtYa;ajQkSrU_U)WS$oDcfLq#BLr
jStqnn,N%[`>eUPk8WL^Tc<M$o`)lLq#BLrjStnmnGi1]`#JOPjr<C]Tc<M$p&DrLq>]RrjStnm
nGi4^^`3:Qj;[1[TH!G$p]$j)jStklnc/@`T,ZkkTH!G$q#?p)jSun4!<;."nc/CaSf?bj]c-tO
jW!aiq>]Cmp]&8QjT!^KkPsZ`o)JRdi>_Iia;a4?eJmWMk8X!lqZ#Lnp&E)PjT!aLjo=K_o)JUe
i>_CgaW'=@eJmTLk8X$mqu>UooDcoOjT!aLjT"B^oDeagi>_=earBFAef3ZLk8X$mr;Y^pnc-`N
jT!dMj8\9]oDeagi>_=earBFAef3WKk8X'nr;Yaqn,LQMjT!dMirA0\o`+jhiZ%@db8]OBef3WK
k8X'nr;YdrmJkBLjT!gNi;`![o`+jhiu@CcbT#XCf,NZJkSs0orVtmsli53KjT!gNi;_sZp&G!j
iu@=abo>aDfGi`Jk8X*orVtmsli53KjT!jOhuDjYp&G!jj;[@`c5YjEfGi]Ik8X-prVtptl2T$J
jT!jOhZ)aXpAb-lj;[:^cPtsFfc/cIk8X-prr;(!jo<[HjT!mPh>cXWpAb-ljW!=]cl;'Gfc/cI
k8X-prr;(!jo<[HjT!pQg]-FUp](6mjW!=]cl;'Gg)JfHk8X0qrr;+"j8[LGjT!pQg]-FUp](6m
k8WC[dMq9IgDeiGk8X3rrr;.#iW%=FjT!sRg&L4Sq#CBok8W=Ydi7BJgDeiGk8X3rs8V7$huD.E
jT!sRg&L4Sq#CBok8W=Ydi7BJg`+oGk8X3rs8V:%h>btDjT"!SfDk%Rq#CBokSr@Xe/RKKg`+lF
kSs<srr;7&g],hDj8[pSf)OnPq>^Hol5SLXef3ZLh&FrFk8X6srr;:'g&KYCj8[pSf)OnPq>^Ho
lPnOWf,NcMh&FrFk8X6srr;:'g&KYCj8[sTeGn_Oq>^Enm2O[Wfc/oMh]()Fko9EtrVu7(fDjMC
iW%dSeGnbPq#C9lmMjaWg)JuMi>^5Fl5TNur;Z1(f)OGCi;_aTdf8SOq#C6kmi0gWg`,,Miu?AF
ll5^!qZ$()e,S8Dh#HITcN!;OpAb!hnJfsWhAb8MjVuMFmMkm"q#Bt*dJr/Eg&L1Rc2[8Pp&Fge
oGc3Xi>^JMjr;SFn/M'#p]'q+cMurEfDk(SaoCrOo`+R`q]!`YkSqnKn/K=Gp`&c'o`+e-bQ$cF
d/WSS`;fTOnc+1?L];r*L];r*L]7~> Z
; 
%%IncludeResource: font Times-Roman
7500 VM?
/Times-Roman FontHasEuro not
{
/Euro.Times-Roman
 [500 0 24 -14 493 676 ] 
<A3F8880DC0EB03F854F743950C0C037DA501F7A0BB01F805BB01F91EA501F869F8911584
F73A0576068478827E7F8B087F8B70AC438B082A8BFB0D6471FB700863067C5B05BE068A
7E8B878B7D08750764067D5B05C206A0FB7BF71858E88B088F0AC0EB03F84BF789950C0C
037DA501F7A0BB01F805BB01F91EA501CA8BACAC998B08988B95809076088F0AC0EB03F8
54F743950C0C037DA501F7A0BB01F805BB01F91EA501A00692F73705750675FB09417667
8B083A8B43C182F75E08F7740699BB05FB84069C078B978C978B9708F7950699BB05FBA1
069AF755D5B3D18B08AB8BDD71A2FB0708090E>
AddEuroGlyph
/Euro /Times-Roman /Times-Roman-Copy BuildNewFont
} if
F /F3 0 /256 T /Times-Roman mF 
/F3S61 F3 [97.332 0 0 -97.332 0 0 ] mFS
F3S61 Ji 
2721 4902 M ( )S 
2385 4990 M ( )S 
2385 5102 M ( )S 
F2S61 Ji 
633 5216 M (Disclaimer)[70 27 38 43 27 49 28 80 43  0]xS 
1080 5216 M ( )S 

%%IncludeResource: font Courier
7500 VM?
/Courier FontHasEuro not
{
/Euro.Courier
 [600 0 17 -12 578 584 ] 
<9CF8EC0DD1C303F88DC1037FC201F760C201F7CEC201F8A5C201F76004DB06A8FB0FE32E
F7278B08DA8BD8A8C8B80873BA0556644870478B08278B39C56DF208F776069FC205FB94
068B968A968B96088B928B938C9208F7A6069FC205FBB106A3EAD3CCEB8B08D18BD071B1
63084307C106F75507550656075AAE569D438B08FB188B2D2D70FB0D085106775405D106
7A078B7E8C7F8C7E085706090E>
AddEuroGlyph
/Euro /Courier /Courier-Copy BuildNewFont
} if
F /F4 0 /256 T /Courier mF 
/F4S50 F4 [80.785 0 0 -80.785 0 0 ] mFS
F4S50 Ji 
633 5308 M ( )S 
F3S61 Ji 
633 5417 M (Information furnished by XIA is believed to be accurate and reliable.)
[31 50 32 48 33 75 43 27 28 48 49 24 32 49 32 49 27 38 49 43 48 25 50 48 24 71 31 71 24 27 38 24
49 43 27 27 43 49 43 48 25 27 49 24 49 42 26 43 43 43 49 32 43 27 43 25 43 49 48 25 32 43 27 27
43 49 27 43  0]xS 
3320 5417 M ( However, XIA )[25 70 49 71 43 49 43 32 24 24 71 32 71  0]xS 
633 5529 M (assumes no responsibility for its use, or for any infringement of patents, or other rights of )
[43 38 37 49 75 43 38 24 49 49 25 32 43 38 48 49 49 38 27 49 27 27 27 28 46 26 32 49 33 24 27 27
38 25 48 38 43 24 25 48 33 24 32 49 32 25 43 51 46 25 27 50 32 32 27 50 47 44 75 43 49 27 24 49
32 24 49 43 28 43 49 27 38 24 24 49 32 25 49 27 49 43 32 24 32 29 47 49 27 38 25 48 32  0]xS 
633 5641 M (third parties, which may result from its use. No license is granted by implication or )
[27 49 27 32 49 24 49 43 32 27 27 43 38 24 25 70 48 28 42 49 25 75 45 47 25 32 43 38 49 27 27 25
32 32 49 75 25 27 27 38 25 48 38 43 24 25 70 48 25 27 27 44 43 49 37 43 25 27 38 25 48 32 43 48
28 43 48 25 50 47 24 28 75 49 27 28 43 43 27 28 48 49 24 49 32  0]xS 
633 5753 M (otherwise under the patent rights of XIA. XIA reserves the rig)
[48 28 48 43 32 70 28 38 42 25 48 49 49 44 32 24 27 49 43 24 49 43 27 44 48 28 24 32 28 47 49 27
38 24 49 32 24 71 32 70 25 24 71 31 70 26 32 43 39 42 33 48 43 38 24 28 48 43 24 33 28  0]xS 
3050 5753 M (ht to change the DGF )[49 27 25 27 49 24 43 49 43 50 48 42 26 27 49 42 25 70 71 53  0]xS 
633 5865 M (product, its documentation, and the supporting software without prior notice. )
[48 33 48 49 49 42 28 24 24 28 27 38 24 49 48 43 49 76 43 48 28 42 28 27 49 48 25 24 43 48 49 24
28 48 43 24 38 49 49 48 49 32 27 28 49 47 24 38 50 32 27 70 43 32 43 26 70 27 27 49 48 49 27 25
48 32 28 48 33 24 49 48 27 28 43 43 25  0]xS 
3652 5865 M ( )S 
633 5977 M ( )S 
LH
(%%[Page: 1]%%) = 
%%PageTrailer

%%Page: 2 2
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (2)S 
633 865 M (1)S 
681 865 M ( )S 
1119 865 M (Setting up)[54 43 27 27 27 50 47 24 49  0]xS 
1533 865 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2312 865 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3090 865 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3869 865 M (........)[24 25 24 24 25 24 24  0]xS 
4084 865 M (4)S 
4133 865 M ( )S 
730 977 M (1.1)[49 24  0]xS 
852 977 M ( )S 
1119 977 M (Scope of document)[54 43 48 49 43 24 50 32 24 49 49 42 50 75 43 49  0]xS 
1874 977 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2652 977 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3431 977 M (..........................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 977 M (4)S 
4133 977 M ( )S 
730 1089 M (1.2)[49 24  0]xS 
852 1089 M ( )S 
1119 1089 M (Insta)[31 49 38 27  0]xS 
1307 1089 M (llation)[27 28 43 27 27 49  0]xS 
1557 1089 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2336 1089 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3115 1089 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3893 1089 M (.......)[25 24 24 25 24 24  0]xS 
4084 1089 M (4)S 
4133 1089 M ( )S 
730 1201 M (1.3)[49 24  0]xS 
852 1201 M ( )S 
1119 1201 M (Establishing Communication)[60 38 27 43 48 28 27 38 49 27 48 47 25 65 49 76 75 49 49 27 43 43 28 27 49  0]xS 
2263 1201 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3042 1201 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3820 1201 M (..........)[25 24 24 25 24 24 25 24 24  0]xS 
4084 1201 M (6)S 
4133 1201 M ( )S 
827 1313 M (1.3.1)[49 24 49 24  0]xS 
1022 1313 M ( )S 
1119 1313 M (IGOR reports compile error)[32 71 70 65 24 32 43 49 48 33 27 38 25 43 49 75 48 27 28 43 25 43 33 32 49  0]xS 
2214 1313 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2993 1313 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3772 1313 M (............)[24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1313 M (6)S 
4133 1313 M ( )S 
827 1425 M (1.3.2)[49 24 49 24  0]xS 
1022 1425 M ( )S 
1119 1425 M (Windows reports illegal operation by IGOR)[90 28 49 48 49 70 38 25 33 42 49 49 32 27 38 24 28 27 27 44 48 42 28 25 49 48 43 32 43 27 28 48
49 24 51 47 25 31 70 70  0]xS 
2847 1425 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3626 1425 M (..................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1425 M (6)S 
4133 1425 M ( )S 
827 1536 M (1.3.3)[49 24 49 24  0]xS 
1022 1536 M ( )S 
1119 1536 M (CAMAC Cont)[66 70 85 70 66 24 65 49 48  0]xS 
1690 1536 M (roller)[32 49 27 27 43  0]xS 
1922 1536 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2701 1536 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3480 1536 M (........................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1536 M (7)S 
4133 1536 M ( )S 
827 1648 M (1.3.4)[49 24 49 24  0]xS 
1022 1648 M ( )S 
1119 1648 M (Getting Started)[70 43 28 27 27 50 46 26 53 27 43 32 28 42  0]xS 
1728 1648 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2506 1648 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3285 1648 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1648 M (7)S 
4133 1648 M ( )S 
633 1760 M (2)S 
681 1760 M ( )S 
1119 1760 M (Theory of operation)[60 48 43 49 34 47 24 49 32 24 49 48 44 32 43 27 28 48  0]xS 
1898 1760 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2677 1760 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3455 1760 M (.........................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1760 M (9)S 
4133 1760 M ( )S 
730 1872 M (2.1)[49 24  0]xS 
852 1872 M ( )S 
1119 1872 M (Analog signal conditioning)[70 49 43 27 50 47 24 38 28 48 49 43 27 25 43 48 49 49 27 27 27 49 49 27 50  0]xS 
2190 1872 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2969 1872 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3747 1872 M (.............)[25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1872 M (9)S 
4133 1872 M ( )S 
730 1984 M (2.2)[49 24  0]xS 
852 1984 M ( )S 
1119 1984 M (Real)[66 42 43  0]xS 
1297 1984 M (-)S 
1330 1984 M (time processing units)[27 27 75 43 24 50 32 49 42 43 38 38 27 50 48 24 49 48 29 27  0]xS 
2166 1984 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2944 1984 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3723 1984 M (..............)[24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
4084 1984 M (9)S 
4133 1984 M ( )S 
730 2096 M (2.3)[49 24  0]xS 
852 2096 M ( )S 
1119 2096 M (Digital signal processor \(DSP\))[70 29 46 28 27 43 27 24 38 28 47 50 43 27 24 49 32 49 44 42 38 38 49 32 24 33 71 53 55  0]xS 
2312 2096 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3090 2096 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3869 2096 M (......)[24 25 24 24 25  0]xS 
4035 2096 M (10)[49  0]xS 
4133 2096 M ( )S 
730 2208 M (2.4)[49 24  0]xS 
852 2208 M ( )S 
1119 2208 M (CAMAC interface)[66 70 85 70 66 24 27 49 27 43 32 33 43 44  0]xS 
1849 2208 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2628 2208 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3407 2208 M (.........................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 2208 M (11)[49  0]xS 
4133 2208 M ( )S 
633 2320 M (3)S 
681 2320 M ( )S 
1119 2320 M (Programmer's model)[54 32 50 47 33 43 76 76 43 33 17 38 25 75 48 49 43  0]xS 
1947 2320 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2725 2320 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3504 2320 M (.....................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 2320 M (11)[49  0]xS 
4133 2320 M ( )S 
730 2432 M (3.1)[49 24  0]xS 
852 2432 M ( )S 
1119 2432 M (Initializing)[31 49 27 28 27 43 27 27 43 27 50  0]xS 
1557 2432 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2336 2432 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3115 2432 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3893 2432 M (.....)[25 24 24 25  0]xS 
4035 2432 M (11)[49  0]xS 
4133 2432 M ( )S 
827 2544 M (3.1.1)[49 24 49 24  0]xS 
1022 2544 M ( )S 
1119 2544 M (Initialization for revisio)[31 49 27 28 27 43 27 27 43 43 27 27 49 49 24 32 50 32 24 32 43 49 27 38 27  0]xS 
2043 2544 M (n)S 
2093 2544 M (-)S 
2125 2544 M (C DGFs)[65 24 70 72 52  0]xS 
2458 2544 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3236 2544 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 2544 M (12)[49  0]xS 
4133 2544 M ( )S 
827 2656 M (3.1.2)[49 24 49 24  0]xS 
1022 2656 M ( )S 
1119 2656 M (Initialization for revision)[31 49 27 28 27 43 27 27 43 43 27 27 49 49 24 32 50 32 24 32 43 49 27 38 27 49  0]xS 
2093 2656 M (-)S 
2125 2656 M (D and revision)[70 24 43 49 48 25 33 43 48 28 38 27 48  0]xS 
2698 2656 M (-)S 
2730 2656 M (E DGFs)[60 24 70 72 52  0]xS 
3066 2656 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3845 2656 M (.......)[24 24 25 24 24 25  0]xS 
4035 2656 M (13)[49  0]xS 
4133 2656 M ( )S 
730 2768 M (3.2)[49 24  0]xS 
852 2768 M ( )S 
1119 2768 M (CAMAC commands and registers)[66 70 85 70 66 24 43 49 76 75 43 49 48 38 25 43 48 49 25 32 44 47 27 38 28 43 32  0]xS 
2458 2768 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3236 2768 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 2768 M (15)[49  0]xS 
4133 2768 M ( )S 
827 2880 M (3.2.1)[49 24 49 24  0]xS 
1022 2880 M ( )S 
1119 2880 M (Interface registers)[31 49 27 44 32 32 44 43 43 25 32 44 48 27 38 27 43 32  0]xS 
1825 2880 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2604 2880 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3382 2880 M (..........................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 2880 M (15)[49  0]xS 
4133 2880 M ( )S 
827 2992 M (3.2.2)[49 24 49 24  0]xS 
1022 2992 M ( )S 
1119 2992 M (CA)[66  0]xS 
1255 2992 M (MAC commands)[85 70 66 24 43 49 76 75 43 49 48  0]xS 
1922 2992 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2701 2992 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3480 2992 M (......................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 2992 M (16)[49  0]xS 
4133 2992 M ( )S 
827 3104 M (3.2.3)[49 24 49 24  0]xS 
1022 3104 M ( )S 
1119 3104 M (Using level)[70 38 28 49 47 24 28 42 50 43  0]xS 
1565 3104 M (-)S 
1597 3104 M (1 fast CAMAC data reads)[49 24 32 43 38 27 25 65 71 87 70 65 24 49 43 27 43 24 32 44 43 49  0]xS 
2628 3104 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3407 3104 M (.........................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3104 M (18)[49  0]xS 
4133 3104 M ( )S 
730 3215 M (3.3)[49 24  0]xS 
852 3215 M ( )S 
1119 3215 M (DSP variables)[70 54 53 25 49 43 32 28 42 49 28 43  0]xS 
1679 3215 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2458 3215 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3236 3215 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3215 M (18)[49  0]xS 
4133 3215 M ( )S 
730 3327 M (3.4)[49 24  0]xS 
852 3327 M ( )S 
1119 3327 M (ADC calibration files)[70 71 65 24 43 43 27 27 49 32 43 27 27 49 49 24 32 27 28 42  0]xS 
1971 3327 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2750 3327 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3528 3327 M (....................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3327 M (20)[49  0]xS 
4133 3327 M ( )S 
730 3439 M (3.5)[49 24  0]xS 
852 3439 M ( )S 
1119 3439 M (Run types and data buffering)[66 48 49 24 28 47 49 43 38 24 43 48 49 24 50 43 27 43 24 49 49 32 33 44 32 27 50  0]xS 
2263 3439 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3042 3439 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3820 3439 M (........)[25 24 24 25 24 24 25  0]xS 
4035 3439 M (20)[49  0]xS 
4133 3439 M ( )S 
827 3551 M (3.5.1)[49 24 49 24  0]xS 
1022 3551 M ( )S 
1119 3551 M (MCA Runs)[86 65 70 25 65 49 48  0]xS 
1582 3551 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2360 3551 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3139 3551 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3918 3551 M (....)[24 24 25  0]xS 
4035 3551 M (20)[49  0]xS 
4133 3551 M ( )S 
827 3663 M (3.5.2)[49 24 49 24  0]xS 
1022 3663 M ( )S 
1119 3663 M (List Mode Runs)[59 27 38 27 26 85 49 49 42 25 65 49 48  0]xS 
1752 3663 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2531 3663 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3309 3663 M (.............................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3663 M (21)[49  0]xS 
4133 3663 M ( )S 
827 3775 M (3.5.3)[49 24 49 24  0]xS 
1022 3775 M ( )S 
1119 3775 M (Fast List Mode Runs)[53 44 38 27 25 59 27 38 27 24 86 49 49 43 25 65 48 49  0]xS 
1947 3775 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2725 3775 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3504 3775 M (.....................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3775 M (22)[49  0]xS 
4133 3775 M ( )S 
730 3887 M (3.6)[49 24  0]xS 
852 3887 M ( )S 
1119 3887 M (Output data structures)[70 49 27 49 49 27 24 49 43 27 43 24 38 27 33 48 43 27 49 32 43  0]xS 
1995 3887 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2774 3887 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3553 3887 M (...................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3887 M (23)[49  0]xS 
4133 3887 M ( )S 
827 3999 M (3.6.1)[49 24 49 24  0]xS 
1022 3999 M ( )S 
1119 3999 M (MCA da)[86 65 70 25 48  0]xS 
1456 3999 M (ta for modules C0100 through C0150)[27 43 26 32 48 32 26 75 48 49 49 27 43 38 24 66 49 49 48 49 24 28 48 32 49 50 46 49 24 66 48 49
49  0]xS 
2920 3999 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3699 3999 M (.............)[24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 3999 M (24)[49  0]xS 
4133 3999 M ( )S 
827 4111 M (3.6.2)[49 24 49 24  0]xS 
1022 4111 M ( )S 
1119 4111 M (Histogramming  memory on the revision)[70 28 38 27 50 46 32 44 76 75 27 50 48 24 25 75 44 75 49 34 47 25 48 49 24 28 48 43 24 33 42 49
27 38 28 48  0]xS 
2706 4111 M (-)S 
2738 4111 M (D and revision)[70 24 43 49 49 25 32 44 48 28 38 27 49  0]xS 
3312 4111 M (-)S 
3344 4111 M (E DGFs.)[60 24 70 71 53 38  0]xS 
3699 4111 M (.............)[24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4111 M (24)[49  0]xS 
4133 4111 M ( )S 
827 4223 M (3.6.3)[49 24 49 24  0]xS 
1022 4223 M ( )S 
1119 4223 M (List mode data)[59 27 38 27 25 74 49 50 43 24 49 42 28  0]xS 
1703 4223 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2482 4223 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3261 4223 M (...............................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4223 M (26)[49  0]xS 
4133 4223 M ( )S 
730 4335 M (3.7)[49 24  0]xS 
852 4335 M ( )S 
1119 4335 M (Baseline Cuts)[66 42 38 43 27 28 48 43 25 65 48 28  0]xS 
1679 4335 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2458 4335 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3236 4335 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4335 M (29)[49  0]xS 
4133 4335 M ( )S 
633 4447 M (4)S 
681 4447 M ( )S 
1119 4447 M (Operating multiple DGF)[70 49 43 32 43 27 27 50 48 25 75 49 27 27 27 49 27 43 24 71 71  0]xS 
2075 4447 M (-)S 
2109 4447 M (4Cs synchronously)[49 65 38 24 39 47 49 43 48 32 49 49 48 49 38 29  0]xS 
2871 4447 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3650 4447 M (...............)[24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4447 M (30)[49  0]xS 
4133 4447 M ( )S 
730 4559 M (4.1)[49 24  0]xS 
852 4559 M ( )S 
1119 4559 M (Multiplicity unit)[86 49 27 27 27 49 27 28 42 28 28 47 24 49 48 28  0]xS 
1776 4559 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
2555 4559 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3334 4559 M (............................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4559 M (30)[49  0]xS 
4133 4559 M ( )S 
730 4671 M (4.2)[49 24  0]xS 
852 4671 M ( )S 
1119 4671 M (Clock distribution)[66 27 48 43 48 24 49 27 38 27 33 27 49 48 27 28 48  0]xS 
1825 4671 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2604 4671 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3382 4671 M (..........................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4671 M (31)[49  0]xS 
4133 4671 M ( )S 
827 4783 M (4.2.1)[49 24 49 24  0]xS 
1022 4783 M ( )S 
1119 4783 M (Clock distribution for revision)[66 27 48 43 48 24 49 27 38 27 33 27 49 48 27 28 48 49 24 32 49 32 25 32 43 49 27 38 28 48  0]xS 
2301 4783 M (-)S 
2333 4783 M (C modules)[65 25 75 48 49 49 27 43  0]xS 
2774 4783 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3553 4783 M (...................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4783 M (31)[49  0]xS 
4133 4783 M ( )S 
827 4894 M (4.2.2)[49 24 49 24  0]xS 
1022 4894 M ( )S 
1119 4894 M (Clock distribution for revision)[66 27 48 43 48 24 49 27 38 27 33 27 49 48 27 28 48 49 24 32 49 32 25 32 43 49 27 38 28 48  0]xS 
2301 4894 M (-)S 
2333 4894 M (D modules)[70 25 74 49 49 48 28 43  0]xS 
2774 4894 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3553 4894 M (...................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 4894 M (31)[49  0]xS 
4133 4894 M ( )S 
827 5006 M (4.2.3)[49 24 49 24  0]xS 
1022 5006 M ( )S 
1119 5006 M (Clock distribution for revision)[66 27 48 43 48 24 49 27 38 27 33 27 49 48 27 28 48 49 24 32 49 32 25 32 43 49 27 38 28 48  0]xS 
2301 5006 M (-)S 
2333 5006 M (E modules)[59 25 75 48 49 49 27 43  0]xS 
2750 5006 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3528 5006 M (....................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5006 M (32)[49  0]xS 
4133 5006 M ( )S 
827 5118 M (4.2.4)[49 24 49 24  0]xS 
1022 5118 M ( )S 
1119 5118 M (Mixed systems \(revision)[86 27 50 43 48 25 39 46 38 28 43 75 38 25 32 33 43 48 28 38 27 48  0]xS 
2076 5118 M (-)S 
2109 5118 M (D and revision)[70 25 42 49 49 24 32 43 49 27 38 27 49  0]xS 
2682 5118 M (-)S 
2714 5118 M (E\))[60  0]xS 
2823 5118 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3601 5118 M (.................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5118 M (33)[49  0]xS 
4133 5118 M ( )S 
730 5230 M (4.3)[49 24  0]xS 
852 5230 M ( )S 
1119 5230 M (Tr)[60  0]xS 
1211 5230 M (igger distribution)[28 48 47 44 32 25 48 28 38 27 32 27 49 49 27 27 49  0]xS 
1898 5230 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2677 5230 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3455 5230 M (.......................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5230 M (33)[49  0]xS 
4133 5230 M ( )S 
827 5342 M (4.3.1)[49 24 49 24  0]xS 
1022 5342 M ( )S 
1119 5342 M (Local triggering)[59 48 44 43 27 25 27 32 28 49 48 42 33 27 49  0]xS 
1752 5342 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2531 5342 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3309 5342 M (.............................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5342 M (33)[49  0]xS 
4133 5342 M ( )S 
827 5454 M (4.3.2)[49 24 49 24  0]xS 
1022 5454 M ( )S 
1119 5454 M (Distributed triggers)[70 28 38 27 32 27 49 49 27 43 48 25 27 32 28 48 48 43 33  0]xS 
1898 5454 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2677 5454 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3455 5454 M (.......................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5454 M (33)[49  0]xS 
4133 5454 M ( )S 
827 5566 M (4.3.3)[49 24 49 24  0]xS 
1022 5566 M ( )S 
1119 5566 M (Front Panel Trigger )[53 33 49 48 28 24 54 43 49 43 27 24 60 32 28 49 47 44 32  0]xS 
1911 5566 M <96>S 
1959 5566 M ( Trig Out)[25 59 32 28 48 24 71 48  0]xS 
2336 5566 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3115 5566 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3893 5566 M (.....)[25 24 24 25  0]xS 
4035 5566 M (34)[49  0]xS 
4133 5566 M ( )S 
730 5678 M (4.4)[49 24  0]xS 
852 5678 M ( )S 
1119 5678 M (The busy)[60 48 43 25 48 49 39  0]xS 
1478 5678 M <96>S 
1526 5678 M (synch loop)[40 47 49 43 49 24 28 48 49  0]xS 
1971 5678 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2750 5678 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3528 5678 M (....................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5678 M (34)[49  0]xS 
4133 5678 M ( )S 
730 5790 M (4.5)[49 24  0]xS 
852 5790 M ( )S 
1119 5790 M (External gate )[60 49 28 42 33 48 43 27 26 46 43 27 43  0]xS 
1659 5790 M <97>S 
1756 5790 M ( GFLT)[25 71 54 58  0]xS 
2044 5790 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2823 5790 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3601 5790 M (.................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 5790 M (36)[49  0]xS 
4133 5790 M ( )S 
730 5902 M (4.6)[49 24  0]xS 
852 5902 M ( )S 
1119 5902 M (Late event validation )[59 43 28 43 24 43 48 43 49 27 25 49 43 27 28 48 43 27 28 48 49  0]xS 
1965 5902 M <97>S 
2063 5902 M ( GSLT)[24 70 54 59  0]xS 
2336 5902 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
3115 5902 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3893 5902 M (.....)[25 24 24 25  0]xS 
4035 5902 M (36)[49  0]xS 
4133 5902 M ( )S 
LH
(%%[Page: 2]%%) = 
%%PageTrailer

%%Page: 3 3
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (3)S 
633 865 M (5)S 
681 865 M ( )S 
1119 865 M (Appendix A)[70 49 49 43 48 49 27 50 24  0]xS 
1606 865 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2385 865 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3163 865 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3942 865 M (...)[24 25  0]xS 
4035 865 M (37)[49  0]xS 
4133 865 M ( )S 
730 977 M (5.1)[49 24  0]xS 
852 977 M ( )S 
1119 977 M (Jumpers)[38 49 75 49 42 33  0]xS 
1460 977 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2239 977 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3017 977 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3796 977 M (.........)[24 25 24 24 25 24 24 25  0]xS 
4035 977 M (37)[49  0]xS 
4133 977 M ( )S 
827 1089 M (5.1.1)[49 24 49 24  0]xS 
1022 1089 M ( )S 
1119 1089 M (Modules C0100 )[86 49 48 49 27 43 38 24 66 48 49 49 48  0]xS 
1768 1089 M (through C0150:)[27 49 32 48 50 48 48 26 65 48 49 49 48  0]xS 
2385 1089 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3163 1089 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3942 1089 M (...)[24 25  0]xS 
4035 1089 M (37)[49  0]xS 
4133 1089 M ( )S 
827 1201 M (5.1.2)[49 24 49 24  0]xS 
1022 1201 M ( )S 
1119 1201 M (Pinout of the auxiliary connector in the back for modules C0100 through )
[54 27 49 48 49 27 25 48 33 24 27 49 43 24 43 48 50 27 28 27 43 33 46 26 43 49 49 49 42 43 27 49
32 25 27 49 24 27 49 43 24 49 43 44 48 24 32 49 32 25 76 49 49 48 28 42 38 25 65 49 48 49 49 24
27 49 32 49 49 47 49  0]xS 
1119 1313 M (C0150)[66 48 49 49  0]xS 
1387 1313 M (................................)[24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24  0]xS 
2166 1313 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
2944 1313 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3723 1313 M (............)[24 25 24 24 25 24 24 25 24 24 25  0]xS 
4035 1313 M (39)[49  0]xS 
4133 1313 M ( )S 
827 1425 M (5.1.3)[49 24 49 24  0]xS 
1022 1425 M ( )S 
1119 1425 M (Jumpers for revision)[38 49 75 49 42 33 37 26 32 49 32 24 33 43 49 27 38 27 49  0]xS 
1919 1425 M (-)S 
1952 1425 M (D and revision)[70 24 44 48 49 24 33 42 49 27 38 28 48  0]xS 
2525 1425 M (-)S 
2557 1425 M (E modules:)[59 25 75 48 49 49 28 43 38  0]xS 
3017 1425 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3796 1425 M (.........)[24 25 24 24 25 24 24 25  0]xS 
4035 1425 M (39)[49  0]xS 
4133 1425 M ( )S 
827 1536 M (5.1.4)[49 24 49 24  0]xS 
1022 1536 M ( )S 
1119 1536 M (Pinou)[54 27 49 48  0]xS 
1346 1536 M (t of the auxiliary connector in the back for modules D1100 and later)
[27 25 48 33 24 27 49 43 24 43 48 50 27 28 27 43 33 46 26 43 49 49 49 42 43 27 49 32 25 27 49 24
27 49 43 24 49 43 44 48 24 32 49 32 25 76 49 49 48 28 42 38 25 70 48 49 49 48 25 43 48 49 24 28
42 28 42  0]xS 
4035 1536 M (41)[49  0]xS 
4133 1536 M ( )S 
730 1648 M (5.2)[49 24  0]xS 
852 1648 M ( )S 
1119 1648 M (Control and Status Register Bits)[66 48 49 27 32 49 27 25 42 49 49 24 54 27 43 27 49 38 24 65 44 47 27 39 27 43 32 24 66 27 27  0]xS 
2385 1648 M (................................)[24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24  0]xS 
3163 1648 M (................................)[25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25 24 24 25  0]xS 
3942 1648 M (...)[24 25  0]xS 
4035 1648 M (42)[49  0]xS 
4133 1648 M ( )S 
LH
(%%[Page: 3]%%) = 
%%PageTrailer

%%Page: 4 4
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (4)S 
/F2SA2 F2 [162.543 0 0 -162.543 0 0 ] mFS
F2SA2 Ji 
633 928 M (DGF)[117 126  0]xS 
976 928 M (-)S 
1030 928 M (4C User's Manual)[81 117 40 118 63 72 71 45 63 41 154 81 90 90 82  0]xS 
2282 928 M ( )S 
633 1115 M ( )S 
F1S71 Ji 
633 1367 M (1)S 
696 1367 M ( )S 
/F1S81 F1 [129.453 0 0 -129.453 0 0 ] mFS
F1S81 Ji 
808 1367 M (Setting up)[86 73 42 43 36 80 79 36 80  0]xS 
F1S71 Ji 
1442 1367 M ( )S 
/F1S61 F1 [97.332 0 0 -97.332 0 0 ] mFS
F1S61 Ji 
633 1608 M (1.1)[53 28  0]xS 
768 1608 M ( )S 
866 1608 M (Scope of document)[65 54 59 60 53 28 59 32 27 60 60 54 60 87 53 59  0]xS 
1769 1608 M ( )S 
F4S50 Ji 
633 1725 M ( )S 
633 1816 M (The scope of this document is DGF)[48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49
 0]xS 
2239 1816 M (-)S 
2287 1816 M (4C modules with serial numbers )[49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48  0]xS 
3796 1816 M ( )S 
866 1908 M (a\))[49  0]xS 
964 1908 M ( )S 
1012 1908 M (C0100 through C0124)[49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48  0]xS 
1937 1908 M ( )S 
866 2000 M (b\))[49  0]xS 
964 2000 M ( )S 
1012 2000 M (C0125 through C0150)[49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48  0]xS 
1937 2000 M ( )S 
866 2092 M (c\))[49  0]xS 
964 2092 M ( )S 
1012 2092 M (D1100 through D1199 )[49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49  0]xS 
1986 2092 M ( )S 
866 2184 M (d\))[49  0]xS 
964 2184 M ( )S 
1012 2184 M (E1200 through E1299)[49 49 48 49 49 48 49 49 48 49 49 48 49 49 48 49 49 48  0]xS 
1937 2184 M ( )S 
633 2276 M ( )S 
F1S61 Ji 
633 2484 M (1.2)[53 28  0]xS 
768 2484 M ( )S 
866 2484 M (Installation)[28 59 53 33 53 27 29 53 32 27 60  0]xS 
1379 2484 M ( )S 
F3S61 Ji 
633 2619 M ( )S 
633 2731 M (When using revision)[89 50 44 48 25 48 38 28 49 48 24 32 43 49 27 38 27 49  0]xS 
1438 2731 M (-)S 
1470 2731 M (C modules, you will need a CAMAC crate that provides \2616V and )
[65 25 75 49 49 48 28 42 38 25 26 47 48 49 24 70 28 27 27 24 49 43 43 48 26 44 24 65 70 86 70 65
24 43 33 43 27 43 25 27 49 42 28 24 49 32 48 49 28 49 43 38 24 53 48 70 26 43 48 49  0]xS 
633 2843 M (\26112V.  Revision)[52 49 49 70 24 24 25 65 43 48 28 38 27 49  0]xS 
1272 2843 M (-)S 
1304 2843 M (D and revision)[70 26 42 49 49 24 33 43 49 27 38 27 49  0]xS 
1879 2843 M (-)S 
1911 2843 M (E modules do not)[59 24 75 49 49 48 28 42 38 25 48 49 24 49 50  0]xS 
2595 2843 M ( use \26112V.  The crate should use an )[24 49 38 43 24 53 48 49 70 24 25 24 59 50 43 24 43 33 43 27 43 24 38 50 49 48 28 48 25 48 38 43
24 43 49  0]xS 
633 2955 M (analog power supply as opposed to a switched power supply, which is found in some )
[43 48 43 27 50 48 24 49 48 70 43 32 25 38 48 49 49 29 47 25 43 38 24 50 48 49 49 38 42 49 24 28
48 25 42 25 38 70 27 27 43 49 43 48 25 48 50 70 43 32 24 38 49 49 48 29 47 25 24 70 49 27 43 48
25 27 38 24 32 49 50 48 49 24 28 48 25 38 48 75 43  0]xS 
633 3067 M (minicrates.  We find that electromagnetic interference from the insufficiently filtered )
[75 27 49 27 43 32 43 28 43 38 24 24 27 89 43 25 32 28 48 49 24 28 48 43 27 25 42 28 43 42 28 32
49 75 44 48 49 43 28 27 43 24 27 49 27 43 32 33 43 32 44 49 42 43 25 32 32 49 75 25 27 49 42 25
27 49 38 48 33 33 27 43 27 43 48 28 28 47 25 32 27 28 27 43 33 43 48  0]xS 
633 3178 M (power switches degrades the DGF)[48 49 70 43 32 24 38 70 28 27 43 48 43 38 25 49 44 48 32 43 49 43 39 24 28 48 43 24 71 71  0]xS 
1967 3178 M (-)S 
2000 3178 M (4C performance.  H)[49 65 24 49 43 32 32 50 32 76 43 48 44 43 24 25 24  0]xS 
2773 3178 M (owever, high)[49 70 43 49 43 32 25 24 49 28 47  0]xS 
3281 3178 M (-)S 
3313 3178 M (power crates from )[49 49 71 42 33 25 43 32 43 27 43 38 24 33 32 50 75  0]xS 
633 3290 M (WIENER using switched)[90 32 61 70 59 65 25 48 38 28 49 48 24 38 70 28 27 43 48 43  0]xS 
1617 3290 M (-)S 
1649 3290 M (mode power supplies are OK.)[75 48 49 43 24 49 50 70 42 33 24 38 49 48 49 27 27 43 38 26 42 33 43 25 71 69  0]xS 
2808 3290 M ( )S 
633 3402 M ( )S 
633 3514 M (Put the CAMAC controller in the right most slot of your CAMAC crate. Currently, the )
[53 49 27 25 27 48 43 25 65 70 87 70 65 24 43 49 48 28 32 48 28 27 43 32 24 27 49 24 28 48 43 24
33 28 47 49 27 25 75 48 38 28 24 38 27 49 27 24 50 32 25 47 49 49 33 24 65 70 87 70 65 24 43 32
43 28 43 25 24 65 49 32 32 43 49 27 29 47 24 24 28 48 43  0]xS 
633 3626 M (DGF Viewer supports both the Jorway 73A SCSI controller and the Wiener CC32 PCI )
[70 71 52 25 70 27 44 70 43 32 24 38 49 49 48 50 32 27 38 25 48 49 27 49 24 27 49 43 24 38 49 32
70 45 46 25 48 49 70 26 53 65 55 31 25 43 49 48 28 32 48 28 27 43 32 24 43 49 48 25 27 49 42 27
89 29 42 49 44 32 24 65 66 48 49 24 54 65 31  0]xS 
633 3738 M (controller)[43 48 49 27 32 49 27 27 43  0]xS 
1010 3738 M (.  Place a DGF)[25 24 24 54 28 43 43 43 25 43 24 70 72  0]xS 
1581 3738 M (-)S 
1614 3738 M (4C unit into any free slot.  Connect your host computer to the )
[49 65 24 49 48 28 27 24 27 49 27 49 24 43 50 46 25 32 32 44 43 24 38 27 49 27 25 24 24 65 49 49
48 43 43 27 26 46 49 50 32 24 49 48 38 28 24 43 49 75 49 49 27 43 32 24 28 48 25 27 48 43  0]xS 
633 3850 M (CAMAC controller, and switch the CAMAC crate on first.  Then power up, or reboot, )
[65 70 86 70 65 24 43 49 48 28 32 48 28 27 44 32 24 25 42 49 49 25 38 70 27 28 42 49 24 28 48 43
25 65 70 85 71 65 24 44 32 43 27 44 24 49 49 24 32 27 32 38 28 24 24 25 59 49 42 49 24 49 49 70
44 32 24 49 48 26 24 49 32 24 32 43 49 48 49 27 25  0]xS 
633 3962 M (your PC.)[46 50 49 32 25 54 65  0]xS 
978 3962 M ( )S 
633 4074 M ( )S 
633 4186 M (The DGF Viewer, XIA\222s graphical user interface to set up and run the DGF4C modules, )
[59 49 43 24 70 72 53 24 70 27 43 71 43 32 24 25 71 32 70 32 39 25 47 33 43 49 48 28 42 43 27 25
48 38 44 32 25 27 49 27 43 32 33 43 43 42 25 28 49 24 38 43 27 24 49 49 24 43 48 49 24 33 48 49
24 28 48 43 24 70 72 54 49 65 24 75 49 48 49 27 43 38 25  0]xS 
633 4298 M (is)[27  0]xS 
698 4298 M ( based on WaveMetrics\222 IGOR Pro. To run the DGF Viewer, you have to have Igor )
[24 49 43 38 43 48 25 48 49 26 90 43 49 44 86 42 28 32 27 43 39 32 25 31 70 71 65 24 55 32 48 25
24 59 49 24 33 48 49 24 27 49 43 25 70 71 53 24 70 28 43 71 42 32 25 26 47 48 49 24 50 43 49 42
25 28 49 24 49 42 49 43 25 32 48 49 32  0]xS 
633 4410 M (Version 4.0 or higher installed on your computer.  )[70 43 32 38 27 49 48 25 48 25 48 25 48 32 25 48 29 47 49 43 32 24 28 48 39 27 43 27 28 43 48 25
48 49 25 47 49 48 32 26 42 50 75 49 48 28 42 33 24 25  0]xS 
2609 4410 M ( )S 
633 4522 M ( )S 
633 4634 M (The CD)[59 49 43 24 65  0]xS 
943 4634 M (-)S 
975 4634 M (ROM with the DGF software distribution contains )[65 72 85 25 70 27 27 49 24 27 49 43 25 70 71 53 24 38 49 32 27 71 43 32 43 24 49 27 38 27 33 27
49 48 27 28 49 49 24 43 49 49 27 43 27 49 37  0]xS 
2964 4634 M ( )S 
925 4746 M (1\))[48  0]xS 
1005 4746 M ( )S 
1071 4746 M (a self extracting archive DGF4C.exe)[43 24 38 43 27 32 24 43 50 27 32 43 43 27 27 50 48 24 43 33 43 48 28 48 43 26 70 71 52 49 65 24
43 50  0]xS 
2495 4746 M ( )S 
925 4857 M (2\))[48  0]xS 
1005 4857 M ( )S 
1071 4857 M (a zipped archive DGF4C.zip)[43 24 43 27 49 48 43 49 24 44 32 43 49 27 48 43 25 71 71 52 49 65 25 43 28  0]xS 
2184 4857 M ( )S 
925 4969 M (3\))[48  0]xS 
1005 4969 M ( )S 
1071 4969 M (the un)[27 49 42 25 48  0]xS 
1311 4969 M (zipped DGF4C software in the folder DGF4C and its subfolders.)
[43 27 49 49 42 49 24 70 72 53 49 65 24 38 49 33 27 70 43 32 43 24 28 48 25 27 49 42 25 32 48 28
49 43 32 25 70 72 52 50 65 25 42 49 49 24 27 28 37 25 38 48 49 32 49 27 49 43 32 38  0]xS 
3831 4969 M ( )S 
633 5081 M ( )S 
633 5193 M (The DGF software can be installed using either one of these three options.)
[59 49 43 24 70 72 53 24 38 49 32 27 70 43 33 43 24 44 43 48 25 49 43 25 27 48 38 28 42 28 27 43
48 25 48 38 28 49 47 24 43 27 28 48 44 32 25 49 49 43 24 49 32 24 27 49 43 38 43 24 27 49 33 43
43 24 49 48 28 27 49 48 38  0]xS 
3523 5193 M ( )S 
633 5305 M ( )S 
633 5417 M (To install the DGF software with the self)[59 49 24 27 49 38 27 43 27 28 24 27 49 43 24 70 71 53 24 38 49 32 27 71 43 32 43 24 70 27 28 48
25 27 49 42 25 38 43 27  0]xS 
2230 5417 M (-)S 
2262 5417 M (extracting archive, run DGF4C.exe. By default, )[43 49 28 32 43 43 27 28 50 46 25 43 33 42 49 27 49 43 24 25 33 48 49 24 70 72 53 49 65 24 44 50
42 25 24 66 46 24 49 44 32 43 48 28 27 24  0]xS 
633 5529 M (it will extract the software)[27 27 25 70 27 27 27 25 43 48 27 33 42 43 28 24 27 49 43 24 38 49 32 27 70 43 33  0]xS 
1654 5529 M ( into C:)[24 27 49 27 49 24 65  0]xS 
1947 5529 M (\\)S 
1973 5529 M (XIA)[71 31  0]xS 
2146 5529 M (\\)S 
2173 5529 M (DGF4C and subfolders. However, you can also )[70 72 52 49 65 24 43 50 49 24 38 49 48 32 49 27 49 43 32 38 24 24 71 48 70 43 50 43 32 24 26 48
49 48 25 42 43 49 24 43 27 38 49  0]xS 
633 5641 M (specify a custom DGF directory in the Winzip dialog. )[38 48 43 43 27 34 47 24 43 26 42 49 38 27 49 75 24 71 71 53 24 49 28 32 43 43 27 49 34 47 24 27
49 24 27 49 43 26 90 27 50 42 28 48 25 48 28 43 28 49 47 24  0]xS 
2752 5641 M ( )S 
633 5753 M (Following the extraction, a program copyxop.bat will automatically be called to copy 3 )
[52 49 27 27 49 70 27 50 48 24 27 49 43 25 43 50 27 32 43 43 27 27 49 49 24 24 43 24 49 32 50 47
33 43 75 26 42 49 51 45 50 49 48 25 48 43 28 25 70 27 27 28 24 43 49 27 48 75 43 27 28 43 42 28
29 47 24 49 42 26 42 43 28 28 43 48 25 27 49 24 43 48 51 47 24 49  0]xS 
633 5865 M (driver files \(camac.xop, cc32.xop, and epp.xop\) into the I)[48 33 27 48 43 32 25 32 27 27 43 38 24 34 42 44 75 44 43 24 50 48 49 24 25 43 42 49 49 24 50 48
49 24 25 43 48 49 24 43 49 48 25 49 49 49 32 24 27 49 26 49 24 28 48 43 24  0]xS 
2867 5865 M (GOR extensions folder. The )[71 70 65 24 43 50 27 43 48 38 28 48 49 38 24 32 49 27 49 43 32 24 25 59 49 42  0]xS 
633 5977 M (.xop files are extensions that facilitate the communication between IGOR and the )
[24 50 48 49 24 32 28 27 43 38 24 43 32 43 24 43 50 27 43 48 38 28 48 49 38 24 27 48 43 27 25 32
43 42 28 27 27 27 43 27 43 25 27 49 42 26 43 48 76 75 49 49 28 42 43 28 27 48 49 24 49 43 27 70
43 43 49 25 32 70 70 65 25 43 49 49 24 27 49 43  0]xS 
LH
(%%[Page: 4]%%) = 
%%PageTrailer

%%Page: 5 5
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (5)S 
633 865 M (CAMAC controller. They need to be put in a place where IGOR will look for extensions )
[65 70 86 70 65 24 43 49 48 28 32 48 28 27 44 32 24 25 59 49 43 47 25 49 44 43 48 25 27 49 24 49
42 25 48 49 27 25 27 49 24 43 24 49 27 44 44 43 24 70 49 42 34 42 26 31 70 70 65 24 71 27 27 27
25 27 49 49 48 25 32 49 32 24 43 50 27 43 49 38 27 49 48 38  0]xS 
633 977 M (when starting up, which by default is \(C:)[70 48 43 49 24 38 28 42 32 28 27 50 47 25 48 49 24 25 70 48 28 42 49 25 50 47 24 49 44 32 43 48
27 28 24 27 38 25 32 65  0]xS 
2222 977 M (\\)S 
2249 977 M (Program Files)[54 32 50 47 33 43 76 26 51 27 29 42  0]xS 
2797 977 M (\\)S 
2826 977 M (Wavemet)[89 44 49 43 76 43  0]xS 
3197 977 M (rics)[33 27 43  0]xS 
3339 977 M (\\)S 
3366 977 M (Igor Pro )[32 48 48 32 26 53 32 49  0]xS 
633 1089 M (Folder)[52 49 27 50 43  0]xS 
887 1089 M (\\)S 
914 1089 M (Igor Extensions\). If IGOR is not installed in the default directory, you have to )
[32 48 49 33 24 59 50 27 43 49 38 27 49 48 38 32 25 24 32 32 25 32 70 70 65 24 28 38 24 49 48 27
25 27 49 38 27 43 27 27 43 49 24 27 49 24 28 48 43 24 49 43 32 43 49 27 27 24 49 27 32 44 43 27
49 34 47 24 26 48 49 48 25 48 43 49 43 24 27 49  0]xS 
633 1201 M (disable the call to copyxop.bat in the Winzip dialog, and later manually copy the files to )
[48 28 38 42 49 27 43 25 27 48 43 25 42 43 27 28 24 27 49 24 43 49 50 46 50 49 49 24 49 43 27 25
27 48 25 27 49 43 26 88 28 49 43 27 49 24 49 27 43 27 49 48 24 24 43 49 49 24 28 43 27 43 32 25
75 43 49 50 42 28 28 47 25 43 48 50 47 25 27 49 43 24 32 27 28 43 38 24 27 49  0]xS 
633 1313 M (your custom Igor Extensions folder. The driver files are locate)
[46 50 49 32 25 43 49 38 27 49 74 26 33 48 48 32 25 59 50 27 43 48 38 28 48 49 38 24 32 49 27 49
43 32 24 25 59 49 42 25 49 33 27 49 42 32 25 32 27 28 43 38 25 42 32 43 25 27 50 42 43 27  0]xS 
3059 1313 M (d in the \221driver\222 )[49 24 27 49 24 28 48 43 25 32 49 32 28 49 43 32 32  0]xS 
633 1425 M (subdirectory of the DGF software distribution \(i.e. ...)[38 48 49 49 27 32 43 43 27 49 34 46 25 48 33 24 27 49 43 25 70 71 53 25 38 49 32 27 70 43 32 43
24 49 27 38 27 32 28 48 49 27 27 49 49 24 32 27 25 43 25 24 25 24  0]xS 
2692 1425 M (\\)S 
2719 1425 M (XIA)[71 32  0]xS 
2892 1425 M (\\)S 
2919 1425 M (DGF4C)[70 71 53 48  0]xS 
3228 1425 M (\\)S 
3254 1425 M (Drivers\).)[70 32 27 50 43 32 38 33  0]xS 
3603 1425 M ( )S 
633 1536 M ( )S 
633 1648 M (To install the DGF software using the zipped archive, run Winzip to extract the files into )
[59 49 24 27 49 38 27 43 27 28 24 27 49 43 24 70 71 53 24 38 49 32 27 71 43 32 43 24 49 38 27 50
47 25 27 49 42 25 43 27 49 49 43 49 24 43 33 43 49 28 48 43 24 25 32 49 48 27 89 27 49 43 27 49
24 27 49 24 43 50 27 32 43 44 27 24 28 48 43 24 33 27 27 43 38 24 27 49 27 49  0]xS 
633 1760 M (a directory of you choice. Then, manually copy the driver files \(camac)
[43 24 49 27 32 43 43 27 48 35 46 25 49 32 27 46 49 49 24 43 49 48 27 44 44 24 25 59 49 43 48 25
24 76 43 48 49 43 27 29 47 24 43 49 50 47 24 28 49 43 25 48 32 28 48 43 32 25 32 27 27 43 38 25
32 43 44 76 43  0]xS 
3376 1760 M (.xop, cc32.xop, )[24 50 48 49 24 25 42 43 49 48 25 49 49 49 24  0]xS 
633 1872 M (and epp.xop\) from ...)[43 48 49 24 43 49 48 25 49 49 49 32 24 32 32 50 75 24 25 24  0]xS 
1451 1872 M (\\)S 
1479 1872 M (XIA)[71 32  0]xS 
1652 1872 M (\\)S 
1678 1872 M (DGF4C)[70 72 53 48  0]xS 
1988 1872 M (\\)S 
2014 1872 M (Drivers into your IGOR Extensions folder.)[70 32 27 49 44 32 38 24 27 49 27 49 25 48 49 48 32 26 31 70 70 65 25 59 50 27 43 48 38 28 48 49
38 24 32 49 27 49 43 32  0]xS 
3679 1872 M ( )S 
633 1984 M ( )S 
633 2096 M (To install the DGF software directly from the CD)[59 49 24 27 49 38 27 43 27 28 24 27 49 43 24 70 71 53 24 38 49 32 27 71 43 32 43 24 49 27 33 43
43 27 29 47 24 32 33 49 75 24 28 48 43 25 65  0]xS 
2562 2096 M (-)S 
2595 2096 M (ROM, create a directory from which )[65 70 86 24 25 43 33 42 43 27 43 26 42 25 48 28 32 44 42 28 48 34 47 25 33 32 48 75 26 70 48 28
42 49  0]xS 
633 2208 M (you want to work, e.g. C:)[46 50 49 24 71 43 49 27 24 27 49 24 71 48 33 48 24 25 42 26 47 25 24 65  0]xS 
1623 2208 M (\\)S 
1649 2208 M (XIA. Copy the folder DGF4C from the CD)[71 32 70 24 25 65 49 49 47 24 28 48 43 25 33 48 27 49 43 32 24 71 71 53 49 65 24 32 32 50 75 24
28 48 43 24 66  0]xS 
3330 2208 M (-)S 
3362 2208 M (ROM into the )[65 71 86 24 27 49 27 49 24 28 48 43  0]xS 
633 2320 M (dir)[48 28  0]xS 
741 2320 M (ectory C:)[43 42 28 48 34 47 24 66  0]xS 
1100 2320 M (\\)S 
1126 2320 M (XIA, including all subfolders. The Windows operating system will mark )
[71 32 70 25 24 27 49 43 27 49 48 29 49 47 24 43 27 28 24 38 49 48 32 49 27 49 44 32 38 24 25 59
49 42 27 89 28 49 49 48 71 38 24 49 48 43 32 43 27 27 50 48 24 40 47 38 27 44 75 25 70 27 28 27
24 75 43 33 48  0]xS 
633 2432 M (these files as \223read only\224.  For everything to work smoothly you have to change the file )
[27 49 42 38 43 25 32 27 27 43 38 24 43 38 25 43 32 43 43 49 24 49 48 30 46 45 24 25 25 53 48 32
25 43 49 43 34 47 27 49 27 50 47 25 27 49 24 70 49 33 48 25 38 75 48 49 27 49 28 47 26 47 48 49
24 50 43 49 42 25 27 49 24 43 50 42 50 48 42 25 27 49 43 24 32 27 28 42  0]xS 
633 2544 M (attributes of all the files in the C:)[43 27 27 32 27 49 49 27 43 38 24 49 32 24 43 27 28 24 27 49 43 24 32 27 28 42 38 25 28 49 24 27
49 43 24 65  0]xS 
1917 2544 M (\\)S 
1944 2544 M (XIA directory, of the .itx files in the data subd)[71 31 70 24 49 27 33 43 43 27 49 34 47 24 24 50 32 25 27 48 43 25 24 27 27 50 24 33 27 27 43 38
24 27 49 24 28 48 43 25 48 43 27 43 24 38 49 49  0]xS 
3747 2544 M (irectory, )[28 32 43 42 28 48 34 47 24  0]xS 
633 2656 M (of all files in the dsp subdirectory, and of all .bin files in the Firmware subdirectory.  The )
[48 33 24 43 27 27 25 32 27 27 43 38 24 28 48 25 27 48 43 25 48 38 49 24 38 49 49 48 27 33 42 43
27 49 34 47 24 25 42 49 49 24 50 32 24 43 27 27 25 24 49 27 49 24 32 27 28 43 37 25 27 49 24 27
49 43 25 53 27 33 75 70 44 32 43 24 38 49 49 49 27 32 43 43 27 49 34 47 24 24 25 59 49 43  0]xS 
633 2768 M (change of attribute is necessary so that the DGF)[43 48 43 50 47 43 25 48 32 26 42 28 27 32 27 49 49 27 43 24 27 38 25 48 43 44 43 38 38 42 35 46
25 38 48 25 27 48 43 28 24 27 49 43 24 70 72  0]xS 
2497 2768 M (-)S 
2530 2768 M (Viewer can use and overwrite these files )[71 27 43 70 43 32 24 44 43 49 24 49 37 43 26 42 49 49 24 49 48 43 33 70 34 27 27 43 24 27 49 43
38 43 24 32 27 28 43 37  0]xS 
633 2880 M (as need arises. To change, point the mouse at a file and clic)
[43 38 24 49 42 43 49 24 44 32 27 38 43 38 24 25 59 49 24 43 50 42 50 48 44 24 24 49 49 27 48 28
24 27 49 43 24 75 49 48 38 43 25 42 28 24 43 25 32 27 28 44 24 43 48 49 24 43 27 28  0]xS 
2941 2880 M (k the right button.  In the )[48 24 28 48 43 25 32 28 48 48 28 24 49 48 27 28 48 49 24 25 24 31 49 24 27 49 43  0]xS 
633 2992 M (opening menu choose \221Properties\222 located at the very bottom.  In the opening panel click )
[48 49 43 49 27 49 47 25 75 43 49 49 25 43 48 49 49 38 42 25 33 53 34 48 49 43 32 27 27 43 38 32
25 27 48 43 43 28 43 49 24 43 27 25 27 49 42 25 49 43 34 47 24 49 49 27 27 49 75 24 24 26 31 49
24 27 50 43 24 49 48 43 49 28 50 46 25 48 43 50 43 27 24 43 27 28 43 48  0]xS 
633 3104 M (the \221General\222 tab, if necessary\222 and find the \221Attributes\222 section at the bottom.  Uncheck )
[27 49 42 25 32 70 43 48 44 32 43 27 33 24 27 43 49 24 24 29 32 24 49 43 43 44 38 38 43 34 47 32
24 43 49 48 26 32 27 49 48 25 27 49 42 25 32 70 27 27 33 28 48 49 27 43 38 32 25 38 42 43 27 28
48 49 24 43 27 25 27 49 43 24 49 48 27 29 48 75 25 24 24 70 49 43 50 42 44 48  0]xS 
633 3215 M (\221Read only\222.  Say \221Apply\222 and close the window.)[32 65 43 43 48 25 48 49 29 47 32 24 25 25 54 44 47 24 33 70 48 49 29 48 32 24 43 49 48 25 43 27
49 37 43 25 27 49 42 26 70 27 49 48 49 70  0]xS 
2540 3215 M ( )S 
633 3327 M (Then, manually copy the driver files \(camac.xop, cc32.xop, and epp.xop\) from )
[59 49 43 48 25 24 76 43 48 49 43 27 29 47 24 43 49 50 47 24 28 48 43 26 48 32 28 48 43 32 25 32
27 27 43 38 24 33 43 44 75 44 43 24 50 48 49 24 25 42 43 49 49 24 50 48 49 24 25 42 49 49 24 43
48 49 24 50 49 48 33 24 32 32 49 75  0]xS 
633 3439 M (...)[24 24  0]xS 
706 3439 M (\\)S 
732 3439 M (XIA)[71 32  0]xS 
905 3439 M (\\)S 
932 3439 M (DGF4C)[71 71 52 49  0]xS 
1241 3439 M (\\)S 
1267 3439 M (Drivers into your IGOR Extensions folder.)[70 32 28 49 43 32 38 25 28 49 27 48 26 46 49 49 32 25 32 70 70 66 24 59 50 27 43 49 38 27 49 48
38 25 32 48 28 48 43 32  0]xS 
2934 3439 M ( )S 
633 3551 M ( )S 
633 3663 M (The folder DGF4C has 6 subfolders, data, dsp, doc, calibration, drivers and firmware.  )
[59 49 43 24 32 49 27 49 42 33 24 71 71 53 48 65 25 48 43 38 25 48 26 38 48 49 32 49 27 49 42 32
38 25 24 49 43 27 43 24 24 49 38 49 24 24 49 50 43 25 24 43 43 27 27 49 32 43 27 27 49 49 24 24
49 32 27 49 43 32 38 25 43 49 48 26 32 27 32 75 71 43 32 43 24 25  0]xS 
633 3775 M (The IGOR control program and the on)[59 49 43 25 31 70 70 65 25 43 48 49 27 32 49 27 25 49 32 50 48 32 44 74 25 43 48 49 24 28 48 43
24 49  0]xS 
2129 3775 M (line help files are not in any of the subfolders, but )[27 27 49 43 24 50 43 27 48 25 32 27 27 43 38 25 42 32 43 25 48 49 27 25 27 48 25 43 50 47 24 50
32 24 28 48 43 24 39 49 49 32 49 27 48 43 32 38 25 24 49 48 28  0]xS 
633 3887 M (are placed one level up in \205)[43 32 42 25 48 28 44 42 43 49 24 49 49 42 25 28 43 48 43 27 25 48 49 24 29 48 25  0]xS 
1752 3887 M (\\)S 
1778 3887 M (DGF4C.  Make sure you keep this folder organization )[70 72 53 49 65 24 24 26 85 44 48 43 24 38 50 32 44 25 47 48 49 25 48 44 43 48 25 27 49 27 38 24
32 49 27 49 43 32 24 49 33 48 43 49 27 43 43 27 27 49 49  0]xS 
633 3999 M (intact, as the IGOR program and future updates rely on this.  Feel free, however, to add )
[27 49 27 43 43 27 24 24 43 38 25 27 49 42 26 31 70 70 65 24 49 32 50 48 34 43 74 26 43 48 49 24
32 49 27 49 32 43 24 49 49 49 43 27 43 38 24 34 42 28 46 26 48 49 24 28 48 27 38 25 24 25 53 44
43 27 24 32 33 43 43 24 25 48 49 71 43 49 42 33 24 24 27 49 24 43 49 49  0]xS 
633 4111 M (folders and subfolders at your c)[32 49 27 48 43 32 38 25 42 49 49 24 38 49 48 33 48 27 50 43 32 38 24 43 27 26 46 50 49 32 25  0]xS 
1862 4111 M (onvenience.)[49 48 49 43 49 27 43 49 43 43  0]xS 
2329 4111 M ( )S 
633 4223 M ( )S 
633 4335 M (Compatibility problems with previous versions might arise in the following areas:)
[65 49 75 48 43 27 28 48 27 28 27 28 47 24 49 32 49 48 28 43 75 38 26 70 27 27 49 24 49 32 43 49
27 48 49 38 24 49 43 32 38 27 49 49 38 24 76 28 47 48 28 24 43 32 27 38 43 24 28 48 25 27 48 43
26 32 48 28 27 49 70 27 49 47 25 43 32 43 43 38  0]xS 
3821 4335 M ( )S 
633 4447 M ( )S 
633 4559 M (Igor 4.0 or higher is required for the DGF Viewer 1.4 and higher. Igor 3.x will not )
[32 48 49 32 25 48 25 48 25 48 32 25 48 29 47 49 43 32 24 28 37 25 33 43 48 50 27 32 43 49 24 32
49 32 24 28 48 43 25 71 71 52 26 70 27 43 70 44 32 25 49 24 49 24 43 49 48 25 48 28 47 50 43 32
24 25 32 48 50 32 24 49 24 50 24 70 28 27 27 24 49 49 27  0]xS 
633 4671 M (recognize some of the functions called in the DGF Viewer 1.4 and higher, and)
[32 43 42 50 48 48 28 44 42 25 38 48 76 43 24 49 32 25 27 48 43 26 32 49 49 43 27 27 49 49 38 24
43 43 27 27 43 49 24 27 49 24 27 49 43 24 70 71 53 25 70 28 42 72 42 32 25 48 25 48 25 43 48 49
24 49 28 48 50 42 32 26 24 43 49  0]xS 
3679 4671 M ( therefore )[25 27 48 43 32 44 32 49 32 43  0]xS 
633 4783 M (give compilation errors. Contact WaveMetrics \()[47 28 48 43 25 43 49 75 49 27 27 43 27 27 49 49 24 44 32 32 49 32 38 24 26 65 48 49 27 43 43 27
26 89 44 49 43 87 43 27 32 27 43 38 25  0]xS 
0.105 0 scol 2497 4783 M (www.wavemetrics.com)[71 70 70 24 70 43 49 44 75 43 28 32 27 43 38 24 43 50  0]xS 
Pscript_WinNT_Incr begin
%%BeginResource: file Pscript_Win_GdiObject 5.0 0
/SavedCTM null d/CTMsave{/SavedCTM SavedCTM currentmatrix d}b/CTMrestore
{SavedCTM setmatrix}b/mp null d/ADO_mxRot null d/GDIHMatrix null d
/GDIHPatternDict 22 dict d GDIHPatternDict `/PatternType 1 d/PaintType 2 d/Reps
L2?{1}{5}? d/XStep 8 Reps mul d/YStep XStep d/BBox[0 0 XStep YStep]d/TilingType
1 d/PaintProc{` 1 Lw[]0 sd PaintData , exec E}b/FGnd null d/BGnd null d
/HS_Horizontal{horiz}b/HS_Vertical{vert}b/HS_FDiagonal{fdiag}b/HS_BDiagonal
{biag}b/HS_Cross{horiz vert}b/HS_DiagCross{fdiag biag}b/MaxXYStep XStep YStep
gt{XStep}{YStep}? d/horiz{Reps{0 4 M XStep 0 - 0 8 +}repeat 0 -8 Reps mul + K}b
/vert{Reps{4 0 M 0 YStep - 8 0 +}repeat 0 -8 Reps mul + K}b/biag{Reps{0 0 M
MaxXYStep @ - 0 YStep neg M MaxXYStep @ - 0 8 +}repeat 0 -8 Reps mul + 0 YStep
M 8 8 - K}b/fdiag{Reps{0 0 M MaxXYStep @ neg - 0 YStep M MaxXYStep @ neg - 0 8
+}repeat 0 -8 Reps mul + MaxXYStep @ M 8 -8 - K}b E/makehatch{4 -2 $/yOrg ~ d
/xOrg ~ d GDIHPatternDict/PaintData 3 -1 $ put CTMsave GDIHMatrix setmatrix
GDIHPatternDict matrix xOrg yOrg + mp CTMrestore ~ U ~ 2 ^ put}b/h0{/h0
/HS_Horizontal makehatch}b/h1{/h1/HS_Vertical makehatch}b/h2{/h2/HS_FDiagonal
makehatch}b/h3{/h3/HS_BDiagonal makehatch}b/h4{/h4/HS_Cross makehatch}b/h5{/h5
/HS_DiagCross makehatch}b/GDIBWPatternMx null d/pfprep{save 8 1 $
/PatternOfTheDay 8 1 $ GDIBWPatternDict `/yOrg ~ d/xOrg ~ d/PaintData ~ d/yExt
~ d/Width ~ d/BGnd ~ d/FGnd ~ d/Height yExt RepsV mul d/mx[Width 0 0 Height 0
0]d E build_pattern ~ !}b/pfbf{/fEOFill ~ d pfprep hbf fEOFill{O}{L}? restore}b
/GraphInit{GDIHMatrix null eq{/SavedCTM matrix d : ADO_mxRot concat 0 0 snap +
: 0.48 @ GDIHPatternDict ` YStep mul ~ XStep mul ~ nonzero_dsnap YStep V ~
XStep V ~ E +S/GDIHMatrix matrix currentmatrix readonly d ; : 0.24 -0.24 +S
GDIBWPatternDict ` Width Height E nonzero_dsnap +S/GDIBWPatternMx matrix
currentmatrix readonly d ; ;}if}b
%%EndResource
%%BeginResource: file Pscript_Win_GdiObject_L2 5.0 0
/GDIBWPatternDict 25 dict @ `/PatternType 1 d/PaintType 1 d/RepsV 1 d/RepsH 1 d
/BBox[0 0 RepsH 1]d/TilingType 1 d/XStep 1 d/YStep 1 d/Height 8 RepsV mul d
/Width 8 d/mx[Width 0 0 Height neg 0 Height]d/FGnd null d/BGnd null d
/SetBGndFGnd{BGnd null ne{BGnd aload ! scol BBox aload ! 2 ^ sub ~ 3 ^ sub ~
rf}if FGnd null ne{FGnd aload ! scol}if}b/PaintProc{` SetBGndFGnd RepsH{Width
Height F mx PaintData imagemask Width 0 +}repeat E}b E d/mp/makepattern , d
/build_pattern{CTMsave GDIBWPatternMx setmatrix/nupangle where{! nupangle -90
eq{nupangle R}if}if GDIBWPatternDict @ ` Width Height ne{Width Height gt{Width
Height V 1}{1 Height Width V}? +S}if xOrg yOrg E matrix + mp CTMrestore}b/hbf
{setpattern}b/hf{:/fEOFill ~ d ~ ! setpattern fEOFill{O}{L}? ;}b/pbf{: !
/fEOFill ~ d GDIBWPatternDict `/yOrg ~ d/xOrg ~ d/PaintData ~ d/OutputBPP ~ d
/Height ~ d/Width ~ d/PaintType 1 d/PatternType 1 d/TilingType 1 d/BBox[0 0
Width Height]d/XStep Width d/YStep Height d/mx xOrg yOrg matrix + d 20 dict @ `
/ImageType 1 d/Width Width d/Height Height d/ImageMatrix[1 0 0 1 0 0]d
/BitsPerComponent 8 d OutputBPP 24 eq{/Decode[0 1 0 1 0 1]d}{OutputBPP 8 eq{
/Decode[0 1]d}{/Decode[0 1 0 1 0 1 0 1]d}?}?/DataSource{PaintData}d E/ImageDict
~ d/PaintProc{` ImageDict image E}b & mx makepattern setpattern E fEOFill{O}{L}
? ;}b/mask_pbf{:/fEOFill ~ d 20 dict `/yOrg ~ d/xOrg ~ d/PaintData ~ d/Height ~
d/Width ~ d/PatternType 1 d/PaintType 2 d/TilingType 1 d/BBox[0 0 Width Height]
d/XStep Width d/YStep Height d/mx xOrg yOrg matrix + d/PaintProc{` Width Height
T 1 1 dtransform abs ~ abs ~ 0 0 3 -1 $ 0 0 6 array astore{PaintData}imagemask
E}b & mx makepattern setpattern E fEOFill{O}{L}? ;}b
%%EndResource
end reinitialize
: N 2497 4793 918 5 rp C 
 L ; 0 0 scol 3415 4783 M (\) for upgrade )[33 25 32 50 32 24 49 49 48 32 43 49 43  0]xS 
633 4894 M (options. )[48 49 27 28 48 49 38 24  0]xS 
968 4894 M ( )S 
633 5006 M (DGF Viewer versions 1.3 and below will work with Igor 4, with minor changes in )
[70 71 52 25 70 27 44 70 43 32 24 50 43 32 38 27 49 48 38 25 48 26 48 25 42 49 49 24 49 43 27 49
70 24 70 27 28 27 24 70 49 33 48 24 71 27 28 48 25 32 47 49 32 24 49 24 25 70 27 27 49 25 75 28
48 49 32 24 43 50 43 49 48 43 38 24 27 49  0]xS 
633 5118 M (appearance, but might cause problem)[43 48 49 43 43 33 42 49 44 43 24 24 49 49 27 24 75 29 47 49 27 24 44 44 49 38 43 24 49 32 48 49
27 44  0]xS 
2084 5118 M (s with the IGOR Extensions as described below. )[38 24 70 28 27 49 24 27 49 43 25 31 71 70 65 25 59 50 27 43 48 38 28 48 49 38 24 43 38 24 49 43
38 43 32 27 49 43 48 25 48 43 27 49 70 24  0]xS 
3990 5118 M ( )S 
633 5230 M ( )S 
633 5342 M (IGOR extensions required for the DGF Viewer 1.4 and higher are camac.xop, cc32.xop, )
[32 70 70 65 25 42 50 27 43 49 38 27 49 48 38 25 32 43 48 49 27 32 44 49 24 32 49 32 24 28 48 43
24 70 72 53 24 70 28 43 71 42 33 24 49 25 49 24 43 48 49 24 49 28 47 50 42 33 24 44 32 43 24 44
44 74 43 43 24 50 49 48 25 24 43 43 48 49 24 50 49 48 25  0]xS 
633 5454 M (and epp.xop; these files have to be located in the IGOR extension folder. For the DGF )
[43 48 49 24 43 49 48 25 49 49 49 27 24 28 48 43 38 43 24 32 28 27 43 38 24 49 42 49 43 24 27 49
24 49 43 24 28 48 44 43 27 43 49 24 27 49 24 27 49 43 25 32 70 70 66 24 43 50 27 43 48 38 27 49
49 24 32 49 27 49 43 32 24 25 54 49 32 24 27 49 43 24 70 72 53  0]xS 
633 5566 M (Viewer 1.3 and below, only camac.xop )[70 27 43 70 43 32 24 49 24 49 25 43 49 48 25 48 43 27 49 70 25 24 50 48 28 47 24 44 43 76 43 43
24 50 48 49  0]xS 
2181 5566 M (should be in the IGOR extension folder; the other )[38 49 49 48 27 49 24 49 43 24 28 48 25 27 48 43 25 31 71 70 65 24 43 50 27 43 49 38 27 49 48 25
32 48 28 48 43 32 27 25 27 49 43 24 49 27 48 43 32  0]xS 
633 5678 M (.xop files might result in compilation errors as functions are defined twice \(or not at all\). )
[24 50 48 49 24 32 28 27 43 38 24 75 28 47 49 27 24 32 43 38 49 27 27 25 27 49 25 43 48 75 49 27
28 42 28 27 49 48 25 42 33 33 48 32 38 25 42 38 26 32 49 49 43 27 27 49 49 38 24 43 32 43 24 49
44 32 27 49 43 48 25 27 70 27 43 43 25 33 49 32 24 49 49 27 24 43 27 25 42 28 27 32 24  0]xS 
4099 5678 M ( )S 
LH
(%%[Page: 5]%%) = 
%%PageTrailer

%%Page: 6 6
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (6)S 
633 865 M (It is strongly recommended not to mix old and new versions of the DGF Viewer and only )
[31 27 24 28 38 24 38 27 32 49 50 47 30 46 25 32 44 42 49 76 76 43 48 50 43 48 25 48 49 27 25 27
49 24 75 27 50 24 49 27 49 24 43 49 48 25 48 43 70 24 49 43 32 38 27 49 49 38 24 49 32 24 27 49
43 24 70 72 53 24 71 27 43 70 43 32 25 42 49 49 24 49 48 30 46  0]xS 
633 977 M (use IGOR 4. However, in o)[48 38 43 25 32 70 70 65 24 49 24 25 70 48 71 43 49 43 32 24 25 27 49 25  0]xS 
1700 977 M (rder to be able to fall back on a previously working setup in )
[33 48 43 32 25 27 48 25 48 43 26 42 49 27 43 24 28 48 25 32 43 27 27 25 49 43 44 47 25 48 49 24
43 25 48 33 43 49 27 49 48 38 29 46 26 70 48 34 48 27 50 47 24 38 43 27 49 49 24 27 49  0]xS 
633 1089 M (case of problems with the new software, we recommend the following:)
[43 42 38 43 24 49 32 25 49 32 49 49 27 44 75 38 24 70 27 28 48 25 27 49 42 25 48 43 70 25 38 48
32 28 71 42 33 42 25 25 70 43 24 33 43 43 50 76 75 42 49 49 24 27 49 43 24 32 49 27 27 49 70 27
50 48  0]xS 
3397 1089 M ( )S 
633 1201 M ( )S 
633 1313 M (-)S 
665 1313 M ( )S 
779 1313 M (prior to the IGOR 4 installation, move IGOR 3.x into a different folder, for example )
[48 33 27 48 33 24 27 49 24 27 49 43 25 31 70 70 66 24 49 24 27 49 38 27 44 27 27 43 28 27 48 49
24 25 75 48 49 43 25 31 70 71 65 24 49 24 50 24 27 49 27 49 24 43 24 49 27 32 33 42 33 43 49 27
25 32 48 28 48 43 32 25 25 32 49 32 25 43 50 42 75 49 27 43  0]xS 
4076 1313 M ( )S 
779 1425 M (Program Files)[53 32 50 48 33 43 75 26 52 28 27 43  0]xS 
1328 1425 M (\\)S 
1356 1425 M (Wavemetrics)[89 43 50 44 75 42 28 33 27 43  0]xS 
1868 1425 M (\\)S 
1895 1425 M (Igor 3)[32 48 49 32 24  0]xS 
2130 1425 M ( )S 
633 1536 M (-)S 
665 1536 M ( )S 
779 1536 M (instal)[27 49 38 27 43  0]xS 
990 1536 M (l IGOR 4 in its default directory \(C:)[27 24 32 70 70 65 24 49 24 28 48 25 27 27 38 24 49 43 32 44 48 28 27 24 49 27 32 43 43 27 49 34
47 24 32 65  0]xS 
2387 1536 M (\\)S 
2413 1536 M ( Program Files)[25 54 32 50 47 33 44 75 25 53 27 27 43  0]xS 
2987 1536 M (\\)S 
3015 1536 M (Wavemetrics)[90 44 48 44 75 43 28 32 28 42  0]xS 
3527 1536 M (\\)S 
3555 1536 M (Igor Pro )[33 47 50 32 25 53 32 49  0]xS 
779 1648 M (Folder\))[52 49 27 50 43 32  0]xS 
1064 1648 M ( )S 
633 1760 M (-)S 
665 1760 M ( )S 
779 1760 M (install the new DGF Viewer in a different directory from previous versions)
[27 49 38 27 43 27 27 25 27 48 43 25 48 43 70 25 70 71 52 26 70 27 44 70 43 32 24 27 49 24 43 24
49 27 32 34 42 33 43 49 27 25 48 27 33 42 43 27 50 33 47 25 32 32 50 75 24 49 32 43 49 27 49 48
38 25 49 43 32 38 27 49 50  0]xS 
3702 1760 M ( )S 
633 1872 M (-)S 
665 1872 M ( )S 
779 1872 M (copy camac.xop, cc32.xop, and epp.xop in to the IGOR Extension folder of IGOR 4.)
[43 48 50 47 25 43 44 74 44 43 24 50 49 48 25 24 43 43 48 49 24 50 49 48 25 24 43 49 48 25 42 49
49 24 50 48 49 24 28 48 25 27 48 25 27 49 43 24 32 70 70 65 25 59 50 27 43 48 38 28 48 49 24 32
49 27 49 43 32 24 49 32 24 33 70 70 65 24 49  0]xS 
4079 1872 M ( )S 
633 1984 M ( )S 
633 2096 M (-)S 
665 2096 M ( )S 
779 2096 M (to start the new )[27 49 24 38 27 43 32 27 25 27 49 42 25 48 43 70  0]xS 
1400 2096 M (DGF Viewer, double click on \223XIADGF.pxp\224 in the top level of the )
[70 72 52 25 70 27 44 70 43 32 24 24 49 49 48 49 27 43 25 42 28 27 44 47 25 48 49 25 43 71 32 70
71 71 52 24 49 50 48 43 25 27 49 24 27 49 43 24 27 49 49 24 27 44 49 42 28 24 49 32 24 27 49 43
 0]xS 
779 2208 M (new distribution \(which will automatically call IGOR 4 and the new .xop files\))
[48 43 70 25 48 28 38 27 32 27 49 48 28 27 49 48 25 32 70 49 27 43 48 25 70 27 27 27 25 43 48 28
48 75 43 27 27 43 43 27 30 46 25 43 43 27 28 25 32 70 70 66 24 49 24 43 48 49 24 28 48 43 24 49
43 70 24 25 49 49 49 24 32 27 28 42 38  0]xS 
3852 2208 M ( )S 
633 2320 M (-)S 
665 2320 M ( )S 
779 2320 M (to start the old DGF Viewer, first start IGOR 3.x, then )[27 49 24 38 27 43 32 27 25 27 49 42 25 48 28 48 25 70 71 52 25 70 27 44 70 43 32 24 25 32 27 32
38 27 25 38 27 43 32 27 25 32 71 70 65 24 49 24 50 24 24 28 48 43 49  0]xS 
2914 2320 M <96>S 
2963 2320 M ( in IGOR 3 )[24 27 49 24 33 70 70 65 24 49  0]xS 
3422 2320 M (-)S 
3454 2320 M ( open the file )[25 48 49 43 49 25 27 49 43 24 32 27 28 42  0]xS 
779 2432 M (XIADGF.pxp file in the old )[71 31 70 70 72 53 24 49 49 49 24 32 28 27 43 24 27 49 24 28 48 43 24 49 27 49  0]xS 
1887 2432 M (d)S 
1936 2432 M (istribution)[27 38 27 33 27 48 49 27 28 48  0]xS 
2337 2432 M (.)S 
2361 2432 M ( )S 
633 2544 M ( )S 
633 2656 M ( )S 
F1S61 Ji 
633 2866 M (1.3)[53 28  0]xS 
768 2866 M ( )S 
866 2866 M (Establishing Communication)[65 54 32 54 59 27 29 53 59 28 59 59 28 70 60 87 85 61 59 27 54 53 33 27 59  0]xS 
2207 2866 M ( )S 
F3S61 Ji 
633 3001 M ( )S 
633 3113 M (To start the DGF Viewer, double)[59 49 24 38 27 43 32 28 24 27 49 43 24 70 72 53 24 70 27 43 71 43 33 24 25 48 49 49 48 28  0]xS 
1919 3113 M (-)S 
1952 3113 M (click on the XIADGF.pxp file in the C:)[42 28 27 44 47 25 48 49 24 28 48 43 25 71 33 70 70 71 52 25 48 50 49 24 32 27 28 43 24 27 49 24
27 49 43 24 65  0]xS 
3483 3113 M (\\)S 
3510 3113 M (XIA)[71 31  0]xS 
3683 3113 M (\\)S 
3709 3113 M (DGF4C.  )[70 73 52 49 65 24 25  0]xS 
633 3225 M (If you are doing this for the very first time, your PC may take unusually long to finish the )
[32 32 26 47 49 48 25 42 34 42 25 48 49 27 50 48 24 27 49 27 38 24 33 48 32 25 27 49 42 25 48 43
34 47 24 32 28 32 38 27 24 28 28 75 43 24 26 47 49 48 32 26 54 65 25 75 45 46 25 27 44 47 43 24
49 49 48 38 50 43 27 28 47 24 28 48 50 48 24 27 49 24 32 28 48 28 38 48 25 27 48 43  0]xS 
633 3337 M (start up.  Just be patient.  In rare)[38 27 43 32 27 24 49 49 24 24 25 38 48 38 28 24 49 42 25 48 43 28 27 43 48 28 24 24 25 31 48 26
32 43 33  0]xS 
1881 3337 M ( cases it takes a few minutes.  Later startups will )[24 43 43 38 43 38 25 27 27 24 28 42 49 43 38 24 43 24 34 43 70 25 75 27 49 48 28 42 38 25 24 25
59 43 28 43 32 24 38 27 43 32 27 49 50 38 24 70 27 28 27  0]xS 
633 3449 M (complete quicker.  If IGOR completes without error messages, you are ready to test )
[43 48 75 49 27 43 28 43 24 49 49 27 44 47 43 32 25 24 25 32 33 25 32 71 70 65 25 42 49 75 49 27
43 27 43 38 25 70 28 27 48 49 49 27 24 43 33 32 49 32 25 75 43 38 38 44 48 42 38 25 26 47 48 49
25 43 32 43 26 32 43 44 50 47 24 27 49 24 27 43 38 27  0]xS 
633 3561 M (communication with the CAMAC controller.   Proceed with section 1.3.3.)
[43 48 76 75 49 48 28 43 43 28 27 48 49 24 71 27 27 49 24 27 49 43 24 65 70 86 70 65 25 43 48 49
27 32 49 27 27 44 32 25 24 24 25 53 32 50 43 43 42 49 24 71 27 27 49 24 38 44 43 27 27 49 48 25
48 25 48 25 48  0]xS 
3514 3561 M ( )S 
633 3673 M ( )S 
/F0S61 F0 [97.332 0 0 -97.332 0 0 ] mFS
F0S61 Ji 
633 3884 M (1.3.1)[53 28 53 27  0]xS 
849 3884 M ( )S 
925 3884 M (IGOR reports compile error)[27 75 76 70 27 32 55 54 54 32 27 49 27 49 53 82 54 22 22 54 27 54 32 33 53  0]xS 
2098 3884 M ( )S 
F3S61 Ji 
633 4018 M (If any of the driver f)[32 32 24 43 51 46 25 48 33 24 27 49 43 24 50 32 27 49 42 33 25  0]xS 
1424 4018 M (iles \(camac.xop, cc32.xop, or epp.xop\) is not put in the correct place, )
[27 28 42 38 25 33 43 43 75 43 43 24 50 49 48 25 24 43 43 48 49 24 50 49 48 25 24 49 32 24 43 49
48 25 49 49 48 33 24 27 38 24 49 49 27 24 49 49 27 24 28 48 25 27 49 41 25 43 48 32 32 44 43 27
25 48 28 42 44 43 24  0]xS 
633 4130 M (then IGOR cannot find the definition of a number of communication functions. Make )
[27 49 42 49 24 33 70 70 65 24 43 43 49 48 49 27 26 32 27 49 48 25 27 48 43 25 48 43 32 27 49 27
28 27 49 48 25 48 32 25 43 24 49 49 75 49 43 32 25 49 32 24 43 49 76 75 48 49 27 44 43 27 27 49
49 24 32 49 48 43 27 29 48 49 38 24 25 85 44 49 43  0]xS 
633 4242 M (sure the .xop files were placed in 'IGOR Extensions' and not e.g. 'More Extensions'.)
[38 48 32 43 25 27 49 42 25 24 50 48 49 24 32 28 27 43 38 24 70 43 32 43 24 50 27 43 43 43 48 25
27 49 25 17 32 71 70 65 24 60 49 27 43 49 38 27 48 49 38 16 24 43 49 49 24 49 48 27 26 43 25 48
24 25 17 85 50 32 43 24 60 49 28 42 49 38 27 49 49 38 16  0]xS 
3888 4242 M ( )S 
633 4354 M ( )S 
F0S61 Ji 
633 4565 M (1.3.2)[53 28 53 27  0]xS 
849 4565 M ( )S 
925 4565 M (Windows reports )[94 22 53 54 53 69 49 27 32 55 54 54 32 27 49  0]xS 
1676 4565 M (illegal operation by IGOR)[22 22 22 54 53 55 22 27 54 54 53 33 54 27 22 54 53 28 54 48 27 28 76 75  0]xS 
2763 4565 M ( )S 
F3S61 Ji 
633 4700 M (This happens for DGF)[59 49 27 38 24 49 43 48 49 43 49 38 24 32 49 32 24 71 71  0]xS 
1505 4700 M (-)S 
1538 4700 M (Viewer 1.4 and earlier if there is a hardware conflict, which )
[71 27 43 70 43 32 24 49 24 49 24 43 49 49 25 43 43 33 27 27 43 32 24 28 32 24 27 50 43 32 43 24
27 38 25 42 25 49 43 32 49 70 44 32 43 25 43 49 48 32 28 27 43 28 24 25 70 48 28 43 48  0]xS 
633 4812 M (disables the SCSI card.  Close IGOR, and check your system setup.  In the control panels )
[48 28 38 42 49 27 43 38 24 28 48 43 25 53 65 55 32 24 43 44 32 49 24 24 26 65 27 49 38 43 24 31
71 70 65 25 24 43 49 48 25 42 49 44 44 47 26 46 50 49 32 24 40 47 38 27 44 75 24 38 43 27 49 48
25 24 25 33 48 25 27 48 43 25 42 49 49 27 32 49 27 24 49 43 49 42 28 38  0]xS 
633 4924 M (on your PC select system and click on the tab 'device mana)[48 49 25 47 49 48 33 25 53 66 24 38 43 27 44 43 27 24 39 47 38 27 44 76 24 43 49 48 25 42 28 27
44 47 25 48 49 24 28 48 43 24 28 43 48 26 16 50 43 48 27 43 43 25 75 43 49  0]xS 
2934 4924 M (ger'.  Find your SCSI card the )[47 44 33 17 24 24 27 51 28 48 49 26 47 49 49 32 25 54 65 55 31 24 43 44 32 49 24 27 49 43  0]xS 
633 5036 M (list of devices, and double click on it.)[27 27 38 27 25 48 33 24 49 42 49 27 43 43 38 24 25 42 49 49 24 49 48 49 49 28 43 24 43 27 27 44
48 24 49 49 24 27 27  0]xS 
2090 5036 M ( )S 
633 5148 M (In the window that opens make sure the device is not marked as being disabled.  )
[31 49 24 27 49 43 25 70 27 49 49 48 70 25 27 49 42 28 24 49 48 43 49 39 24 75 44 49 42 25 38 48
32 43 25 27 48 43 25 49 43 49 27 43 43 24 27 38 26 48 49 27 24 75 43 33 49 43 48 25 43 38 24 49
42 28 49 48 24 49 27 38 44 49 27 43 48 25 24  0]xS 
633 5259 M (Secondly, click on the Resources tab, and watch for reported device conflicts.  If there are )
[53 43 43 49 48 49 29 47 24 25 43 28 27 44 47 25 48 49 24 28 48 43 24 66 42 38 49 49 32 43 42 38
25 27 43 49 24 25 43 49 48 25 71 43 27 43 48 25 33 48 32 25 32 43 48 49 32 27 43 49 24 50 43 48
28 43 42 26 42 49 49 32 27 28 43 27 38 25 24 24 33 32 24 27 49 43 33 43 24 43 33 43  0]xS 
633 5371 M (any, you mu)[43 49 47 24 27 46 49 49 25 75  0]xS 
1115 5371 M (st resolve these before your system can work properly.)[38 28 24 33 43 38 49 27 48 43 25 27 49 42 38 43 25 48 43 32 50 32 43 26 47 48 49 32 24 40 47 38
27 44 75 25 44 43 49 24 70 49 33 48 24 49 32 48 50 43 32 29 47  0]xS 
3243 5371 M ( )S 
633 5483 M ( )S 
633 5595 M (Thirdly, on laptop computers the SCSI card will usually slide into one of two PCMCIA )
[59 49 27 32 49 28 47 24 24 49 49 24 27 43 49 27 49 48 25 43 49 75 49 49 28 43 32 38 24 27 49 43
24 54 66 54 31 25 44 42 32 49 24 71 27 27 27 25 48 38 49 43 27 28 47 24 38 28 27 48 43 25 27 49
27 48 25 48 49 43 24 49 32 24 28 71 48 25 53 65 86 66 31 71  0]xS 
633 5707 M (slots.  On some machines, a second card in the other slot can prevent the SCSI card from )
[38 27 49 27 38 24 24 25 70 49 24 38 49 74 43 26 75 42 43 49 27 49 43 39 24 24 43 24 38 43 43 49
48 49 24 44 43 32 49 24 27 49 24 28 48 43 24 49 27 50 43 32 24 38 27 49 27 25 43 42 49 24 49 33
43 49 42 49 27 25 27 49 42 26 54 65 55 31 24 43 44 32 49 24 32 32 50 75  0]xS 
633 5819 M (working.  You may have to )[70 48 34 47 28 49 47 24 25 25 70 49 48 25 76 44 47 24 49 43 49 43 26 27 49  0]xS 
1723 5819 M (pull out the offending card.  )[49 48 27 28 24 49 48 28 24 27 49 43 24 49 32 32 43 48 49 27 50 47 25 43 43 32 48 25 24  0]xS 
2832 5819 M ( )S 
633 5931 M ( )S 
LH
(%%[Page: 6]%%) = 
%%PageTrailer

%%Page: 7 7
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (7)S 
633 865 M (The DGF)[59 49 43 24 70 72  0]xS 
1003 865 M (-)S 
1035 865 M (Viewer version 2.0 comes with an improved SCSI driver for the Jorway J73A )
[70 27 43 71 43 32 24 50 43 32 38 27 50 48 25 48 25 48 25 42 49 76 43 38 24 70 27 28 48 25 43 48
25 27 75 49 33 49 49 43 48 25 53 65 55 32 24 49 32 27 49 43 32 25 32 49 32 25 27 48 43 26 38 48
32 70 45 47 24 38 49 49 70  0]xS 
633 977 M (controller, and the above)[43 48 49 27 32 49 27 27 43 32 25 24 43 49 48 25 27 48 43 26 42 49 49 48  0]xS 
1600 977 M (-)S 
1632 977 M (described problem should no longer occur.  Rather, the Viewer )
[49 43 38 43 32 27 49 42 49 24 50 32 49 49 27 44 75 24 38 48 49 49 27 49 24 49 48 25 27 49 49 47
44 32 24 49 43 43 49 32 25 24 24 66 42 28 48 44 32 25 24 27 49 43 24 70 27 43 70 44 32  0]xS 
633 1089 M (will alert the user to problems with any CAMAC control)[70 27 27 28 24 43 27 43 32 27 25 27 48 43 25 48 38 43 32 24 28 48 25 48 33 48 50 27 43 75 38 24
70 27 28 48 25 43 50 47 24 65 72 85 70 65 25 44 48 49 27 32 49  0]xS 
2841 1089 M (ler in use, without crashing the )[27 43 32 25 27 49 24 49 38 42 25 24 70 27 28 48 49 49 27 24 43 32 43 38 49 27 50 47 25 27 49 42
 0]xS 
633 1201 M (program.)[48 33 49 48 32 44 75  0]xS 
986 1201 M ( )S 
633 1313 M ( )S 
F0S61 Ji 
633 1524 M (1.3.3)[53 28 53 27  0]xS 
849 1524 M ( )S 
925 1524 M (CAMAC Controller)[70 65 81 65 70 27 70 54 53 28 33 53 23 22 54  0]xS 
1725 1524 M ( )S 
F3S61 Ji 
633 1658 M (In the IGOR window you will see the RunControlPanel from which all work is )
[31 49 24 27 49 43 25 32 70 70 65 25 70 27 49 48 49 70 26 47 49 49 25 70 27 27 28 24 38 43 43 24
27 49 43 24 65 49 49 65 48 49 27 32 49 27 54 43 48 43 27 25 33 32 50 75 24 70 49 27 43 48 25 43
27 27 24 71 48 33 48 24 28 38  0]xS 
633 1770 M (conducted.  If the panel should not be open, find the item XIA in the menu bar.  In the )
[43 48 49 49 48 43 27 43 49 24 24 26 32 32 24 28 48 43 24 49 43 50 42 28 24 38 49 48 49 27 49 24
49 49 27 24 49 43 24 49 48 43 49 24 24 33 27 48 49 24 28 48 43 25 27 27 43 75 24 71 32 70 25 27
49 24 27 49 43 25 75 43 48 49 25 49 43 32 24 25 25 31 49 24 27 49 43  0]xS 
633 1882 M (pull down menu, click on )[48 49 27 28 24 49 48 70 49 24 75 43 49 48 25 24 43 27 27 44 48 24 49 50  0]xS 

%%IncludeResource: font Times-Italic
7500 VM?
/Times-Italic FontHasEuro not
{
/Euro.Times-Italic
 [500 0 23 -7 578 676 ] 
<A2F8880DDBDB03F7F8A003F88D9D0384A701F79DBB01F802BB01F91CA7018F0ADBDB03F7
F8A003F88D9D0384A701F79DBB01F802BB01F89CF71301F8BFF93315770680758A89818B
08848B79947592088F0ADBDB03F7F8A003F88D9D0384A701F79DBB01F802BB01F91CA701
75916F926D8B08FB0E8B27FB0A5BFB24084606735B05D6068879857A8A79084A06745B05
DD068A7D8A7C8B7C08FB01B3FB0BF7101EA28BA4919E94089D94948F928B08928B8D858D
7508A006B0F72205780679674E3D438B08477BD1D11F8BB290B28FA508F76306A2BB05FB
71068D9D929C8F9D08F77E06A3BB05FB88069FDEC8F72BEC8B08D9B757461F84078F0ADB
DB03F7F8A003F88D9D0384A701F79DBB01F802BB01F89CF713019D06090E>
AddEuroGlyph
/Euro /Times-Italic /Times-Italic-Copy BuildNewFont
} if
F /F5 0 /256 T /Times-Italic mF 
/F5S61 F5 [97.332 0 0 -97.332 0 0 ] mFS
F5S61 Ji 
1649 1882 M (DGF4C)[70 70 59 49  0]xS 
F3S61 Ji 
1962 1882 M (, a)[25 24  0]xS 
2054 1882 M (nd the panel will open.)[48 49 24 28 48 43 25 48 43 50 42 28 24 70 27 28 27 24 49 49 42 49  0]xS 
2943 1882 M ( )S 
633 1994 M ( )S 
633 2106 M (In the panel, click on System.  In the SetupPanel, set to 1 the 'number of DGF)
[31 49 24 27 49 43 24 50 42 49 43 27 24 25 43 27 27 44 48 24 49 48 26 55 47 39 27 43 75 24 24 26
31 49 24 27 49 43 25 53 43 28 48 50 53 43 50 43 27 24 25 38 42 28 24 27 49 24 49 24 28 48 43 24
17 49 49 75 49 44 32 24 49 32 24 70 71  0]xS 
3657 2106 M (-)S 
3690 2106 M (4C )[49 65  0]xS 
633 2218 M (modules'.  Now, click on )[75 48 49 49 27 43 39 16 25 24 24 70 49 70 24 26 43 27 27 44 48 24 49 48  0]xS 
F5S61 Ji 
1626 2218 M (Edit)[60 49 27  0]xS 
F3S61 Ji 
1789 2218 M (, and you will see a little spreadsheet opening.  Leave the )[24 25 43 48 49 25 47 49 48 25 70 27 27 27 25 38 43 42 26 42 25 27 27 28 27 27 43 24 38 49 32 43
43 48 38 49 43 43 27 24 49 49 43 49 27 50 47 24 25 26 57 44 43 48 43 24 28 48 43  0]xS 
633 2330 M (entries in the first row \(Point 0\) as is, and change the sec)[43 48 27 33 27 43 38 24 27 49 24 27 49 43 24 32 28 32 38 27 24 32 49 70 25 33 54 49 27 49 27 24
49 32 24 43 38 25 27 38 24 24 43 49 49 24 43 48 43 50 48 42 25 28 49 42 25 38 43  0]xS 
2834 2330 M (ond row as follows: Under )[49 49 48 25 32 49 71 24 43 38 24 32 49 27 27 49 70 39 27 25 70 48 49 43 32  0]xS 
633 2442 M (\223slotwave\224 enter the number of the slot into which you have put the DGF)
[42 38 27 48 28 70 43 49 43 43 25 43 49 27 43 32 24 27 49 43 24 49 50 76 48 43 32 24 49 32 25 27
49 42 25 38 27 49 27 24 27 49 27 49 24 70 49 27 43 50 25 47 48 49 24 49 43 50 42 25 48 49 27 25
27 49 42 25 70 72  0]xS 
3489 2442 M (-)S 
3522 2442 M (4C unit. Under )[49 65 25 48 49 27 28 24 24 70 49 49 42 33  0]xS 
633 2554 M (\223SerNum\224 enter the serial number of your DGF module \(or \2230\224 if unknown\). Do not )
[43 53 44 32 70 50 75 42 25 43 48 29 42 32 25 27 49 43 24 38 44 32 27 44 27 24 49 49 75 48 43 32
25 49 32 27 46 49 49 32 24 70 72 53 25 76 49 48 49 27 43 25 32 48 32 26 42 49 43 24 28 32 24 49
49 48 49 48 70 50 32 25 24 70 49 24 49 48 28  0]xS 
633 2666 M (change the entry under \223FPGA\224)[43 48 43 50 47 43 25 27 48 43 26 42 49 27 34 47 24 49 49 48 44 32 26 43 52 55 71 70  0]xS 
1881 2666 M ( )S 
633 2777 M ( )S 
633 2889 M (Then, select your CAMAC controll)[59 49 43 48 25 24 38 43 27 43 43 27 26 47 49 48 32 25 65 71 87 71 65 24 43 49 48 28 32 48 28  0]xS 
2015 2889 M (er in the field \223Choose Controller\224. Choose \223None\224 if )[43 32 24 27 49 24 28 48 43 24 33 27 43 27 49 25 43 65 49 48 49 38 43 24 65 49 49 27 32 49 27 27
43 32 43 24 25 65 48 49 49 38 43 25 42 70 48 49 44 43 24 27 32  0]xS 
633 3001 M (you want to try the software offline without a crate attached.   )
[46 50 49 24 71 43 49 27 24 27 49 24 28 33 47 24 27 49 43 24 38 50 32 27 71 43 32 43 24 49 33 32
27 27 49 43 24 70 28 27 49 48 49 27 24 43 25 42 34 42 29 42 25 43 27 27 43 43 49 43 49 24 25 24
 0]xS 
3060 3001 M ( )S 
633 3113 M ( )S 
633 3225 M (For the Wiener CC32, enter the crate number in the corresponding field. Choose 1 as the )
[52 50 32 24 28 48 43 26 90 28 43 49 42 33 24 65 65 49 49 24 24 43 50 27 43 32 24 28 48 43 24 43
33 43 27 43 25 48 50 75 49 42 32 25 27 49 24 27 50 43 24 43 49 32 33 43 38 48 49 49 48 28 49 48
24 32 28 42 28 48 25 24 65 49 49 48 38 43 24 49 24 43 38 24 28 48 43  0]xS 
633 3337 M (default.  Then click on \223I/O check\224 This starts)[48 43 32 43 49 27 27 25 24 24 60 48 43 49 25 43 27 28 43 48 24 49 49 25 43 32 27 70 25 42 49 43
44 48 43 25 59 49 27 38 24 38 27 43 32 28  0]xS 
2429 3337 M ( a communications test.  When it is done an )[25 43 24 44 48 76 75 49 49 27 43 43 27 27 49 48 38 25 27 43 38 27 24 25 26 89 50 43 49 24 27 27
25 27 38 24 49 49 48 43 24 43 49  0]xS 
633 3449 M (alert box opens. If it says "Your system works fine\205", your setup is complete; you can )
[43 27 43 32 27 24 49 49 49 25 48 49 43 48 38 25 24 32 32 25 27 27 25 37 44 47 39 24 40 70 49 49
32 24 39 47 38 27 44 75 24 70 50 33 47 38 25 32 27 50 43 97 40 24 25 47 49 50 32 24 38 43 27 49
48 25 27 38 24 43 50 75 48 28 42 28 42 28 25 47 48 49 25 43 43 49  0]xS 
633 3561 M (click on \223Start up\224 to boot the module and continue as described in section 1.3.4.)
[43 27 27 43 48 24 49 48 26 42 54 28 43 32 27 25 48 49 43 24 27 49 24 49 50 48 28 24 27 49 43 24
75 49 48 49 27 43 24 43 49 49 25 43 48 49 27 28 48 49 43 24 43 38 24 49 43 38 43 33 27 48 43 49
24 28 48 25 37 43 43 27 28 48 50 24 49 24 49 24 49  0]xS 
3787 3561 M ( )S 
633 3673 M ( )S 
633 3785 M (For the Jorway 73A, the DGF Viewer has to)[52 50 32 24 28 48 43 24 38 49 33 70 45 47 24 49 48 70 25 24 27 49 43 25 70 71 53 24 70 28 43 70
43 32 25 49 43 38 24 28  0]xS 
2359 3785 M ( know the correct SCSI bus number and )[25 47 49 50 70 24 27 49 43 24 43 49 32 33 43 43 27 25 54 65 54 32 24 49 48 38 25 49 49 75 48 43
32 26 43 48 49  0]xS 
633 3897 M (Crate ID.  The Crate ID is the number that you dial in on the front of the Jorway 73A )
[65 32 43 27 43 25 31 70 25 24 24 60 50 42 25 65 32 43 27 43 25 32 70 25 27 38 24 28 48 43 24 49
49 75 48 44 32 25 27 48 43 28 26 47 48 49 24 49 27 44 27 25 27 48 25 48 49 24 28 48 43 25 32 32
48 49 27 25 48 32 25 27 49 43 24 38 50 32 70 44 47 25 48 49 70  0]xS 
633 4009 M (controller.  Use 0 as the default SCSI bus number. Enter both values in the corresponding )
[43 48 49 27 32 49 27 27 43 32 25 24 24 70 38 43 25 48 26 42 38 25 27 49 42 26 48 43 32 43 49 27
27 25 53 66 55 31 24 49 49 38 24 49 49 75 49 43 33 24 25 59 49 27 43 32 24 49 48 28 48 25 48 43
27 49 43 38 24 27 49 24 28 48 44 25 42 49 32 32 43 38 49 48 49 49 27 50 47  0]xS 
633 4121 M (field in the setup panel. Then click on \223I)[32 27 43 27 49 24 27 49 24 28 48 43 25 37 43 28 48 49 24 49 43 48 43 27 25 24 60 49 43 49 24 43
27 27 44 48 24 49 48 26 43  0]xS 
2202 4121 M (/O check\224. This starts a communications test. )[27 70 25 43 49 44 43 48 43 25 25 59 49 27 38 24 38 27 43 32 28 38 24 43 24 43 49 75 75 49 49 27
44 44 27 27 49 48 38 25 27 43 38 27 24  0]xS 
633 4233 M (When it is done an alert box opens. If it says "Your system works fine\205", your setup is )
[89 50 44 48 25 27 27 25 27 38 24 49 48 49 43 24 43 49 24 43 27 44 32 27 26 48 49 50 24 49 48 43
49 38 24 24 32 32 24 27 28 24 38 45 46 38 25 39 71 49 49 32 24 39 47 38 27 44 75 24 70 50 33 48
38 24 32 27 49 43 97 40 25 26 47 48 49 32 24 39 43 27 49 49 24 27 38  0]xS 
633 4345 M (complete; you can click on \223Start up\224 to boot the module and continue as described in )
[43 48 75 49 27 43 28 43 27 26 46 49 49 25 43 43 48 26 42 28 27 43 47 26 48 49 24 43 54 27 43 32
27 24 49 50 43 24 27 49 24 49 49 48 27 25 27 49 43 24 75 48 49 49 27 43 24 43 49 48 26 43 48 49
27 27 49 49 43 24 43 38 24 50 42 38 43 32 28 48 43 49 24 27 49  0]xS 
633 4456 M (section 1.3.4. If the I/O check retu)[38 43 42 28 27 49 48 25 48 25 48 25 48 25 25 31 32 24 28 48 43 25 32 27 70 25 44 49 43 43 48 24
32 43 28  0]xS 
1965 4456 M (rns with an error, look at the history window. Here the )[32 49 38 24 70 28 27 49 24 43 48 25 43 33 32 49 33 24 24 27 49 49 47 25 43 27 24 27 49 43 24 49
27 38 27 49 34 47 24 70 28 49 49 49 70 24 24 70 43 33 43 24 28 48 43  0]xS 
633 4568 M (values found by the viewer are reported during the check. Correct the entries in the setup )
[48 43 27 49 43 38 24 32 49 49 48 49 24 51 47 24 27 49 43 24 49 27 43 71 43 32 24 43 33 43 24 32
43 49 50 32 27 43 48 25 48 49 32 27 50 48 24 27 49 44 24 43 49 42 44 48 24 25 65 49 32 33 43 42
28 24 27 49 43 25 43 49 27 32 27 44 38 24 27 49 24 28 48 43 25 38 42 28 48 49  0]xS 
633 4680 M (panel, then click \223I/O check\224 again.   )[48 43 49 43 27 24 25 27 49 42 49 24 43 27 28 44 47 26 42 32 28 70 24 43 50 42 44 48 43 25 44 48
42 28 48 25 24 24  0]xS 
2097 4680 M ( )S 
633 4792 M ( )S 
633 4904 M ( )S 
F0S61 Ji 
633 5115 M (1.3.4)[53 28 53 27  0]xS 
849 5115 M ( )S 
925 5115 M (Getting Started)[75 53 27 28 22 54 53 27 66 27 54 33 27 54  0]xS 
1579 5115 M ( )S 
F3S61 Ji 
633 5250 M (The buttons in the RunControl Panel are arranged in)[59 49 43 24 49 48 28 27 48 49 38 24 28 48 25 27 49 42 25 65 49 48 65 48 49 27 32 49 27 24 54 43
48 43 28 24 44 32 43 25 43 32 33 43 49 48 43 50 24 27  0]xS 
2671 5250 M ( logical order, essentially from left to )[24 27 50 47 27 43 43 27 24 49 32 50 43 32 24 24 43 38 39 43 49 27 27 44 27 28 47 24 32 33 49 75
25 27 43 32 27 24 28 48  0]xS 
633 5362 M (right and top to bottom. Detailed description of controls and panels can be found in the )
[32 28 47 48 28 24 43 49 48 25 27 48 49 24 28 48 25 48 49 27 28 48 75 24 26 70 43 27 43 27 27 43
49 24 49 43 38 43 32 28 48 28 27 49 48 25 48 32 25 44 48 49 27 32 49 27 38 24 43 49 49 24 49 42
49 43 27 38 24 43 43 49 24 50 44 24 32 49 48 49 49 24 27 49 24 28 48 43  0]xS 
633 5474 M (on)[48  0]xS 
730 5474 M (-)S 
762 5474 M (line help from within the DGF)[27 28 48 43 24 49 43 27 49 24 32 32 50 75 24 70 28 27 49 27 49 24 27 49 43 24 70 71  0]xS 
1948 5474 M (-)S 
1981 5474 M (Viewer. To view the help texts, find the XIA pull )[70 27 43 71 43 32 24 25 59 49 24 49 27 44 70 24 27 49 43 24 49 43 27 49 24 27 43 50 27 38 24 25
32 27 49 48 25 27 49 42 25 71 31 70 24 49 49 27 27  0]xS 
633 5586 M (down menu in the top menu bar.  Select \223Hel)[48 49 70 49 24 75 43 49 48 25 27 48 25 27 49 43 24 27 49 48 26 75 44 48 49 24 49 43 32 24 24 25
54 43 27 43 43 27 26 42 71 42  0]xS 
2389 5586 M (p\224 to view all DGF)[48 43 24 28 48 26 48 28 42 70 25 43 27 27 24 71 71  0]xS 
3134 5586 M (-)S 
3167 5586 M (related help. Blue )[32 43 28 43 28 42 49 24 49 43 28 49 24 24 66 27 49 42  0]xS 
633 5697 M (underlined words are links to related topics.)[48 49 49 43 32 27 27 49 43 48 25 70 48 33 48 38 25 43 32 43 25 27 27 50 47 38 25 27 49 24 32 43
28 43 27 43 49 24 27 49 49 27 43 38  0]xS 
2338 5697 M ( )S 
633 5809 M ( )S 
633 5921 M ( )S 
LH
(%%[Page: 7]%%) = 
%%PageTrailer

%%Page: 8 8
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (8)S 
633 865 M ( )S 
633 977 M (For an initial setup and data taking run, you would typically follow the sequence below.)
[52 50 32 24 43 49 24 27 49 27 28 27 43 27 24 38 43 27 49 49 24 43 48 49 24 50 43 27 43 24 28 43
48 27 50 48 24 32 49 48 25 26 47 48 49 24 71 48 49 28 49 24 28 47 49 27 43 43 27 29 47 24 32 49
27 27 49 70 25 27 48 43 25 39 42 50 49 43 48 43 43 24 50 43 27 49 70  0]xS 
4055 977 M ( )S 
633 1089 M ( )S 
633 1201 M (1. Open the Setup Panel by clicking the \223System\224 button. If you have more than )
[48 25 24 70 49 43 48 25 27 49 42 25 54 43 27 49 49 24 54 43 49 43 27 25 50 47 24 43 27 27 44 48
27 50 47 25 27 49 43 25 43 55 47 38 27 44 76 44 24 49 48 28 27 48 49 24 25 31 32 26 47 49 48 25
49 43 49 43 25 75 49 32 44 24 27 49 43 48  0]xS 
3777 1201 M (one )[48 49 43  0]xS 
633 1313 M (module, enter the number of modules in the control field at the top of the panel. Then )
[75 48 49 49 27 43 24 24 43 49 28 43 32 24 28 48 43 24 49 50 75 48 44 32 25 48 32 25 75 48 49 49
28 43 38 24 27 49 24 28 48 43 24 43 49 49 27 33 49 27 24 32 28 42 28 48 25 42 28 24 27 49 43 24
27 49 49 24 49 32 24 27 49 43 24 50 43 48 43 27 25 24 59 49 43 49  0]xS 
633 1425 M (click on \223Edit\224 to open the Slotview spreadsheet. Enter the CAMAC slot and serial )
[43 27 27 43 48 24 49 48 26 42 60 48 28 27 43 24 27 49 24 49 49 42 49 24 29 48 43 25 53 27 49 27
49 27 43 70 24 38 49 33 43 43 48 38 49 44 43 27 24 25 59 49 27 43 32 24 27 49 43 24 65 72 85 70
65 25 38 27 49 27 24 43 49 48 25 38 43 32 27 43 27  0]xS 
633 1536 M (number for each module, and the Trigger/Filter FPGA configuration file in the \223FGPA)
[48 49 75 49 42 33 25 32 49 32 24 44 43 43 48 26 75 48 49 49 27 43 25 24 43 49 48 25 27 49 42 25
59 32 29 48 48 43 32 29 53 27 27 27 43 32 27 52 55 70 70 24 43 49 48 32 29 47 49 33 43 27 27 49
49 24 32 27 28 43 24 27 49 24 27 49 43 25 43 53 71 53  0]xS 
4008 1536 M <9420>[43  0]xS 
633 1648 M (column. Set the communication parameters as described in section 1.3.3. Make sure that )
[43 48 27 49 75 49 24 25 54 43 27 24 28 48 43 24 43 50 76 75 48 50 27 43 43 27 27 49 49 24 49 43
32 44 74 43 29 42 32 38 25 43 38 24 50 42 38 43 32 28 48 43 49 24 27 49 24 38 43 43 27 27 49 49
24 49 24 49 24 49 24 25 86 44 48 43 25 38 48 32 43 25 27 48 43 28  0]xS 
633 1760 M (an \223I/O check\224 reports the system to work fine, then click on the \223Start up\224 button to )
[43 48 26 42 31 28 70 24 43 50 42 44 49 43 24 32 43 49 49 32 28 38 24 27 49 43 24 39 47 38 27 44
75 24 27 49 24 70 50 33 48 24 32 27 49 43 24 25 27 50 42 49 24 43 27 28 44 47 25 48 49 24 27 49
43 25 43 54 27 43 32 27 24 49 50 44 24 49 48 27 28 48 49 24 28 48  0]xS 
633 1872 M (initialize the modules. This will download DSP code and FPGA configuration to th)
[27 49 27 27 27 43 27 28 43 42 25 27 49 42 25 75 48 49 49 27 43 38 24 24 60 49 28 38 24 70 27 28
27 24 49 49 70 48 28 48 43 49 24 70 54 53 25 43 50 49 42 25 43 48 49 25 53 54 70 70 26 43 48 49
32 28 48 49 33 43 27 27 49 48 25 27 49 24 27  0]xS 
3875 1872 M (e )[43  0]xS 
633 1984 M (modules, as well as the module parameters. )[75 48 49 49 27 43 38 24 24 43 38 24 72 42 28 27 24 43 38 24 28 48 43 25 75 49 49 48 28 42 25 48
44 32 44 75 43 27 44 32 38 24  0]xS 
2349 1984 M ( )S 
633 2096 M ( )S 
633 2208 M (2. Click on the \223Module\224 button to open the InstrumentPanel. In this panel, all module )
[48 25 24 65 28 27 43 47 25 48 49 24 28 48 43 25 43 86 48 49 49 27 44 44 24 49 48 28 27 49 48 25
27 48 25 48 49 43 49 24 27 49 43 24 31 49 38 27 32 50 75 43 48 28 54 43 48 43 28 24 25 31 49 24
28 48 28 37 25 48 43 50 43 27 24 26 43 27 27 24 75 49 49 48 28 42  0]xS 
633 2320 M (settings are set on a channel by channel basis. Review the settings \(see the online help for )
[38 43 27 27 27 50 47 38 24 43 33 43 24 38 43 27 24 49 49 24 43 25 43 49 42 50 49 43 27 24 50 47
25 43 48 43 49 49 42 28 24 50 42 38 28 38 24 24 65 43 49 27 43 70 24 28 48 43 25 37 43 28 27 27
50 46 38 25 32 39 43 42 25 27 49 43 25 48 49 27 28 48 43 24 49 43 27 49 24 32 49 32  0]xS 
633 2432 M (a detailed description\), and )[43 24 49 42 28 42 28 27 43 48 25 48 43 39 43 32 27 49 27 28 48 49 32 24 25 44 48 49  0]xS 
1711 2432 M (click on \223Apply\224 after making any changes. The default )[43 27 27 43 48 24 49 49 25 43 70 49 48 29 47 43 25 43 32 27 43 33 25 75 43 48 27 50 48 24 43 51
46 26 42 49 43 50 47 43 38 24 26 59 50 42 25 48 43 32 43 49 27 27  0]xS 
633 2544 M (parameters should work ok for an initial run. )[48 43 32 44 75 43 27 44 32 38 24 38 49 49 48 28 48 25 70 48 33 48 25 49 48 24 32 50 32 24 43 49
24 27 49 27 28 27 43 27 24 32 49 49 24  0]xS 
2397 2544 M ( )S 
633 2656 M ( )S 
633 2768 M (4. Click on the \223DCdisplay\224 button to view traces of the incoming signal. Click the )
[48 25 24 65 28 27 43 47 25 48 49 24 28 48 43 25 42 70 65 49 27 38 49 28 44 47 44 24 49 48 28 27
48 49 24 28 48 25 48 28 42 71 24 27 32 43 44 43 39 24 49 32 24 27 49 43 24 27 49 43 49 74 28 49
48 24 38 29 47 49 43 27 24 26 65 27 27 43 48 24 28 48 43  0]xS 
633 2880 M (\223Offset\224 button to set the DC offset automatically. Signals should ha)
[43 70 32 32 39 43 27 43 24 49 48 28 27 49 48 25 27 48 25 38 43 27 24 27 49 43 24 70 66 24 49 32
32 38 43 27 24 43 49 27 50 74 43 28 27 43 42 28 29 47 25 24 54 28 47 49 43 27 38 25 38 48 49 49
27 49 24 49  0]xS 
3305 2880 M (ve a baseline of )[49 43 24 43 24 50 44 38 43 27 27 49 43 24 49 32  0]xS 
633 2992 M (about 1600. If the signal amplitude is too small or too large \(pulses clipped at 16000\), )
[43 48 49 49 27 24 49 48 49 49 24 25 32 32 24 27 49 43 24 38 28 48 49 42 28 25 43 75 48 28 27 27
49 49 42 25 27 38 24 28 48 49 24 38 76 43 27 27 25 48 33 24 27 49 48 25 27 43 33 48 42 25 32 49
48 28 37 43 38 25 42 28 27 49 48 43 49 25 43 27 24 49 49 48 49 49 32 24  0]xS 
633 3104 M (adjust the gain in the InstrumentPanel. If the pulses are negative, toggle the \223Trigger )
[43 48 27 49 38 27 25 27 49 42 26 46 43 28 48 25 27 48 25 27 49 43 25 32 49 38 27 32 49 75 42 49
28 54 43 49 43 27 25 25 31 32 25 27 49 42 25 48 49 27 38 44 38 24 43 32 43 24 49 44 48 43 28 27
49 42 25 24 27 50 49 46 29 42 25 27 49 42 26 42 60 32 28 49 48 43 32  0]xS 
633 3215 M (positive\224 checkbox in InstrumentPanel )[48 49 38 27 28 27 48 43 43 24 43 49 43 44 47 49 49 49 25 27 48 25 31 49 39 27 32 49 75 42 49 28
54 43 48 43 27  0]xS 
2168 3215 M (-)S 
2200 3215 M (> Edit Channel CSRA.  )[55 25 59 49 27 27 24 66 47 43 49 49 42 28 24 65 54 65 70 24 25  0]xS 
3141 3215 M ( )S 
633 3327 M (Note: You can analyze the noise spectrum of the trace in the FFTdisplay. This graph, )
[70 48 28 43 27 24 70 49 49 24 43 43 48 26 42 49 43 29 47 44 42 25 27 49 42 25 48 49 27 38 43 24
38 49 43 43 27 32 50 75 24 49 32 24 27 50 43 24 27 34 42 43 43 24 28 48 25 27 49 42 27 53 53 59
49 27 38 49 27 45 46 25 24 60 49 27 38 26 46 32 43 49 49 24  0]xS 
633 3439 M (showing the Fourier transform of the DC trace, can be opened through the menu bar as )
[38 48 49 70 27 50 47 24 27 49 43 26 53 48 49 32 27 44 32 25 27 32 43 49 38 33 48 32 75 25 49 32
25 27 49 42 25 70 65 24 28 32 44 42 43 25 24 44 43 49 24 49 43 24 49 49 42 49 43 49 24 27 49 32
49 49 48 49 24 27 49 43 25 75 43 48 49 24 50 43 32 24 43 38  0]xS 
4034 3439 M ( )S 
633 3551 M (Windows )[89 28 49 49 48 71 38  0]xS 
129380 VM?
Pscript_WinNT_Incr begin
%%BeginResource: file Pscript_T42Hdr 5.0 0
/asc42 0.0 d/sF42{/asc42 ~ d Ji}bind d/bS42{0 asc42 -M}bind d/eS42{0 asc42 neg
-M}b/Is2015?{version cvi 2015 ge}bind d/AllocGlyphStorage{Is2015?{!}{{string}
forall}?}bind d/Type42DictBegin{25 dict `/FontName ~ d/Encoding ~ d 4 array
astore cvx/FontBBox ~ d/PaintType 0 d/FontType 42 d/FontMatrix[1 0 0 1 0 0]d
/CharStrings 256 dict `/.notdef 0 d & E d/sfnts}bind d/Type42DictEnd{& @
/FontName get ~ definefont ! E}bind d/RDS{string currentfile ~ readstring !}
executeonly d/PrepFor2015{Is2015?{/GlyphDirectory 16 dict d sfnts 0 get @ 2 ^
(glyx)putinterval 2 ^(locx)putinterval ! !}{! !}?}bind d/AddT42Char{Is2015?
{findfont/GlyphDirectory get ` d E ! !}{findfont/sfnts get 4 ^ get 3 ^ 2 ^
putinterval ! ! ! !}?}bind d/IDStrNull{1 add 2 mul @ string 0 1 3 ^ 1 sub{1 ^ ~
0 put}for ~ !}bind d/IDStr{@ 1 add 2 mul string 0 1 3 ^{1 ^ ~ @ 2 mul ~ 3 copy
256 idiv put ~ 1 add ~ 256 mod put}for ~ !}bind d/IDStr2{~ @ 1 add 2 mul string
0 1 3 ^{1 ^ ~ @ 2 mul ~ 5 ^ add 3 copy 256 idiv put ~ 1 add ~ 256 mod put}for ~
! ~ !}bind d/CIDT42Begin{25 dict `/CDevProc ~ d/CIDMap ~ d/CIDCount ~ d
/CIDSystemInfo 3 dict @ ` 3 -1 $/Supplement ~ d 3 -1 $/Ordering ~ d 3 -1 $
/Registry ~ d E d/CIDFontName ~ d/Encoding ~ d 4 array astore cvx/FontBBox ~ d
/CharStrings 2 dict @ `/.notdef 0 d E d/GDBytes 2 d/CIDFontType 2 d/FontType 42
d/PaintType 0 d/FontMatrix[1 0 0 1 0 0]d/Metrics2 16 dict d/sfnts}bind d
/CIDT42End{CIDFontName & E/CIDFont defineresource !}bind d/T42CIDCP32K{/CIDFont
findresource @ length dict copy @/FID undef `/CIDFontName ~ d/CIDMap ~ d
/CIDCount ~ d/Metrics2 8 dict d CIDFontName & E/CIDFont defineresource !}bind d
/T42CIDCPR{/CIDFont findresource @ length dict copy @/FID undef `/CIDFontName ~
d &/CDevProc known{[/CDevProc , @ type/operatortype ne{/exec cvx}if/! cvx/! cvx
/! cvx/! cvx 5/^ cvx 5/^ cvx 0.0 0.0]cvx}{{! ! ! ! ! 5 ^ 5 ^ 0.0 0.0}}? bind
readonly/CDevProc ~ d CIDFontName & E/CIDFont defineresource !}bind d
/T0AddT42Char{/CIDFont findresource/GlyphDirectory get ` d E ! !}bind d
/T0AddT42Mtx2{/CIDFont findresource/Metrics2 get ` d E}bind d/UpdateCIDMap{
/CIDFont findresource/CIDMap get 3 1 $ putinterval}d/AddXUID{version cvi 3011
ge{/XUID ~ d}{!}?}bind d/hfDef42CID{/CIDFont findresource @ length dict copy @
/FID undef `/CIDFontName 2 ^ d @ type @/booleantype ne{/arraytype eq{/CDevProc
~ d}{matrix @ 4 4 -1 $ put/FontMatrix ~ d}?}{! !}? & E/CIDFont defineresource
!}bind d/hfDefRT42CID{/CIDFont findresource @ length dict copy @/FID undef `
/CIDFontName 1 ^ d &/CDevProc known{[/CDevProc , @ type/operatortype ne{/exec
cvx}if/! cvx/! cvx/! cvx/! cvx 5/^ cvx 5/^ cvx 0.0 0.0]cvx}{{! ! ! ! ! 5 ^ 5 ^
0.0 0.0}}? bind readonly/CDevProc ~ d & E/CIDFont defineresource !}bind d
%%EndResource
end reinitialize
0 -0.207 1.359 0.898
 256 array 0 1 255 {1 index exch /.notdef put} for  /TTA2185B78t00
Type42DictBegin
[<00010000000a000a000a000a63767420ae2fa9a9000000ac0000053a6670
676dc4f43bb0000005e80000045f676c7966fef43883000013680000cd36
68656164c987665400000a48000000366868656112130a8e00000a800000
0024686d747849428a8900000aa4000003886c6f636125baef7c00000e2c
000001c66d6178700356062a00000ff400000020707265704fc7275f0000
101400000354676469720000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000d1000000000000000000000000
00000000000000000000000000310031006301580281025a0031009b0062
0031009a00310064003100990094009402b30031003100630033006300b0
0031004a00e705c800320072003100310033007c0031004400f801a80086
00310031003c006205c80062006300c505c8003e0044006305c800010031
00630094018c00310063007d0084009400f102b302c202c205c80001003f
004a004a0063009400940094009402b305c805c800310031008300ae00de
01c00001007b0093009400b900d102c202c2003e009400ad00f701280128
018b01e501ed025002c20001003c00620063006b007b009400b000be00d9
00f30114013e018a01bc01ed0212028100010031004a004a006300800094
00c500c500d10128012801280128014d016c016f01720189018b01e40203
02350250026f028802a002b002c20359043e05c806120637076c00010001
0002000300110044004a004a004e00530062006200710080009400c500c5
00c500c500c500d00102015101540168019601a001bc01c501ed01ed01f4
022d023f02810281028102950360040c04e8056b05a205a205c80655079d
0806000200050006001a002000250034003c0045004a005100630064006a
007a007a007a007b007b007c007d0082009f00a000a100a900b100ba00c1
00c500d000db00de00f700f7010f010f0128012801370139015701570159
01590172017e0184018a018b018b018b018b018b018b018d019c01b301ba
01bc01cb01d5021f0250025002500250026c026f0281028102810283029a
02b402cb02cc02df02e402ea02f103000309035f0362037303a503aa03cf
03cf044804a004a104dc04dc050105b005c8061206120614065d068b068b
068c0709076b07840791079d07b60a2e00170025002c003c004a00570063
0079007c007c0088008a009400b000b100b100b400b500b500c800ea00f7
00f700f700ff010f0128012801280128013901440146015501550159015a
0160016d01730178018a018b018b018b01a401a601a801b401bc01d501d5
01d801db01e101eb01ee01ee01ee01f702060216022b0250025002500250
025002530257026b02960299029c02ab02b302b302bc02d802de02e402e4
02f50300030b03120315031e0345034603460354035b0378038303ad03c2
03db03ed040c040c043d043e0455045d04a004c604e404e804e805020503
05250535053a053a0568056e057e058b059e05c805ed05ed060c06120612
06120613063b0687069f06b306d906fd0715071607220722072e07310753
076c077607aa07e407e708ac0941096909720a2c00aa003000b700000000
0000000000000000000000b500d900c3025d062f001a01db007b0071030f
00300020006300c5020c076c096902b3043d043e07530128035f03dd00f7
0309004b04c60057035b006c0562030b07ec00a80173048101ab034600ac
00a5077601bc036003ed03a50525063b018b018b018b029a03aa07790760
07e706d906f403930568072e0141058b01a8023f00940172015100f601f5
005e00300074022a00c60089008801760008009408ac010d003100c5021f
018b05a203b204a00345057e01290128011b05c8038500350015000c0028
0022000500050014000500004037383734333231302f2e2d2c2b2a292827
262524232221201f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09
0807060504030201002c4523466020b02660b004262348482d2c45234623
6120b02661b004262348482d2c45234660b0206120b04660b00426234848
2d2c4523462361b0206020b02661b02061b004262348482d2c45234660b0
406120b06660b004262348482d2c4523462361b0406020b02661b04061b0
04262348482d2c0110203c003c2d2c20452320b0cd442320b8015a515823
20b08d44235920b0ed51582320b04d44235920b0042651582320b00d4423
5921212d2c20204518684420b001602045b04676688a4560442d2c01b10b
0a432343650a2d2c00b10a0b4323430b2d2c00b0462370b101463e01b046
2370b10246453ab10200080d2d2c45b04a234445b04923442d2c2045b003
25456164b050515845441b2121592d2cb00143632362b0002342b00f2b2d
2c2045b0004360442d2c01b00643b00743650a2d2c2069b04061b0008b20
b12cc08a8cb8100062602b0c642364615c58b00361592d2c45b0112bb047
2344b0477ae4182d2cb801a65458b00943b801005458b9004aff80b14980
444459592d2cb01243588745b0112bb0172344b0177ae41b038a45186920
b01723448a8a8720b0a05158b0112bb0172344b0177ae41b21b0177ae459
59182d2c2d2c4b52582145441b23458c20b00325455258441b212159592d
2c01182f2d2c20b0032545b049234445b04a23444565234520b00325606a
20b009234223688a6a606120b01a8ab000527921b21a4a40b9ffe0004a45
208a54582321b03f1b235961441cb114008a5279b34940204945208a5458
2321b03f1b235961442d2cb110114323430b2d2cb10e0f4323430b2d2cb1
0c0d4323430b2d2cb10c0d432343650b2d2cb10e0f432343650b2d2cb110
11432343650b2d2c4b525845441b2121592d2c0120b003252349b04060b0
206320b000525823b002253823b002256538008a63381b21212121215901
2d2c4569b00943608a103a2d2c01b005251023208af500b0016023edec2d
2c01b005251023208af500b0016123edec2d2c01b0062510f500edec2d2c
20b001600110203c003c2d2c20b001610110203c003c2d2cb02b2bb02a2a
2d2c00b00743b006430b2d2c3eb02a2a2d2c352d2c76b04b23701020b04b
4520b0005058b00161593a2f182d2c21210c6423648bb84000622d2c21b0
8051580c6423648bb82000621bb200402f2b59b002602d2c21b0c051580c
6423648bb81555621bb200802f2b59b002602d2c0c6423648bb840006260
23212d2cb4000100000015b00826b00826b00826b008260f10161345683a
b001162d2cb4000100000015b00826b00826b00826b008260f1016134568
653ab001162d2c4523204520b10405258a505826618a8b1b26608a8c5944
2d2c462346608a8a462320468a608a61b8ff8062232010238ab14b4b8a70
456020b0005058b00161b8ffc08b1bb0408c5968013a2d2cb0332bb02a2a
2d2cb0134358031b02592d2cb0134358021b03592d000001000000028000
281167695f0f3cf5081b080000000000a5ad93fe00000000b1cb07d40000
fe500adf07310000000c0001000000000000000100000731fe5000000b8c
0000ffcf0adf0001000000000000000000000000000000e2040000800000
00000600000008000000083e004a092800940a6900940ac0004a07260094
09bc00ad03aa00c508ac00ad072200ad090f00ad090f00ad095f00ad095f
00ad0b8700ad0b8c00ad08c500ad0abf00ad059700ad059700ad072200ad
046f00ad04d100ad089400ad0795004a08a0004a078400ad072100ad0722
00ad072200ad072100ad0747004a0747004a04b300ad065800ad056500ad
056500ad078900ad078900ad046400ad046400ad072200ad06bf005606bf
005606bf005608e300ad054800ad06cb00ad08b600ad071b00ad070b00ad
053400ad068100ad0515009406490094072200ad072200ad05f900ad05f9
00ad05c800ad058c00ad065b00ad071500ad072200ad072a00ad072100ad
094000ad086f00ad07b600ad08b900ad078700ad077700ad079100ad0833
00ad076e00ad08c500ad088500ad063d00ad086600b30a2b0088043e004a
043e004a072200ad072200ad0800004a0800004a0800004a0800004a0800
0038080000380800003808000038087b00ad087b00ad072100ad072200ad
072200ad072200ad072200ad072200ad072200ad072200ad072200ad0722
00ad072200ad072200ad072200ad072200ad072200ad072200ad072200ad
072200ad072200ad072200ad072200ad072200ad072200ad028100ad03a9
00ad05f900ad072100ad072100ad072100ad072100ad072100ad079f00ad
079f00ad028100ad03a900ad05f900ad072100ad072100ad072100ad0721
00ad072100ad049f00ad07e400ad03a900ad05f900ad07210110072100ad
072100d10721010f072100ad072100ad072100ad072100ad072100ad0721
00ad07210162072100ad072100ad072100ad07210087072100ad072100ad
072100ad072100ad072100ad072100ad072100ad072100ad072100ad0721
00ad072100ad072100ad072100ad072100ad072100ad072100ad086200ad
086200ad086200ad086200ad080000310800000008000031080000310800
003108000031080000310800003108000031080000310a0600ad0a0600ad
065b00ad065b00ad072100ad072100ad072100ad072100d7072100ad0721
00ad07d600ad07d600ad072100ad072100ad063500ad063500ad063500ad
063500ad088a00ad088a00ad072100ad072100ad06fb00ad06fb00ad06fb
00ad06fb00ad072100ad072100ad067c00c5067c00c5087b00ad067c00c5
064100ad064100ad064100ad064100ad03db006303150063084700640000
002600260026002600e201bd028803670417053605e6072b07ee084c08ba
094b09e60ade0b9b0bfc0c910d310dbd0e820f0c1000116a11fc1311146a
14dc156315c81662177c178719021a081b671b711cd01cdb1ce81cf51e14
1eb21f3c1fd9209521f5228c233b239023f3241f24f1254f258b260c267a
26d9274527ea284828cd292729af2a8a2ceb2d592dd42e592ef12f83302d
30943123316b3202326f32e333873457349f34e9370638663925393039e9
39f43aae3ab93b743b7f3bf93c533d193d903dee3e703f103fa4402e40c0
412a41c8425e42ef434b4390440e449344f3456145dd463146b7472b47a3
47c347e34807484e489648d7493949d14a1e4a6a4a824a9a4ab14adc4b07
4b334b694b9a4bb84bd64bf44c124c384c604c934ccb4d0c4d654e014ea3
4f624fd45044508b5103515e51bd52c953d954ec55fc570857fb58065811
581c58275832593159a55a1b5a255a2f5a3c5a495a565a635b4b5c2c5cbf
5ccc5cd95ce35d755d825d8f5d995e595e645ea55eb05ebd5eca5f0c5f17
5f245f315f745f7f5f8c5f995fd45fdf601b6026606a60756082608f60cd
60d8611561206180618b619861a56232623f62b762c2632f633a63616388
669b00000001000000e2010c002f008d000e00020010002f0039000001ec
ffff00010001400c004646000000121108404820b80236b2483220b80283
b2483220b801acb2483220b801abb2483220b801a9b2483220b801a8b248
3220b801a7b2483220b801a3b2483220b801a1b2483220b8019fb2483220
b80149b2483220b80148b2483220b80147b2483220b80142b2483220b801
40b2483220b8013eb2483220b8013cb2483220b80139b2483220b80106b2
483220b80104b2483220b80103b2483220b80101404f483220dc483220db
483220da483220d6483220c3483220b6483220b5483220af483220ad4832
20ac483220a8483220a74832209f4832209e4832209d4832208c48322083
483220634832205f483220b801afb2483220b801adb2483220b801aab248
3220b801a6b2483220b801a5b2483220b801a4b2483220b8019eb2483220
b80144b2483220b80141b2483220b8013db2483220b80138b2483220b801
07b2483220b80105b2483220b80102b2483220b801004040483220d94832
20d5483220c8483220c7483220c6483220c5483220b7483220b4483220b3
483220ae483220a04832209248322079483220644832140914093790b801
7640490790a107909307908d07906f07906c07906607906507905c07905a
079059079058072408220820081e081c081a08180816081408120810080e
080c080a080808060804080208000800b013034b024b5342014bb0c06300
4b6220b0f65323b8010a515ab005234201b0124b004b544218b0382bb002
88b801005458b801ffb101018e851bb0124358b9000101ff858d1bb90001
01ff858d595900162b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b182b2b
2b2b2b2b2b2b2b2b2b2b2b4b5079bc001f01370007001f0133b3071fc407
2b2b2b4b5379bc00900137000700900133b30790c4072b2b2b1801b25000
324b618b601d002b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b
2b2b2b2b2b2b012b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b
2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b2b0145695342014b5058b10800
4259435c58b108004259b3020b0a124358601b2159421610703eb0124358
b93b21187e1bba040001a8000b2b59b00c2342b00d2342b0124358b92d41
2d411bba04000400000b2b59b00e2342b00f2342b0124358b9187e3b211b
ba01a80400000b2b59b0102342b01123420100>
[15993 16297 16377 3871 ] AllocGlyphStorage
]def 
108 44 
PrepFor2015
AddFontInfoBegin
AddFontInfo
/OrigFontType /TrueType def 
/OrigFontName <57696E6764696E6773> def
/OrigFontStyle () def
/FSType 0 def
AddFontInfoEnd
[16#2c 16#d7454db3 ] AddXUID
Type42DictEnd
4 74 197 <000100ad0000072a05c800080057b2070606b80287400900081400000802
0303b802874009000114000001000801bc0169000301a400060169400a08
000102030607080605b9018800002fed1739003ffdfded1139313087052e
2b7d10c4872e182b7d10c4130121012115210121ad02e40117fd7f0503fa
fd0281fee902e402e4fd7fc6fd7f>/TTA2185B78t00 AddT42Char 
4 208 198 <ffff00ad0000072a05c8004700c507d70000c0004000>/TTA2185B78t00 AddT42Char 
1 0 0 <000200800000038005c8000300070023400f07d40104d401a3000004ff00
05ff03b901e500002ffeed10ed003feeed10ed3130331121112521112180
0300fd800200fe0005c8fa388004c800>/TTA2185B78t00 AddT42Char 
/TTA2185B78t00 findfont /CharStrings get begin
/barb2right 198 def
/.notdef 0 def
/barb2left 197 def
end
/TTA2185B78t00 findfont /Encoding get
dup 1 /barb2right put
pop
F /F6 0 /0 F /TTA2185B78t00 mF 
/F6S61 F6 [97.332 0 0 -97.332 0 0 ] mFS
F6S61 Ji 
1029 3551 M <01>S 
F3S61 Ji 
1124 3551 M ( Graph Macros )[25 71 32 43 48 49 25 86 44 42 34 48 38  0]xS 
F6S61 Ji 
1734 3551 M <01>S 
F3S61 Ji 
1829 3551 M ( FFTdisplay. )[25 54 52 60 48 28 38 48 27 45 47 24  0]xS 
2350 3551 M ( )S 
633 3663 M ( )S 
633 3775 M (5. Click on \223Tau\224 to open the TauDisplay and d)[48 25 24 65 28 27 43 47 25 48 49 25 42 60 43 49 43 24 27 49 24 49 49 44 48 25 27 48 43 25 59 43
48 71 27 38 48 28 44 47 24 43 49 49 24  0]xS 
2498 3775 M (efine the preamplifier\222s decay time. Set )[42 34 27 48 43 25 27 49 42 25 48 32 43 44 75 49 27 27 32 28 43 33 32 38 24 49 43 43 45 47 24 27
28 75 43 25 24 54 43 28  0]xS 
633 3895 M (the time \223dt\224 to 0.075 )[27 49 42 25 27 27 75 43 25 42 49 27 43 24 28 48 25 48 25 48 49 49  0]xS 

%%IncludeResource: font Symbol
F /F7 0 /2 F /Symbol mF 
/F7S61 F7 [97.332 0 0 -97.332 0 0 ] mFS
F7S61 Ji 
1503 3894 M (m)S 
F3S61 Ji 
1558 3895 M (s, then click on \223Run\224 to acquire a trace. Set the limits \223tmin\224 and )
[38 26 24 27 49 43 48 25 43 27 27 44 48 24 49 48 25 42 66 48 49 43 24 27 49 24 44 43 49 48 28 32
42 25 43 24 27 33 43 44 43 24 24 55 43 27 24 28 48 43 24 28 27 76 27 27 38 25 42 27 75 27 50 42
25 43 48 49  0]xS 
633 4006 M (\223tmax\224 to contain the falling edge of a pulse plus some baseline. Click on \223DoFit\224 to )
[42 28 75 43 49 43 24 28 48 25 42 49 49 27 43 27 49 24 27 49 43 24 33 43 27 28 27 50 46 25 42 50
48 44 24 49 32 24 43 24 49 48 28 38 43 24 49 27 48 38 25 39 48 75 43 24 50 43 38 43 27 27 49 43
24 24 66 27 27 44 48 24 49 48 26 42 70 50 53 27 27 43 24 28 48  0]xS 
633 4118 M (perform an exponential fit; then cli)[48 43 32 32 49 33 75 24 43 49 25 43 50 48 49 49 43 48 28 27 43 27 24 32 28 27 27 24 28 48 43 49
24 43 27  0]xS 
1992 4118 M (ck on \223TauOK\224 to accept the fitting value. )[43 48 24 49 49 25 43 59 43 49 71 70 44 24 27 49 24 43 43 43 42 49 27 25 27 49 42 26 32 27 27 28
27 50 46 25 48 43 27 50 43 24  0]xS 
633 4230 M (Alternatively, you can enter a value for tau directly, then also click \223TauOk\224. Repeat the )
[70 27 27 43 32 49 43 27 27 49 43 29 47 24 26 47 49 48 25 42 43 49 25 43 50 27 43 32 24 43 24 49
43 27 49 43 25 32 49 32 24 27 43 49 24 49 27 33 43 43 27 28 47 25 25 27 49 43 48 26 42 28 38 48
25 42 28 27 44 47 26 42 60 43 48 71 48 43 24 25 65 43 49 43 43 27 25 27 48 43  0]xS 
633 4342 M (procedure for all channels and modules. )[48 33 48 43 43 48 49 33 43 24 33 48 32 26 42 28 27 24 43 49 43 48 50 43 27 38 24 43 49 48 25 75
48 49 49 27 43 38 24  0]xS 
2212 4342 M ( )S 
633 4454 M ( )S 
633 4565 M (6. Save the modified parameter settings to file. To do so, first click on the \223F)
[48 25 24 54 42 49 43 24 27 50 43 24 75 49 49 27 32 28 43 49 24 49 42 34 42 76 43 27 43 32 25 38
42 28 27 27 50 48 38 24 27 49 24 32 27 28 43 24 24 61 48 25 48 49 24 38 49 24 25 32 27 32 38 27
25 42 28 27 43 47 25 48 49 24 28 49 43 25 44  0]xS 
3622 4565 M (iles\224 button )[27 27 43 38 43 24 49 49 27 27 49 48  0]xS 
633 4677 M (to open the SetFilesPanel. Change the name of the settings file to avoid overwriting the )
[27 49 24 49 48 43 49 24 27 49 43 24 54 43 29 52 28 27 43 38 54 43 49 42 29 24 24 66 48 43 50 46
43 25 27 49 43 25 48 44 75 43 24 50 32 24 28 48 44 24 38 43 27 28 27 50 46 38 25 32 27 27 43 24
28 48 25 42 49 49 27 49 24 49 48 44 32 70 32 28 27 27 50 47 24 27 49 43  0]xS 
633 4789 M (default settings. Close the SetFilesPanel, then click the \223Save\224 button in the RunControl )
[48 43 32 43 49 27 27 25 38 42 28 27 27 50 47 38 24 24 65 28 48 38 43 24 28 49 43 25 53 43 29 53
27 27 43 38 54 43 49 43 27 24 25 27 49 42 49 24 43 27 28 44 47 25 27 48 43 26 42 55 43 48 43 43
24 49 49 27 27 49 49 24 27 49 24 27 50 43 24 65 49 49 65 49 48 28 32 48 28  0]xS 
633 4901 M (Panel.  In the same row of buttons, the \223Read\224 button reads the )
[53 43 49 43 27 24 24 26 31 50 24 27 49 43 24 38 44 75 43 24 32 50 70 24 50 32 24 49 48 28 27 49
48 38 25 24 27 49 43 24 42 65 44 43 48 43 25 48 49 28 27 49 49 24 32 43 43 48 38 25 27 49 42  0]xS 
3111 4901 M (settings from file, and the )[38 43 27 27 27 50 48 38 24 32 32 50 75 24 32 27 28 43 24 24 43 49 48 25 27 50 42  0]xS 
633 5013 M (\223Apply\224 buttons downloads the settings to the module. )[43 70 48 49 28 47 44 24 49 48 28 27 49 48 38 25 48 49 70 49 27 49 42 49 38 24 28 48 43 24 38 43
27 28 27 50 46 38 25 27 48 25 27 49 43 25 75 49 49 49 27 43 24  0]xS 
2793 5013 M ( )S 
633 5125 M ( )S 
633 5237 M (7. Click on the \223Start\224 Button to open the RunPanel. Enter a runtime and select a run )
[48 25 24 65 28 27 43 47 25 48 49 24 28 48 43 25 43 54 27 43 32 28 43 24 66 48 27 28 48 49 24 28
48 25 48 49 43 48 25 27 49 43 24 65 49 48 54 43 49 43 27 25 24 60 48 27 43 32 25 43 24 32 49 48
28 28 75 43 25 43 48 49 24 38 44 27 43 43 27 25 42 25 32 49 48  0]xS 
633 5349 M (type, then click \223Run\224 to start the run. The label will change to \223Stop\224, and a spinni)
[28 47 48 43 24 25 27 49 43 48 26 42 28 27 44 47 26 42 65 48 49 43 24 27 49 25 38 28 43 32 27 24
27 49 43 24 32 49 49 24 24 60 48 43 25 27 43 49 43 27 25 71 27 27 28 24 43 48 43 50 48 42 25 27
49 25 42 53 28 48 50 43 24 24 43 49 49 25 43 24 38 49 27 49 48  0]xS 
3890 5349 M (ng )[50 47  0]xS 
633 5461 M (wheel will appear in the lower left corner of the screen as long as the system is waiting )
[70 48 43 43 27 25 70 27 27 28 24 43 48 49 44 43 32 24 27 49 24 28 48 43 24 29 48 70 43 32 25 27
43 32 27 25 43 49 32 49 44 32 24 49 32 24 27 49 43 24 38 44 32 43 43 48 25 43 38 24 27 49 49 48
25 43 38 25 27 48 43 25 40 46 38 27 44 75 25 27 38 24 70 43 27 27 28 49 47  0]xS 
633 5573 M (for the run to finish. You can click on the \223Abort\224 button to interrupt the run, then on the )
[32 49 32 24 27 49 43 24 32 49 48 25 27 49 24 32 27 49 27 38 49 24 25 70 48 50 24 43 43 49 24 43
27 27 44 48 24 49 49 24 27 49 43 25 43 70 48 49 32 28 43 25 48 49 27 28 48 49 24 27 49 24 28 48
28 42 33 32 48 49 27 25 27 49 42 25 32 48 49 24 25 27 49 43 48 25 48 49 24 27 49 43  0]xS 
633 5685 M (\223Stop\224 button to close any files opened during the run. The RunPanel w)
[43 53 27 49 49 42 25 48 49 27 28 48 49 24 28 48 25 42 28 48 38 43 24 43 50 47 25 32 27 28 42 38
25 48 50 43 48 43 49 24 49 49 32 27 50 47 25 27 49 42 26 32 49 48 25 24 59 49 43 24 65 49 49 54
43 49 42 28 24  0]xS 
3429 5685 M (ill close after the )[27 28 27 24 44 27 49 38 43 24 43 32 27 43 32 25 27 48 43  0]xS 
633 5797 M (run is complete.)[32 49 48 25 27 38 24 43 49 74 49 27 43 28 43  0]xS 
1257 5797 M ( )S 
633 5909 M ( )S 
LH
(%%[Page: 8]%%) = 
%%PageTrailer

%%Page: 9 9
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
2360 6301 M (9)S 
633 865 M (8. If you chose an MCA mode run, click on \223MCA\224 to see the spectrum. If you chose a )
[48 25 24 32 32 27 46 49 49 24 43 48 49 38 43 25 43 49 25 86 65 70 25 75 49 49 42 25 32 48 50 24
25 43 27 27 44 48 24 49 48 26 42 86 66 70 43 25 27 48 25 38 43 42 25 27 49 42 25 38 49 43 43 27
32 50 75 24 26 32 32 25 47 49 48 26 42 49 49 38 42 25 43  0]xS 
633 977 M (List mode run, click on \223Events\224 to see traces of individual events.)
[58 27 38 28 24 75 49 49 43 24 32 49 49 24 24 43 28 27 44 47 25 48 49 25 44 59 49 43 49 27 38 43
24 27 49 24 38 43 43 24 27 34 42 43 43 38 24 50 32 24 28 48 49 27 49 27 49 48 43 28 24 43 48 43
49 27 38  0]xS 
3235 977 M ( )S 
633 1089 M ( )S 
633 1201 M ( )S 
633 1313 M ( )S 
F1S71 Ji 
633 1538 M (2)S 
696 1538 M ( )S 
808 1538 M (Theory of operation)[69 70 63 70 44 62 32 70 38 31 69 70 63 44 63 38 31 71  0]xS 
1876 1538 M ( )S 
633 1693 M ( )S 
F3S61 Ji 
633 1807 M (The DGF)[59 49 43 24 70 72  0]xS 
1003 1807 M (-)S 
1035 1807 M (4C is a 4)[48 66 24 27 38 24 43 25  0]xS 
1378 1807 M (-)S 
1410 1807 M (channel unit designed f)[43 50 43 49 49 43 27 24 49 49 27 27 25 48 43 38 28 47 49 42 49 25  0]xS 
2317 1807 M (or gamma)[48 32 26 47 44 76 75  0]xS 
2708 1807 M (-)S 
2741 1807 M (ray spectroscopy and waveform )[32 45 47 24 38 49 43 43 27 33 48 38 43 49 50 47 25 43 49 49 25 70 43 48 43 32 50 32 75  0]xS 
633 1919 M (capturing.  It incorporates four functionally different building blocks, which we describe )
[43 42 49 27 49 32 27 50 48 24 24 26 31 27 24 28 48 43 49 32 49 49 32 43 27 44 38 25 32 48 49 32
24 33 48 49 43 27 27 49 49 42 28 29 47 24 49 27 32 33 43 33 43 48 28 24 49 48 28 27 49 27 49 47
24 49 27 49 44 48 37 25 24 70 49 27 44 49 24 70 43 24 49 43 38 43 33 27 48 43  0]xS 
633 2031 M (below.  This section concentrates on the functionality aspect.  Technical specification can )
[48 43 27 49 70 25 24 24 60 48 28 37 25 38 43 42 28 27 49 48 25 42 49 49 44 42 49 27 32 43 27 43
38 25 48 49 24 28 48 43 24 32 49 50 43 27 27 49 48 43 29 27 28 47 24 43 38 48 44 43 27 25 24 24
60 43 42 49 49 28 43 43 27 24 38 49 44 42 28 32 27 43 43 27 27 49 49 24 43 43 48  0]xS 
633 2143 M (be found in the specifications sup)[48 43 25 32 48 49 49 48 25 27 49 24 27 49 43 24 38 49 42 43 28 32 28 43 43 28 27 49 48 38 25 38
48  0]xS 
1939 2143 M (plement.)[49 27 43 75 42 49 27  0]xS 
2276 2143 M ( )S 
633 2255 M ( )S 
F1S61 Ji 
633 2465 M (2.1)[53 28  0]xS 
768 2465 M ( )S 
866 2465 M (Analog signal conditioning)[68 61 54 28 59 59 28 53 27 60 60 54 27 27 54 59 59 60 27 32 28 60 59 27 60  0]xS 
2115 2465 M ( )S 
F3S61 Ji 
633 2600 M ( )S 
633 2712 M (Each analog input has its own signal conditioning unit.  The task of this circuitry is to )
[59 43 43 48 25 43 49 43 27 50 47 24 27 49 49 48 27 25 48 43 38 25 27 27 39 24 49 70 49 24 38 28
47 49 43 27 25 43 49 48 49 27 27 28 48 49 27 50 47 25 49 48 28 27 24 24 25 59 49 43 24 27 43 38
48 24 49 32 24 27 49 27 38 25 42 28 33 43 48 28 27 33 47 24 27 38 24 28 48  0]xS 
633 2824 M (adapt the incoming signals to the input voltage range of the ADC, which spans 1.00V.  )
[43 48 43 49 27 24 28 48 43 24 28 48 43 50 75 27 50 47 25 38 28 47 49 44 27 38 25 27 48 25 27 49
43 24 27 49 48 49 27 25 48 49 27 28 42 48 43 24 32 43 50 47 43 25 49 32 25 27 49 42 25 70 70 65
25 24 70 49 27 43 48 25 38 49 43 49 38 24 49 24 49 48 70 25 24  0]xS 
633 2936 M (Input signals are adjusted for offsets, an)[31 49 48 49 27 24 38 29 47 49 43 27 38 24 44 32 43 24 43 49 27 49 38 27 43 50 24 32 49 32 24 49
32 32 39 43 27 38 24 25 42  0]xS 
2186 2936 M (d there is a computer)[49 24 27 49 43 33 43 24 27 38 25 44 24 43 48 75 49 49 27 44  0]xS 
3003 2936 M (-)S 
3035 2936 M (controlled gain stage.  This )[43 48 49 27 32 49 27 28 42 49 25 48 44 28 49 24 38 27 44 47 43 24 24 26 59 49 27 38  0]xS 
633 3048 M (helps to bring the signals into the ADC's voltage range and set the dynamic range of the )
[48 43 27 49 38 24 28 48 25 48 32 28 49 47 24 28 48 43 24 38 29 47 49 43 27 39 24 28 48 28 48 25
27 48 43 25 70 70 65 17 38 24 49 48 27 28 43 48 43 25 33 43 50 48 42 25 43 48 49 24 38 43 27 25
27 49 42 25 50 47 50 43 75 28 43 25 32 43 49 48 43 24 49 32 24 28 49 43  0]xS 
633 3160 M (channel.)[43 48 43 49 48 43 27  0]xS 
959 3160 M ( )S 
633 3272 M ( )S 
633 3384 M (The ADC is not a peak sensing ADC, but acts as a waveform digitizer.  In order to avoid )
[59 49 43 24 70 70 65 25 27 38 24 49 49 27 24 43 24 49 43 44 47 25 39 42 49 38 27 50 47 24 71 70
65 25 24 49 48 28 24 43 42 28 38 24 43 38 25 43 24 70 43 49 44 32 48 34 74 25 48 29 46 28 27 27
44 43 32 24 25 25 31 49 25 49 32 48 43 32 25 27 49 24 43 49 48 27 49  0]xS 
633 3496 M (aliasing, we remov)[43 27 27 43 38 27 50 46 25 24 71 43 24 32 44 75 49  0]xS 
1370 3496 M (e the high frequency components from the incoming signal prior to )
[43 25 27 49 42 26 48 29 46 49 24 32 34 42 49 49 42 50 45 47 24 43 49 75 49 49 48 44 49 27 38 24
33 32 48 75 25 27 48 43 25 27 49 42 50 75 27 50 48 24 38 28 48 48 43 28 24 49 32 27 50 32 24 27
49  0]xS 
633 3608 M (feeding it into the ADC.  The anti)[32 43 42 49 27 50 48 24 27 28 24 27 49 27 49 24 27 49 43 24 70 70 66 24 24 25 59 49 42 25 43 48
27  0]xS 
1946 3608 M (-)S 
1978 3608 M (aliasing filter, a 4)[43 27 27 43 38 27 50 48 24 32 27 28 27 43 32 24 25 43 25  0]xS 
2660 3608 M (-)S 
2692 3608 M (th order passive Gaussian filter, cuts )[28 48 25 48 32 49 43 32 24 49 43 38 38 27 50 42 25 70 43 48 38 38 28 43 49 24 32 28 27 27 43 32
24 25 43 48 28 37  0]xS 
633 3720 M (off sharply at the Nyquist frequency, namely half the ADC sampling frequency.  )
[48 33 32 24 38 49 42 33 48 29 47 24 43 28 24 27 49 43 25 72 47 48 49 27 38 27 25 32 32 43 49 48
43 50 44 47 24 25 48 44 75 43 29 47 24 50 43 27 32 24 28 48 43 25 70 70 65 24 38 44 75 49 27 27
50 47 25 32 32 43 49 49 44 49 43 47 25 24  0]xS 
3791 3720 M ( )S 
633 3832 M ( )S 
633 3944 M (Though the DGF)[59 49 48 50 47 48 25 27 49 43 25 70 71  0]xS 
1297 3944 M (-)S 
1330 3944 M (4C can work with many different signal forms, best performance is to )
[48 65 25 43 42 49 25 71 48 33 48 24 70 28 27 49 24 76 43 50 47 24 49 27 32 32 44 32 43 50 27 24
38 28 46 50 43 27 24 33 48 33 75 38 25 24 49 42 38 28 24 49 43 33 32 49 32 75 43 50 43 42 25 27
38 24 28 48  0]xS 
633 4055 M (be expected when sending the output from a charge integrating preamplifier directly to )
[48 43 25 42 50 49 43 42 28 42 49 24 70 49 43 49 24 39 43 48 49 27 49 48 24 27 49 43 24 49 48 28
48 49 27 25 32 32 49 75 26 43 24 43 48 44 33 49 43 24 27 49 27 44 48 32 43 27 27 50 48 24 49 32
43 44 75 49 27 27 33 27 43 33 24 49 27 32 43 43 27 28 47 24 28 48  0]xS 
633 4167 M (the DGF)[27 49 42 25 70 71  0]xS 
969 4167 M (-)S 
1003 4167 M (4C without any further shaping.)[48 65 25 70 27 27 49 49 48 28 24 43 49 47 25 33 48 32 28 48 43 32 25 38 48 43 49 27 50 47  0]xS 
2243 4167 M ( )S 
633 4279 M ( )S 
F1S61 Ji 
633 4490 M (2.2)[53 28  0]xS 
768 4490 M ( )S 
866 4490 M (Real)[70 54 53  0]xS 
1072 4490 M (-)S 
1104 4490 M (time processing units)[32 28 86 53 28 59 38 60 54 54 55 53 28 59 60 28 59 59 28 32  0]xS 
2110 4490 M ( )S 
F3S61 Ji 
633 4625 M ( )S 
633 4737 M (The real time processing units)[59 49 43 24 32 44 43 27 24 28 27 75 43 24 49 32 49 43 43 38 38 27 50 47 26 48 49 27 28  0]xS 
1807 4737 M (, one per channel, consist of a field programmable gate )[24 24 49 49 42 25 48 43 32 25 42 49 43 49 49 43 27 25 24 43 49 49 38 27 38 28 24 49 32 24 43 24
32 28 42 28 48 25 48 32 50 48 32 44 76 76 42 49 27 43 25 48 43 27 43  0]xS 
633 4849 M (array \(FPGA\) and a FIFO memory.  The data stream from the ADCs is sent to these units )
[43 32 32 45 46 26 33 52 55 70 71 32 24 43 49 48 25 43 26 52 34 54 70 25 74 44 75 49 34 47 25 24
25 59 49 42 25 48 43 29 42 25 38 27 32 44 43 75 24 33 32 50 75 24 27 49 43 24 70 70 66 37 25 27
38 24 38 43 50 27 24 28 48 25 27 49 42 38 43 25 48 49 27 27 38  0]xS 
633 4961 M (at the full ADC sampling rate.  Using a pipelined architecture, the signals are also )
[43 27 24 27 49 43 24 32 49 27 28 24 70 70 65 25 38 42 75 49 27 27 50 49 24 32 43 27 43 24 25 24
70 38 27 50 48 24 43 24 49 27 49 43 27 27 49 43 48 26 42 33 42 49 27 28 42 43 27 50 32 43 24 25
27 49 42 25 38 28 48 48 43 27 38 25 44 32 42 25 43 27 38 49  0]xS 
633 5073 M (processed at this high rate, )[48 33 48 43 43 38 38 43 48 26 42 28 24 27 49 27 38 24 49 28 47 49 24 32 43 28 43 24  0]xS 
1692 5073 M (without the help of the on)[70 27 27 49 49 48 27 25 27 49 43 24 49 42 28 48 25 48 32 25 27 49 43 25 48  0]xS 
2695 5073 M (-)S 
2727 5073 M (board digital signal processor )[49 49 42 33 48 25 48 28 48 27 28 42 28 24 38 28 47 50 42 28 24 49 32 48 43 43 38 38 49 32  0]xS 
633 5185 M (\(DSP\).)[32 70 54 54 32  0]xS 
899 5185 M ( )S 
633 5296 M ( )S 
633 5408 M (The real)[59 49 43 24 32 44 43  0]xS 
954 5408 M (-)S 
986 5408 M (time processing units \(RTPUs\) apply digital filtering to perform essentially the )
[27 28 74 43 25 49 32 49 43 43 38 38 27 50 47 26 48 49 27 27 38 25 32 65 59 54 70 38 32 24 43 49
49 29 46 25 48 29 46 29 27 43 27 24 32 28 27 27 43 32 27 50 47 24 27 49 24 49 44 32 32 49 33 75
24 43 39 38 43 48 28 27 43 27 28 47 24 27 49 43  0]xS 
633 5520 M (same action as a shaping amplifier.  The important difference is in the type of filter used.  )
[38 43 74 43 26 42 43 27 28 48 49 24 43 38 26 42 25 38 48 43 49 27 50 47 26 43 74 49 27 28 32 27
44 32 24 25 24 59 49 43 24 28 75 49 49 32 27 43 48 29 24 49 27 32 32 43 32 43 50 42 43 25 27 38
24 27 49 24 28 48 43 24 30 46 49 43 25 49 32 24 32 28 27 27 43 32 24 49 38 43 49 24 24  0]xS 
633 5632 M (In a d)[31 49 25 43 24  0]xS 
854 5632 M (igital application is easy to implement finite impulse response filters, and we use a )
[28 47 27 27 43 27 25 43 49 49 27 27 43 43 27 27 49 49 24 27 38 25 42 43 40 47 24 27 49 24 28 75
48 28 43 75 43 49 27 25 32 28 48 28 27 43 24 27 75 49 49 27 38 43 24 33 43 38 48 49 49 38 43 24
32 27 28 27 43 32 38 24 24 44 49 49 24 70 43 24 49 38 43 24 43  0]xS 
633 5744 M (trapezoidal filter.  The flat top will typically cover the rise time of the incoming signal )
[27 32 43 49 42 43 49 27 49 43 27 25 32 28 27 27 43 32 24 25 24 59 49 43 24 32 29 42 28 24 27 49
49 24 70 27 28 27 24 28 46 49 28 43 43 27 28 47 25 43 49 48 44 32 25 27 48 43 25 32 27 38 43 24
27 28 76 42 25 48 32 25 27 49 43 24 27 49 43 49 75 27 50 48 24 38 28 47 50 43 27  0]xS 
633 5856 M (and makes the pulse height measurement less sensitive to variations of the sig)
[43 48 49 24 76 44 48 42 38 25 27 49 42 25 48 49 27 38 43 25 49 43 28 48 49 27 24 75 43 43 38 49
32 44 75 43 49 27 24 28 42 38 38 25 38 42 49 39 27 28 27 48 43 25 27 49 24 49 42 32 28 43 27 27
49 48 38 25 48 32 25 27 49 43 24 38 28  0]xS 
3659 5856 M (nal shape.)[48 43 28 24 38 48 43 50 43  0]xS 
4048 5856 M ( )S 
633 5968 M ( )S 
LH
(%%[Page: 9]%%) = 
%%PageTrailer

%%Page: 10 10
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (10)[49  0]xS 
; 633 865 M (Secondly, the RTPUs contain a pileup inspector.  This logic ensures that if a second pulse )
[53 43 43 49 48 49 29 47 24 24 28 48 43 25 65 60 54 70 38 24 43 50 48 27 43 28 48 25 42 25 48 28
27 43 48 49 24 28 48 38 49 43 43 27 48 33 24 24 26 59 49 27 38 24 27 50 47 27 43 24 43 49 38 48
33 43 38 24 28 48 43 27 25 27 32 26 42 25 38 42 43 49 49 48 25 48 49 27 38 43  0]xS 
633 977 M (is detected too soon after the first, so that it would corrupt the first pulse height )
[27 38 24 49 43 27 43 43 27 43 48 25 27 49 48 25 38 48 49 49 24 43 32 27 44 33 24 28 48 43 24 33
27 32 38 27 25 24 38 48 25 27 49 43 27 24 27 28 24 70 49 48 28 48 25 42 49 32 32 49 49 27 24 28
48 43 24 32 28 32 38 27 24 49 49 27 38 43 24 50 44 28 47 48 27  0]xS 
633 1089 M (measurement, both pulse are rejected as piled up.  The pileup inspe)
[75 43 43 38 49 32 44 75 43 48 28 24 24 49 49 27 48 25 48 49 27 38 43 25 43 32 43 25 33 42 28 43
42 29 42 49 24 43 38 25 48 27 28 43 48 25 48 49 24 25 25 59 49 43 24 49 27 27 43 49 48 25 27 49
38 48  0]xS 
3246 1089 M (ctor is, however, not )[43 27 49 32 24 28 38 24 24 50 48 71 42 49 43 32 24 25 48 49 27  0]xS 
633 1201 M (very effective in detecting pulse pileup on the rising edge of the first pulse, i.e. in general )
[48 43 34 47 24 43 33 32 43 43 27 28 48 43 24 28 48 25 49 43 27 43 43 27 27 50 48 24 49 48 28 38
43 24 49 27 27 43 49 48 25 48 49 24 27 49 43 25 32 28 38 27 49 47 25 42 50 48 43 25 48 33 24 27
49 43 25 32 27 32 38 28 24 49 48 28 38 42 25 24 27 25 42 25 24 27 49 25 47 43 50 42 33 42 28  0]xS 
633 1313 M (pulses must be separated by their rise time to be effectively recognized as different )
[48 49 27 38 43 38 24 75 49 38 27 25 48 43 24 38 43 50 43 32 43 27 43 48 26 49 47 24 28 48 43 27
32 26 32 27 38 43 24 27 28 75 43 24 27 49 24 50 43 24 43 33 32 43 43 27 27 49 43 29 47 24 33 43
43 49 48 49 27 43 43 48 25 43 38 25 49 27 33 32 43 32 43 48 27  0]xS 
633 1425 M (pulses.  Therefore, for high count rate applications)[48 49 27 38 43 38 24 25 24 59 49 43 32 44 32 49 32 43 24 25 32 49 32 24 49 28 48 49 24 43 49 48
49 27 25 33 42 28 42 25 43 48 49 27 27 44 43 27 28 48 49  0]xS 
2598 1425 M (, the pulse rise times should be as short )[24 25 27 48 43 25 48 49 27 38 43 24 32 28 38 42 25 27 27 75 43 38 24 38 49 50 48 28 48 25 48 43
24 43 38 24 38 49 49 32 27  0]xS 
633 1536 M (as possible, to minimize the occurrence of pileup peaks in the resulting spectra.)
[43 38 24 49 48 38 38 27 49 27 43 24 25 27 49 24 75 27 49 27 75 27 44 43 24 28 48 43 24 49 43 43
48 33 33 42 50 43 43 24 49 32 24 49 27 27 43 49 48 25 49 43 44 48 38 24 27 49 24 28 48 43 24 33
42 38 49 27 27 28 49 48 24 38 49 43 44 27 32 43  0]xS 
3718 1536 M ( )S 
633 1648 M ( )S 
633 1760 M (If a pulse was detected and passed the pileup inspector, a trigger may be issued.  That )
[32 32 24 43 24 49 49 27 38 43 24 71 43 38 24 49 43 27 44 43 27 43 48 25 44 48 49 24 49 43 38 38
42 49 24 28 48 43 25 48 27 28 43 48 49 24 27 49 38 49 43 42 28 48 32 25 24 43 24 28 32 28 49 47
44 32 25 75 45 47 24 49 43 24 27 39 38 49 43 48 25 24 24 60 48 43 28  0]xS 
633 1872 M (trigger would notify the DSP that there are)[27 32 28 48 48 44 32 24 70 49 48 28 48 25 48 49 27 27 34 46 25 27 50 42 26 70 53 54 24 27 50 43
27 24 28 48 43 32 43 25 43 32  0]xS 
2294 1872 M ( raw data available now.  If a trigger was )[25 33 42 70 25 49 43 28 42 25 43 48 43 27 28 42 49 27 43 24 49 50 70 24 24 26 31 32 25 43 25 27
33 28 48 47 43 32 26 70 43 38  0]xS 
633 1984 M (issued the data remain latched until the RTPU has been serviced by the DSP.)
[27 38 38 49 42 49 24 28 48 43 24 49 43 27 43 24 32 44 76 43 27 49 24 28 42 28 42 49 43 49 24 49
48 28 27 27 24 28 48 43 24 66 59 54 70 24 49 42 38 26 48 43 43 49 24 38 43 32 49 28 43 43 48 25
50 47 24 27 49 43 24 71 55 53  0]xS 
3627 1984 M ( )S 
633 2096 M ( )S 
633 2208 M (The third component of the RTPU is a FIFO memory, which is controlled by the pile up )
[59 49 43 24 27 49 27 32 49 24 43 50 75 48 49 49 42 49 27 25 48 32 25 28 49 43 24 65 59 54 70 24
28 38 24 43 26 53 33 52 71 26 75 43 76 49 33 47 24 25 71 48 27 43 49 24 28 37 25 43 48 49 27 32
49 27 28 42 49 25 50 47 24 27 49 43 24 49 27 27 43 24 49 49  0]xS 
633 2320 M (inspector logic.  The FIFO memory is continuously b)[27 49 38 48 43 43 27 49 32 24 28 49 47 28 43 24 25 24 59 49 43 26 53 33 54 70 25 75 43 75 49 34
47 24 27 38 26 43 48 49 27 27 49 49 48 49 38 27 47 25  0]xS 
2706 2320 M (eing filled with waveform data from )[43 27 50 47 25 32 27 27 28 42 49 24 70 28 27 49 24 71 43 48 43 33 49 32 75 24 49 43 28 43 24 32
33 49 75  0]xS 
633 2432 M (the ADC.  On a trigger it is stopped, and the read pointer is positioned such that it points )
[27 49 42 25 70 70 65 25 24 24 70 49 24 43 24 28 32 28 49 47 44 32 25 27 27 24 28 38 24 38 27 49
49 48 43 49 24 24 43 49 49 24 27 49 43 24 32 43 43 48 25 49 49 27 49 27 43 32 24 28 38 24 49 48
38 28 27 27 49 48 43 49 24 38 49 43 48 25 27 49 42 28 24 27 28 24 49 48 27 49 27 38  0]xS 
633 2544 M (to the beginning of the pulse that caused the trigger.  When the DSP collects event data, it )
[27 49 24 27 49 43 24 49 44 46 27 49 49 27 50 47 25 48 33 24 27 49 43 24 50 48 28 37 43 25 27 49
42 28 24 43 43 48 38 43 49 24 27 49 43 24 27 33 28 48 49 43 32 24 25 26 90 48 43 49 24 27 50 43
24 71 54 53 25 43 49 27 27 43 44 27 38 25 42 49 43 49 27 24 49 43 27 43 24 24 28 27  0]xS 
633 2656 M (can read any fraction of the store)[43 42 49 24 32 44 43 49 24 43 51 46 26 32 32 44 42 28 27 49 48 25 48 32 25 27 49 42 25 38 27 49
32  0]xS 
1913 2656 M (d waveform, up to the full length of the FIFO.)[48 25 70 43 49 43 32 49 33 75 24 25 48 49 24 28 49 24 28 48 43 24 33 48 28 27 24 27 43 50 47 27
48 25 48 33 24 27 50 43 25 53 33 52 71  0]xS 
3705 2656 M ( )S 
633 2768 M ( )S 
F1S61 Ji 
633 2978 M (2.3)[53 28  0]xS 
768 2978 M ( )S 
866 2978 M (Digital signal processor \(DSP\))[70 28 59 27 32 54 27 27 54 27 60 60 53 28 27 59 38 60 53 55 54 54 59 38 27 32 71 65 65  0]xS 
2261 2978 M ( )S 
F3S61 Ji 
633 3113 M ( )S 
633 3225 M (The DSP controls the operation of the DGF)[59 49 43 24 70 55 53 24 43 49 49 27 32 49 27 38 24 27 49 43 24 49 50 42 32 43 28 27 48 49 24 49
32 25 27 48 43 25 71 71  0]xS 
2326 3225 M (-)S 
2359 3225 M (4C, reads raw data from the RTPUs, )[49 65 25 24 33 43 43 48 38 25 32 44 70 24 49 42 28 43 24 33 32 50 75 24 27 49 43 24 65 60 53 70
38 25  0]xS 
633 3337 M (reconstructs true pulse heights, applies time stamps, and prepares data for output to the )
[32 43 42 49 49 38 27 32 49 43 27 38 24 27 33 49 43 24 49 49 27 38 43 24 49 44 28 46 49 27 38 25
24 43 49 48 27 28 43 37 25 27 27 76 43 24 38 28 42 75 50 38 24 25 42 49 49 24 49 32 43 48 44 32
43 38 24 49 43 28 43 24 32 49 32 25 49 49 27 49 48 28 24 27 49 24 28 48 43  0]xS 
633 3449 M (host comp)[48 49 38 27 25 42 49 75  0]xS 
1035 3449 M (uter, and increments spectra in its on)[48 28 42 33 24 25 43 49 48 25 27 49 42 33 44 75 43 49 27 38 24 38 49 44 43 27 32 43 24 27 49 24
28 27 38 24 49  0]xS 
2465 3449 M (-)S 
2498 3449 M (chip memory.)[42 50 27 49 24 75 44 75 49 34 46  0]xS 
3038 3449 M ( )S 
633 3561 M ( )S 
633 3673 M (The host computer communicates with the board, via the CAMAC interface, using a )
[59 49 43 24 49 48 38 27 25 43 48 75 49 49 28 43 32 24 43 50 75 75 49 49 27 43 43 28 43 38 24 70
27 28 48 25 27 49 42 25 48 49 43 32 50 24 24 49 27 43 24 28 48 43 24 66 70 85 70 66 24 27 49 27
43 33 32 44 43 43 24 24 49 38 27 50 47 25 43  0]xS 
633 3785 M (direct memory access \(DMA\) channel.  Reading and writing data to DSP memory does )
[48 28 32 43 42 28 24 76 44 75 48 34 47 24 44 43 43 43 38 38 25 32 71 86 70 32 25 43 49 43 48 50
43 27 24 25 24 65 43 43 49 27 49 48 24 44 49 49 24 70 32 27 28 27 50 46 25 48 43 27 43 24 28 48
25 71 54 54 25 76 43 75 48 35 46 25 48 50 43 38  0]xS 
633 3897 M (not interrupt its operation, and can occur)[48 49 27 25 27 49 27 43 32 32 49 48 27 25 27 27 38 25 48 49 43 32 43 27 27 49 49 24 24 43 49 48
25 43 42 49 24 50 43 43 48  0]xS 
2212 3897 M ( even while a measurement is underway.)[26 43 48 43 49 24 70 49 27 28 43 24 43 26 74 43 43 38 50 32 44 75 42 49 27 25 27 38 24 49 49 48
43 33 70 45 47  0]xS 
3794 3897 M ( )S 
633 4009 M ( )S 
633 4121 M (The host sets variables in the DSP memory and then calls DSP functions to program the )
[59 49 43 24 49 48 38 27 25 38 43 27 38 24 49 43 32 27 43 48 28 43 38 24 27 50 24 27 49 43 24 70
55 53 25 76 43 75 49 34 47 24 43 49 48 25 27 49 43 49 24 43 43 27 27 38 25 71 53 54 24 32 49 50
42 28 27 49 48 38 25 27 49 24 49 32 49 48 32 44 75 24 27 49 43  0]xS 
633 4233 M (hardware.  Through this mechanism all gain and offset DACs are set and the RTPUs are )
[48 43 32 49 70 44 32 43 24 24 25 59 49 32 49 49 48 49 24 27 49 27 38 25 75 44 43 49 42 49 27 38
75 26 42 28 27 25 48 43 27 49 24 43 49 48 25 49 32 32 38 43 27 25 70 70 65 38 24 43 33 43 25 37
43 28 24 43 48 49 24 28 49 43 24 66 59 54 70 38 24 44 32 43  0]xS 
633 4345 M (programmed in this way.)[48 33 49 48 32 44 76 75 42 49 24 28 48 25 27 49 27 38 24 70 45 47  0]xS 
1606 4345 M ( )S 
633 4456 M ( )S 
633 4568 M (The RTPUs process th)[59 49 43 24 65 60 53 70 38 24 49 32 50 43 42 38 38 25 27  0]xS 
1511 4568 M (eir data without support from the DSP, once they have been set up.  )
[42 28 33 24 49 43 27 43 24 70 27 28 48 49 49 27 24 38 49 49 48 49 32 27 25 32 32 49 75 25 27 49
42 25 71 53 54 24 25 48 50 43 43 24 27 49 45 46 25 49 44 49 43 24 49 42 43 49 24 38 43 27 25 48
49 24 25  0]xS 
633 4680 M (When any one or more of them generate a trigger, an interrupt request is sent to the DSP.  )
[89 50 44 48 25 43 50 47 24 49 50 42 25 48 32 26 75 48 32 43 25 49 32 25 27 49 42 75 26 47 44 49
43 33 43 27 43 24 43 24 27 33 28 48 48 44 32 25 25 43 48 25 27 48 28 43 32 32 48 49 27 25 32 43
48 50 43 38 27 24 28 38 24 38 44 48 28 24 27 49 24 27 49 43 24 70 54 53 25 24  0]xS 
633 4792 M (It responds with reading the required data from the RTPUs and storing those in memory.  )
[31 27 24 34 42 38 49 49 48 49 38 24 70 28 27 49 24 32 44 43 48 28 49 47 24 28 49 43 24 32 43 49
49 27 33 43 48 25 48 43 27 43 25 33 32 50 74 25 27 49 44 24 65 59 54 70 38 24 43 49 48 25 38 27
49 32 27 50 47 25 27 49 48 38 43 24 28 48 25 75 43 75 49 34 47 24 25  0]xS 
633 4904 M (It then r)[31 27 24 28 48 43 49 25  0]xS 
940 4904 M (eturns from the interrupt routine without processing the data to minimize the DSP )
[43 27 49 32 49 38 24 33 32 49 75 24 28 49 43 24 28 48 27 43 32 33 48 49 27 24 33 48 49 27 27 49
43 24 70 28 27 49 48 49 27 24 49 32 49 43 43 38 37 28 49 48 24 28 48 43 24 49 43 27 43 24 28 48
26 75 28 48 28 75 27 43 43 24 27 49 43 25 70 55 53  0]xS 
633 5016 M (induced dead time.  The event processing routine works from the data in memory to )
[27 49 48 49 43 43 48 25 48 43 43 49 24 27 28 75 43 25 24 24 60 49 43 25 43 49 43 48 28 24 49 32
48 44 43 38 38 27 50 47 25 32 49 48 28 27 48 43 26 70 48 33 48 38 24 33 32 49 75 25 27 49 42 25
48 43 28 43 25 27 48 25 76 43 74 49 34 47 24 28 48  0]xS 
633 5128 M (generate the requested output data.)[47 43 50 43 32 43 28 43 24 27 49 43 24 33 43 49 48 43 38 27 43 49 24 49 50 27 48 49 27 25 48 43
27 43  0]xS 
1987 5128 M ( )S 
633 5240 M ( )S 
633 5352 M (In this scheme, the greatest processing power is locate)[31 49 24 27 49 27 38 24 38 43 50 43 76 42 25 24 27 49 43 25 48 33 43 42 28 44 38 27 24 49 32 49
42 43 38 38 27 50 47 24 49 49 70 43 32 25 27 38 24 28 49 43 43 27  0]xS 
2743 5352 M (d in the RTPUs.  Implemented in )[49 24 27 49 24 27 49 43 24 65 60 54 70 38 25 24 25 32 75 50 27 43 75 43 49 28 43 48 25 27 49  0]xS 
633 5464 M (FPGAs each of them processes the incoming waveforms from its associated ADC in real )
[52 55 71 70 38 24 43 44 43 48 25 48 32 25 27 49 44 74 25 48 33 49 43 43 38 38 43 38 24 27 49 43
24 27 49 43 49 75 28 49 48 24 70 43 50 43 32 48 33 75 38 25 32 32 50 75 24 27 27 38 25 43 37 38
49 43 27 43 28 44 49 24 70 70 65 25 27 49 24 32 43 43 27  0]xS 
633 5576 M (time and produces, for each valid a event, a small set of distilled data from which pulse )
[27 27 75 43 24 43 49 48 25 48 33 48 49 50 42 43 38 25 24 32 50 32 24 44 44 43 48 25 48 43 27 28
48 25 42 25 42 50 43 49 27 24 25 42 25 38 76 42 28 27 24 38 43 27 25 48 32 25 48 28 38 27 27 27
28 42 49 24 49 43 27 43 24 32 33 49 75 26 70 48 28 42 49 24 49 49 27 38 43  0]xS 
633 5688 M (heights and arrival times can be reconstructed.  T)[48 43 28 47 49 27 38 24 43 49 49 25 43 32 32 27 49 43 27 24 27 29 75 42 38 26 43 42 49 24 49 43
24 33 43 43 49 48 38 28 32 49 43 27 43 49 24 25 24  0]xS 
2548 5688 M (he computational load for the DSP is )[50 43 24 43 49 75 49 49 27 43 27 27 49 49 43 27 24 27 49 43 49 24 32 49 32 25 27 49 43 24 70 55
53 25 27 38  0]xS 
633 5800 M (much reduced, as it has to react only on an event)[75 48 43 49 24 33 43 49 48 44 43 49 24 24 43 38 24 28 27 24 49 43 38 24 28 49 24 32 43 43 43 27
25 48 49 29 47 24 49 48 25 43 48 26 42 49 43 49  0]xS 
2527 5800 M (-)S 
2560 5800 M (by)[50  0]xS 
2656 5800 M (-)S 
2689 5800 M (event basis and has to work with )[43 49 43 48 28 24 49 42 38 28 38 24 43 48 49 24 50 43 38 24 27 49 24 71 48 33 48 24 70 28 27 49
 0]xS 
633 5912 M (only a small set of numbers for each event.)[48 49 28 47 24 43 24 39 75 43 27 28 24 38 43 27 24 49 32 25 48 50 75 49 43 32 38 25 32 48 33 25
43 43 42 49 25 43 49 43 48 28  0]xS 
2305 5912 M ( )S 
LH
(%%[Page: 10]%%) = 
%%PageTrailer

%%Page: 11 11
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (11)[49  0]xS 
; F1S61 Ji 
633 866 M (2.4)[53 28  0]xS 
768 866 M ( )S 
866 866 M (CAMAC interface)[71 67 85 68 70 28 27 59 33 54 38 33 53 55  0]xS 
1661 866 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (The CAMAC interface through which the host communicates with the DGF)
[59 49 43 24 65 70 87 70 65 24 28 48 28 42 33 32 44 42 43 24 29 48 33 48 50 47 48 26 70 48 28 42
49 24 28 48 43 24 49 49 38 27 24 43 50 76 75 48 49 27 43 43 27 43 38 24 70 28 27 48 25 27 49 43
24 71 71  0]xS 
3595 1113 M (-)S 
3628 1113 M (4C )[48 66  0]xS 
3766 1113 M (is )[27 38  0]xS 
633 1225 M (implemented in its own FPGA.  The configuration of this gate array is stored in a PROM, )
[27 75 49 27 44 75 42 49 27 43 49 24 27 49 24 28 27 38 24 49 70 49 25 53 54 70 70 24 25 24 60 49
43 24 43 49 48 33 28 48 48 33 43 27 28 48 49 24 49 32 24 28 48 28 38 25 47 42 28 42 26 43 32 33
45 46 25 27 38 24 38 27 49 32 44 49 24 27 49 24 43 24 54 65 71 86 24  0]xS 
633 1337 M (which is placed in the only DIP)[70 48 28 43 48 25 27 38 24 49 27 43 43 42 49 24 28 48 25 27 49 42 25 48 50 28 47 24 71 33  0]xS 
1859 1337 M (-)S 
1891 1337 M (8 IC)[49 25 31  0]xS 
2063 1337 M (-)S 
2095 1337 M (socket on the DGF)[38 48 44 48 43 27 24 49 49 24 27 50 43 24 70 71  0]xS 
2827 1337 M (-)S 
2860 1337 M (4C board.)[48 66 24 49 48 43 32 49  0]xS 
3243 1337 M ( )S 
633 1449 M ( )S 
633 1561 M (The interface conforms to the regular CAMAC standard, as well as the newer Level)
[59 49 43 24 27 49 27 43 32 32 44 43 43 25 43 48 49 32 49 33 75 38 24 28 49 24 28 48 43 25 32 43
48 49 27 43 32 24 66 71 85 70 66 24 38 28 43 49 48 43 32 49 24 24 43 38 26 70 42 28 27 24 43 38
24 28 48 43 25 48 44 70 43 32 25 59 43 49 43  0]xS 
3897 1561 M (-)S 
3929 1561 M (1 )[49  0]xS 
633 1673 M (fast CAMAC with )[32 43 38 27 24 65 71 85 70 65 25 70 27 27 49  0]xS 
1375 1673 M (a cycle time of 400 ns per read operation. The interface moves 16)
[43 25 45 47 43 28 43 24 27 28 75 42 25 48 33 24 49 48 49 24 49 38 24 50 43 32 24 33 43 43 49 25
49 48 43 32 43 27 27 49 49 24 24 60 49 42 25 27 49 27 43 33 32 43 44 42 26 75 48 49 43 38 24 49
 0]xS 
3929 1673 M (-)S 
3961 1673 M (bit )[49 27 28  0]xS 
633 1785 M (data words at a time.  The upper 8 bits of the read and write bus are ignored.)
[48 43 27 43 25 70 48 32 49 38 24 43 28 25 43 24 27 28 74 43 25 24 24 60 49 43 24 49 49 48 43 32
25 48 25 48 28 27 38 24 49 32 24 28 48 43 24 33 43 43 49 25 43 49 48 25 70 32 27 27 43 24 49 49
38 24 44 32 43 24 28 48 49 48 33 42 50  0]xS 
3602 1785 M ( )S 
633 1897 M ( )S 
633 2009 M (Revision)[65 43 48 28 38 27 49  0]xS 
979 2009 M (-)S 
1011 2009 M (D and revision)[70 25 43 48 49 24 32 43 49 27 38 27 49  0]xS 
1584 2009 M (-)S 
1617 2009 M (E modules \(serial numbers D1100 and up\) have a more complex )[59 24 75 49 49 48 28 42 38 25 32 39 43 32 27 43 27 24 49 50 75 48 44 32 38 25 70 48 49 49 48 25
42 49 49 24 49 48 33 24 50 42 49 43 24 43 25 75 49 32 43 25 43 50 75 48 28 42 50  0]xS 
633 2120 M (interface structure. B)[27 49 27 43 32 32 43 44 42 25 38 27 32 49 43 27 48 34 42 25 24  0]xS 
1451 2120 M (esides the CAMAC interface, the board contains a Firewire chip and )
[43 38 27 49 43 38 24 27 49 43 24 65 70 87 70 65 25 27 49 27 43 32 32 44 43 42 26 24 27 49 43 24
49 48 43 32 49 24 43 49 49 27 43 27 49 38 25 43 25 53 27 33 44 70 27 32 43 24 43 49 27 49 24 43
49 48  0]xS 
633 2232 M (interface. An additional gate array, the System FPGA, manages communication between )
[27 49 27 43 32 32 43 44 42 25 24 70 49 24 43 49 48 28 27 27 49 48 43 27 26 48 43 28 42 25 43 33
32 45 46 25 24 27 49 43 25 55 47 38 27 44 75 25 53 55 71 70 24 24 76 43 49 44 47 43 38 25 43 50
75 75 48 49 27 44 43 27 27 49 49 24 49 43 27 70 43 43 48  0]xS 
633 2344 M (the DSP and all peripherals, including the Firewire chip, and the extended spectrum )
[27 49 42 25 70 54 54 24 43 49 48 25 43 27 27 24 49 44 32 27 49 49 42 34 42 28 38 24 24 27 49 43
27 49 49 27 49 47 24 28 48 43 27 51 28 32 43 70 28 33 43 24 43 48 28 48 25 24 43 48 49 24 28 48
43 25 43 50 27 43 49 48 43 49 24 38 49 43 42 28 32 49 75  0]xS 
633 2456 M (memory.)[75 43 75 49 34 47  0]xS 
980 2456 M ( )S 
633 2568 M ( )S 
633 2680 M ( )S 
F1S71 Ji 
633 2905 M (3)S 
696 2905 M ( )S 
808 2905 M (Programmer')[76 44 70 70 44 63 101 100 64 43  0]xS 
1511 2905 M (s model)[63 32 100 69 70 64  0]xS 
1941 2905 M ( )S 
F3S61 Ji 
633 3044 M ( )S 
633 3156 M (This section is of interest to users who wish to integrate DGF)
[59 49 27 38 24 38 43 43 27 27 49 49 24 27 38 25 48 32 25 27 49 27 43 32 43 38 27 24 28 48 25 48
38 43 32 38 24 70 49 49 24 70 27 38 49 24 28 48 25 27 49 27 43 47 33 43 28 42 25 70 72  0]xS 
3018 3156 M (-)S 
3050 3156 M (4C modules into their own )[49 65 26 75 48 49 49 27 43 38 24 28 49 27 49 24 27 49 43 27 32 25 48 70 49  0]xS 
633 3268 M (data acquisition system.  If you plan to operate your DGF)[48 43 27 43 25 42 43 49 49 27 38 27 27 28 48 49 24 39 47 38 27 44 75 24 25 25 32 32 26 47 49 48
25 48 28 42 49 24 28 48 25 48 49 43 33 43 27 43 26 47 50 48 32 25 70 71  0]xS 
2872 3268 M (-)S 
2905 3268 M (4C modules solely through the )[49 65 25 75 48 49 49 27 43 38 24 38 49 27 44 28 47 24 27 49 32 49 49 48 49 24 27 49 43  0]xS 
633 3380 M (DGF Viewer this section is of no great importance to you.  If you want)
[70 71 52 25 70 27 44 70 43 32 24 27 49 27 38 25 38 43 43 28 27 48 49 24 28 38 24 49 32 24 49 48
26 46 34 42 43 27 25 27 75 49 49 32 28 43 48 44 44 24 27 49 25 47 49 48 25 24 25 32 32 26 47 48
49 25 70 43 49  0]xS 
3392 3380 M ( to use the DGF )[24 28 48 25 49 38 43 24 28 48 43 25 70 72 52  0]xS 
633 3492 M (Viewer for setting up the modules and then take data with your own data acquisition )
[70 27 43 70 43 32 25 32 49 32 24 38 43 27 28 27 50 47 25 48 49 24 28 48 44 24 75 49 49 48 28 42
38 25 43 48 49 24 27 49 43 49 24 28 44 48 42 25 49 43 28 42 25 70 27 27 49 25 47 49 49 32 25 48
70 49 24 49 43 27 43 25 44 43 49 48 28 38 27 27 27 49 49  0]xS 
633 3604 M (system, consult section 3.7.)[39 46 38 28 43 75 25 24 43 48 49 38 49 27 27 25 38 42 43 27 28 48 49 24 50 24 49  0]xS 
1703 3604 M ( )S 
633 3716 M ( )S 
633 3828 M (DGF)[70 71  0]xS 
826 3828 M (-)S 
859 3828 M (4C modules currently exist in 4 different hardware revisions: )
[48 65 26 75 48 49 49 27 43 38 24 43 50 32 32 43 48 28 29 46 25 43 49 27 38 28 24 27 49 24 49 24
49 27 32 32 43 32 43 49 27 24 49 43 33 49 70 43 32 43 25 32 43 48 28 38 27 49 48 38 27  0]xS 
3257 3828 M ( )S 
925 3940 M (a\))[43  0]xS 
1001 3940 M ( )S 
1071 3940 M (serial numbers C0100 through C0124)[38 43 32 27 43 27 24 49 49 75 49 43 32 38 24 66 48 49 49 48 25 27 49 33 48 50 47 48 25 65 49 48
49  0]xS 
2536 3940 M ( )S 
925 4052 M (b\))[48  0]xS 
1005 4052 M ( )S 
1071 4052 M (serial numbers C0125 thr)[38 43 32 27 43 27 24 49 49 75 49 43 32 38 24 66 48 49 49 48 25 27 49  0]xS 
2058 4052 M (ough C0150)[48 50 47 48 25 65 49 48 49  0]xS 
2536 4052 M ( )S 
925 4164 M (c\))[43  0]xS 
1001 4164 M ( )S 
1071 4164 M (serial numbers D1100 through D1199)[38 43 32 27 43 27 24 49 49 75 49 43 32 38 24 71 48 49 49 48 25 27 48 34 48 50 47 48 25 70 48 49
49  0]xS 
2545 4164 M ( )S 
925 4275 M (d\))[48  0]xS 
1005 4275 M ( )S 
1071 4275 M (serial numbers E1200 through E1299)[38 43 32 27 43 27 24 49 49 75 49 43 32 38 24 60 48 49 49 48 25 27 49 33 49 49 47 49 24 59 49 49
48  0]xS 
2524 4275 M ( )S 
633 4387 M (Make sure to refer to the appropriate sections and/or tables of this manual for your )
[85 44 49 43 24 38 49 32 43 24 27 49 24 33 43 32 44 32 24 28 48 25 27 49 42 26 43 48 49 32 49 48
32 28 43 27 43 24 39 43 43 27 27 49 48 38 25 43 48 49 28 49 32 24 27 43 49 27 43 38 24 49 32 24
28 48 28 38 24 76 43 48 49 43 27 24 34 48 32 26 46 49 50 32  0]xS 
633 4499 M (module\(s\).)[75 48 49 49 27 43 32 39 32  0]xS 
1051 4499 M ( )S 
633 4611 M ( )S 
633 4723 M ( )S 
F1S61 Ji 
633 4933 M (3.1)[53 28  0]xS 
768 4933 M ( )S 
866 4933 M (Initializing)[28 59 27 32 28 53 27 28 48 27 60  0]xS 
1342 4933 M ( )S 
F3S61 Ji 
633 5069 M ( )S 
633 5181 M (The CAMAC interface FPGA is automatically configured from the o)
[59 49 43 24 65 70 87 70 65 24 28 48 28 42 33 32 44 42 43 26 54 54 70 70 24 27 38 25 42 49 27 50
75 43 27 27 43 43 27 29 47 24 43 50 49 32 28 47 48 33 43 49 24 32 32 50 75 24 28 48 43 24  0]xS 
3321 5181 M (n)S 
3371 5181 M (-)S 
3403 5181 M (board PROM )[48 49 44 32 49 24 54 65 71 85  0]xS 
633 5293 M (when the DGF)[70 48 43 49 24 28 48 43 24 70 72  0]xS 
1205 5293 M (-)S 
1237 5293 M (4C is powered on. The trigger/filter FPGAs, as well as the system FPGA, )
[49 65 24 28 38 24 49 49 70 43 32 43 49 24 49 48 25 24 59 50 43 24 28 32 28 49 47 43 32 27 33 27
27 28 43 32 26 52 55 70 70 38 24 25 43 38 24 71 42 28 27 24 43 38 24 28 48 43 25 39 47 38 27 44
75 25 53 54 70 71 24  0]xS 
633 5405 M (have to be configured by the host computer.  In the same manner, the host must download )
[48 43 49 43 24 27 49 24 49 43 24 43 49 49 32 29 46 50 32 43 49 24 51 46 26 27 48 43 25 48 49 38
27 25 42 49 75 49 48 28 43 32 25 24 25 32 48 25 27 48 44 25 38 42 75 43 25 76 43 49 49 42 33 24
24 27 50 43 24 49 49 38 27 24 76 49 38 27 24 49 49 70 48 28 48 43 49  0]xS 
633 5516 M (the DSP program into the DSP memory and boot the DSP.  )[27 49 42 25 70 54 54 24 49 32 50 47 33 43 75 25 27 48 28 48 25 27 49 43 25 70 53 54 25 76 43 75
50 34 46 25 43 48 49 24 49 49 48 27 25 28 49 43 24 70 54 54 24 25  0]xS 
2960 5516 M ( )S 
633 5628 M ( )S 
633 5740 M (The initializ)[59 49 43 24 27 49 27 27 28 42 28 27  0]xS 
1106 5740 M (ation sequence should be as follows: )[43 27 27 49 48 25 38 43 48 49 43 49 43 43 24 38 49 49 48 28 48 25 48 43 24 43 38 25 33 48 27 28
48 70 38 28  0]xS 
2555 5740 M ( )S 
633 5852 M ( )S 
LH
(%%[Page: 11]%%) = 
%%PageTrailer

%%Page: 12 12
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (12)[49  0]xS 
; F0S61 Ji 
633 867 M (3.1.1)[53 28 53 27  0]xS 
849 867 M ( )S 
925 867 M (Initialization for revision)[27 54 22 27 23 52 22 23 48 53 27 23 53 54 27 28 54 32 27 32 54 49 22 49 22 53  0]xS 
1936 867 M (-)S 
1968 867 M (C DGFs)[70 27 71 75 60  0]xS 
2319 867 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (First configure the trigger/filter FPGAs, then download the DSP data to the DSP.)
[52 29 32 38 27 24 43 49 48 32 29 47 49 33 43 24 28 48 43 24 28 32 28 49 47 44 32 28 32 27 27 27
43 32 26 52 55 70 70 38 24 24 28 48 43 49 24 49 49 71 48 28 48 43 49 24 27 49 43 24 70 55 53 25
48 43 27 43 24 28 48 25 27 49 43 25 70 53 54  0]xS 
3788 1113 M ( )S 
633 1225 M ( )S 
633 1337 M (All four channels in one module receive the same configuration data.  The configuration )
[70 27 27 25 32 48 49 32 25 42 49 43 49 49 43 27 38 25 27 48 25 48 49 43 24 75 49 49 48 27 43 25
33 43 42 43 27 50 43 24 28 48 43 24 38 44 75 43 25 43 49 48 32 29 46 50 32 43 27 28 48 49 24 49
43 27 43 24 24 25 59 50 43 25 43 48 49 32 28 47 50 32 43 27 27 49 49  0]xS 
633 1449 M (file will b)[32 27 27 43 25 70 27 27 27 25  0]xS 
1011 1449 M (e found in the DGF4C)[43 25 32 48 49 49 48 25 27 49 24 27 49 43 25 70 71 53 48  0]xS 
1882 1449 M (\\)S 
1910 1449 M (FirmWare directory.  This is a byte)[52 28 33 77 89 44 33 43 24 49 27 32 43 43 28 49 33 47 24 24 25 59 49 27 38 24 27 38 25 42 25 50
47 27  0]xS 
3279 1449 M (-)S 
3311 1449 M (oriented binary file.  )[49 32 27 43 49 28 43 49 24 49 27 48 43 34 47 24 33 27 27 43 24 25  0]xS 
633 1561 M (It should be written using block transfer mode, one byte at a time.  The DGF)
[31 27 24 38 49 49 48 28 48 25 48 43 24 72 32 27 27 27 43 49 24 49 38 27 50 47 25 48 28 48 43 48
24 27 34 42 49 38 32 44 32 24 75 49 50 42 25 24 49 48 44 25 49 47 27 43 25 43 27 25 43 24 27 27
75 44 25 24 24 60 48 43 24 70 73  0]xS 
3614 1561 M (-)S 
3646 1561 M (4C expects )[49 65 24 43 50 49 42 43 27 38  0]xS 
633 1673 M (to see the data in the lower 8 bits of the CAMAC data way write bus.)
[27 49 24 38 43 43 24 27 49 43 24 49 42 28 43 24 27 49 24 27 49 43 24 27 49 71 43 32 24 49 24 49
27 28 38 24 49 32 24 27 49 43 24 65 71 86 70 65 25 48 43 27 43 25 70 44 47 25 71 32 27 27 43 24
49 49 38  0]xS 
3324 1673 M ( )S 
633 1785 M ( )S 
633 1897 M (To check the succe)[59 49 24 43 49 42 44 48 24 27 49 43 24 38 50 43 44  0]xS 
1375 1897 M (ss of the download, issue a Read_CSR command, F\(1\)A\(0\).  Let retval )
[38 38 25 48 32 25 27 49 42 25 48 49 70 49 27 49 43 48 25 24 27 38 38 49 43 24 43 24 65 44 44 49
48 65 54 65 25 42 49 76 75 43 48 49 24 27 52 32 50 32 71 32 49 32 24 25 25 58 43 28 24 33 43 27
49 43 27  0]xS 
633 2009 M (be the return value.  Compute retval AND 0x0F00 and compare with 0.  If the result of )
[48 43 25 27 48 43 25 32 43 27 48 33 48 25 49 43 27 49 43 24 24 25 65 49 76 48 49 27 43 24 32 43
28 48 43 27 25 70 71 70 24 49 50 49 52 48 49 25 43 49 49 24 43 49 75 49 43 33 43 24 70 27 28 48
25 48 25 24 25 31 33 24 28 49 43 24 32 43 38 48 28 27 24 49 32  0]xS 
633 2120 M (the computation is 0, the download was successful.)[27 49 42 25 43 48 75 49 49 28 43 27 27 49 48 25 27 38 24 49 24 25 27 49 42 25 48 49 70 49 27 49
43 48 25 70 42 38 25 38 48 44 43 43 38 38 32 49 28  0]xS 
2625 2120 M ( )S 
633 2232 M ( )S 
633 2344 M (Booting the DSP is done similarly to configuring t)[65 49 48 28 27 48 47 24 28 48 43 26 70 54 54 24 27 38 25 48 49 49 42 26 38 27 75 27 27 43 32 29
47 25 27 48 25 43 48 49 32 28 48 49 32 27 50 47 25  0]xS 
2596 2344 M (he FPGAs.  A write to the interface )[49 42 26 52 55 70 70 38 24 25 24 70 24 71 32 28 27 43 24 27 49 24 28 48 43 24 28 48 28 42 33 32
44 42 43  0]xS 
633 2456 M (control and status register halts the DSP.  Then one downloads the DSP code, except for )
[43 48 49 27 32 49 27 25 42 49 49 24 38 27 43 27 49 38 24 32 44 48 27 38 27 44 32 25 48 43 27 28
38 24 27 49 43 24 70 55 53 24 25 24 59 49 43 49 24 49 49 43 24 49 49 70 48 28 48 43 49 38 24 27
49 43 24 71 54 53 26 43 49 49 43 24 24 43 50 43 42 49 27 25 32 48 33  0]xS 
633 2568 M (the first word, which has to be written last.  When it is written the DSP starts running.  )
[27 49 42 25 32 27 32 38 28 24 70 49 32 48 25 24 70 49 27 43 49 24 50 42 38 26 27 49 24 49 42 25
70 32 27 27 28 42 49 24 28 43 38 27 24 24 27 89 49 43 48 26 27 27 25 27 38 24 70 32 28 27 27 43
49 24 27 49 43 24 70 54 53 24 38 28 43 33 27 38 24 32 49 49 48 28 49 47 24 25  0]xS 
633 2680 M (The DSP code is stored in a binary file a)[59 49 43 24 70 55 53 24 43 49 50 42 25 27 38 24 38 27 49 32 43 49 24 28 49 24 43 24 49 27 49 43
34 47 24 32 27 28 42 26  0]xS 
2209 2680 M (s a sequence of 32)[37 25 43 24 38 43 48 50 44 49 42 43 25 48 32 25 48  0]xS 
2922 2680 M (-)S 
2954 2680 M (bit numbers.  The file to be )[49 27 27 25 48 50 75 49 42 32 38 25 24 24 61 48 43 25 32 27 27 43 24 28 48 25 48 43  0]xS 
633 2792 M (used for booting the DSP is DGFcodeC.bin. The table below assumes that the code is )
[48 38 43 49 24 32 49 32 24 49 49 48 28 27 50 47 25 27 49 42 25 71 53 55 24 27 38 25 70 71 52 43
49 49 43 66 24 49 27 48 25 24 59 49 43 24 28 42 49 27 43 24 49 43 27 49 70 24 43 38 38 50 75 42
38 25 27 49 42 28 24 28 49 43 24 43 49 48 43 24 28 38  0]xS 
633 2904 M (stored in an integer)[38 27 49 32 43 48 25 27 48 25 43 48 25 27 49 27 44 47 43  0]xS 
1381 2904 M (-)S 
1413 2904 M (16 array called DSPcode[0..N], in which the high word of each 32)
[49 49 24 43 33 32 45 46 25 43 42 28 27 43 48 26 70 54 54 43 48 50 43 32 49 24 24 71 32 25 24 27
49 24 70 49 27 43 49 24 27 49 43 24 49 28 47 49 25 70 49 32 49 25 48 33 24 43 43 42 49 24 49  0]xS 
3992 2904 M (-)S 
4024 2904 M (bit )[48 28 27  0]xS 
633 3016 M (program instruction is stored at ev)[48 33 49 48 32 44 75 24 27 49 38 27 32 49 43 27 27 49 49 24 27 38 25 37 28 48 33 42 49 24 43 27
25 43  0]xS 
1965 3016 M (en)[43  0]xS 
2057 3016 M (-)S 
2089 3016 M (numbered indices.   On file the 32)[48 50 75 49 43 33 42 49 24 29 48 49 27 43 43 38 24 25 24 24 70 49 24 32 28 27 43 24 27 49 43 24
49  0]xS 
3414 3016 M (-)S 
3446 3016 M (bit words are )[48 29 27 24 70 49 32 49 38 24 43 32 43  0]xS 
633 3128 M (stored in PC)[38 27 49 32 43 48 25 27 48 25 53  0]xS 
1114 3128 M (-)S 
1146 3128 M (native format, ie least significant byte first.)[48 43 27 28 48 43 24 33 49 33 76 43 27 25 24 27 43 24 28 42 43 38 28 24 38 28 47 48 28 32 28 43
43 48 28 24 51 46 29 42 25 32 27 32 38 27  0]xS 
2823 3128 M ( )S 
633 3240 M ( )S 
633 3356 M (Action)[70 43 27 27 49  0]xS 
897 3356 M ( )S 
1224 3356 M (CAMAC command)[66 70 85 70 66 24 43 50 75 75 43 49  0]xS 
1989 3356 M ( )S 
2282 3356 M (Data)[71 42 28  0]xS 
2465 3356 M ( )S 
3377 3356 M (Notes)[71 48 27 43  0]xS 
3604 3356 M ( )S 
: N 587 3264 4 4 rp C 
 L ; : N 587 3264 4 4 rp C 
 L ; : N 591 3264 588 4 rp C 
 L ; : N 1179 3264 4 4 rp C 
 L ; : N 1183 3264 1054 4 rp C 
 L ; : N 2237 3264 4 4 rp C 
 L ; : N 2241 3264 1091 4 rp C 
 L ; : N 3332 3264 4 4 rp C 
 L ; : N 3336 3264 843 4 rp C 
 L ; : N 4179 3264 3 4 rp C 
 L ; : N 4179 3264 3 4 rp C 
 L ; : N 587 3268 4 112 rp C 
 L ; : N 1179 3268 4 112 rp C 
 L ; : N 2237 3268 4 112 rp C 
 L ; : N 3332 3268 4 112 rp C 
 L ; : N 4179 3268 3 112 rp C 
 L ; 1224 3471 M (Write_CSR, F\(17\)A\(0\))[91 32 27 29 42 49 65 54 65 24 26 52 33 49 49 32 70 32 50  0]xS 
2127 3471 M ( )S 
2282 3471 M (0x20)[49 50 48  0]xS 
2478 3471 M ( )S 
3377 3471 M ( )S 
: N 587 3380 4 3 rp C 
 L ; : N 591 3380 588 3 rp C 
 L ; : N 1179 3380 4 3 rp C 
 L ; : N 1183 3380 1054 3 rp C 
 L ; : N 2237 3380 4 3 rp C 
 L ; : N 2241 3380 1091 3 rp C 
 L ; : N 3332 3380 4 3 rp C 
 L ; : N 3336 3380 843 3 rp C 
 L ; : N 4179 3380 3 3 rp C 
 L ; : N 587 3383 4 112 rp C 
 L ; : N 1179 3383 4 112 rp C 
 L ; : N 2237 3383 4 112 rp C 
 L ; : N 3332 3383 4 112 rp C 
 L ; : N 4179 3383 3 112 rp C 
 L ; 1224 3587 M (Wait at least 50ms)[91 44 27 27 25 42 28 24 27 43 43 38 27 24 49 50 75  0]xS 
1946 3587 M ( )S 
2282 3587 M (--)[33  0]xS 
2347 3587 M ( )S 
3377 3587 M ( )S 
: N 587 3495 4 4 rp C 
 L ; : N 1179 3495 4 4 rp C 
 L ; : N 1183 3495 1054 4 rp C 
 L ; : N 2237 3495 4 4 rp C 
 L ; : N 2241 3495 1091 4 rp C 
 L ; : N 3332 3495 4 4 rp C 
 L ; : N 3336 3495 843 4 rp C 
 L ; : N 4179 3495 3 4 rp C 
 L ; : N 587 3499 4 112 rp C 
 L ; : N 1179 3499 4 112 rp C 
 L ; : N 2237 3499 4 112 rp C 
 L ; : N 3332 3499 4 112 rp C 
 L ; : N 4179 3499 3 112 rp C 
 L ; 633 3471 M (Configure )[65 49 48 32 29 46 49 33 43  0]xS 
1051 3471 M ( )S 
633 3583 M (Trigger/)[59 32 28 48 48 44 32  0]xS 
951 3583 M ( )S 
633 3695 M (Filter)[52 28 27 27 44  0]xS 
843 3695 M ( )S 
633 3807 M (FPGA)[52 55 71  0]xS 
881 3807 M ( )S 
1224 3703 M (Write_FPGA, F\(17\)A\(3\))[91 32 27 29 42 50 53 54 70 70 25 26 52 33 48 50 32 70 32 49  0]xS 
: 2192 3616 45 110 rc 2192 3703 M ( )S 
; 2282 3703 M (C)S 
2348 3703 M (onfiguration data)[48 49 32 28 47 49 33 43 27 27 49 49 24 49 42 28  0]xS 
3014 3703 M ( )S 
3377 3703 M ( )S 
: N 587 3611 4 4 rp C 
 L ; : N 1179 3611 4 4 rp C 
 L ; : N 1183 3611 1054 4 rp C 
 L ; : N 2237 3611 4 4 rp C 
 L ; : N 2241 3611 1091 4 rp C 
 L ; : N 3332 3611 4 4 rp C 
 L ; : N 3336 3611 843 4 rp C 
 L ; : N 4179 3611 3 4 rp C 
 L ; : N 587 3615 4 216 rp C 
 L ; : N 1179 3615 4 216 rp C 
 L ; : N 2237 3615 4 216 rp C 
 L ; : N 3332 3615 4 216 rp C 
 L ; : N 4179 3615 3 216 rp C 
 L ; 633 3923 M ( )S 
1224 3923 M ( )S 
2282 3923 M ( )S 
3377 3923 M ( )S 
: N 587 3831 4 4 rp C 
 L ; : N 591 3831 588 4 rp C 
 L ; : N 1179 3831 4 4 rp C 
 L ; : N 1183 3831 1054 4 rp C 
 L ; : N 2237 3831 4 4 rp C 
 L ; : N 2241 3831 1091 4 rp C 
 L ; : N 3332 3831 4 4 rp C 
 L ; : N 3336 3831 843 4 rp C 
 L ; : N 4179 3831 3 4 rp C 
 L ; : N 587 3835 4 112 rp C 
 L ; : N 1179 3835 4 112 rp C 
 L ; : N 2237 3835 4 112 rp C 
 L ; : N 3332 3835 4 112 rp C 
 L ; : N 4179 3835 3 112 rp C 
 L ; 633 4039 M (Confirm )[65 49 48 32 28 32 75  0]xS 
633 4151 M (FPGA)[52 55 71  0]xS 
881 4151 M ( )S 
633 4263 M (Downloads)[70 48 71 48 27 49 43 49  0]xS 
1076 4263 M ( )S 
1224 4039 M (Read_CSR, F\(1\)A\(0\))[66 43 42 49 49 65 53 66 24 25 53 32 50 32 70 32 50  0]xS 
2057 4039 M ( )S 
2282 4039 M ( )S 
3377 4039 M (If \(result AND )[33 32 24 32 33 43 38 49 27 27 25 70 70 70  0]xS 
3377 4151 M (0x0F00\) = 0, all )[49 50 49 52 49 48 32 25 55 25 48 25 24 43 27 27  0]xS 
3377 4263 M (configured well)[43 49 49 32 28 47 49 32 43 49 24 71 43 27  0]xS 
3991 4263 M ( )S 
: N 587 3947 4 4 rp C 
 L ; : N 591 3947 588 4 rp C 
 L ; : N 1179 3947 4 4 rp C 
 L ; : N 1183 3947 1054 4 rp C 
 L ; : N 2237 3947 4 4 rp C 
 L ; : N 2241 3947 1091 4 rp C 
 L ; : N 3332 3947 4 4 rp C 
 L ; : N 3336 3947 843 4 rp C 
 L ; : N 4179 3947 3 4 rp C 
 L ; : N 587 3951 4 336 rp C 
 L ; : N 1179 3951 4 336 rp C 
 L ; : N 2237 3951 4 336 rp C 
 L ; : N 3332 3951 4 336 rp C 
 L ; : N 4179 3951 3 336 rp C 
 L ; 633 4379 M ( )S 
1224 4379 M ( )S 
2282 4379 M ( )S 
3377 4379 M ( )S 
: N 587 4287 4 4 rp C 
 L ; : N 591 4287 588 4 rp C 
 L ; : N 1179 4287 4 4 rp C 
 L ; : N 1183 4287 1054 4 rp C 
 L ; : N 2237 4287 4 4 rp C 
 L ; : N 2241 4287 1091 4 rp C 
 L ; : N 3332 4287 4 4 rp C 
 L ; : N 3336 4287 843 4 rp C 
 L ; : N 4179 4287 3 4 rp C 
 L ; : N 587 4291 4 113 rp C 
 L ; : N 1179 4291 4 113 rp C 
 L ; : N 2237 4291 4 113 rp C 
 L ; : N 3332 4291 4 113 rp C 
 L ; : N 4179 4291 3 113 rp C 
 L ; 1224 4495 M (Write_CSR, F\(17\)A\(0\))[91 32 27 29 42 49 65 54 65 24 26 52 33 49 49 32 70 32 50  0]xS 
2127 4495 M ( )S 
2282 4495 M (0x10)[49 50 48  0]xS 
2478 4495 M ( )S 
3377 4495 M ( )S 
: N 587 4404 4 3 rp C 
 L ; : N 591 4404 588 3 rp C 
 L ; : N 1179 4404 4 3 rp C 
 L ; : N 1183 4404 1054 3 rp C 
 L ; : N 2237 4404 4 3 rp C 
 L ; : N 2241 4404 1091 3 rp C 
 L ; : N 3332 4404 4 3 rp C 
 L ; : N 3336 4404 843 3 rp C 
 L ; : N 4179 4404 3 3 rp C 
 L ; : N 587 4407 4 112 rp C 
 L ; : N 1179 4407 4 112 rp C 
 L ; : N 2237 4407 4 112 rp C 
 L ; : N 3332 4407 4 112 rp C 
 L ; : N 4179 4407 3 112 rp C 
 L ; 1224 4611 M (Wait 50ms)[91 44 27 27 25 48 49 75  0]xS 
1648 4611 M ( )S 
2282 4611 M (--)[33  0]xS 
2347 4611 M ( )S 
3377 4611 M ( )S 
: N 587 4519 4 4 rp C 
 L ; : N 1179 4519 4 4 rp C 
 L ; : N 1183 4519 1054 4 rp C 
 L ; : N 2237 4519 4 4 rp C 
 L ; : N 2241 4519 1091 4 rp C 
 L ; : N 3332 4519 4 4 rp C 
 L ; : N 3336 4519 843 4 rp C 
 L ; : N 4179 4519 3 4 rp C 
 L ; : N 587 4523 4 112 rp C 
 L ; : N 1179 4523 4 112 rp C 
 L ; : N 2237 4523 4 112 rp C 
 L ; : N 3332 4523 4 112 rp C 
 L ; : N 4179 4523 3 112 rp C 
 L ; 1224 4727 M (Write_TSAR, F\(17\)A\(1\))[91 32 27 29 42 49 59 55 70 65 25 25 52 33 48 50 32 70 32 49  0]xS 
: 2192 4640 45 110 rc 2192 4727 M ( )S 
; 2282 4727 M (1)S 
2331 4727 M ( )S 
3377 4727 M ( )S 
: N 587 4635 4 4 rp C 
 L ; : N 1179 4635 4 4 rp C 
 L ; : N 1183 4635 1054 4 rp C 
 L ; : N 2237 4635 4 4 rp C 
 L ; : N 2241 4635 1091 4 rp C 
 L ; : N 3332 4635 4 4 rp C 
 L ; : N 3336 4635 843 4 rp C 
 L ; : N 4179 4635 3 4 rp C 
 L ; : N 587 4639 4 112 rp C 
 L ; : N 1179 4639 4 112 rp C 
 L ; : N 2237 4639 4 112 rp C 
 L ; : N 3332 4639 4 112 rp C 
 L ; : N 4179 4639 3 112 rp C 
 L ; 1224 4843 M (Write_Memory, )[91 32 27 29 42 50 86 44 74 49 34 47 24  0]xS 
1224 4955 M (F\(16\)A\(0\))[53 33 49 48 33 71 32 48  0]xS 
1624 4955 M ( )S 
2282 4843 M (DSPcode[2],DSPcode[3],)[71 53 55 42 49 49 44 32 48 32 25 71 53 55 43 48 49 43 32 50 33  0]xS 
2282 4955 M (\205,DSP)[98 24 70 54  0]xS 
2582 4955 M (code[N])[43 49 48 44 32 70  0]xS 
2901 4955 M ( )S 
3377 4843 M ( )S 
: N 587 4751 4 4 rp C 
 L ; : N 1179 4751 4 4 rp C 
 L ; : N 1183 4751 1054 4 rp C 
 L ; : N 2237 4751 4 4 rp C 
 L ; : N 2241 4751 1091 4 rp C 
 L ; : N 3332 4751 4 4 rp C 
 L ; : N 3336 4751 843 4 rp C 
 L ; : N 4179 4751 3 4 rp C 
 L ; : N 587 4755 4 224 rp C 
 L ; : N 1179 4755 4 224 rp C 
 L ; : N 2237 4755 4 224 rp C 
 L ; : N 3332 4755 4 224 rp C 
 L ; : N 4179 4755 3 224 rp C 
 L ; 1224 5071 M (Write_TSAR, F\(17\)A\(1\))[91 32 27 29 42 49 59 55 70 65 25 25 52 33 48 50 32 70 32 49  0]xS 
: 2192 4984 45 110 rc 2192 5071 M ( )S 
; 2282 5071 M (0)S 
2331 5071 M ( )S 
3377 5071 M ( )S 
: N 587 4979 4 4 rp C 
 L ; : N 1179 4979 4 4 rp C 
 L ; : N 1183 4979 1054 4 rp C 
 L ; : N 2237 4979 4 4 rp C 
 L ; : N 2241 4979 1091 4 rp C 
 L ; : N 3332 4979 4 4 rp C 
 L ; : N 3336 4979 843 4 rp C 
 L ; : N 4179 4979 3 4 rp C 
 L ; : N 587 4983 4 112 rp C 
 L ; : N 1179 4983 4 112 rp C 
 L ; : N 2237 4983 4 112 rp C 
 L ; : N 3332 4983 4 112 rp C 
 L ; : N 4179 4983 3 112 rp C 
 L ; 633 4495 M ( )S 
633 4607 M ( )S 
633 4718 M (Boot)[65 49 48  0]xS 
822 4718 M ( )S 
633 4830 M (DSP)[70 53  0]xS 
810 4830 M ( )S 
1224 5186 M (Write_Memory, )[91 32 27 29 42 50 86 44 74 49 34 47 24  0]xS 
1224 5298 M (F\(16\)A\(0\))[53 33 49 48 33 71 32 48  0]xS 
1624 5298 M ( )S 
2282 5186 M (DSPcode[0],DSPcode[1])[71 53 55 42 49 49 44 32 48 32 25 71 53 55 43 48 49 43 32 50  0]xS 
3259 5186 M ( )S 
3377 5186 M ( )S 
: N 587 5095 4 4 rp C 
 L ; : N 1179 5095 4 4 rp C 
 L ; : N 1183 5095 1054 4 rp C 
 L ; : N 2237 5095 4 4 rp C 
 L ; : N 2241 5095 1091 4 rp C 
 L ; : N 3332 5095 4 4 rp C 
 L ; : N 3336 5095 843 4 rp C 
 L ; : N 4179 5095 3 4 rp C 
 L ; : N 587 5099 4 224 rp C 
 L ; : N 587 5323 4 4 rp C 
 L ; : N 587 5323 4 4 rp C 
 L ; : N 591 5323 588 4 rp C 
 L ; : N 1179 5099 4 224 rp C 
 L ; : N 1179 5323 4 4 rp C 
 L ; : N 1183 5323 1054 4 rp C 
 L ; : N 2237 5099 4 224 rp C 
 L ; : N 2237 5323 4 4 rp C 
 L ; : N 2241 5323 1091 4 rp C 
 L ; : N 3332 5099 4 224 rp C 
 L ; : N 3332 5323 4 4 rp C 
 L ; : N 3336 5323 843 4 rp C 
 L ; : N 4179 5099 3 224 rp C 
 L ; : N 4179 5323 3 4 rp C 
 L ; : N 4179 5323 3 4 rp C 
 L ; /F2S50 F2 [80.785 0 0 -80.785 0 0 ] mFS
F2S50 Ji 
633 5450 M (Table )[53 41 45 23 36  0]xS 
852 5450 M (1)S 
893 5450 M (: Boot procedure for revision)[27 20 54 41 41 26 20 45 36 41 36 36 45 45 36 36 20 27 41 36 20 36 36 41 22 31 23 41  0]xS 
1897 5450 M (-)S 
1924 5450 M (C DGFs.)[59 20 59 63 49 32  0]xS 
2226 5450 M ( )S 
F3S61 Ji 
633 5605 M ( )S 
633 5717 M ( )S 
633 5829 M ( )S 
633 5941 M ( )S 
LH
(%%[Page: 12]%%) = 
%%PageTrailer

%%Page: 13 13
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (13)[49  0]xS 
; F0S61 Ji 
633 867 M (3.1.2)[53 28 53 27  0]xS 
849 867 M ( )S 
925 867 M (Initialization for revision)[27 54 22 27 23 52 22 23 48 53 27 23 53 54 27 28 54 32 27 32 54 49 22 49 22 53  0]xS 
1936 867 M (-)S 
1968 867 M (D and revision)[70 28 54 54 54 27 32 55 49 22 49 22 53  0]xS 
2591 867 M (-)S 
2623 867 M (E DGFs)[65 28 70 76 59  0]xS 
2970 867 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (Configure first the system FPGA and then the t)[65 49 48 32 29 46 49 33 43 24 32 28 32 38 27 24 28 48 43 24 40 47 38 27 44 75 25 53 54 70 70 26
43 48 49 24 28 48 43 49 24 27 49 43 24  0]xS 
2470 1113 M (rigger/filter FPGAs. Then read the ICSR )[32 29 48 48 44 32 27 32 28 27 27 43 32 25 53 54 71 71 38 24 24 60 48 43 49 25 32 43 43 48 25 27
49 43 25 31 66 54 65  0]xS 
633 1225 M (register to confirm that the downloads were successful and set the switchbus bits in the )
[32 44 46 28 38 28 43 32 24 27 49 24 43 49 48 33 27 33 75 24 27 49 43 27 25 27 49 43 25 48 49 70
49 27 49 42 49 38 24 70 44 32 43 25 38 48 44 43 43 39 38 32 48 28 24 43 48 49 24 38 43 27 25 27
49 43 24 38 70 27 27 43 49 49 49 38 25 48 27 28 38 24 27 49 24 27 49 43  0]xS 
633 1337 M (ICSR register to terminate the trigger bus lines. Finally, download the DSP data to the )
[31 66 54 65 24 32 44 48 27 38 27 43 32 24 28 48 25 27 43 33 75 27 49 43 28 43 24 27 49 43 24 27
32 29 47 48 44 32 24 49 49 38 24 27 27 49 43 38 24 27 51 28 49 43 27 28 47 24 25 48 49 70 49 27
49 43 48 25 27 49 43 25 70 54 55 24 49 42 28 43 24 27 49 24 27 49 43  0]xS 
633 1449 M (DSP. )[70 53 54 24  0]xS 
859 1449 M ( )S 
633 1561 M ( )S 
633 1673 M (FPGA configuration files will be)[52 55 71 70 24 43 49 48 33 28 47 49 33 43 27 28 48 49 24 32 28 27 43 39 24 70 27 28 27 24 49  0]xS 
1915 1673 M ( found in the DGF4C)[24 32 49 48 49 49 24 27 49 24 28 48 43 24 70 72 52 49  0]xS 
2742 1673 M (\\)S 
2770 1673 M (FirmWare directory.  These are )[53 27 33 77 90 43 32 43 25 48 28 33 42 43 28 48 34 47 25 25 24 59 49 43 38 43 24 43 33 43  0]xS 
633 1785 M (byte)[49 47 27  0]xS 
799 1785 M (-)S 
831 1785 M (oriented binary files.  They should be written using block transfer mode, one byte at )
[50 32 27 43 49 27 43 49 24 49 27 48 44 34 47 24 32 28 27 43 39 24 24 25 59 49 44 46 25 38 48 49
49 27 49 24 50 42 25 70 32 27 27 28 42 50 24 49 38 27 50 47 24 49 27 49 43 48 24 28 32 43 48 39
32 43 32 26 75 48 50 43 24 24 49 49 42 25 50 47 27 43 25 42 28  0]xS 
633 1897 M (a time.  The DGF)[43 24 27 27 75 43 24 25 24 60 49 43 24 70 72  0]xS 
1316 1897 M (-)S 
1348 1897 M (4C expects to see the data in the lower 8 bits of the CAMAC data way )
[49 65 24 43 50 48 43 43 27 38 25 27 49 24 38 43 43 24 27 49 43 24 50 42 28 42 25 27 49 24 27 49
44 24 27 49 70 43 32 24 49 24 49 27 28 38 24 49 32 24 27 49 43 24 65 71 87 70 65 25 48 43 27 43
24 71 44 47  0]xS 
633 2009 M (write bus.)[70 32 27 27 43 25 48 49 38  0]xS 
1016 2009 M ( )S 
633 2120 M ( )S 
633 2236 M (Action)[70 43 27 27 49  0]xS 
897 2236 M ( )S 
1187 2236 M (CAMAC com)[66 70 85 70 66 24 43 50  0]xS 
1736 2236 M (mand)[75 43 49  0]xS 
1952 2236 M ( )S 
2282 2236 M (Data)[71 42 28  0]xS 
2465 2236 M ( )S 
3377 2236 M (Notes)[71 48 27 43  0]xS 
3604 2236 M ( )S 
: N 587 2144 4 4 rp C 
 L ; : N 587 2144 4 4 rp C 
 L ; : N 591 2144 551 4 rp C 
 L ; : N 1142 2144 4 4 rp C 
 L ; : N 1146 2144 1091 4 rp C 
 L ; : N 2237 2144 4 4 rp C 
 L ; : N 2241 2144 1091 4 rp C 
 L ; : N 3332 2144 4 4 rp C 
 L ; : N 3336 2144 909 4 rp C 
 L ; : N 4245 2144 4 4 rp C 
 L ; : N 4245 2144 4 4 rp C 
 L ; : N 587 2148 4 112 rp C 
 L ; : N 1142 2148 4 112 rp C 
 L ; : N 2237 2148 4 112 rp C 
 L ; : N 3332 2148 4 112 rp C 
 L ; : N 4245 2148 4 112 rp C 
 L ; 1187 2352 M (Write_ICSR, F\(17\)A\(8\))[91 32 27 29 42 50 31 65 54 65 24 27 52 32 49 49 32 71 32 49  0]xS 
2122 2352 M ( )S 
2282 2352 M (0x1)[49 50  0]xS 
2429 2352 M ( )S 
3377 2352 M ( )S 
: N 587 2260 4 4 rp C 
 L ; : N 591 2260 551 4 rp C 
 L ; : N 1142 2260 4 4 rp C 
 L ; : N 1146 2260 1091 4 rp C 
 L ; : N 2237 2260 4 4 rp C 
 L ; : N 2241 2260 1091 4 rp C 
 L ; : N 3332 2260 4 4 rp C 
 L ; : N 3336 2260 909 4 rp C 
 L ; : N 4245 2260 4 4 rp C 
 L ; : N 587 2264 4 112 rp C 
 L ; : N 1142 2264 4 112 rp C 
 L ; : N 2237 2264 4 112 rp C 
 L ; : N 3332 2264 4 112 rp C 
 L ; : N 4245 2264 4 112 rp C 
 L ; 1187 2468 M (Wait at least 50ms)[91 44 27 27 25 42 28 24 27 43 43 38 27 24 49 50 75  0]xS 
1909 2468 M ( )S 
2282 2468 M ( )S 
2307 2468 M (--)[32  0]xS 
2371 2468 M ( )S 
3377 2468 M ( )S 
: N 587 2376 4 4 rp C 
 L ; : N 1142 2376 4 4 rp C 
 L ; : N 1146 2376 1091 4 rp C 
 L ; : N 2237 2376 4 4 rp C 
 L ; : N 2241 2376 1091 4 rp C 
 L ; : N 3332 2376 4 4 rp C 
 L ; : N 3336 2376 909 4 rp C 
 L ; : N 4245 2376 4 4 rp C 
 L ; : N 587 2380 4 112 rp C 
 L ; : N 1142 2380 4 112 rp C 
 L ; : N 2237 2380 4 112 rp C 
 L ; : N 3332 2380 4 112 rp C 
 L ; : N 4245 2380 4 112 rp C 
 L ; 633 2352 M (Configure)[65 49 48 32 29 46 49 33  0]xS 
1027 2352 M ( )S 
633 2464 M (System)[55 47 38 27 44  0]xS 
919 2464 M ( )S 
633 2576 M (FPGA)[52 55 71  0]xS 
881 2576 M ( )S 
1187 2584 M (Write_SysFPGA, )[91 32 27 29 42 49 56 46 40 53 54 70 70 25  0]xS 
1187 2696 M (F\(17\)A\(10\))[53 33 49 48 33 71 32 48 49  0]xS 
1635 2696 M ( )S 
2282 2584 M (Configuration data)[66 48 49 32 28 47 49 33 43 27 27 49 49 24 49 42 28  0]xS 
3014 2584 M ( )S 
3377 2584 M (Do not read until all )[71 48 25 48 49 27 24 33 42 43 49 24 49 49 27 27 27 25 42 28 27  0]xS 
3377 2696 M (modules configured)[75 49 49 48 28 42 38 25 43 48 50 32 28 47 50 32 43  0]xS 
4152 2696 M ( )S 
: N 587 2492 4 4 rp C 
 L ; : N 1142 2492 4 4 rp C 
 L ; : N 1146 2492 1091 4 rp C 
 L ; : N 2237 2492 4 4 rp C 
 L ; : N 2241 2492 1091 4 rp C 
 L ; : N 3332 2492 4 4 rp C 
 L ; : N 3336 2492 909 4 rp C 
 L ; : N 4245 2492 4 4 rp C 
 L ; : N 587 2496 4 224 rp C 
 L ; : N 1142 2496 4 224 rp C 
 L ; : N 2237 2496 4 224 rp C 
 L ; : N 3332 2496 4 224 rp C 
 L ; : N 4245 2496 4 224 rp C 
 L ; 633 2812 M ( )S 
1187 2812 M ( )S 
2282 2812 M ( )S 
3377 2812 M ( )S 
: N 587 2720 4 4 rp C 
 L ; : N 591 2720 551 4 rp C 
 L ; : N 1142 2720 4 4 rp C 
 L ; : N 1146 2720 1091 4 rp C 
 L ; : N 2237 2720 4 4 rp C 
 L ; : N 2241 2720 1091 4 rp C 
 L ; : N 3332 2720 4 4 rp C 
 L ; : N 3336 2720 909 4 rp C 
 L ; : N 4245 2720 4 4 rp C 
 L ; : N 587 2724 4 112 rp C 
 L ; : N 1142 2724 4 112 rp C 
 L ; : N 2237 2724 4 112 rp C 
 L ; : N 3332 2724 4 112 rp C 
 L ; : N 4245 2724 4 112 rp C 
 L ; 1187 2928 M (Read_Version, F\(1\)A\(13\))[66 43 42 49 49 70 43 32 38 27 49 48 25 26 52 33 48 33 70 32 49 50  0]xS 
: 2193 2841 44 110 rc 2193 2928 M ( )S 
; 2282 2928 M ( )S 
: N 587 2836 4 4 rp C 
 L ; : N 591 2836 551 4 rp C 
 L ; : N 1142 2836 4 4 rp C 
 L ; : N 1146 2836 1091 4 rp C 
 L ; : N 2237 2836 4 4 rp C 
 L ; : N 2241 2836 1091 4 rp C 
 L ; : N 3332 2836 4 4 rp C 
 L ; : N 3336 2836 909 4 rp C 
 L ; : N 4245 2836 4 4 rp C 
 L ; : N 587 2840 4 112 rp C 
 L ; : N 1142 2840 4 112 rp C 
 L ; : N 2237 2840 4 112 rp C 
 L ; : N 3332 2840 4 112 rp C 
 L ; : N 4245 2840 4 112 rp C 
 L ; 1187 3044 M ( )S 
2282 3044 M ( )S 
: N 587 2952 4 4 rp C 
 L ; : N 1142 2952 4 4 rp C 
 L ; : N 1146 2952 1091 4 rp C 
 L ; : N 2237 2952 4 4 rp C 
 L ; : N 2241 2952 1091 4 rp C 
 L ; : N 3332 2952 4 4 rp C 
 L ; : N 4245 2952 4 4 rp C 
 L ; : N 587 2956 4 112 rp C 
 L ; : N 1142 2956 4 112 rp C 
 L ; : N 2237 2956 4 112 rp C 
 L ; : N 3332 2956 4 112 rp C 
 L ; : N 4245 2956 4 112 rp C 
 L ; 633 2928 M (Read )[65 43 43 48  0]xS 
633 3040 M (hardware )[48 43 32 49 70 44 32 43  0]xS 
633 3152 M (version)[48 43 32 38 28 48  0]xS 
919 3152 M ( )S 
1187 3160 M ( )S 
2282 3160 M ( )S 
3377 2928 M (Result\222s lower 4 bits )[66 43 37 49 27 28 32 38 24 27 49 70 43 32 24 49 24 49 27 28 37  0]xS 
3377 3040 M (c)S 
3420 3040 M (ontain revision )[49 49 27 43 27 49 24 32 43 49 27 38 27 49 48  0]xS 
3377 3152 M (number \(D=3,E=4\) )[49 49 75 48 43 32 26 32 70 55 49 24 60 55 49 32  0]xS 
4149 3152 M ( )S 
: N 587 3068 4 4 rp C 
 L ; : N 1142 3068 4 4 rp C 
 L ; : N 1146 3068 1091 4 rp C 
 L ; : N 2237 3068 4 4 rp C 
 L ; : N 2241 3068 1091 4 rp C 
 L ; : N 3332 3068 4 4 rp C 
 L ; : N 4245 3068 4 4 rp C 
 L ; : N 587 3072 4 112 rp C 
 L ; : N 1142 3072 4 112 rp C 
 L ; : N 2237 3072 4 112 rp C 
 L ; : N 3332 3072 4 112 rp C 
 L ; : N 4245 3072 4 112 rp C 
 L ; 633 3276 M ( )S 
1187 3276 M ( )S 
2282 3276 M ( )S 
3377 3276 M ( )S 
: N 587 3184 4 4 rp C 
 L ; : N 591 3184 551 4 rp C 
 L ; : N 1142 3184 4 4 rp C 
 L ; : N 1146 3184 1091 4 rp C 
 L ; : N 2237 3184 4 4 rp C 
 L ; : N 2241 3184 1091 4 rp C 
 L ; : N 3332 3184 4 4 rp C 
 L ; : N 3336 3184 909 4 rp C 
 L ; : N 4245 3184 4 4 rp C 
 L ; : N 587 3188 4 112 rp C 
 L ; : N 1142 3188 4 112 rp C 
 L ; : N 2237 3188 4 112 rp C 
 L ; : N 3332 3188 4 112 rp C 
 L ; : N 4245 3188 4 112 rp C 
 L ; 1187 3392 M (Write_ICSR, F\(17\)A\(8\))[91 32 27 29 42 50 31 65 54 65 24 27 52 32 49 49 32 71 32 49  0]xS 
2122 3392 M ( )S 
2282 3392 M (0xF0)[49 51 51  0]xS 
2482 3392 M ( )S 
3377 3392 M ( )S 
: N 587 3300 4 4 rp C 
 L ; : N 591 3300 551 4 rp C 
 L ; : N 1142 3300 4 4 rp C 
 L ; : N 1146 3300 1091 4 rp C 
 L ; : N 2237 3300 4 4 rp C 
 L ; : N 2241 3300 1091 4 rp C 
 L ; : N 3332 3300 4 4 rp C 
 L ; : N 3336 3300 909 4 rp C 
 L ; : N 4245 3300 4 4 rp C 
 L ; : N 587 3304 4 112 rp C 
 L ; : N 1142 3304 4 112 rp C 
 L ; : N 2237 3304 4 112 rp C 
 L ; : N 3332 3304 4 112 rp C 
 L ; : N 4245 3304 4 112 rp C 
 L ; 1187 3507 M (Wait at least 50ms)[91 44 27 27 25 42 28 24 27 43 43 38 27 24 49 50 75  0]xS 
1909 3507 M ( )S 
2282 3507 M (--)[33  0]xS 
2347 3507 M ( )S 
3377 3507 M ( )S 
: N 587 3416 4 4 rp C 
 L ; : N 1142 3416 4 4 rp C 
 L ; : N 1146 3416 1091 4 rp C 
 L ; : N 2237 3416 4 4 rp C 
 L ; : N 2241 3416 1091 4 rp C 
 L ; : N 3332 3416 4 4 rp C 
 L ; : N 3336 3416 909 4 rp C 
 L ; : N 4245 3416 4 4 rp C 
 L ; : N 587 3420 4 112 rp C 
 L ; : N 1142 3420 4 112 rp C 
 L ; : N 2237 3420 4 112 rp C 
 L ; : N 3332 3420 4 112 rp C 
 L ; : N 4245 3420 4 112 rp C 
 L ; 633 3392 M (Configure )[65 49 48 32 29 46 49 33 43  0]xS 
1051 3392 M ( )S 
633 3504 M (Trigger/)[59 32 28 48 48 44 32  0]xS 
951 3504 M ( )S 
633 3616 M (Filter)[52 28 27 27 44  0]xS 
843 3616 M ( )S 
633 3727 M (FPGA)[52 55 71  0]xS 
881 3727 M ( )S 
1187 3624 M (Write_FipFPGA, )[91 32 27 29 42 50 53 27 50 53 55 70 70 24  0]xS 
1187 3736 M (F\(17\)A\(9\))[53 33 49 48 33 71 32 48  0]xS 
1587 3736 M ( )S 
2282 3624 M (Configuration data)[66 48 49 32 28 47 49 33 43 27 27 49 49 24 49 42 28  0]xS 
3014 3624 M ( )S 
3377 3624 M (According to )[71 42 43 49 32 49 27 50 47 25 27 48  0]xS 
3377 3736 M (revision found above)[33 42 49 27 38 28 48 49 24 32 49 49 48 49 24 43 49 48 49  0]xS 
: 4198 3649 47 110 rc 4198 3736 M ( )S 
; : N 587 3532 4 4 rp C 
 L ; : N 1142 3532 4 4 rp C 
 L ; : N 1146 3532 1091 4 rp C 
 L ; : N 2237 3532 4 4 rp C 
 L ; : N 2241 3532 1091 4 rp C 
 L ; : N 3332 3532 4 4 rp C 
 L ; : N 3336 3532 909 4 rp C 
 L ; : N 4245 3532 4 4 rp C 
 L ; : N 587 3536 4 224 rp C 
 L ; : N 1142 3536 4 224 rp C 
 L ; : N 2237 3536 4 224 rp C 
 L ; : N 3332 3536 4 224 rp C 
 L ; : N 4245 3536 4 224 rp C 
 L ; 633 3852 M ( )S 
1187 3852 M ( )S 
2282 3852 M ( )S 
3377 3852 M ( )S 
: N 587 3760 4 4 rp C 
 L ; : N 591 3760 551 4 rp C 
 L ; : N 1142 3760 4 4 rp C 
 L ; : N 1146 3760 1091 4 rp C 
 L ; : N 2237 3760 4 4 rp C 
 L ; : N 2241 3760 1091 4 rp C 
 L ; : N 3332 3760 4 4 rp C 
 L ; : N 3336 3760 909 4 rp C 
 L ; : N 4245 3760 4 4 rp C 
 L ; : N 587 3764 4 112 rp C 
 L ; : N 1142 3764 4 112 rp C 
 L ; : N 2237 3764 4 112 rp C 
 L ; : N 3332 3764 4 112 rp C 
 L ; : N 4245 3764 4 112 rp C 
 L ; 633 3968 M (Confirm )[65 49 48 32 28 32 75  0]xS 
633 4080 M (FPGA)[52 55 71  0]xS 
881 4080 M ( )S 
633 4192 M (Downloads)[70 48 71 48 27 49 43 49  0]xS 
1076 4192 M ( )S 
1187 3968 M (Read_ICSR, F)[66 43 42 49 50 31 65 54 65 24 25  0]xS 
1754 3968 M (\(1\)A\(8\))[33 49 32 71 32 49  0]xS 
2052 3968 M ( )S 
2282 3968 M ( )S 
3377 3968 M (If result = 0, all )[33 32 24 32 43 38 49 27 27 24 56 24 49 24 25 42 28 27  0]xS 
3377 4080 M (downloads were )[49 49 70 49 27 48 43 49 38 24 70 43 33 43  0]xS 
3377 4192 M (successful )[38 49 43 43 43 38 37 33 48 28  0]xS 
3801 4192 M ( )S 
: N 587 3876 4 4 rp C 
 L ; : N 591 3876 551 4 rp C 
 L ; : N 1142 3876 4 4 rp C 
 L ; : N 1146 3876 1091 4 rp C 
 L ; : N 2237 3876 4 4 rp C 
 L ; : N 2241 3876 1091 4 rp C 
 L ; : N 3332 3876 4 4 rp C 
 L ; : N 3336 3876 909 4 rp C 
 L ; : N 4245 3876 4 4 rp C 
 L ; : N 587 3880 4 336 rp C 
 L ; : N 1142 3880 4 336 rp C 
 L ; : N 2237 3880 4 336 rp C 
 L ; : N 3332 3880 4 336 rp C 
 L ; : N 4245 3880 4 336 rp C 
 L ; 633 4308 M ( )S 
1187 4308 M ( )S 
2282 4308 M ( )S 
3377 4308 M ( )S 
: N 587 4216 4 4 rp C 
 L ; : N 591 4216 551 4 rp C 
 L ; : N 1142 4216 4 4 rp C 
 L ; : N 1146 4216 1091 4 rp C 
 L ; : N 2237 4216 4 4 rp C 
 L ; : N 2241 4216 1091 4 rp C 
 L ; : N 3332 4216 4 4 rp C 
 L ; : N 3336 4216 909 4 rp C 
 L ; : N 4245 4216 4 4 rp C 
 L ; : N 587 4220 4 112 rp C 
 L ; : N 1142 4220 4 112 rp C 
 L ; : N 2237 4220 4 112 rp C 
 L ; : N 3332 4220 4 112 rp C 
 L ; : N 4245 4220 4 112 rp C 
 L ; 633 4423 M (Set )[53 43 27  0]xS 
633 4535 M (Switchbus)[53 70 28 27 43 48 49 49  0]xS 
1038 4535 M ( )S 
1187 4423 M (Write_ICSR, F\(17\)A\(8\))[91 32 27 29 42 50 31 65 54 65 24 27 52 32 49 49 32 71 32 49  0]xS 
2122 4423 M ( )S 
2282 4423 M (See 3.2.1)[54 43 43 24 49 24 49 24  0]xS 
2641 4423 M ( )S 
3377 4423 M ( )S 
: N 587 4332 4 3 rp C 
 L ; : N 591 4332 551 3 rp C 
 L ; : N 1142 4332 4 3 rp C 
 L ; : N 1146 4332 1091 3 rp C 
 L ; : N 2237 4332 4 3 rp C 
 L ; : N 2241 4332 1091 3 rp C 
 L ; : N 3332 4332 4 3 rp C 
 L ; : N 3336 4332 909 3 rp C 
 L ; : N 4245 4332 4 3 rp C 
 L ; : N 587 4335 4 224 rp C 
 L ; : N 1142 4335 4 224 rp C 
 L ; : N 2237 4335 4 224 rp C 
 L ; : N 3332 4335 4 224 rp C 
 L ; : N 4245 4335 4 224 rp C 
 L ; 633 4651 M ( )S 
1187 4651 M ( )S 
2282 4651 M ( )S 
3377 4651 M ( )S 
: N 587 4559 4 4 rp C 
 L ; : N 591 4559 551 4 rp C 
 L ; : N 1142 4559 4 4 rp C 
 L ; : N 1146 4559 1091 4 rp C 
 L ; : N 2237 4559 4 4 rp C 
 L ; : N 2241 4559 1091 4 rp C 
 L ; : N 3332 4559 4 4 rp C 
 L ; : N 3336 4559 909 4 rp C 
 L ; : N 4245 4559 4 4 rp C 
 L ; : N 587 4563 4 112 rp C 
 L ; : N 1142 4563 4 112 rp C 
 L ; : N 2237 4563 4 112 rp C 
 L ; : N 3332 4563 4 112 rp C 
 L ; : N 4245 4563 4 112 rp C 
 L ; 1187 4767 M (Write_CSR, F\(17\)A\(0\))[91 32 27 29 42 49 65 54 65 24 26 52 33 49 49 32 70 32 50  0]xS 
2090 4767 M ( )S 
2282 4767 M (0x10)[49 50 48  0]xS 
2478 4767 M ( )S 
3377 4767 M ( )S 
: N 587 4675 4 4 rp C 
 L ; : N 591 4675 551 4 rp C 
 L ; : N 1142 4675 4 4 rp C 
 L ; : N 1146 4675 1091 4 rp C 
 L ; : N 2237 4675 4 4 rp C 
 L ; : N 2241 4675 1091 4 rp C 
 L ; : N 3332 4675 4 4 rp C 
 L ; : N 3336 4675 909 4 rp C 
 L ; : N 4245 4675 4 4 rp C 
 L ; : N 587 4679 4 113 rp C 
 L ; : N 1142 4679 4 113 rp C 
 L ; : N 2237 4679 4 113 rp C 
 L ; : N 3332 4679 4 113 rp C 
 L ; : N 4245 4679 4 113 rp C 
 L ; 1187 4884 M (Wait 50ms)[91 44 27 27 25 48 49 75  0]xS 
1611 4884 M ( )S 
2282 4884 M (--)[33  0]xS 
2347 4884 M ( )S 
3377 4884 M ( )S 
: N 587 4792 4 4 rp C 
 L ; : N 1142 4792 4 4 rp C 
 L ; : N 1146 4792 1091 4 rp C 
 L ; : N 2237 4792 4 4 rp C 
 L ; : N 2241 4792 1091 4 rp C 
 L ; : N 3332 4792 4 4 rp C 
 L ; : N 3336 4792 909 4 rp C 
 L ; : N 4245 4792 4 4 rp C 
 L ; : N 587 4796 4 112 rp C 
 L ; : N 1142 4796 4 112 rp C 
 L ; : N 2237 4796 4 112 rp C 
 L ; : N 3332 4796 4 112 rp C 
 L ; : N 4245 4796 4 112 rp C 
 L ; 1187 5000 M (Write_TSAR, F\(17\)A\(1\))[91 32 27 29 42 49 59 55 70 65 25 25 52 33 48 50 32 70 32 49  0]xS 
2155 5000 M ( )S 
2282 5000 M (1)S 
2331 5000 M ( )S 
3377 5000 M ( )S 
: N 587 4908 4 4 rp C 
 L ; : N 1142 4908 4 4 rp C 
 L ; : N 1146 4908 1091 4 rp C 
 L ; : N 2237 4908 4 4 rp C 
 L ; : N 2241 4908 1091 4 rp C 
 L ; : N 3332 4908 4 4 rp C 
 L ; : N 3336 4908 909 4 rp C 
 L ; : N 4245 4908 4 4 rp C 
 L ; : N 587 4912 4 112 rp C 
 L ; : N 1142 4912 4 112 rp C 
 L ; : N 2237 4912 4 112 rp C 
 L ; : N 3332 4912 4 112 rp C 
 L ; : N 4245 4912 4 112 rp C 
 L ; 1187 5115 M (Write_Memory, )[91 32 27 29 42 50 86 44 74 49 34 47 24  0]xS 
1187 5227 M (F\(16\)A\(0\))[53 33 49 48 33 71 32 48  0]xS 
1587 5227 M ( )S 
2282 5115 M (DSPcode[2],DSPcode[3],)[71 53 55 42 49 49 44 32 48 32 25 71 53 55 43 48 49 43 32 50 33  0]xS 
2282 5227 M (\205,DSPcode[N)[98 24 70 54 54 43 49 48 44 32  0]xS 
2868 5227 M (])S 
2901 5227 M ( )S 
3377 5115 M ( )S 
: N 587 5024 4 3 rp C 
 L ; : N 1142 5024 4 3 rp C 
 L ; : N 1146 5024 1091 3 rp C 
 L ; : N 2237 5024 4 3 rp C 
 L ; : N 2241 5024 1091 3 rp C 
 L ; : N 3332 5024 4 3 rp C 
 L ; : N 3336 5024 909 3 rp C 
 L ; : N 4245 5024 4 3 rp C 
 L ; : N 587 5027 4 224 rp C 
 L ; : N 1142 5027 4 224 rp C 
 L ; : N 2237 5027 4 224 rp C 
 L ; : N 3332 5027 4 224 rp C 
 L ; : N 4245 5027 4 224 rp C 
 L ; 1187 5343 M (Write_TSAR, F\(17\)A\(1\))[91 32 27 29 42 49 59 55 70 65 25 25 52 33 48 50 32 70 32 49  0]xS 
2155 5343 M ( )S 
2282 5343 M (0)S 
2331 5343 M ( )S 
3377 5343 M ( )S 
: N 587 5251 4 4 rp C 
 L ; : N 1142 5251 4 4 rp C 
 L ; : N 1146 5251 1091 4 rp C 
 L ; : N 2237 5251 4 4 rp C 
 L ; : N 2241 5251 1091 4 rp C 
 L ; : N 3332 5251 4 4 rp C 
 L ; : N 3336 5251 909 4 rp C 
 L ; : N 4245 5251 4 4 rp C 
 L ; : N 587 5255 4 112 rp C 
 L ; : N 1142 5255 4 112 rp C 
 L ; : N 2237 5255 4 112 rp C 
 L ; : N 3332 5255 4 112 rp C 
 L ; : N 4245 5255 4 112 rp C 
 L ; 633 4767 M ( )S 
633 4879 M ( )S 
633 4991 M (Boot)[65 49 48  0]xS 
822 4991 M ( )S 
633 5103 M (DSP)[70 53  0]xS 
810 5103 M ( )S 
1187 5459 M (Write_Memory, )[91 32 27 29 42 50 86 44 74 49 34 47 24  0]xS 
1187 5571 M (F\(16\)A\(0\))[53 33 49 48 33 71 32 48  0]xS 
1587 5571 M ( )S 
2282 5459 M (DSPcode[0],DSPcode[1])[71 53 55 42 49 49 44 32 48 32 25 71 53 55 43 48 49 43 32 50  0]xS 
3259 5459 M ( )S 
3377 5459 M ( )S 
: N 587 5367 4 4 rp C 
 L ; : N 1142 5367 4 4 rp C 
 L ; : N 1146 5367 1091 4 rp C 
 L ; : N 2237 5367 4 4 rp C 
 L ; : N 2241 5367 1091 4 rp C 
 L ; : N 3332 5367 4 4 rp C 
 L ; : N 3336 5367 909 4 rp C 
 L ; : N 4245 5367 4 4 rp C 
 L ; : N 587 5371 4 225 rp C 
 L ; : N 587 5596 4 4 rp C 
 L ; : N 587 5596 4 4 rp C 
 L ; : N 591 5596 551 4 rp C 
 L ; : N 1142 5371 4 225 rp C 
 L ; : N 1142 5596 4 4 rp C 
 L ; : N 1146 5596 1091 4 rp C 
 L ; : N 2237 5371 4 225 rp C 
 L ; : N 2237 5596 4 4 rp C 
 L ; : N 2241 5596 1091 4 rp C 
 L ; : N 3332 5371 4 225 rp C 
 L ; : N 3332 5596 4 4 rp C 
 L ; : N 3336 5596 909 4 rp C 
 L ; : N 4245 5371 4 225 rp C 
 L ; : N 4245 5596 4 4 rp C 
 L ; : N 4245 5596 4 4 rp C 
 L ; F2S50 Ji 
633 5722 M (Table )[53 41 45 23 36  0]xS 
852 5722 M (2)S 
893 5722 M (:  Boot procedure for revision)[27 20 21 53 41 40 27 21 45 36 40 36 36 45 45 36 36 19 29 41 35 20 36 36 41 22 32 23 41  0]xS 
1917 5722 M (-)S 
1945 5722 M (D and revision)[58 21 41 44 45 20 37 36 39 23 32 22 41  0]xS 
2449 5722 M (-)S 
2476 5722 M (E DGFs.)[54 20 59 63 49 33  0]xS 
2774 5722 M ( )S 
F3S61 Ji 
633 5878 M ( )S 
LH
(%%[Page: 13]%%) = 
%%PageTrailer

%%Page: 14 14
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (14)[49  0]xS 
; 633 865 M (Do not read from the modules before the system FPGAs of all modules in the crate are )
[70 48 25 48 49 27 25 32 43 42 49 24 34 32 49 75 25 27 49 42 25 75 49 49 49 27 43 38 24 49 42 33
48 32 43 25 27 49 43 25 40 46 38 27 43 75 27 53 54 70 70 38 24 49 32 25 43 27 27 25 75 48 49 49
27 43 38 24 27 49 24 29 48 43 24 43 32 43 28 43 25 42 33 43  0]xS 
633 977 M (confi)[43 48 49 32  0]xS 
833 977 M (gured, because unconfigured system FPGAs may interfere with the CAMAC )
[47 50 32 43 48 25 24 49 43 43 43 49 39 42 25 48 49 43 50 48 32 29 46 49 33 43 49 24 40 46 38 28
43 75 26 52 55 70 70 38 25 75 45 47 24 27 49 27 43 33 32 43 33 43 24 70 28 27 49 24 27 49 43 24
66 70 86 70 65  0]xS 
633 1089 M (communication. In particular, avoid working with only one out of several powered )
[43 48 76 75 49 48 28 43 43 28 27 48 49 24 25 31 49 24 50 42 33 27 27 44 49 27 43 32 24 24 43 49
49 27 48 25 70 49 33 47 28 49 48 24 70 28 27 48 26 48 49 28 47 24 49 49 43 24 49 48 27 25 48 33
24 39 43 48 43 33 43 27 25 48 49 70 43 32 43 49  0]xS 
633 1201 M (modules, unless all modules are configured. )[75 48 49 49 27 43 38 24 24 49 49 27 43 38 38 24 43 27 27 26 75 48 49 50 27 43 38 24 43 32 43 25
43 49 48 32 29 47 49 32 43 49 24  0]xS 
2367 1201 M ( )S 
633 1313 M ( )S 
633 1425 M (Revision)[65 43 48 28 38 27 49  0]xS 
979 1425 M (-)S 
1011 1425 M (D and revision)[70 25 43 48 49 24 32 43 49 27 38 27 49  0]xS 
1584 1425 M (-)S 
1617 1425 M (E modules use the same System FPGA )[59 24 75 49 49 48 28 42 38 25 48 38 43 25 27 48 43 25 39 43 75 43 25 56 47 38 27 44 75 25 52 55
70 70  0]xS 
3160 1425 M (configuration and DSP )[43 49 49 32 28 48 48 32 43 29 27 48 49 24 43 49 49 24 70 55 53  0]xS 
633 1536 M (code, but different Trigger/Filter FPGA configuration files. In mixed systems, to decide )
[43 48 49 43 24 24 49 49 27 24 49 27 32 32 44 32 43 49 27 24 60 32 28 49 49 42 32 29 52 27 28 27
43 32 26 53 54 70 70 25 43 48 50 32 28 47 50 32 44 27 27 49 48 25 32 27 27 43 38 24 25 31 49 25
75 27 50 43 48 25 39 46 38 27 44 75 38 24 25 27 49 24 49 43 42 28 48 43  0]xS 
633 1648 M (which files to download, read the version register from the interface FPGA: issue )
[70 48 28 43 48 25 32 27 27 43 38 24 28 48 25 48 49 70 49 27 49 42 49 24 26 32 43 42 49 24 28 48
43 25 49 43 32 38 27 49 49 24 32 44 48 27 38 27 44 32 24 33 33 48 75 24 28 48 43 25 27 48 28 44
32 32 44 42 43 27 52 54 71 70 27 24 28 38 38 48 43  0]xS 
633 1760 M (F\(17\)A\(8\). The hardware version is encoded in the lower 4 bits )
[52 33 49 49 32 71 32 49 32 24 24 60 49 43 25 48 43 32 49 71 43 33 44 24 49 43 32 38 27 49 48 25
27 38 24 43 49 42 49 49 43 48 25 27 48 25 27 49 44 24 27 49 70 43 32 24 49 24 49 27 27 38  0]xS 
3120 1760 M (of the returned data word; )[48 32 25 27 49 42 25 32 43 27 49 32 49 43 49 24 49 43 27 43 24 70 49 32 49 27  0]xS 
4153 1760 M ( )S 
633 1872 M (revision)[32 43 48 28 38 27 48  0]xS 
946 1872 M (-)S 
978 1872 M (D = 3, revision)[70 25 55 24 49 24 25 32 43 48 28 38 27 49  0]xS 
1563 1872 M (-)S 
1596 1872 M (E = 4.)[60 24 55 25 48  0]xS 
1833 1872 M ( )S 
633 1984 M ( )S 
633 2096 M (To check the success of the downloads, issue a Read_ICSR command, F\(1\)A\(8\). If the )
[59 49 24 43 49 42 44 48 24 27 49 43 24 38 50 43 44 42 38 38 25 48 32 25 27 49 42 25 48 49 70 49
27 49 43 48 38 25 24 27 38 38 49 43 24 43 24 65 44 43 49 49 31 66 53 65 25 43 49 76 75 43 49 48
25 26 52 32 49 33 70 32 49 32 25 25 31 32 24 28 49 43  0]xS 
633 2208 M (return value is zero, all downloads were successful. If not, the bit pattern contains )
[32 43 27 49 32 48 25 48 43 27 49 43 24 28 37 25 44 42 33 48 25 25 43 27 27 25 48 49 70 49 27 49
42 49 38 24 70 43 33 43 24 38 49 43 44 43 38 37 33 49 28 24 24 31 32 25 48 49 27 25 24 27 49 43
24 49 27 27 25 48 43 27 28 43 33 48 25 42 50 49 27 43 27 49 38  0]xS 
633 2320 M (information which download)[27 49 32 48 33 75 43 28 27 48 49 24 71 48 27 43 49 24 49 49 70 48 29 48 43  0]xS 
1763 2320 M ( did not succeed: if bit 0 is 1, the system FPGA is not )[24 49 27 49 24 49 48 28 24 38 49 42 43 43 43 48 28 24 27 32 25 48 29 27 24 49 24 28 37 25 48 25
24 27 49 43 24 39 47 38 27 43 75 26 53 54 71 70 25 27 38 24 49 49 27  0]xS 
633 2432 M (configured, if any of bits 4..7 is 1, the trigger/filter FPGA for channel 0..3 is not )
[43 48 49 32 28 47 50 32 43 48 25 24 27 32 26 42 51 47 24 49 32 24 49 27 27 38 25 48 25 24 49 24
27 38 25 48 25 24 27 49 43 24 27 32 29 47 48 43 32 28 32 27 28 27 43 33 25 53 53 71 70 25 32 49
32 25 43 48 43 49 49 42 28 24 49 24 24 49 24 29 38 24 49 48 27  0]xS 
633 2544 M (configured.)[43 48 49 32 28 47 50 32 43 48  0]xS 
1078 2544 M ( )S 
633 2656 M ( )S 
633 2768 M (After initialization, the switchbus registers in the ICSR have to be set in order to properly )
[70 32 27 43 32 24 28 48 28 27 27 43 27 27 43 43 27 28 48 49 24 25 27 49 42 25 39 70 27 27 43 49
48 49 38 24 32 44 48 27 38 27 43 32 38 25 27 49 24 27 49 43 25 31 66 54 65 24 49 43 49 42 25 27
49 24 49 42 25 39 43 27 24 27 49 24 49 32 49 43 32 24 27 49 24 49 32 49 48 43 32 30 46  0]xS 
633 2880 M (termina)[27 43 32 75 27 49  0]xS 
929 2880 M (te trigger signals. To set the ICSR register, issue a Write_ICSR command with )
[28 43 24 27 32 29 48 48 43 32 24 38 28 48 49 43 27 38 24 25 60 48 25 38 43 27 24 27 49 43 25 31
66 53 65 25 32 44 47 28 38 27 44 32 24 25 28 38 38 48 43 24 43 26 90 32 27 28 42 50 31 66 54 65
24 43 50 76 75 43 48 49 24 70 28 27 49  0]xS 
633 2992 M (the bit pattern that matches your system \(see the table in section 3.2.1 below\). For )
[27 49 42 25 48 28 27 24 49 43 27 27 43 32 49 24 28 48 43 27 25 76 42 28 42 50 43 38 25 47 49 49
32 25 40 45 38 28 43 75 26 32 38 42 43 25 27 50 42 25 27 43 48 28 42 25 27 49 24 38 43 43 27 27
49 49 24 49 24 49 24 49 24 49 42 28 49 70 32 25 25 53 48 32  0]xS 
633 3104 M (example, to set termination for both fast and DSP triggers, issue F\(17\)A\(8\), 0x2400. The )
[43 49 43 75 49 27 43 24 24 28 48 25 38 42 28 24 27 43 33 75 27 49 43 27 28 49 49 24 32 49 32 24
49 49 27 49 24 32 43 38 27 24 43 49 48 25 71 54 54 25 27 33 28 48 47 44 32 38 24 25 27 38 38 49
42 26 52 32 49 50 32 70 32 50 32 25 24 49 50 48 49 49 48 25 24 59 49 43  0]xS 
633 3215 M (lowe)[27 49 70  0]xS 
822 3215 M (r 8 bits should be always zero. )[32 24 49 24 49 27 27 38 24 38 49 49 48 28 48 25 48 43 24 43 28 70 44 47 38 24 43 44 32 49 24  0]xS 
2027 3215 M ( )S 
633 3327 M ( )S 
633 3439 M (Booting the DSP is done similarly to configuring the FPGAs.  A write to the interface )
[65 49 48 28 27 48 47 24 28 48 43 26 70 54 54 24 27 38 25 48 49 49 42 26 38 27 75 27 27 43 32 29
47 25 27 48 25 43 48 49 32 28 48 49 32 27 50 47 25 28 49 42 26 52 55 70 70 38 24 25 24 70 24 71
33 27 27 43 24 27 49 24 28 48 43 25 27 48 28 43 32 32 44 42 43  0]xS 
633 3551 M (control and status register halts the DSP.  Then one downloads the DSP code, except for )
[43 48 49 27 32 49 27 25 42 49 49 24 38 27 43 27 49 38 24 32 44 48 27 38 27 44 32 25 48 43 27 28
38 24 27 49 43 24 70 55 53 24 25 24 59 49 43 49 24 49 49 43 24 49 49 70 48 28 48 43 49 38 24 27
49 43 24 71 54 53 26 43 49 49 43 24 24 43 50 43 42 49 27 25 32 48 33  0]xS 
633 3663 M (the first word, which has to be written last.  W)[27 49 42 25 32 27 32 38 28 24 70 49 32 48 25 24 70 49 27 43 49 24 50 42 38 26 27 49 24 49 42 25
70 32 27 27 28 42 49 24 28 43 38 27 24 24 27  0]xS 
2438 3663 M (hen it is written the DSP starts running.  )[49 43 48 26 27 27 25 27 38 24 70 32 28 27 27 43 49 24 27 49 43 24 70 54 53 24 38 28 43 33 27 38
24 32 49 49 48 27 50 47 24 24  0]xS 
633 3775 M (The DSP code is stored in a binary file as a sequence of 32)[59 49 43 24 70 55 53 24 43 49 50 42 25 27 38 24 38 27 49 32 43 49 24 28 49 24 43 24 49 27 49 43
34 47 24 32 27 28 42 26 43 38 24 43 24 38 43 48 50 44 49 42 43 25 48 32 25 48  0]xS 
2922 3775 M (-)S 
2954 3775 M (bit numbers.  The file to be )[49 27 27 25 48 50 75 49 42 32 38 25 24 24 61 48 43 25 32 27 27 43 24 28 48 25 48 43  0]xS 
633 3887 M (used for booting the DSP is DGFcode.bin. The table below assumes that the code is )
[48 38 43 49 24 32 49 32 24 49 49 48 28 27 50 47 25 27 49 42 25 71 53 55 24 27 38 25 70 71 52 43
49 49 43 25 48 28 48 25 24 59 49 43 24 27 43 50 27 43 24 49 43 27 49 70 24 43 38 38 49 75 43 38
24 28 48 43 27 25 27 49 44 24 43 48 49 43 24 27 38  0]xS 
633 3999 M (stored in an integer)[38 27 49 32 43 48 25 27 48 25 43 48 25 27 49 27 44 47 43  0]xS 
1381 3999 M (-)S 
1413 3999 M (16 array called DSPco)[49 49 24 43 33 32 45 46 25 43 42 28 27 43 48 26 70 54 54 43  0]xS 
2285 3999 M (de[0..N], in which the high word of each 32)[50 43 32 49 24 24 71 32 25 24 27 49 24 70 49 27 43 49 24 27 49 43 24 49 28 47 49 25 70 49 32 49
25 48 33 24 43 43 42 49 24 49  0]xS 
3992 3999 M (-)S 
4024 3999 M (bit )[48 28 27  0]xS 
633 4111 M (program instruction is stored at even)[48 33 49 48 32 44 75 24 27 49 38 27 32 49 43 27 27 49 49 24 27 38 25 37 28 48 33 42 49 24 43 27
25 43 49 43  0]xS 
2057 4111 M (-)S 
2089 4111 M (numbered indices.  On file the 32)[48 50 75 49 43 33 42 49 24 29 48 49 27 43 43 38 24 25 24 70 49 24 32 27 28 42 25 27 49 42 25 48
 0]xS 
3389 4111 M (-)S 
3421 4111 M (bit words are )[49 27 28 25 70 49 32 48 38 25 42 34 42  0]xS 
633 4223 M (stored in PC)[38 27 49 32 43 48 25 27 48 25 53  0]xS 
1114 4223 M (-)S 
1146 4223 M (native format, ie least significant byte first.)[48 43 27 28 48 43 24 33 49 33 76 43 27 25 24 27 43 24 28 42 43 38 28 24 38 28 47 48 28 32 28 43
43 48 28 24 51 46 29 42 25 32 27 32 38 27  0]xS 
2823 4223 M ( )S 
633 4335 M ( )S 
LH
(%%[Page: 14]%%) = 
%%PageTrailer

%%Page: 15 15
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (15)[49  0]xS 
; F1S61 Ji 
633 963 M (3.2)[53 28  0]xS 
768 963 M ( )S 
866 963 M (CAMAC commands and registers)[71 67 85 68 70 29 53 60 87 86 53 60 60 54 27 54 60 59 27 38 54 59 27 54 33 54 38  0]xS 
2406 963 M ( )S 
F0S61 Ji 
633 1198 M (3.2.1)[53 28 53 27  0]xS 
849 1198 M ( )S 
925 1198 M (Interface registers )[27 54 27 53 32 29 53 49 53 28 33 53 54 22 49 27 54 32 48  0]xS 
1730 1198 M ( )S 
F3S61 Ji 
633 1332 M ( )S 
633 1444 M (The rele)[59 49 43 24 32 43 27  0]xS 
953 1444 M (vant registers of the CAMAC interface FPGA are listed in tables 3)
[50 42 49 27 25 32 44 47 27 38 28 43 32 38 24 50 32 25 27 49 43 24 65 70 86 70 65 25 27 49 27 43
33 32 43 44 42 26 53 54 70 70 24 44 32 43 24 28 27 38 27 43 48 25 27 49 24 27 43 49 27 43 38 25
 0]xS 
3547 1444 M (-)S 
3579 1444 M (5.  They are )[49 24 24 25 59 49 44 47 25 42 33 43  0]xS 
633 1556 M (accessible to the host via CAMAC read and write commands.)[43 42 44 43 38 38 27 49 27 43 24 28 48 25 27 48 43 25 48 49 38 27 24 49 27 43 25 65 70 85 71 65
24 32 44 43 49 24 43 48 49 24 71 33 27 27 43 25 43 49 76 75 42 49 49 38  0]xS 
3032 1556 M ( )S 
633 1668 M ( )S 
714 1784 M (0)S 
763 1784 M ( )S 
932 1784 M (RunEna )[66 48 49 59 49 43  0]xS 
1270 1784 M ( )S 
1516 1784 M (Set to 1 to start data acquisition or 0 to stop.)[54 43 27 24 28 48 25 48 25 27 49 24 38 27 43 32 27 25 48 43 27 43 26 42 43 49 50 27 38 27 27 27
49 49 24 49 32 24 49 24 28 48 25 37 28 48 49  0]xS 
3234 1784 M ( )S 
1516 1896 M (Automatically cleared when DSP de)[71 48 27 49 75 43 27 27 44 43 27 29 46 26 42 28 42 43 33 43 49 24 71 49 43 48 25 70 54 54 24 49
 0]xS 
2933 1896 M (-)S 
2965 1896 M (asserts Active to end run)[43 38 38 42 32 28 38 24 71 43 27 27 49 43 24 27 49 24 43 49 49 24 32 49  0]xS 
3926 1896 M (.)S 
3951 1896 M ( )S 
: N 587 1692 4 4 rp C 
 L ; : N 587 1692 4 4 rp C 
 L ; : N 591 1692 296 4 rp C 
 L ; : N 887 1692 4 4 rp C 
 L ; : N 891 1692 580 4 rp C 
 L ; : N 1471 1692 4 4 rp C 
 L ; : N 1475 1692 2704 4 rp C 
 L ; : N 4179 1692 3 4 rp C 
 L ; : N 4179 1692 3 4 rp C 
 L ; : N 587 1696 4 224 rp C 
 L ; : N 887 1696 4 224 rp C 
 L ; : N 1471 1696 4 224 rp C 
 L ; : N 4179 1696 3 224 rp C 
 L ; 714 2011 M (1)S 
763 2011 M ( )S 
932 2011 M (NewRun)[71 42 70 66 48  0]xS 
1278 2011 M ( )S 
1516 2011 M (Set to 1 to perform run start)[54 43 27 24 28 48 25 48 25 27 49 24 49 42 33 32 49 32 75 26 32 48 49 24 38 28 42 33  0]xS 
2597 2011 M (-)S 
2629 2011 M (up actions such as clearing MCA )[49 48 25 43 43 28 27 48 49 38 24 38 49 43 49 24 43 38 24 43 27 44 43 32 27 50 46 26 85 66 70  0]xS 
1516 2123 M (spectra and statistics, 0 to resume run without clearing.)[38 49 43 43 27 32 43 25 43 49 48 25 38 27 43 27 27 38 28 27 43 38 24 24 49 24 27 49 24 33 42 38
49 76 43 24 32 49 49 24 70 27 27 49 49 48 28 24 43 27 44 43 32 27 50 47  0]xS 
3656 2123 M ( )S 
: N 587 1920 4 3 rp C 
 L ; : N 591 1920 296 3 rp C 
 L ; : N 887 1920 4 3 rp C 
 L ; : N 891 1920 580 3 rp C 
 L ; : N 1471 1920 4 3 rp C 
 L ; : N 1475 1920 2704 3 rp C 
 L ; : N 4179 1920 3 3 rp C 
 L ; : N 587 1923 4 224 rp C 
 L ; : N 887 1923 4 224 rp C 
 L ; : N 1471 1923 4 224 rp C 
 L ; : N 4179 1923 3 224 rp C 
 L ; 714 2239 M (2)S 
763 2239 M ( )S 
932 2239 M (Unused)[71 48 49 38 43  0]xS 
1229 2239 M ( )S 
1516 2239 M (Reserved for future use. )[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24  0]xS 
2476 2239 M ( )S 
: N 587 2147 4 4 rp C 
 L ; : N 591 2147 296 4 rp C 
 L ; : N 887 2147 4 4 rp C 
 L ; : N 891 2147 580 4 rp C 
 L ; : N 1471 2147 4 4 rp C 
 L ; : N 1475 2147 2704 4 rp C 
 L ; : N 4179 2147 3 4 rp C 
 L ; : N 587 2151 4 112 rp C 
 L ; : N 887 2151 4 112 rp C 
 L ; : N 1471 2151 4 112 rp C 
 L ; : N 4179 2151 3 112 rp C 
 L ; 714 2355 M (3)S 
763 2355 M ( )S 
932 2355 M (EnaLAM)[60 49 43 59 71  0]xS 
1299 2355 M ( )S 
1516 2355 M (Set to enable LAM interrupts.  )[54 43 27 24 28 48 25 42 49 43 49 28 43 25 58 71 86 24 28 48 28 42 33 33 48 49 27 38 25 24  0]xS 
2730 2355 M ( )S 
: N 587 2263 4 4 rp C 
 L ; : N 591 2263 296 4 rp C 
 L ; : N 887 2263 4 4 rp C 
 L ; : N 891 2263 580 4 rp C 
 L ; : N 1471 2263 4 4 rp C 
 L ; : N 1475 2263 2704 4 rp C 
 L ; : N 4179 2263 3 4 rp C 
 L ; : N 587 2267 4 113 rp C 
 L ; : N 887 2267 4 113 rp C 
 L ; : N 1471 2267 4 113 rp C 
 L ; : N 4179 2267 3 113 rp C 
 L ; 714 2472 M (4)S 
763 2472 M ( )S 
932 2472 M (DSPReset)[71 53 54 66 43 38 42  0]xS 
1327 2472 M ( )S 
1516 2472 M (Write only.  )[91 32 27 29 42 25 48 49 28 47 24 25  0]xS 
2007 2472 M ( )S 
1516 2584 M (Set to reset DSP pro)[54 43 27 24 28 48 25 32 43 39 42 28 24 70 55 53 24 49 32  0]xS 
2306 2584 M (cessor to initiate program download)[43 42 38 39 49 32 25 27 48 25 27 49 27 27 27 43 28 42 25 48 32 50 47 33 44 75 24 49 49 70 49 27
49 43  0]xS 
3706 2584 M ( )S 
: N 587 2380 4 4 rp C 
 L ; : N 591 2380 296 4 rp C 
 L ; : N 887 2380 4 4 rp C 
 L ; : N 891 2380 580 4 rp C 
 L ; : N 1471 2380 4 4 rp C 
 L ; : N 1475 2380 2704 4 rp C 
 L ; : N 4179 2380 3 4 rp C 
 L ; : N 587 2384 4 224 rp C 
 L ; : N 887 2384 4 224 rp C 
 L ; : N 1471 2384 4 224 rp C 
 L ; : N 4179 2384 3 224 rp C 
 L ; 714 2700 M (5)S 
763 2700 M ( )S 
932 2700 M (FPGAReset)[53 55 71 70 65 43 38 42  0]xS 
1397 2700 M ( )S 
1516 2700 M (Write only.  )[91 32 27 29 42 25 48 49 28 47 24 25  0]xS 
2007 2700 M ( )S 
1516 2812 M (Set to clear trigger/filter FPGA configuration, to initiate download)
[54 43 27 24 28 48 25 42 28 44 42 32 25 27 32 28 49 48 43 32 28 32 27 28 27 43 32 25 53 54 71 70
25 42 49 49 32 28 48 48 34 42 28 27 49 48 25 24 27 49 24 27 49 27 28 27 43 27 43 24 49 48 71 48
27 49 43  0]xS 
4104 2812 M ( )S 
: N 587 2608 4 4 rp C 
 L ; : N 591 2608 296 4 rp C 
 L ; : N 887 2608 4 4 rp C 
 L ; : N 891 2608 580 4 rp C 
 L ; : N 1471 2608 4 4 rp C 
 L ; : N 1475 2608 2704 4 rp C 
 L ; : N 4179 2608 3 4 rp C 
 L ; : N 587 2612 4 224 rp C 
 L ; : N 887 2612 4 224 rp C 
 L ; : N 1471 2612 4 224 rp C 
 L ; : N 4179 2612 3 224 rp C 
 L ; 676 2927 M (6:7)[49 27  0]xS 
801 2927 M ( )S 
932 2927 M (Unused)[71 48 49 38 43  0]xS 
1229 2927 M ( )S 
1516 2927 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2451 2927 M ( )S 
: N 587 2836 4 3 rp C 
 L ; : N 591 2836 296 3 rp C 
 L ; : N 887 2836 4 3 rp C 
 L ; : N 891 2836 580 3 rp C 
 L ; : N 1471 2836 4 3 rp C 
 L ; : N 1475 2836 2704 3 rp C 
 L ; : N 4179 2836 3 3 rp C 
 L ; : N 587 2839 4 112 rp C 
 L ; : N 887 2839 4 112 rp C 
 L ; : N 1471 2839 4 112 rp C 
 L ; : N 4179 2839 3 112 rp C 
 L ; 652 3043 M (8:11)[49 27 49  0]xS 
825 3043 M ( )S 
932 3043 M (FCErr0:3)[53 65 61 32 32 48 28  0]xS 
1299 3043 M ( )S 
1516 3043 M (Read only.  )[66 43 42 49 24 49 49 28 47 24 24  0]xS 
1986 3043 M ( )S 
1516 3155 M (If set FPGA configuration was not successfully downloaded.)[33 32 24 38 43 27 25 53 54 71 70 25 43 48 49 32 28 48 49 33 43 27 27 49 49 24 70 43 38 24 49 48
28 24 38 49 42 43 43 38 39 32 49 27 28 47 24 49 50 70 48 28 48 43 49 43 48  0]xS 
3884 3155 M ( )S 
: N 587 2951 4 4 rp C 
 L ; : N 591 2951 296 4 rp C 
 L ; : N 887 2951 4 4 rp C 
 L ; : N 891 2951 580 4 rp C 
 L ; : N 1471 2951 4 4 rp C 
 L ; : N 1475 2951 2704 4 rp C 
 L ; : N 4179 2951 3 4 rp C 
 L ; : N 587 2955 4 224 rp C 
 L ; : N 887 2955 4 224 rp C 
 L ; : N 1471 2955 4 224 rp C 
 L ; : N 4179 2955 3 224 rp C 
 L ; 690 3271 M (12)[49  0]xS 
787 3271 M ( )S 
932 3271 M (DSPErr)[71 53 55 59 32  0]xS 
1234 3271 M ( )S 
1516 3271 M (Read only.  If set DSP has raised error flag.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 25 71 53 54 24 50 43 38 25 32 43 27 38 43
48 25 43 33 32 48 33 24 32 27 44 48  0]xS 
3211 3271 M ( )S 
: N 587 3179 4 4 rp C 
 L ; : N 591 3179 296 4 rp C 
 L ; : N 887 3179 4 4 rp C 
 L ; : N 891 3179 580 4 rp C 
 L ; : N 1471 3179 4 4 rp C 
 L ; : N 1475 3179 2704 4 rp C 
 L ; : N 4179 3179 3 4 rp C 
 L ; : N 587 3183 4 112 rp C 
 L ; : N 887 3183 4 112 rp C 
 L ; : N 1471 3183 4 112 rp C 
 L ; : N 4179 3183 3 112 rp C 
 L ; 690 3387 M (13)[49  0]xS 
787 3387 M ( )S 
932 3387 M (Active)[71 42 28 27 49  0]xS 
1191 3387 M ( )S 
1516 3387 M (Read only.  If set there is a run in progress.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 25 27 48 43 33 43 25 27 39 24 43 24 32 49
49 24 27 49 24 49 32 50 47 33 43 38 38  0]xS 
3193 3387 M ( )S 
: N 587 3295 4 4 rp C 
 L ; : N 591 3295 296 4 rp C 
 L ; : N 887 3295 4 4 rp C 
 L ; : N 891 3295 580 4 rp C 
 L ; : N 1471 3295 4 4 rp C 
 L ; : N 1475 3295 2704 4 rp C 
 L ; : N 4179 3295 3 4 rp C 
 L ; : N 587 3299 4 112 rp C 
 L ; : N 887 3299 4 112 rp C 
 L ; : N 1471 3299 4 112 rp C 
 L ; : N 4179 3299 3 112 rp C 
 L ; 690 3503 M (14)[49  0]xS 
787 3503 M ( )S 
932 3503 M (LAMState)[59 71 87 53 27 43 27  0]xS 
1342 3503 M ( )S 
1516 3503 M (Read only.  If set LAM is set internally.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 26 58 71 86 24 28 38 24 38 43 28 24 27 49
27 43 32 49 42 28 28 47  0]xS 
3067 3503 M ( )S 
: N 587 3411 4 4 rp C 
 L ; : N 591 3411 296 4 rp C 
 L ; : N 887 3411 4 4 rp C 
 L ; : N 891 3411 580 4 rp C 
 L ; : N 1471 3411 4 4 rp C 
 L ; : N 1475 3411 2704 4 rp C 
 L ; : N 4179 3411 3 4 rp C 
 L ; : N 587 3415 4 113 rp C 
 L ; : N 887 3415 4 113 rp C 
 L ; : N 1471 3415 4 113 rp C 
 L ; : N 4179 3415 3 113 rp C 
 L ; 690 3619 M (15)[49  0]xS 
787 3619 M ( )S 
932 3619 M (Unused)[71 48 49 38 43  0]xS 
1229 3619 M ( )S 
1516 3619 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2451 3619 M ( )S 
: N 587 3528 4 3 rp C 
 L ; : N 591 3528 296 3 rp C 
 L ; : N 887 3528 4 3 rp C 
 L ; : N 891 3528 580 3 rp C 
 L ; : N 1471 3528 4 3 rp C 
 L ; : N 1475 3528 2704 3 rp C 
 L ; : N 4179 3528 3 3 rp C 
 L ; : N 587 3531 4 112 rp C 
 L ; : N 587 3643 4 4 rp C 
 L ; : N 587 3643 4 4 rp C 
 L ; : N 591 3643 296 4 rp C 
 L ; : N 887 3531 4 112 rp C 
 L ; : N 887 3643 4 4 rp C 
 L ; : N 891 3643 580 4 rp C 
 L ; : N 1471 3531 4 112 rp C 
 L ; : N 1471 3643 4 4 rp C 
 L ; : N 1475 3643 2704 4 rp C 
 L ; : N 4179 3531 3 112 rp C 
 L ; : N 4179 3643 3 4 rp C 
 L ; : N 4179 3643 3 4 rp C 
 L ; F2S50 Ji 
633 3770 M (Table )[53 41 45 23 36  0]xS 
852 3770 M (3)S 
893 3770 M (: A map of the 16)[27 20 59 20 67 41 45 20 40 28 20 27 45 36 20 41  0]xS 
1489 3770 M (-)S 
1516 3770 M (bit control and status register CSR of the combined system and interface )
[45 24 26 20 36 41 45 27 36 40 24 20 41 45 44 21 32 26 41 27 45 32 21 36 35 40 23 32 27 36 35 20
58 45 58 21 41 28 20 28 44 37 20 35 41 67 45 23 45 36 45 20 32 40 32 28 36 67 20 41 45 45 20 23
45 27 36 35 29 41 36 36  0]xS 
633 3863 M (FPGA, for revision)[49 50 63 59 20 20 28 41 36 20 36 35 41 22 32 23 41  0]xS 
1294 3863 M (-)S 
1321 3863 M (C DGFs.)[58 21 58 63 49 32  0]xS 
1622 3863 M ( )S 
F3S61 Ji 
633 4019 M ( )S 
732 4135 M (0)S 
781 4135 M ( )S 
968 4135 M (RunEna )[66 48 49 59 49 43  0]xS 
1306 4135 M ( )S 
1625 4135 M (Set to 1 to start data acquisition or 0 to stop.)[54 43 27 24 28 48 25 48 25 27 49 24 38 27 43 32 27 25 48 43 27 43 26 42 43 49 50 27 38 27 27 27
49 49 24 49 32 24 49 24 28 48 25 37 28 48 49  0]xS 
3343 4135 M ( )S 
1625 4247 M (Automatically cleared when DSP de)[71 48 27 49 75 43 27 27 44 43 27 29 46 26 42 28 42 43 33 43 49 24 71 49 43 48 25 70 54 54 24 49
 0]xS 
3042 4247 M (-)S 
3074 4247 M (asserts Active to end run.)[43 38 38 42 33 27 38 24 71 43 27 27 49 43 24 28 48 25 42 49 49 24 32 49 48  0]xS 
4060 4247 M ( )S 
: N 587 4043 4 4 rp C 
 L ; : N 587 4043 4 4 rp C 
 L ; : N 591 4043 332 4 rp C 
 L ; : N 923 4043 4 4 rp C 
 L ; : N 927 4043 653 4 rp C 
 L ; : N 1580 4043 4 4 rp C 
 L ; : N 1584 4043 2595 4 rp C 
 L ; : N 4179 4043 3 4 rp C 
 L ; : N 4179 4043 3 4 rp C 
 L ; : N 587 4047 4 224 rp C 
 L ; : N 923 4047 4 224 rp C 
 L ; : N 1580 4047 4 224 rp C 
 L ; : N 4179 4047 3 224 rp C 
 L ; 732 4363 M (1)S 
781 4363 M ( )S 
968 4363 M (NewRun)[71 42 70 66 48  0]xS 
1314 4363 M ( )S 
1625 4363 M (Set to 1 to perform run s)[54 43 27 24 28 48 25 48 25 27 49 24 49 42 33 32 49 32 75 26 32 48 49 24  0]xS 
2576 4363 M (tart)[28 43 32  0]xS 
2706 4363 M (-)S 
2738 4363 M (up actions such as clearing MCA )[49 48 25 43 43 28 27 48 49 38 24 38 49 43 49 24 43 38 24 43 27 44 43 32 27 50 46 26 85 66 70  0]xS 
1625 4475 M (spectra and statistics, 0 to resume run without clearing.)[38 49 43 43 27 32 43 25 43 49 48 25 38 27 43 27 27 38 28 27 43 38 24 24 49 24 27 49 24 33 42 38
49 76 43 24 32 49 49 24 70 27 27 49 49 48 28 24 43 27 44 43 32 27 50 47  0]xS 
3765 4475 M ( )S 
: N 587 4271 4 4 rp C 
 L ; : N 591 4271 332 4 rp C 
 L ; : N 923 4271 4 4 rp C 
 L ; : N 927 4271 653 4 rp C 
 L ; : N 1580 4271 4 4 rp C 
 L ; : N 1584 4271 2595 4 rp C 
 L ; : N 4179 4271 3 4 rp C 
 L ; : N 587 4275 4 224 rp C 
 L ; : N 923 4275 4 224 rp C 
 L ; : N 1580 4275 4 224 rp C 
 L ; : N 4179 4275 3 224 rp C 
 L ; 732 4591 M (2)S 
781 4591 M ( )S 
968 4591 M (Unused)[71 48 49 38 43  0]xS 
1265 4591 M ( )S 
1625 4591 M (Reserved for future use. )[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24  0]xS 
2585 4591 M ( )S 
: N 587 4499 4 4 rp C 
 L ; : N 591 4499 332 4 rp C 
 L ; : N 923 4499 4 4 rp C 
 L ; : N 927 4499 653 4 rp C 
 L ; : N 1580 4499 4 4 rp C 
 L ; : N 1584 4499 2595 4 rp C 
 L ; : N 4179 4499 3 4 rp C 
 L ; : N 587 4503 4 112 rp C 
 L ; : N 923 4503 4 112 rp C 
 L ; : N 1580 4503 4 112 rp C 
 L ; : N 4179 4503 3 112 rp C 
 L ; 732 4707 M (3)S 
781 4707 M ( )S 
968 4707 M (EnaLAM)[60 49 43 59 71  0]xS 
1335 4707 M ( )S 
1625 4707 M (Set to enable LAM interrupts.  )[54 43 27 24 28 48 25 42 49 43 49 28 43 25 58 71 86 24 28 48 28 42 33 33 48 49 27 38 25 24  0]xS 
2839 4707 M ( )S 
: N 587 4615 4 4 rp C 
 L ; : N 591 4615 332 4 rp C 
 L ; : N 923 4615 4 4 rp C 
 L ; : N 927 4615 653 4 rp C 
 L ; : N 1580 4615 4 4 rp C 
 L ; : N 1584 4615 2595 4 rp C 
 L ; : N 4179 4615 3 4 rp C 
 L ; : N 587 4619 4 112 rp C 
 L ; : N 923 4619 4 112 rp C 
 L ; : N 1580 4619 4 112 rp C 
 L ; : N 4179 4619 3 112 rp C 
 L ; 732 4822 M (4)S 
781 4822 M ( )S 
968 4822 M (DSPReset)[71 53 54 66 43 38 42  0]xS 
1363 4822 M ( )S 
1625 4822 M (Write only.  )[91 32 27 29 42 25 48 49 28 47 24 25  0]xS 
2116 4822 M ( )S 
1625 4934 M (Set to reset DSP processor to initiate program download)[54 43 27 24 28 48 25 32 43 39 42 28 24 70 55 53 24 49 32 50 43 42 38 39 49 32 25 27 48 25 27 49
27 27 27 43 28 42 25 48 32 50 47 33 44 75 24 49 49 70 49 27 49 43  0]xS 
3815 4934 M ( )S 
: N 587 4731 4 3 rp C 
 L ; : N 591 4731 332 3 rp C 
 L ; : N 923 4731 4 3 rp C 
 L ; : N 927 4731 653 3 rp C 
 L ; : N 1580 4731 4 3 rp C 
 L ; : N 1584 4731 2595 3 rp C 
 L ; : N 4179 4731 3 3 rp C 
 L ; : N 587 4734 4 224 rp C 
 L ; : N 923 4734 4 224 rp C 
 L ; : N 1580 4734 4 224 rp C 
 L ; : N 4179 4734 3 224 rp C 
 L ; 670 5050 M (5:11)[48 28 48  0]xS 
843 5050 M ( )S 
968 5050 M (Unused)[71 48 49 38 43  0]xS 
1265 5050 M ( )S 
1625 5050 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3920 5050 M ( )S 
: N 587 4958 4 4 rp C 
 L ; : N 591 4958 332 4 rp C 
 L ; : N 923 4958 4 4 rp C 
 L ; : N 927 4958 653 4 rp C 
 L ; : N 1580 4958 4 4 rp C 
 L ; : N 1584 4958 2595 4 rp C 
 L ; : N 4179 4958 3 4 rp C 
 L ; : N 587 4962 4 112 rp C 
 L ; : N 923 4962 4 112 rp C 
 L ; : N 1580 4962 4 112 rp C 
 L ; : N 4179 4962 3 112 rp C 
 L ; 708 5166 M (12)[48  0]xS 
805 5166 M ( )S 
968 5166 M (DSPErr)[71 53 55 59 32  0]xS 
1270 5166 M ( )S 
1625 5166 M (Read only.  If set DSP has raised error flag.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 25 71 53 54 24 50 43 38 25 32 43 27 38 43
48 25 43 33 32 48 33 24 32 27 44 48  0]xS 
3320 5166 M ( )S 
: N 587 5074 4 4 rp C 
 L ; : N 591 5074 332 4 rp C 
 L ; : N 923 5074 4 4 rp C 
 L ; : N 927 5074 653 4 rp C 
 L ; : N 1580 5074 4 4 rp C 
 L ; : N 1584 5074 2595 4 rp C 
 L ; : N 4179 5074 3 4 rp C 
 L ; : N 587 5078 4 113 rp C 
 L ; : N 923 5078 4 113 rp C 
 L ; : N 1580 5078 4 113 rp C 
 L ; : N 4179 5078 3 113 rp C 
 L ; 708 5283 M (13)[48  0]xS 
805 5283 M ( )S 
968 5283 M (Active)[71 42 28 27 49  0]xS 
1227 5283 M ( )S 
1625 5283 M (Read only.  If set there is a run in progress.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 25 27 48 43 33 43 25 27 39 24 43 24 32 49
49 24 27 49 24 49 32 50 47 33 43 38 38  0]xS 
3302 5283 M ( )S 
: N 587 5191 4 4 rp C 
 L ; : N 591 5191 332 4 rp C 
 L ; : N 923 5191 4 4 rp C 
 L ; : N 927 5191 653 4 rp C 
 L ; : N 1580 5191 4 4 rp C 
 L ; : N 1584 5191 2595 4 rp C 
 L ; : N 4179 5191 3 4 rp C 
 L ; : N 587 5195 4 112 rp C 
 L ; : N 923 5195 4 112 rp C 
 L ; : N 1580 5195 4 112 rp C 
 L ; : N 4179 5195 3 112 rp C 
 L ; 708 5399 M (14)[48  0]xS 
805 5399 M ( )S 
968 5399 M (LAMState)[59 71 87 53 27 43 27  0]xS 
1378 5399 M ( )S 
1625 5399 M (Read only.  If set LAM is set internally.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 26 58 71 86 24 28 38 24 38 43 28 24 27 49
27 43 32 49 42 28 28 47  0]xS 
3176 5399 M ( )S 
: N 587 5307 4 4 rp C 
 L ; : N 591 5307 332 4 rp C 
 L ; : N 923 5307 4 4 rp C 
 L ; : N 927 5307 653 4 rp C 
 L ; : N 1580 5307 4 4 rp C 
 L ; : N 1584 5307 2595 4 rp C 
 L ; : N 4179 5307 3 4 rp C 
 L ; : N 587 5311 4 112 rp C 
 L ; : N 923 5311 4 112 rp C 
 L ; : N 1580 5311 4 112 rp C 
 L ; : N 4179 5311 3 112 rp C 
 L ; 708 5514 M (15)[48  0]xS 
805 5514 M ( )S 
968 5514 M (Unused)[71 48 49 38 43  0]xS 
1265 5514 M ( )S 
1625 5514 M (Res)[66 43  0]xS 
1771 5514 M (erved for future use.)[43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2560 5514 M ( )S 
: N 587 5423 4 4 rp C 
 L ; : N 591 5423 332 4 rp C 
 L ; : N 923 5423 4 4 rp C 
 L ; : N 927 5423 653 4 rp C 
 L ; : N 1580 5423 4 4 rp C 
 L ; : N 1584 5423 2595 4 rp C 
 L ; : N 4179 5423 3 4 rp C 
 L ; : N 587 5427 4 111 rp C 
 L ; : N 587 5538 4 4 rp C 
 L ; : N 587 5538 4 4 rp C 
 L ; : N 591 5538 332 4 rp C 
 L ; : N 923 5427 4 111 rp C 
 L ; : N 923 5538 4 4 rp C 
 L ; : N 927 5538 653 4 rp C 
 L ; : N 1580 5427 4 111 rp C 
 L ; : N 1580 5538 4 4 rp C 
 L ; : N 1584 5538 2595 4 rp C 
 L ; : N 4179 5427 3 111 rp C 
 L ; : N 4179 5538 3 4 rp C 
 L ; : N 4179 5538 3 4 rp C 
 L ; F2S50 Ji 
633 5665 M (Table )[53 41 45 23 36  0]xS 
852 5665 M (4)S 
893 5665 M (:  A map of the 16)[27 20 21 58 21 67 41 44 21 40 27 20 28 44 36 21 41  0]xS 
1510 5665 M (-)S 
1537 5665 M (bit control and status register CSR of the system FPGA, for revision)
[45 22 27 21 36 41 44 28 36 40 23 20 41 45 45 20 31 28 41 27 45 31 20 36 36 40 23 32 27 36 36 19
59 45 58 20 41 28 21 27 45 36 19 33 39 33 27 36 67 20 50 50 63 58 21 19 28 39 36 21 36 36 41 22
31 24 41  0]xS 
3893 5665 M (-)S 
3921 5665 M (D and )[58 20 41 45 45  0]xS 
633 5758 M (revision)[36 36 41 22 31 24 40  0]xS 
908 5758 M (-)S 
935 5758 M (E DGFs.)[54 20 59 63 50 32  0]xS 
1233 5758 M ( )S 
F3S61 Ji 
633 5915 M ( )S 
LH
(%%[Page: 15]%%) = 
%%PageTrailer

%%Page: 16 16
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (16)[49  0]xS 
; 732 869 M (0)S 
781 869 M ( )S 
968 869 M (SystemFPGA)[56 47 38 27 44 76 52 55 70  0]xS 
1503 869 M ( )S 
1625 869 M (Set to reset/configure system FPGA. )[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 40 47 39 27 43 75 26 52 54
71 70 24  0]xS 
3074 869 M ( )S 
1625 981 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3049 981 M ( )S 
: N 587 777 4 4 rp C 
 L ; : N 587 777 4 4 rp C 
 L ; : N 591 777 332 4 rp C 
 L ; : N 923 777 4 4 rp C 
 L ; : N 927 777 653 4 rp C 
 L ; : N 1580 777 4 4 rp C 
 L ; : N 1584 777 2595 4 rp C 
 L ; : N 4179 777 3 4 rp C 
 L ; : N 4179 777 3 4 rp C 
 L ; : N 587 781 4 224 rp C 
 L ; : N 923 781 4 224 rp C 
 L ; : N 1580 781 4 224 rp C 
 L ; : N 4179 781 3 224 rp C 
 L ; 694 1097 M (1:3)[49 27  0]xS 
819 1097 M ( )S 
968 1097 M (Unused)[71 48 49 38 43  0]xS 
1265 1097 M ( )S 
1625 1097 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2560 1097 M ( )S 
: N 587 1005 4 4 rp C 
 L ; : N 591 1005 332 4 rp C 
 L ; : N 923 1005 4 4 rp C 
 L ; : N 927 1005 653 4 rp C 
 L ; : N 1580 1005 4 4 rp C 
 L ; : N 1584 1005 2595 4 rp C 
 L ; : N 4179 1005 3 4 rp C 
 L ; : N 587 1009 4 111 rp C 
 L ; : N 923 1009 4 111 rp C 
 L ; : N 1580 1009 4 111 rp C 
 L ; : N 4179 1009 3 111 rp C 
 L ; 732 1212 M (4)S 
781 1212 M ( )S 
968 1212 M (Fippi FPGA0)[53 27 49 49 27 26 53 54 70 70  0]xS 
1495 1212 M ( )S 
1625 1212 M (Set to reset/configure trigger/filter FPGA of channel0. )[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48 25  0]xS 
3761 1212 M ( )S 
1625 1324 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3049 1324 M ( )S 
: N 587 1120 4 4 rp C 
 L ; : N 591 1120 332 4 rp C 
 L ; : N 923 1120 4 4 rp C 
 L ; : N 927 1120 653 4 rp C 
 L ; : N 1580 1120 4 4 rp C 
 L ; : N 1584 1120 2595 4 rp C 
 L ; : N 4179 1120 3 4 rp C 
 L ; : N 587 1124 4 224 rp C 
 L ; : N 923 1124 4 224 rp C 
 L ; : N 1580 1124 4 224 rp C 
 L ; : N 4179 1124 3 224 rp C 
 L ; 732 1440 M (5)S 
781 1440 M ( )S 
968 1440 M (Fippi FPGA1)[53 27 49 49 27 26 53 54 70 70  0]xS 
1495 1440 M ( )S 
1625 1440 M (Set to reset/configure trigger/filter FPGA of channel1.)[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48  0]xS 
3737 1440 M ( )S 
1625 1552 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3049 1552 M ( )S 
: N 587 1348 4 4 rp C 
 L ; : N 591 1348 332 4 rp C 
 L ; : N 923 1348 4 4 rp C 
 L ; : N 927 1348 653 4 rp C 
 L ; : N 1580 1348 4 4 rp C 
 L ; : N 1584 1348 2595 4 rp C 
 L ; : N 4179 1348 3 4 rp C 
 L ; : N 587 1352 4 225 rp C 
 L ; : N 923 1352 4 225 rp C 
 L ; : N 1580 1352 4 225 rp C 
 L ; : N 4179 1352 3 225 rp C 
 L ; 732 1669 M (6)S 
781 1669 M ( )S 
968 1669 M (Fippi)[53 27 49 49  0]xS 
1173 1669 M ( FPGA2)[26 53 54 70 70  0]xS 
1495 1669 M ( )S 
1625 1669 M (Set to reset/configure trigger/filter FPGA of channel2.)[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48  0]xS 
3737 1669 M ( )S 
1625 1781 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3049 1781 M ( )S 
: N 587 1577 4 4 rp C 
 L ; : N 591 1577 332 4 rp C 
 L ; : N 923 1577 4 4 rp C 
 L ; : N 927 1577 653 4 rp C 
 L ; : N 1580 1577 4 4 rp C 
 L ; : N 1584 1577 2595 4 rp C 
 L ; : N 4179 1577 3 4 rp C 
 L ; : N 587 1581 4 224 rp C 
 L ; : N 923 1581 4 224 rp C 
 L ; : N 1580 1581 4 224 rp C 
 L ; : N 4179 1581 3 224 rp C 
 L ; 732 1897 M (7)S 
781 1897 M ( )S 
968 1897 M (Fippi FPGA3)[53 27 49 49 27 26 53 54 70 70  0]xS 
1495 1897 M ( )S 
1625 1897 M (Set to reset/configure trigger/filter FPGA of channel3.)[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48  0]xS 
3737 1897 M ( )S 
1625 2009 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3049 2009 M ( )S 
: N 587 1805 4 4 rp C 
 L ; : N 591 1805 332 4 rp C 
 L ; : N 923 1805 4 4 rp C 
 L ; : N 927 1805 653 4 rp C 
 L ; : N 1580 1805 4 4 rp C 
 L ; : N 1584 1805 2595 4 rp C 
 L ; : N 4179 1805 3 4 rp C 
 L ; : N 587 1809 4 224 rp C 
 L ; : N 923 1809 4 224 rp C 
 L ; : N 1580 1809 4 224 rp C 
 L ; : N 4179 1809 3 224 rp C 
 L ; 732 2124 M (8)S 
781 2124 M ( )S 
968 2124 M (Switchbus0)[54 70 27 28 42 49 49 48 38  0]xS 
1422 2124 M ( )S 
1625 2124 M (Reserved)[66 43 37 43 32 49 43  0]xS 
1987 2124 M ( )S 
: N 587 2033 4 3 rp C 
 L ; : N 591 2033 332 3 rp C 
 L ; : N 923 2033 4 3 rp C 
 L ; : N 927 2033 653 3 rp C 
 L ; : N 1580 2033 4 3 rp C 
 L ; : N 1584 2033 2595 3 rp C 
 L ; : N 4179 2033 3 3 rp C 
 L ; : N 587 2036 4 112 rp C 
 L ; : N 923 2036 4 112 rp C 
 L ; : N 1580 2036 4 112 rp C 
 L ; : N 4179 2036 3 112 rp C 
 L ; 732 2240 M (9)S 
781 2240 M ( )S 
968 2240 M (Switchbus1)[54 70 27 28 42 49 49 48 38  0]xS 
1422 2240 M ( )S 
1625 2240 M (Reserved)[66 43 37 43 32 49 43  0]xS 
1987 2240 M ( )S 
: N 587 2148 4 4 rp C 
 L ; : N 591 2148 332 4 rp C 
 L ; : N 923 2148 4 4 rp C 
 L ; : N 927 2148 653 4 rp C 
 L ; : N 1580 2148 4 4 rp C 
 L ; : N 1584 2148 2595 4 rp C 
 L ; : N 4179 2148 3 4 rp C 
 L ; : N 587 2152 4 112 rp C 
 L ; : N 923 2152 4 112 rp C 
 L ; : N 1580 2152 4 112 rp C 
 L ; : N 4179 2152 3 112 rp C 
 L ; 708 2356 M (10)[48  0]xS 
805 2356 M ( )S 
968 2356 M (Switchbus2)[54 70 27 28 42 49 49 48 38  0]xS 
1422 2356 M ( )S 
1625 2356 M (Set to terminate DSP trigger bus with 100 Ohm)[54 43 27 24 28 48 25 27 43 33 75 27 49 43 27 43 24 71 55 53 24 28 32 28 49 47 44 32 25 48 49 38
24 70 28 27 48 25 48 49 49 24 70 49  0]xS 
3474 2356 M ( )S 
: N 587 2264 4 4 rp C 
 L ; : N 591 2264 332 4 rp C 
 L ; : N 923 2264 4 4 rp C 
 L ; : N 927 2264 653 4 rp C 
 L ; : N 1580 2264 4 4 rp C 
 L ; : N 1584 2264 2595 4 rp C 
 L ; : N 4179 2264 3 4 rp C 
 L ; : N 587 2268 4 112 rp C 
 L ; : N 923 2268 4 112 rp C 
 L ; : N 1580 2268 4 112 rp C 
 L ; : N 4179 2268 3 112 rp C 
 L ; 708 2472 M (11)[48  0]xS 
805 2472 M ( )S 
968 2472 M (Switchbus3)[54 70 27 28 42 49 49 48 38  0]xS 
1422 2472 M ( )S 
1625 2472 M (Reserved)[66 43 37 43 32 49 43  0]xS 
1987 2472 M ( )S 
: N 587 2380 4 4 rp C 
 L ; : N 591 2380 332 4 rp C 
 L ; : N 923 2380 4 4 rp C 
 L ; : N 927 2380 653 4 rp C 
 L ; : N 1580 2380 4 4 rp C 
 L ; : N 1584 2380 2595 4 rp C 
 L ; : N 4179 2380 3 4 rp C 
 L ; : N 587 2384 4 113 rp C 
 L ; : N 923 2384 4 113 rp C 
 L ; : N 1580 2384 4 113 rp C 
 L ; : N 4179 2384 3 113 rp C 
 L ; 708 2589 M (12)[48  0]xS 
805 2589 M ( )S 
968 2589 M (Switchbus4)[54 70 27 28 42 49 49 48 38  0]xS 
1422 2589 M ( )S 
1625 2589 M (Reserved)[66 43 37 43 32 49 43  0]xS 
1987 2589 M ( )S 
: N 587 2497 4 4 rp C 
 L ; : N 591 2497 332 4 rp C 
 L ; : N 923 2497 4 4 rp C 
 L ; : N 927 2497 653 4 rp C 
 L ; : N 1580 2497 4 4 rp C 
 L ; : N 1584 2497 2595 4 rp C 
 L ; : N 4179 2497 3 4 rp C 
 L ; : N 587 2501 4 112 rp C 
 L ; : N 923 2501 4 112 rp C 
 L ; : N 1580 2501 4 112 rp C 
 L ; : N 4179 2501 3 112 rp C 
 L ; 708 2704 M (13)[48  0]xS 
805 2704 M ( )S 
968 2704 M (Switchbus5)[54 70 27 28 42 49 49 48 38  0]xS 
1422 2704 M ( )S 
1625 2704 M (Set to terminate fast trigger bus with 100 Ohm)[54 43 27 24 28 48 25 27 43 33 75 27 49 43 27 43 25 32 43 38 27 24 28 32 28 48 48 43 32 25 48 49
38 24 70 28 27 49 24 49 48 49 24 70 49  0]xS 
3435 2704 M ( )S 
: N 587 2613 4 4 rp C 
 L ; : N 591 2613 332 4 rp C 
 L ; : N 923 2613 4 4 rp C 
 L ; : N 927 2613 653 4 rp C 
 L ; : N 1580 2613 4 4 rp C 
 L ; : N 1584 2613 2595 4 rp C 
 L ; : N 4179 2613 3 4 rp C 
 L ; : N 587 2617 4 111 rp C 
 L ; : N 923 2617 4 111 rp C 
 L ; : N 1580 2617 4 111 rp C 
 L ; : N 4179 2617 3 111 rp C 
 L ; 645 2820 M (14:15)[49 49 27 49  0]xS 
867 2820 M ( )S 
968 2820 M (Unused)[71 48 49 38 43  0]xS 
1265 2820 M ( )S 
1625 2820 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2560 2820 M ( )S 
: N 587 2728 4 4 rp C 
 L ; : N 591 2728 332 4 rp C 
 L ; : N 923 2728 4 4 rp C 
 L ; : N 927 2728 653 4 rp C 
 L ; : N 1580 2728 4 4 rp C 
 L ; : N 1584 2728 2595 4 rp C 
 L ; : N 4179 2728 3 4 rp C 
 L ; : N 587 2732 4 112 rp C 
 L ; : N 587 2844 4 4 rp C 
 L ; : N 587 2844 4 4 rp C 
 L ; : N 591 2844 332 4 rp C 
 L ; : N 923 2732 4 112 rp C 
 L ; : N 923 2844 4 4 rp C 
 L ; : N 927 2844 653 4 rp C 
 L ; : N 1580 2732 4 112 rp C 
 L ; : N 1580 2844 4 4 rp C 
 L ; : N 1584 2844 2595 4 rp C 
 L ; : N 4179 2732 3 112 rp C 
 L ; : N 4179 2844 3 4 rp C 
 L ; : N 4179 2844 3 4 rp C 
 L ; F2S50 Ji 
633 2971 M (Table )[53 41 45 23 36  0]xS 
852 2971 M (5)S 
893 2971 M (:  A map of the 16)[27 20 21 58 21 67 41 44 21 40 27 20 28 44 36 21 41  0]xS 
1510 2971 M (-)S 
1537 2971 M (bit interface control and status register ICSR of the interface FPGA, for )
[45 22 27 21 23 45 27 36 35 27 41 36 36 21 36 41 44 28 35 41 22 20 41 45 45 20 32 28 40 27 45 31
20 36 36 41 23 32 27 36 36 19 33 58 45 58 21 39 29 20 27 45 36 20 23 45 27 36 35 27 40 36 36 21
49 50 63 59 20 20 28 41 36  0]xS 
633 3064 M (revision)[36 36 41 22 31 24 40  0]xS 
908 3064 M (-)S 
935 3064 M (D and revision)[59 20 41 45 45 20 36 36 40 23 32 22 41  0]xS 
1440 3064 M (-)S 
1467 3064 M (E DGFs.)[53 21 58 63 50 32  0]xS 
1765 3064 M ( )S 
F3S61 Ji 
633 3220 M ( )S 
633 3337 M (The Transfer Start Address Register \(TSAR\) specifies the starting location for block or )
[59 49 43 24 59 32 43 49 38 33 43 32 25 54 27 43 32 27 25 70 48 50 32 44 38 38 24 65 44 47 27 38
27 43 32 25 33 59 54 70 65 32 24 38 50 43 43 28 32 27 43 38 24 28 48 43 24 38 28 42 33 27 27 50
47 25 27 49 42 43 28 27 48 49 24 34 48 32 25 48 28 48 43 48 25 49 32  0]xS 
633 3442 M (single word data transfers.)[38 27 50 46 28 42 25 70 48 33 48 25 49 43 27 43 24 28 32 43 48 39 32 43 33 38  0]xS 

%%IncludeResource: font Palatino-Roman
7500 VM?
/Palatino-Roman FontHasEuro not
{
/Euro.Palatino-Roman
 [500 0 -1 -20 501 689 ] 
<89F8880DD5DF03F85CAA0377AE01F7AAB501F80FB501F922AE018F0AD8DE03FF000011B7
950C0CF7E3950C0C0377AE01F7AAB501F80FB501F922AE01F88BA81588A37EC88BB4086B
06882D05756B577D5F8B08368B41EF7CF73508B88BB28DB28B08A78BA78AAA88089DBE05
71876E8A6D8B088F0AD5DF03F85CAA0377AE01F7AAB501F80FB501F922AE015B8B588E5D
8B0897078B9A8B988C9908BC8BBD8DBC8B08AC8BAC8AAC88088F0AD5DF03F85CAA0377AE
01F7AAB501F80CBB01F922AE019DBE058F0AD5DF03F85CAA0377AE01F7AAB501F80FB501
F922AE0172876C8A6A8B088F0AD5DF03F85CAA0377AE01F7A7BB01F80CBB01F922AE0156
8B518E5C8B087E069EF724D3E1DA8B08C08BBB7B9E69088C6E8C6C8B6D08AA068BB498C8
8EA3087B995FAE238B08FB378B3FFB1878FB1908718B748B7E8D08795805988CAB8BA88B
088A7D8B7E8B7D087F076B8B818B7D8D08795805998CA48BB18B0898FB23D2FB2CF7468B
088F0AD8DE03FF000011B7950C0CF7E3950C0C0377AE01F7AAB501F80FB501F922AE01F3
8BB7AE9B9908090E>
AddEuroGlyph
/Euro /Palatino-Roman /Palatino-Roman-Copy BuildNewFont
} if
F /F8 0 /256 T /Palatino-Roman mF 
/F8S50 F8 [80.785 0 0 -80.785 0 0 ] mFS
F8S50 Ji 
1660 3442 M (  )[20  0]xS 
F3S61 Ji 
1700 3442 M (All data transfers to DSP memor)[71 27 27 24 49 43 27 43 24 28 32 42 49 38 32 43 32 38 24 28 48 25 71 53 54 25 75 44 75 49  0]xS 
2975 3442 M (y space are preceded by )[46 25 38 48 43 44 43 24 43 33 43 24 49 32 44 42 43 49 43 48 25 50 47  0]xS 
633 3548 M (writing the TSAR with F\(17\) A\(1\).   The only exception is reading data from the list )
[70 32 27 27 28 49 47 24 28 48 43 24 61 53 70 66 24 70 27 28 48 26 53 32 49 49 32 24 70 32 49 32
24 25 24 25 60 48 43 24 49 49 29 47 24 43 50 43 43 49 27 27 49 49 24 27 38 25 32 42 43 49 27 50
48 24 49 42 28 42 25 33 32 50 75 24 27 49 43 24 27 28 37 28  0]xS 
633 3653 M (mode buffer at the end of a run.  In this case the DSP has set up its internal image of the )
[75 48 49 43 24 49 48 34 32 43 32 25 43 27 24 28 48 43 24 43 49 49 24 50 33 24 43 24 32 49 49 24
24 26 31 48 25 27 49 27 38 24 43 43 39 43 24 27 49 43 24 71 54 53 24 50 43 38 24 38 43 27 25 48
49 24 28 27 38 24 27 49 27 43 32 49 43 27 25 28 74 44 48 43 24 50 32 24 27 49 43  0]xS 
633 3759 M (TSAR and the data reading may proceed without writing t)[59 54 70 65 24 43 49 48 25 27 49 42 25 49 43 28 42 25 32 44 42 49 28 50 47 25 75 45 46 25 49 33
48 43 44 43 48 25 70 27 27 49 49 48 28 24 70 32 27 28 27 49 47 24  0]xS 
2895 3759 M (o the TSAR first )[48 25 27 49 42 25 60 54 70 65 24 32 28 32 38 28  0]xS 
3566 3759 M ( )S 
633 3868 M ( )S 
633 3980 M ( )S 
633 4091 M ( )S 
F0S61 Ji 
633 4303 M (3.2.2)[53 28 53 27  0]xS 
849 4303 M ( )S 
925 4303 M (CAMAC commands)[70 65 81 65 70 27 49 54 81 82 54 53 54  0]xS 
1778 4303 M ( )S 
F3S61 Ji 
633 4437 M (Below follows a list of CAMAC commands to be used by programmers.  This list is not )
[65 43 27 49 70 24 32 49 27 27 49 70 38 24 43 25 27 27 38 27 25 48 32 25 65 70 86 70 65 24 43 50
76 75 42 49 49 38 24 27 49 24 50 43 25 49 38 43 48 25 49 47 24 50 32 50 47 33 43 76 75 44 32 38
24 25 24 60 49 27 38 25 27 27 38 27 25 27 38 24 49 48 27  0]xS 
633 4549 M (exhaustive.  The modules also respond to other commands not listed here.  Those )
[43 49 49 43 48 38 28 27 48 43 25 24 24 60 48 43 25 74 49 49 48 28 43 38 25 43 27 38 49 24 32 43
38 48 49 49 48 25 27 49 24 49 27 49 42 33 24 43 49 76 75 43 49 48 38 25 48 49 27 25 27 27 38 27
43 49 24 49 43 32 43 24 24 26 59 49 48 38 43  0]xS 
633 4661 M (commands, however, are for XIA use only.  Therefore, you)[43 48 76 75 43 49 48 38 25 24 49 49 70 43 49 44 32 24 24 43 33 44 24 33 48 32 25 71 31 70 24 49
39 43 24 49 48 29 46 25 24 25 60 48 43 33 44 32 49 32 43 24 26 47 49  0]xS 
2943 4661 M ( must make sure that the )[26 75 48 38 28 24 76 44 47 43 24 38 49 33 44 24 28 48 43 27 25 27 49 42  0]xS 
633 4773 M (modules are not addressed with commands other than those shown in table 6.)
[75 48 49 49 27 43 38 24 44 32 43 24 49 48 28 24 43 49 48 33 43 38 38 44 49 24 70 27 27 49 24 43
49 76 75 43 48 49 38 24 49 27 49 44 32 24 27 49 43 48 25 27 49 48 38 43 25 37 49 49 70 49 24 27
49 24 27 43 49 27 43 25 49  0]xS 
3641 4773 M ( )S 
633 4885 M ( )S 
633 4997 M (Accessing DSP memory is a two)[70 43 42 43 38 38 27 50 48 24 71 54 53 26 75 43 75 50 34 47 25 27 38 25 42 25 27 70  0]xS 
1912 4997 M (-)S 
1944 4997 M (step process.  First you have to write the start address )[38 27 43 48 25 48 33 48 44 43 38 38 24 24 26 52 28 33 38 27 25 47 49 48 25 48 43 50 43 24 27 49
24 70 32 28 27 43 24 27 49 43 24 39 27 43 32 27 25 43 48 49 32 43 38 38  0]xS 
633 5109 M (for the data transfer into TSAR.  Then you begin a block transfer.  )
[32 49 32 24 27 49 43 24 49 43 27 43 24 27 33 43 49 38 32 44 32 24 27 49 27 49 24 60 53 70 65 25
24 24 60 49 42 49 26 47 49 48 25 49 44 47 27 49 25 43 24 49 27 49 44 47 25 27 32 43 49 37 34 42
33 24 24  0]xS 
3231 5109 M (The data transfer )[60 49 42 25 49 43 28 43 25 27 32 43 48 38 32 44 32  0]xS 
633 5221 M (between the interface FPGA and the DSP is via a DMA channel and does not interrupt )
[48 43 27 71 42 43 49 24 27 49 43 24 28 48 27 44 32 32 44 43 43 26 53 54 70 70 25 43 48 49 24 28
48 43 24 71 54 53 25 27 38 24 49 27 43 25 43 26 70 85 70 26 42 49 43 49 49 43 27 25 43 48 49 24
49 49 42 38 25 49 49 27 25 27 48 28 43 32 32 48 49 27  0]xS 
633 5332 M (the running DSP program, though it may slow it down.  Writing to the TSAR transfers )
[27 49 42 25 32 49 48 49 27 50 47 25 70 54 54 24 49 32 50 47 34 43 75 25 24 27 49 49 49 48 49 24
27 27 25 75 44 47 24 38 28 48 70 25 27 27 26 48 49 70 49 24 24 27 89 32 28 27 27 50 46 25 27 49
24 27 49 43 24 60 55 70 65 25 27 32 43 48 38 32 43 32 38  0]xS 
633 5444 M (the TSAR content to a DMA address register in the DSP.  With each read )
[27 49 42 25 59 54 70 65 24 43 49 48 28 43 48 27 25 27 49 24 43 25 71 86 70 25 43 49 48 33 42 38
38 25 33 44 47 28 37 28 43 32 24 27 49 24 28 49 43 24 70 55 53 25 24 26 90 27 27 49 24 44 43 43
49 24 33 43 43 48  0]xS 
3520 5444 M (or write the )[49 32 25 70 32 27 27 43 25 27 48 43  0]xS 
633 5556 M (address register in the DSP is incremented.  The TSAR in the interface FPGA, however, )
[43 48 49 32 43 38 38 24 33 44 47 27 38 28 43 32 24 28 48 25 27 49 42 25 71 53 54 24 27 38 25 27
49 42 34 43 75 43 49 27 43 49 24 24 25 59 50 42 26 59 54 70 65 24 28 48 25 27 48 43 25 27 49 27
43 32 33 43 42 43 27 52 56 70 70 24 24 49 49 70 43 48 44 32 25  0]xS 
633 5668 M (remains unaltered.  Therefore, if you want to read from the same memory location twice, )
[32 43 76 42 28 48 38 25 48 49 43 27 27 43 33 43 49 24 24 25 59 49 43 33 43 33 48 32 43 25 24 27
32 27 46 49 49 24 71 43 48 28 24 27 49 24 32 43 43 49 25 32 32 49 75 24 27 50 43 24 38 44 75 43
25 75 44 75 48 35 46 25 28 48 43 43 27 28 48 49 24 28 70 27 43 43 24  0]xS 
633 5780 M (you have to write the TSAR again.)[46 50 49 24 49 43 49 43 24 28 48 25 70 32 27 27 43 24 28 48 43 25 60 54 71 65 24 44 48 42 28 48
 0]xS 
1987 5780 M ( )S 
633 5892 M ( )S 
LH
(%%[Page: 16]%%) = 
%%PageTrailer

%%Page: 17 17
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (17)[49  0]xS 
; 676 869 M (Command, F,A code)[66 48 75 76 43 49 48 25 25 53 25 70 24 43 49 48  0]xS 
1486 869 M ( )S 
2428 869 M (Action)[71 42 28 27 49  0]xS 
2693 869 M ( )S 
: N 631 777 4 4 rp C 
 L ; : N 631 777 4 4 rp C 
 L ; : N 635 777 1748 4 rp C 
 L ; : N 2383 777 4 4 rp C 
 L ; : N 2387 777 1792 4 rp C 
 L ; : N 4179 777 3 4 rp C 
 L ; : N 4179 777 3 4 rp C 
 L ; : N 631 781 4 112 rp C 
 L ; : N 2383 781 4 112 rp C 
 L ; : N 4179 781 3 112 rp C 
 L ; 676 985 M ( )S 
2428 985 M ( )S 
: N 631 893 4 4 rp C 
 L ; : N 635 893 1748 4 rp C 
 L ; : N 2383 893 4 4 rp C 
 L ; : N 2387 893 1792 4 rp C 
 L ; : N 4179 893 3 4 rp C 
 L ; : N 631 897 4 112 rp C 
 L ; : N 2383 897 4 112 rp C 
 L ; : N 4179 897 3 112 rp C 
 L ; 676 1100 M (Write)[91 32 27 29  0]xS 
897 1100 M (_CSR, F\(17\)A\(0\))[49 65 54 65 24 26 52 33 49 49 32 70 32 50  0]xS 
1579 1100 M ( )S 
2428 1100 M (Write to CSR)[91 32 27 29 42 25 27 49 24 65 54  0]xS 
2958 1100 M ( )S 
: N 631 1009 4 3 rp C 
 L ; : N 635 1009 1748 3 rp C 
 L ; : N 2383 1009 4 3 rp C 
 L ; : N 2387 1009 1792 3 rp C 
 L ; : N 4179 1009 3 3 rp C 
 L ; : N 631 1012 4 112 rp C 
 L ; : N 2383 1012 4 112 rp C 
 L ; : N 4179 1012 3 112 rp C 
 L ; 676 1216 M (Read_CSR, F\(1\)A\(0\))[66 43 42 49 49 65 53 66 24 25 53 32 50 32 70 32 50  0]xS 
1509 1216 M ( )S 
2428 1216 M (Read CSR)[66 43 42 49 24 66 53  0]xS 
2836 1216 M ( )S 
: N 631 1124 4 4 rp C 
 L ; : N 635 1124 1748 4 rp C 
 L ; : N 2383 1124 4 4 rp C 
 L ; : N 2387 1124 1792 4 rp C 
 L ; : N 4179 1124 3 4 rp C 
 L ; : N 631 1128 4 113 rp C 
 L ; : N 2383 1128 4 113 rp C 
 L ; : N 4179 1128 3 113 rp C 
 L ; 676 1333 M ( )S 
2428 1333 M ( )S 
: N 631 1241 4 4 rp C 
 L ; : N 635 1241 1748 4 rp C 
 L ; : N 2383 1241 4 4 rp C 
 L ; : N 2387 1241 1792 4 rp C 
 L ; : N 4179 1241 3 4 rp C 
 L ; : N 631 1245 4 112 rp C 
 L ; : N 2383 1245 4 112 rp C 
 L ; : N 4179 1245 3 112 rp C 
 L ; 676 1449 M (Write_TSAR, F\(17\)A\(1\))[91 32 27 29 42 49 59 55 70 65 25 25 52 33 48 50 32 70 32 49  0]xS 
1644 1449 M ( )S 
2428 1449 M (Write to TSAR)[91 32 27 29 42 25 27 49 24 59 54 70  0]xS 
3022 1449 M ( )S 
: N 631 1357 4 4 rp C 
 L ; : N 635 1357 1748 4 rp C 
 L ; : N 2383 1357 4 4 rp C 
 L ; : N 2387 1357 1792 4 rp C 
 L ; : N 4179 1357 3 4 rp C 
 L ; : N 631 1361 4 112 rp C 
 L ; : N 2383 1361 4 112 rp C 
 L ; : N 4179 1361 3 112 rp C 
 L ; 676 1565 M (Read_TSAR, F\(1\)A\(1\))[66 43 42 49 49 59 54 70 65 24 26 53 32 49 33 70 32 49  0]xS 
1573 1565 M ( )S 
2428 1565 M (Read TSAR)[66 43 42 49 24 60 53 70  0]xS 
2901 1565 M ( )S 
: N 631 1473 4 4 rp C 
 L ; : N 635 1473 1748 4 rp C 
 L ; : N 2383 1473 4 4 rp C 
 L ; : N 2387 1473 1792 4 rp C 
 L ; : N 4179 1473 3 4 rp C 
 L ; : N 631 1477 4 112 rp C 
 L ; : N 2383 1477 4 112 rp C 
 L ; : N 4179 1477 3 112 rp C 
 L ; 676 1681 M ( )S 
2428 1681 M ( )S 
: N 631 1589 4 4 rp C 
 L ; : N 635 1589 1748 4 rp C 
 L ; : N 2383 1589 4 4 rp C 
 L ; : N 2387 1589 1792 4 rp C 
 L ; : N 4179 1589 3 4 rp C 
 L ; : N 631 1593 4 111 rp C 
 L ; : N 2383 1593 4 111 rp C 
 L ; : N 4179 1593 3 111 rp C 
 L ; 676 1796 M (Write_WrdCnt, F\(17\)A\(2\))[91 32 27 29 42 51 90 32 48 66 48 27 25 25 53 33 48 49 32 71 33 49  0]xS 
1709 1796 M ( )S 
2428 1796 M (Write to word count register)[91 32 27 29 42 25 27 49 24 70 49 32 49 24 43 48 49 49 27 24 33 44 48 28 38 27 43  0]xS 
3531 1796 M ( )S 
: N 631 1704 4 4 rp C 
 L ; : N 635 1704 1748 4 rp C 
 L ; : N 2383 1704 4 4 rp C 
 L ; : N 2387 1704 1792 4 rp C 
 L ; : N 4179 1704 3 4 rp C 
 L ; : N 631 1708 4 112 rp C 
 L ; : N 2383 1708 4 112 rp C 
 L ; : N 4179 1708 3 112 rp C 
 L ; 676 1912 M (Read_WrdCnt, F\(17\)A\(2\))[66 43 42 49 51 89 32 49 65 49 27 24 26 52 33 49 49 32 70 32 50  0]xS 
1687 1912 M ( )S 
2428 1912 M (Read word count register)[66 43 42 49 24 70 49 32 49 24 43 49 48 49 27 26 32 44 47 27 38 28 42  0]xS 
3410 1912 M ( )S 
: N 631 1820 4 4 rp C 
 L ; : N 635 1820 1748 4 rp C 
 L ; : N 2383 1820 4 4 rp C 
 L ; : N 2387 1820 1792 4 rp C 
 L ; : N 4179 1820 3 4 rp C 
 L ; : N 631 1824 4 113 rp C 
 L ; : N 2383 1824 4 113 rp C 
 L ; : N 4179 1824 3 113 rp C 
 L ; 676 2029 M ( )S 
2428 2029 M ( )S 
: N 631 1937 4 4 rp C 
 L ; : N 635 1937 1748 4 rp C 
 L ; : N 2383 1937 4 4 rp C 
 L ; : N 2387 1937 1792 4 rp C 
 L ; : N 4179 1937 3 4 rp C 
 L ; : N 631 1941 4 112 rp C 
 L ; : N 2383 1941 4 112 rp C 
 L ; : N 4179 1941 3 112 rp C 
 L ; 676 2145 M (Write_Data, F\(16\))[91 32 27 29 42 49 70 43 27 43 24 27 52 32 49 50  0]xS 
1395 2145 M (A\(0\))[70 32 50  0]xS 
1579 2145 M ( )S 
2428 2145 M (Write data to DSP memory)[91 32 27 29 42 25 48 43 27 43 25 27 49 24 71 53 54 25 76 43 75 50 33  0]xS 
3487 2145 M ( )S 
: N 631 2053 4 4 rp C 
 L ; : N 635 2053 1748 4 rp C 
 L ; : N 2383 2053 4 4 rp C 
 L ; : N 2387 2053 1792 4 rp C 
 L ; : N 4179 2053 3 4 rp C 
 L ; : N 631 2057 4 112 rp C 
 L ; : N 2383 2057 4 112 rp C 
 L ; : N 4179 2057 3 112 rp C 
 L ; 676 2261 M (Read_Data, F\(0\)A\(0\))[66 43 42 49 49 70 43 27 43 24 26 53 32 50 32 70 32 49  0]xS 
1508 2261 M ( )S 
2428 2261 M (Read data from DSP memory)[66 43 42 49 24 49 43 27 43 24 33 32 49 75 25 70 55 53 26 75 44 74 49 34  0]xS 
3579 2261 M ( )S 
: N 631 2169 4 4 rp C 
 L ; : N 635 2169 1748 4 rp C 
 L ; : N 2383 2169 4 4 rp C 
 L ; : N 2387 2169 1792 4 rp C 
 L ; : N 4179 2169 3 4 rp C 
 L ; : N 631 2173 4 112 rp C 
 L ; : N 2383 2173 4 112 rp C 
 L ; : N 4179 2173 3 112 rp C 
 L ; 676 2376 M (Read_Data_fast, F\(5\)A\(0\))[66 43 42 49 49 70 43 27 43 49 32 43 38 27 25 25 53 33 48 33 70 32 49  0]xS 
1698 2376 M ( )S 
2428 2376 M (Level)[59 43 49 43  0]xS 
2649 2376 M (-)S 
2682 2376 M (1 fast CAMAC DSP data read)[48 25 33 43 37 28 24 65 70 86 70 65 25 71 53 54 24 50 43 27 43 24 33 43 43  0]xS 
3857 2376 M ( )S 
: N 631 2285 4 3 rp C 
 L ; : N 635 2285 1748 3 rp C 
 L ; : N 2383 2285 4 3 rp C 
 L ; : N 2387 2285 1792 3 rp C 
 L ; : N 4179 2285 3 3 rp C 
 L ; : N 631 2288 4 112 rp C 
 L ; : N 2383 2288 4 112 rp C 
 L ; : N 4179 2288 3 112 rp C 
 L ; 676 2492 M ( )S 
2428 2492 M ( )S 
: N 631 2400 4 4 rp C 
 L ; : N 635 2400 1748 4 rp C 
 L ; : N 2383 2400 4 4 rp C 
 L ; : N 2387 2400 1792 4 rp C 
 L ; : N 4179 2400 3 4 rp C 
 L ; : N 631 2404 4 113 rp C 
 L ; : N 631 2517 4 4 rp C 
 L ; : N 631 2517 4 4 rp C 
 L ; : N 635 2517 1748 4 rp C 
 L ; : N 2383 2404 4 113 rp C 
 L ; : N 2383 2517 4 4 rp C 
 L ; : N 2387 2517 1792 4 rp C 
 L ; : N 4179 2404 3 113 rp C 
 L ; : N 4179 2517 3 4 rp C 
 L ; : N 4179 2517 3 4 rp C 
 L ; F2S50 Ji 
633 2644 M (Table )[53 41 45 23 36  0]xS 
852 2644 M (6)S 
893 2644 M (:  List of CAMAC commands for revision)[27 20 21 52 24 32 26 20 40 29 20 58 58 78 58 59 20 36 40 67 67 41 45 45 32 20 28 41 36 21 36 35
41 22 31 24 40  0]xS 
2328 2644 M (-)S 
2355 2644 M (C DGFs.  Refer to subsection 3.2.3 concerning )[59 20 59 63 49 32 20 21 20 58 36 28 36 36 19 27 41 20 32 45 45 32 36 36 26 23 41 45 20 41 20 41
20 41 20 35 41 45 36 36 36 45 23 45 41  0]xS 
633 2736 M (peculiarities of the fast level)[44 37 36 44 24 23 41 35 23 27 23 35 32 21 39 28 20 27 45 36 20 28 40 32 27 20 23 35 41 36  0]xS 
1597 2736 M (-)S 
1624 2736 M (1 camac reads.)[40 21 36 41 67 41 36 20 36 36 41 45 31  0]xS 
2136 2736 M ( )S 
F3S61 Ji 
633 2892 M ( )S 
676 3008 M (Command, F,A code)[66 48 75 76 43 49 48 25 25 53 25 70 24 43 49 48  0]xS 
1486 3008 M ( )S 
2428 3008 M (Action)[71 42 28 27 49  0]xS 
2693 3008 M ( )S 
: N 631 2916 4 4 rp C 
 L ; : N 631 2916 4 4 rp C 
 L ; : N 635 2916 1748 4 rp C 
 L ; : N 2383 2916 4 4 rp C 
 L ; : N 2387 2916 1792 4 rp C 
 L ; : N 4179 2916 3 4 rp C 
 L ; : N 4179 2916 3 4 rp C 
 L ; : N 631 2920 4 112 rp C 
 L ; : N 2383 2920 4 112 rp C 
 L ; : N 4179 2920 3 112 rp C 
 L ; 676 3124 M ( )S 
2428 3124 M ( )S 
: N 631 3032 4 4 rp C 
 L ; : N 635 3032 1748 4 rp C 
 L ; : N 2383 3032 4 4 rp C 
 L ; : N 2387 3032 1792 4 rp C 
 L ; : N 4179 3032 3 4 rp C 
 L ; : N 631 3036 4 112 rp C 
 L ; : N 2383 3036 4 112 rp C 
 L ; : N 4179 3036 3 112 rp C 
 L ; 676 3240 M (Write_CSR, F\(17\)A\(0\))[91 32 27 29 42 49 65 54 65 24 26 52 33 49 49 32 70 32 50  0]xS 
1579 3240 M ( )S 
2428 3240 M (Write to CSR)[91 32 27 29 42 25 27 49 24 65 54  0]xS 
2958 3240 M ( )S 
: N 631 3148 4 4 rp C 
 L ; : N 635 3148 1748 4 rp C 
 L ; : N 2383 3148 4 4 rp C 
 L ; : N 2387 3148 1792 4 rp C 
 L ; : N 4179 3148 3 4 rp C 
 L ; : N 631 3152 4 113 rp C 
 L ; : N 2383 3152 4 113 rp C 
 L ; : N 4179 3152 3 113 rp C 
 L ; 676 3357 M (Read_CSR, F\(1\)A\(0\))[66 43 42 49 49 65 53 66 24 25 53 32 50 32 70 32 50  0]xS 
1509 3357 M ( )S 
2428 3357 M (Read CSR)[66 43 42 49 24 66 53  0]xS 
2836 3357 M ( )S 
: N 631 3265 4 4 rp C 
 L ; : N 635 3265 1748 4 rp C 
 L ; : N 2383 3265 4 4 rp C 
 L ; : N 2387 3265 1792 4 rp C 
 L ; : N 4179 3265 3 4 rp C 
 L ; : N 631 3269 4 112 rp C 
 L ; : N 2383 3269 4 112 rp C 
 L ; : N 4179 3269 3 112 rp C 
 L ; 676 3472 M ( )S 
2428 3472 M ( )S 
: N 631 3381 4 3 rp C 
 L ; : N 635 3381 1748 3 rp C 
 L ; : N 2383 3381 4 3 rp C 
 L ; : N 2387 3381 1792 3 rp C 
 L ; : N 4179 3381 3 3 rp C 
 L ; : N 631 3384 4 112 rp C 
 L ; : N 2383 3384 4 112 rp C 
 L ; : N 4179 3384 3 112 rp C 
 L ; 676 3588 M (Write_ICSR, F\(17\)A\(8\))[91 32 27 29 42 50 31 65 54 65 24 27 52 32 49 49 32 71 32 49  0]xS 
1611 3588 M ( )S 
2428 3588 M (Write to ICSR)[91 32 27 29 42 25 27 49 25 31 65 54  0]xS 
2990 3588 M ( )S 
: N 631 3496 4 4 rp C 
 L ; : N 635 3496 1748 4 rp C 
 L ; : N 2383 3496 4 4 rp C 
 L ; : N 2387 3496 1792 4 rp C 
 L ; : N 4179 3496 3 4 rp C 
 L ; : N 631 3500 4 112 rp C 
 L ; : N 2383 3500 4 112 rp C 
 L ; : N 4179 3500 3 112 rp C 
 L ; 676 3704 M (Read_ICSR,  F\(1\) A\(9\))[66 43 42 49 50 31 65 54 65 24 24 26 52 33 49 32 24 72 32 48  0]xS 
1589 3704 M ( )S 
2428 3704 M (Read ICSR)[66 43 42 49 25 31 66 53  0]xS 
2868 3704 M ( )S 
: N 631 3612 4 4 rp C 
 L ; : N 635 3612 1748 4 rp C 
 L ; : N 2383 3612 4 4 rp C 
 L ; : N 2387 3612 1792 4 rp C 
 L ; : N 4179 3612 3 4 rp C 
 L ; : N 631 3616 4 112 rp C 
 L ; : N 2383 3616 4 112 rp C 
 L ; : N 4179 3616 3 112 rp C 
 L ; 676 3820 M ( )S 
2428 3820 M ( )S 
: N 631 3728 4 4 rp C 
 L ; : N 635 3728 1748 4 rp C 
 L ; : N 2383 3728 4 4 rp C 
 L ; : N 2387 3728 1792 4 rp C 
 L ; : N 4179 3728 3 4 rp C 
 L ; : N 631 3732 4 112 rp C 
 L ; : N 2383 3732 4 112 rp C 
 L ; : N 4179 3732 3 112 rp C 
 L ; 676 3936 M (Write_TSAR, F\(17\)A\(1\))[91 32 27 29 42 49 59 55 70 65 25 25 52 33 48 50 32 70 32 49  0]xS 
1644 3936 M ( )S 
2428 3936 M (Write to TSAR)[91 32 27 29 42 25 27 49 24 59 54 70  0]xS 
3022 3936 M ( )S 
: N 631 3844 4 4 rp C 
 L ; : N 635 3844 1748 4 rp C 
 L ; : N 2383 3844 4 4 rp C 
 L ; : N 2387 3844 1792 4 rp C 
 L ; : N 4179 3844 3 4 rp C 
 L ; : N 631 3848 4 113 rp C 
 L ; : N 2383 3848 4 113 rp C 
 L ; : N 4179 3848 3 113 rp C 
 L ; 676 4053 M (Re)[66  0]xS 
785 4053 M (ad_TSAR, F\(1\)A\(1\))[42 49 49 59 54 70 65 24 27 52 32 49 33 70 32 49  0]xS 
1573 4053 M ( )S 
2428 4053 M (Read TSAR)[66 43 42 49 24 60 53 70  0]xS 
2901 4053 M ( )S 
: N 631 3961 4 4 rp C 
 L ; : N 635 3961 1748 4 rp C 
 L ; : N 2383 3961 4 4 rp C 
 L ; : N 2387 3961 1792 4 rp C 
 L ; : N 4179 3961 3 4 rp C 
 L ; : N 631 3965 4 112 rp C 
 L ; : N 2383 3965 4 112 rp C 
 L ; : N 4179 3965 3 112 rp C 
 L ; 676 4168 M ( )S 
2428 4168 M ( )S 
: N 631 4077 4 3 rp C 
 L ; : N 635 4077 1748 3 rp C 
 L ; : N 2383 4077 4 3 rp C 
 L ; : N 2387 4077 1792 3 rp C 
 L ; : N 4179 4077 3 3 rp C 
 L ; : N 631 4080 4 112 rp C 
 L ; : N 2383 4080 4 112 rp C 
 L ; : N 4179 4080 3 112 rp C 
 L ; 676 4284 M (Write_WrdCnt, F\(17\)A\(2\))[91 32 27 29 42 51 90 32 48 66 48 27 25 25 53 33 48 49 32 71 33 49  0]xS 
1709 4284 M ( )S 
2428 4284 M (Write to word count register)[91 32 27 29 42 25 27 49 24 70 49 32 49 24 43 48 49 49 27 24 33 44 48 28 38 27 43  0]xS 
3531 4284 M ( )S 
: N 631 4192 4 4 rp C 
 L ; : N 635 4192 1748 4 rp C 
 L ; : N 2383 4192 4 4 rp C 
 L ; : N 2387 4192 1792 4 rp C 
 L ; : N 4179 4192 3 4 rp C 
 L ; : N 631 4196 4 112 rp C 
 L ; : N 2383 4196 4 112 rp C 
 L ; : N 4179 4196 3 112 rp C 
 L ; 676 4400 M (Read_WrdCnt, F\(17\)A\(2\))[66 43 42 49 51 89 32 49 65 49 27 24 26 52 33 49 49 32 70 32 50  0]xS 
1687 4400 M ( )S 
2428 4400 M (Read word count register)[66 43 42 49 24 70 49 32 49 24 43 49 48 49 27 26 32 44 47 27 38 28 42  0]xS 
3410 4400 M ( )S 
: N 631 4308 4 4 rp C 
 L ; : N 635 4308 1748 4 rp C 
 L ; : N 2383 4308 4 4 rp C 
 L ; : N 2387 4308 1792 4 rp C 
 L ; : N 4179 4308 3 4 rp C 
 L ; : N 631 4312 4 112 rp C 
 L ; : N 2383 4312 4 112 rp C 
 L ; : N 4179 4312 3 112 rp C 
 L ; 676 4516 M ( )S 
2428 4516 M ( )S 
: N 631 4424 4 4 rp C 
 L ; : N 635 4424 1748 4 rp C 
 L ; : N 2383 4424 4 4 rp C 
 L ; : N 2387 4424 1792 4 rp C 
 L ; : N 4179 4424 3 4 rp C 
 L ; : N 631 4428 4 112 rp C 
 L ; : N 2383 4428 4 112 rp C 
 L ; : N 4179 4428 3 112 rp C 
 L ; 676 4632 M (Write_Data, F\(16\)A\(0\))[91 32 27 29 42 49 70 43 27 43 24 27 52 32 49 50 32 70 32 50  0]xS 
1579 4632 M ( )S 
2428 4632 M (Write data to DSP memory)[91 32 27 29 42 25 48 43 27 43 25 27 49 24 71 53 54 25 76 43 75 50 33  0]xS 
3487 4632 M ( )S 
: N 631 4540 4 4 rp C 
 L ; : N 635 4540 1748 4 rp C 
 L ; : N 2383 4540 4 4 rp C 
 L ; : N 2387 4540 1792 4 rp C 
 L ; : N 4179 4540 3 4 rp C 
 L ; : N 631 4544 4 113 rp C 
 L ; : N 2383 4544 4 113 rp C 
 L ; : N 4179 4544 3 113 rp C 
 L ; 676 4748 M (Read_Data, F\(0\)A\(0\))[66 43 42 49 49 70 43 27 43 24 26 53 32 50 32 70 32 49  0]xS 
1508 4748 M ( )S 
2428 4748 M (Read data from DSP memory)[66 43 42 49 24 49 43 27 43 24 33 32 49 75 25 70 55 53 26 75 44 74 49 34  0]xS 
3579 4748 M ( )S 
: N 631 4657 4 4 rp C 
 L ; : N 635 4657 1748 4 rp C 
 L ; : N 2383 4657 4 4 rp C 
 L ; : N 2387 4657 1792 4 rp C 
 L ; : N 4179 4657 3 4 rp C 
 L ; : N 631 4661 4 111 rp C 
 L ; : N 2383 4661 4 111 rp C 
 L ; : N 4179 4661 3 111 rp C 
 L ; 676 4864 M (Read_Data_fast, F\(5\)A\(0)[66 43 42 49 49 70 43 27 43 49 32 43 38 27 25 25 53 33 48 33 70 32  0]xS 
1665 4864 M (\))S 
1698 4864 M ( )S 
2428 4864 M (Level)[59 43 49 43  0]xS 
2649 4864 M (-)S 
2682 4864 M (1 fast CAMAC DSP data read)[48 25 33 43 37 28 24 65 70 86 70 65 25 71 53 54 24 50 43 27 43 24 33 43 43  0]xS 
3857 4864 M ( )S 
: N 631 4772 4 4 rp C 
 L ; : N 635 4772 1748 4 rp C 
 L ; : N 2383 4772 4 4 rp C 
 L ; : N 2387 4772 1792 4 rp C 
 L ; : N 4179 4772 3 4 rp C 
 L ; : N 631 4776 4 112 rp C 
 L ; : N 2383 4776 4 112 rp C 
 L ; : N 4179 4776 3 112 rp C 
 L ; 676 4980 M ( )S 
2428 4980 M ( )S 
: N 631 4888 4 4 rp C 
 L ; : N 635 4888 1748 4 rp C 
 L ; : N 2383 4888 4 4 rp C 
 L ; : N 2387 4888 1792 4 rp C 
 L ; : N 4179 4888 3 4 rp C 
 L ; : N 631 4892 4 112 rp C 
 L ; : N 631 5004 4 4 rp C 
 L ; : N 631 5004 4 4 rp C 
 L ; : N 635 5004 1748 4 rp C 
 L ; : N 2383 4892 4 112 rp C 
 L ; : N 2383 5004 4 4 rp C 
 L ; : N 2387 5004 1792 4 rp C 
 L ; : N 4179 4892 3 112 rp C 
 L ; : N 4179 5004 3 4 rp C 
 L ; : N 4179 5004 3 4 rp C 
 L ; F2S50 Ji 
633 5131 M (Table )[53 41 45 23 36  0]xS 
852 5131 M (7)S 
893 5131 M (:  List of CAMAC commands for revision)[27 20 21 52 24 32 26 20 40 29 20 58 58 78 58 59 20 36 40 67 67 41 45 45 32 20 28 41 36 21 36 35
41 22 31 24 40  0]xS 
2328 5131 M (-)S 
2355 5131 M (D and revision)[59 20 41 45 45 19 36 36 41 22 32 23 41  0]xS 
2860 5131 M (-)S 
2887 5131 M (E DGFs.  Refer to subsection 3.2.3 )[54 20 58 64 49 32 21 19 21 58 35 28 36 36 21 27 40 20 32 44 45 32 36 36 28 23 41 45 20 40 20 41
21 40  0]xS 
633 5224 M (concerning peculiarities of the fast level)[36 41 44 36 36 36 45 24 44 41 21 44 36 36 45 23 23 41 35 23 27 23 35 32 20 40 29 19 26 45 36 21
28 40 32 27 20 23 35 41 36  0]xS 
2000 5224 M (-)S 
2027 5224 M (1 CAMAC reads.)[41 21 58 58 77 59 58 21 36 36 41 43 33  0]xS 
2629 5224 M ( )S 
F3S61 Ji 
633 5380 M ( )S 
633 5492 M (Secondly, data and program memory of t)[53 43 43 49 48 49 29 47 24 24 50 43 27 43 24 43 49 49 24 49 32 49 48 34 43 75 25 75 44 75 48 35
46 25 49 32 25  0]xS 
2230 5492 M (he DSP are organized into different banks with )[49 42 25 71 53 54 25 44 32 43 24 49 33 48 43 48 28 43 43 49 24 27 49 27 49 24 49 27 32 32 44 32
43 50 27 24 49 43 49 47 38 25 70 27 27 49  0]xS 
633 5604 M (different word length.  Data memory is 16)[48 28 32 32 43 32 43 48 28 24 70 50 32 48 25 27 43 49 48 27 49 24 25 24 71 43 27 43 24 76 44 75
49 34 46 25 27 38 24 49  0]xS 
2276 5604 M (-)S 
2308 5604 M (bit wide, and you read one location with each )[48 28 27 24 70 28 48 43 24 25 43 48 49 26 47 49 48 25 32 44 42 49 24 49 49 43 24 27 49 44 42 29
27 49 48 25 70 27 27 49 24 43 43 43 48  0]xS 
633 5716 M (CAMAC cycle.  The program memory is 24)[65 70 86 70 65 24 45 47 43 28 43 24 24 25 59 49 43 24 50 32 49 48 33 43 75 25 76 43 75 49 35 46
25 27 38 24 49  0]xS 
2357 5716 M (-)S 
2390 5716 M (bit wide.  The DSP uses a 16)[48 28 27 24 71 27 49 43 24 25 24 59 49 43 24 71 54 53 25 48 38 43 38 25 43 24 49  0]xS 
3515 5716 M (-)S 
3548 5716 M (bit data bus )[49 27 27 24 49 43 27 43 24 49 49 38  0]xS 
633 5828 M (and has to transfer the 24)[43 48 49 24 49 43 38 24 27 49 24 28 32 42 49 38 33 43 32 24 28 48 43 25 48  0]xS 
1614 5828 M (-)S 
1646 5828 M (bit words in )[49 27 27 24 71 48 32 49 38 24 28 48  0]xS 
2136 5828 M (two CAMAC cycles.  For writes, you have to write )[27 70 49 24 65 70 86 71 65 24 44 47 43 28 43 38 24 24 26 52 50 32 24 70 33 27 27 43 38 24 27 46
50 49 24 49 42 49 43 24 27 49 24 71 32 27 27 43  0]xS 
633 5940 M (the higher 16 bits of the 24)[27 49 42 25 48 29 46 49 44 32 24 49 49 24 49 27 27 38 24 49 32 25 27 49 42 26 48  0]xS 
1682 5940 M (-)S 
1714 5940 M (bit word first, followed by a second write in which the lower )
[49 27 27 25 70 48 32 49 24 33 27 32 38 27 25 24 32 49 27 27 49 70 44 48 25 49 47 24 43 25 38 43
43 49 48 49 24 72 32 27 27 43 24 28 48 25 71 48 28 42 49 24 28 48 43 24 28 48 70 43 32  0]xS 
LH
(%%[Page: 17]%%) = 
%%PageTrailer

%%Page: 18 18
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (18)[49  0]xS 
; 633 865 M (8 bits carry the lower portion of the 24)[48 25 48 28 27 38 24 43 43 32 34 47 24 27 49 43 24 27 49 70 44 32 24 49 49 33 27 27 49 49 24 49
32 24 27 49 43 24 49  0]xS 
2136 865 M (-)S 
2168 865 M (bit word.  For reads, you will receive the higher )[48 28 27 24 70 49 32 49 24 24 25 52 50 32 24 33 43 43 49 38 24 26 47 49 48 25 70 27 27 28 24 32
44 43 42 29 48 43 25 27 48 43 25 48 28 47 50 43 32  0]xS 
633 977 M (16 bits in the first word)[48 49 24 49 27 28 38 24 27 49 24 27 49 43 24 32 28 32 38 27 24 70 49 32  0]xS 
1544 977 M (, and the lower 8 bits of the 24)[24 24 43 49 49 24 27 49 43 24 27 49 70 43 32 24 49 24 49 27 27 38 25 48 32 25 27 50 43 24 49  0]xS 
2730 977 M (-)S 
2762 977 M (bit word in the lower 8 bits of the )[49 27 28 24 70 49 32 48 25 27 49 24 27 49 43 24 27 49 70 44 32 24 49 24 49 27 27 38 25 48 33 24
27 49 43  0]xS 
633 1089 M (second read.  )[38 43 42 49 49 48 25 32 44 42 49 24 25  0]xS 
1167 1089 M ( )S 
633 1201 M ( )S 
633 1313 M (For revision)[52 50 32 24 33 43 49 27 38 27 49  0]xS 
1106 1313 M (-)S 
1138 1313 M (C modules, pulse height histograms are stored in program memory to make )
[65 24 75 49 49 48 28 42 38 25 25 49 48 28 38 42 25 48 43 28 47 49 27 24 49 27 38 28 49 48 32 44
75 38 24 44 32 43 24 38 27 49 32 43 49 24 27 49 24 49 32 50 47 33 44 75 24 76 44 75 49 34 47 24
27 49 25 75 44 48 42  0]xS 
633 1425 M (use of the 24)[48 38 43 25 48 32 25 27 49 42 25 48  0]xS 
1132 1425 M (-)S 
1164 1425 M (bit wide words there.  This allows for 2)[49 27 27 25 70 27 49 42 25 70 50 32 48 38 25 27 49 42 32 43 25 24 24 60 48 28 38 24 43 27 27 49
70 38 24 32 50 32 24  0]xS 
/F3S41 F3 [65.211 0 0 -65.211 0 0 ] mFS
F3S41 Ji 
2697 1379 M (24)[33  0]xS 
F3S61 Ji 
2763 1425 M (-)S 
2795 1425 M (1 counts per bin before the )[49 24 43 49 49 48 28 38 24 49 42 32 25 48 28 48 25 48 43 33 49 32 43 24 27 49 43  0]xS 
633 1536 M (h)S 
681 1536 M (istogram overflows. All other data are stored in data memory.)
[28 38 27 49 47 32 44 75 24 49 49 44 32 32 27 49 70 38 24 24 70 28 28 24 49 27 49 43 32 24 49 43
27 43 24 44 32 43 24 38 27 49 33 43 49 24 27 49 24 49 43 27 43 24 76 44 75 48 34 47  0]xS 
3084 1536 M ( )S 
633 1648 M ( )S 
633 1760 M (As seen from the host, program memory starts at address 0 and extends to 0x3FFF )
[70 38 24 38 43 43 48 25 32 32 50 75 24 27 49 43 24 49 48 38 27 25 24 49 33 50 46 33 43 75 25 76
43 75 50 34 47 24 38 27 43 32 27 38 25 42 28 24 44 48 49 32 43 38 38 24 49 24 43 49 49 24 43 49
28 42 49 49 38 24 27 49 24 49 50 49 53 53 53  0]xS 
633 1872 M (\(16383\).  Data memory starts at 0x4000 \(16384\) and extends to 0x7FFD \(32765\).  The )
[32 49 48 49 49 48 32 25 24 24 70 43 27 43 26 76 42 75 50 34 47 24 39 27 43 32 27 38 25 43 27 24
49 49 49 49 48 49 24 33 48 49 49 48 49 32 24 43 49 49 24 43 49 28 42 49 49 38 24 27 49 24 48 50
49 54 52 70 25 32 50 48 49 49 48 32 25 24 24 60 48 43  0]xS 
633 1984 M (true address space of the DGF)[27 32 49 43 24 43 48 49 33 43 38 38 24 38 49 43 43 43 25 48 32 25 27 49 43 25 70 71  0]xS 
1808 1984 M (-)S 
1840 1984 M (4C is bigger than that, but user code should not write, or )[48 66 24 27 38 24 49 28 49 48 42 33 24 27 49 43 48 25 27 50 42 28 24 24 49 49 27 24 49 38 43 32
24 43 49 48 43 24 38 49 49 48 28 48 25 49 49 27 25 70 32 27 27 43 24 25 48 33  0]xS 
633 2096 M (read from, addresses outside the specified range.)[32 43 42 49 24 34 32 48 75 25 25 43 48 49 33 43 38 38 43 38 24 49 48 28 38 27 49 42 25 27 49 42
25 38 48 43 43 27 32 28 43 48 25 33 42 50 48 43  0]xS 
2523 2096 M ( )S 
633 2208 M ( )S 
633 2320 M (revision)[32 43 48 28 38 27 48  0]xS 
946 2320 M (-)S 
978 2320 M (D and revision)[70 25 42 49 49 24 33 43 49 27 38 27 49  0]xS 
1552 2320 M (-)S 
1585 2320 M (E modules store their histograms in memory banks external to )
[59 24 75 49 49 48 28 42 38 25 38 27 49 32 42 25 27 50 43 27 32 24 49 27 38 27 50 47 33 43 75 38
24 27 49 25 75 44 75 48 35 46 25 49 43 50 47 39 25 42 50 27 43 32 49 43 27 24 28 48  0]xS 
633 2432 M (the DSP.  Consult table 12 below on how to access this histog)
[27 49 42 25 70 54 54 24 25 24 65 49 48 38 49 27 28 24 27 43 49 27 43 24 49 48 25 48 43 28 48 70
25 48 49 24 49 49 70 24 27 49 24 43 44 43 43 38 38 25 27 49 27 38 24 49 27 38 27 49  0]xS 
3041 2432 M (ram memory from the host.)[33 43 75 25 76 43 75 49 34 47 25 32 33 48 75 25 27 49 43 25 48 49 38 27  0]xS 
4109 2432 M ( )S 
633 2544 M ( )S 
F0S61 Ji 
633 2755 M (3.2.3)[53 28 53 27  0]xS 
849 2755 M ( )S 
925 2755 M (Using level)[70 48 23 53 54 27 23 53 49 53  0]xS 
1401 2755 M (-)S 
1433 2755 M (1 fast CAMAC data reads)[53 28 28 53 49 27 28 70 65 81 65 70 27 54 53 27 54 27 33 55 53 54  0]xS 
2536 2755 M ( )S 
F3S61 Ji 
633 2889 M (Fast CAMAC reads are implemented for data reads from DSP memory, and can be )
[52 44 38 27 25 65 71 86 70 65 24 32 44 43 49 38 24 43 33 43 24 27 75 49 27 44 75 43 48 28 42 49
25 32 49 32 25 48 43 28 43 24 33 43 44 49 38 24 32 32 49 75 25 70 55 53 26 75 44 74 49 34 47 24
25 42 50 49 24 43 43 48 25 48 43  0]xS 
633 3001 M (applied to reading list mode and histogram data.  It is important to note that some )
[43 48 49 27 27 43 49 24 27 49 24 33 42 43 49 27 50 47 25 27 27 38 28 24 75 49 49 43 24 43 49 48
25 48 28 38 27 50 47 32 44 75 24 49 43 27 43 24 25 25 31 28 25 27 38 24 28 74 49 49 32 27 43 49
27 24 27 49 24 49 49 27 43 24 27 49 43 27 25 38 48 75 43  0]xS 
633 3113 M (CAMAC controllers do not deassert)[65 70 86 70 65 24 43 49 48 28 32 48 28 27 44 32 38 24 49 49 24 49 48 27 25 48 43 43 38 38 43 32
 0]xS 
2037 3113 M ( the N)[25 27 48 43 25  0]xS 
2276 3113 M (-)S 
2308 3113 M (line at the end of the fast CAMAC data )[27 27 49 43 24 43 27 25 28 48 43 25 42 49 49 24 49 32 24 27 49 43 25 32 43 38 27 25 65 71 86 71
65 24 49 43 27 43  0]xS 
633 3225 M (transfer.  In such a case the red front panel LED will remain lit after the transfer.  In fact )
[27 32 43 49 38 32 42 33 24 24 26 32 48 25 38 48 43 49 24 43 25 43 43 39 43 24 27 49 43 24 32 43
49 24 33 32 49 49 27 24 49 43 48 43 27 26 58 60 70 25 70 27 27 28 24 32 43 75 43 27 49 24 27 28
27 24 43 32 27 44 32 25 27 49 42 25 27 33 43 49 37 33 42 33 24 24 26 32 48 25 32 44 42 28  0]xS 
633 3337 M (the controller may deassert the N)[27 49 42 25 43 48 49 27 32 49 27 28 42 32 26 75 44 47 25 49 43 43 38 38 44 32 27 24 28 48 43 24
 0]xS 
1921 3337 M (-)S 
1954 3337 M (line only after the next regular CAMAC command has )[27 27 49 43 24 49 48 29 47 24 43 32 28 43 33 24 27 50 43 24 49 42 50 27 25 32 44 46 49 27 44 32
24 66 71 85 70 66 24 44 49 75 75 43 49 49 24 49 42 38  0]xS 
633 3449 M (been completed. Therefore, you)[48 43 43 49 24 43 50 74 49 27 43 27 43 49 24 25 59 50 42 33 43 32 50 32 43 24 27 46 49  0]xS 
1873 3449 M ( have to issue a dummy command to the module, say )[24 49 43 48 43 24 28 48 25 27 38 38 48 43 26 42 25 48 50 76 77 47 24 43 49 76 75 43 49 48 25 27
49 24 27 49 43 25 76 49 48 49 27 43 24 25 38 44 47  0]xS 
633 3561 M (Read_CSR, to make the controller deassert the N)[65 43 43 48 49 65 54 65 24 25 27 48 25 75 44 48 43 24 28 48 43 25 43 49 49 27 32 49 27 27 43 32
24 49 44 43 38 38 42 33 27 24 27 49 43 24  0]xS 
2546 3561 M (-)S 
2579 3561 M (line.)[28 27 49 42  0]xS 
2750 3561 M ( )S 
633 3673 M ( )S 
F1S61 Ji 
633 3883 M (3.3)[53 28  0]xS 
768 3883 M ( )S 
866 3883 M (DSP variables )[70 66 65 28 53 53 38 27 54 59 27 55 54  0]xS 
1542 3883 M ( )S 
F3S61 Ji 
633 4018 M ( )S 
633 4130 M (The host computer communicates with the DSP by setting and reading a set of variables, )
[59 49 43 24 49 48 38 27 25 43 48 75 49 49 28 43 32 24 43 50 75 75 49 49 27 43 43 28 43 38 24 70
27 28 48 25 27 49 42 25 70 54 54 25 50 46 25 38 43 27 27 27 50 48 24 43 48 49 24 34 42 43 49 27
50 47 25 43 24 39 43 27 24 49 32 24 49 43 32 27 43 49 28 43 38 24  0]xS 
633 4242 M (including pointers to data storage locations.  F)[27 49 42 28 48 49 27 50 47 24 49 48 28 48 28 42 32 38 25 27 49 24 49 42 28 44 24 38 27 49 32 44
47 43 25 27 48 43 43 27 28 48 49 38 24 25 25  0]xS 
2431 4242 M (or the input variables we have reserved the )[50 32 24 28 49 43 25 27 48 49 49 27 24 49 43 32 27 43 49 27 43 38 24 71 43 24 49 43 48 44 25 32
43 38 42 32 50 43 49 24 27 49 43  0]xS 
633 4354 M (first 256 words of data memory.  In the next 160 words the DSP stores pointers to various )
[32 27 32 38 27 25 48 49 49 24 70 49 32 49 38 24 49 32 24 49 43 27 43 25 76 43 75 48 34 47 24 25
25 32 49 24 27 49 43 24 49 43 49 28 24 49 48 49 24 70 49 32 49 38 24 27 49 43 24 70 55 53 25 38
27 49 32 42 38 25 48 49 28 49 27 43 32 38 24 28 48 25 48 43 32 28 48 49 38  0]xS 
633 4466 M (data buffers and run summary data.  The exact location of any particular variable in the )
[48 43 27 43 25 48 49 32 33 43 32 38 24 43 49 49 24 33 49 48 25 38 48 76 75 43 34 47 24 50 43 27
43 24 24 25 59 50 42 25 43 49 43 43 27 25 27 48 44 43 27 28 48 49 24 49 32 24 43 51 47 24 49 42
32 28 27 43 48 29 43 32 24 49 43 33 27 43 48 28 42 25 27 49 24 27 49 43  0]xS 
633 4578 M (DSP code will vary from one code )[70 53 54 25 43 49 48 43 24 71 27 27 27 25 48 44 34 47 24 32 32 50 76 24 49 49 43 24 43 48 49 43
 0]xS 
2002 4578 M (version to another.  To facilitate writing robust user )[50 43 32 38 27 49 48 25 27 49 24 43 48 49 28 49 43 32 24 25 24 59 49 24 32 44 43 27 28 27 27 43
27 43 24 70 32 28 27 27 50 48 24 32 49 48 49 38 27 25 48 38 43 32  0]xS 
633 4690 M (code we provide a reference table of variable names and addresses with each DSP code )
[43 48 49 43 24 70 43 24 50 32 49 48 28 48 43 24 43 26 32 43 33 42 33 43 49 43 43 24 27 43 49 27
43 24 49 32 24 50 43 32 27 43 49 27 43 24 50 43 76 43 38 25 42 49 49 24 43 49 48 33 43 38 38 43
38 24 70 27 28 48 25 44 42 44 49 24 70 54 53 26 42 49 49 43  0]xS 
633 4802 M (version.  Included with your software distribution is a file called dgfcode.var )
[48 43 32 38 28 48 49 24 25 25 31 49 42 28 48 49 43 49 25 70 27 27 49 25 48 49 48 33 24 38 49 32
27 70 43 33 43 24 49 27 38 27 32 28 48 49 27 27 49 49 24 27 38 25 42 25 32 27 27 43 25 42 43 27
28 43 48 25 49 48 33 43 48 49 43 24 50 43 32  0]xS 
633 4914 M (\(dgfcodeC.var for modules C0100)[32 49 48 32 43 49 48 43 65 25 48 44 32 25 32 49 32 25 75 49 48 49 28 43 38 24 65 49 49 48  0]xS 
1968 4914 M (-)S 
2000 4914 M (C015)[65 49 49  0]xS 
2211 4914 M (0\).  It contains a two)[49 32 25 24 25 31 28 24 43 48 50 27 43 27 49 38 24 43 25 27 70  0]xS 
3012 4914 M (-)S 
3044 4914 M (column list of variable )[42 49 27 50 75 49 24 27 27 38 28 24 49 32 24 49 43 32 27 43 49 27 43  0]xS 
633 5026 M (names and their respective addresses.  Thus you can write your code such that it )
[48 43 76 43 38 24 43 49 48 25 27 49 42 28 32 24 33 43 38 49 44 42 28 27 49 42 25 43 48 49 32 43
38 39 43 37 25 24 24 60 49 48 38 26 47 49 48 25 43 43 49 24 71 32 27 27 43 25 47 50 48 32 25 43
48 50 43 24 38 49 43 48 25 27 49 43 27 25 27 27  0]xS 
633 5138 M (addresses the DSP variables by name, rather than by fixed location.)
[43 48 49 32 43 38 38 43 38 24 27 49 43 25 70 55 53 24 49 44 32 27 43 50 27 43 38 24 50 46 25 48
44 76 43 24 25 32 43 27 49 43 32 25 27 49 42 49 25 50 47 24 32 28 49 43 49 24 27 49 43 43 27 27
49 48  0]xS 
3260 5138 M ( )S 
633 5250 M ( )S 
633 5362 M (It should come as no surprise that many of the DSP variable)[31 27 24 38 49 49 48 28 48 25 42 50 75 43 25 43 38 24 49 49 24 38 49 33 48 33 27 38 43 24 27 49
43 27 24 76 43 51 46 25 48 32 25 27 49 42 25 71 53 54 24 50 43 32 27 43 49 27  0]xS 
2970 5362 M (s have meaningful values and )[38 24 50 42 49 43 25 75 44 43 48 28 49 47 32 49 27 24 49 43 27 50 43 38 24 43 48 49  0]xS 
633 5474 M (ranges depending on the values of other variables.  The DGF Viewer program takes all )
[32 43 49 48 43 38 24 49 43 49 43 49 48 28 49 48 24 49 49 24 27 49 43 25 49 43 27 48 43 38 25 48
32 25 48 28 48 43 32 25 49 43 32 27 43 49 27 43 38 25 25 24 59 49 43 24 70 72 53 24 70 27 43 71
43 32 25 48 32 50 48 33 43 75 24 27 44 49 42 38 25 43 27 27  0]xS 
633 5586 M (these interdependencies into account.  A complete description of all interdependencies is )
[27 49 42 38 43 25 27 49 27 43 32 48 43 50 43 48 49 43 48 43 28 42 38 25 28 49 27 49 24 43 42 43
49 49 48 28 24 24 25 70 24 43 49 75 49 27 43 28 44 25 48 43 38 43 32 27 49 27 27 49 49 24 49 32
24 43 27 27 25 27 49 27 43 32 49 43 49 43 49 48 43 49 43 27 43 38 24 27 38  0]xS 
633 5697 M (beyond the scope of this document and can be found i)[48 44 47 49 48 49 24 27 50 43 24 38 43 49 48 43 25 49 32 25 27 49 27 38 24 49 48 43 49 76 43 48
28 24 43 48 49 24 44 43 49 24 49 43 24 32 49 49 49 49 24  0]xS 
2730 5697 M (n Programmers.doc.)[49 24 54 32 50 47 32 44 76 75 44 32 38 24 49 49 42  0]xS 
3516 5697 M ( )S 
633 5809 M ( )S 
LH
(%%[Page: 18]%%) = 
%%PageTrailer

%%Page: 19 19
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (19)[49  0]xS 
; 633 865 M (Setting individual DSP variables in general requires a very good understanding of how )
[53 43 27 28 27 49 47 25 27 48 49 27 49 27 49 49 42 28 24 71 54 53 24 50 43 32 27 43 49 27 43 38
24 27 49 25 48 43 50 42 33 42 28 24 33 43 49 48 27 34 42 38 25 42 25 48 43 34 47 25 48 49 48 49
24 49 49 49 43 32 38 28 42 50 49 27 50 46 25 48 32 25 48 49 70  0]xS 
633 977 M (the DGF)[27 49 42 25 70 71  0]xS 
969 977 M (-)S 
1003 977 M (4C works. However, you may want to be able to change some of the settings )
[48 65 25 70 49 33 47 38 25 24 70 49 71 43 48 43 32 25 26 47 48 49 25 75 45 47 25 70 43 49 27 24
27 49 24 49 44 24 43 49 27 43 24 27 49 24 43 49 43 49 48 44 24 38 49 76 42 25 48 33 24 28 49 43
24 38 43 27 27 28 49 47 38  0]xS 
633 1089 M (using your own host computer.  The best strategy is to create an ima)
[48 38 28 49 47 26 47 49 48 32 25 48 70 49 24 49 49 38 27 24 43 50 76 48 49 27 43 32 25 24 24 60
48 43 24 49 43 38 27 25 37 28 32 43 28 44 48 47 24 29 38 24 27 49 24 43 32 43 43 27 43 25 43 49
24 27 76  0]xS 
3287 1089 M (ge of the first 256 )[48 42 25 48 33 24 27 50 43 24 32 27 32 38 28 24 49 48 49  0]xS 
633 1201 M (data words of the DSP memory in your host computer and then download the whole set.  )
[48 43 27 43 25 70 48 32 49 38 24 49 32 25 27 49 43 25 70 54 54 25 76 43 75 48 34 47 25 27 48 27
46 49 50 32 24 49 49 38 27 24 43 49 75 49 49 27 43 32 24 43 49 49 24 27 49 43 48 25 48 49 70 49
27 49 42 49 24 29 48 43 24 71 48 49 27 43 24 38 43 27 25 24  0]xS 
633 1313 M (Since your change of variables may require a reprogramming of the DGF DACs or the )
[53 28 48 43 43 26 47 48 50 32 25 42 49 43 50 47 44 24 49 32 24 49 44 33 27 43 49 27 43 38 24 75
45 47 25 32 43 49 48 27 34 42 25 43 24 33 43 48 34 49 47 33 43 76 75 27 50 47 25 48 32 25 27 50
42 25 70 72 52 26 70 70 65 38 24 49 32 25 27 48 43  0]xS 
633 1425 M (trigger/filter FPGAs you should call the relevant DSP routines.  You )
[27 32 28 48 48 44 32 27 32 27 28 27 43 32 25 53 54 70 70 38 26 47 49 49 25 38 48 49 49 27 49 24
43 43 27 27 25 27 48 43 25 32 43 27 43 49 43 49 27 24 70 54 54 25 32 49 48 28 27 48 43 38 25 24
24 70 49 49  0]xS 
3325 1425 M (may also want to )[75 45 46 26 43 27 38 48 25 70 43 48 28 24 27 49  0]xS 
633 1536 M (make sure you stopped any run in progress.  Assuming that the 256 DSP variable values )
[75 43 49 43 24 38 49 32 43 26 47 49 48 25 37 28 48 49 49 43 48 26 43 50 47 24 32 49 48 25 27 49
24 49 32 50 47 33 43 38 38 24 25 24 70 38 38 50 75 27 50 47 25 27 48 43 28 24 27 49 43 24 49 48
49 24 71 54 53 25 49 43 32 28 42 49 27 43 24 49 43 27 50 43 38  0]xS 
633 1648 M (are stored in an array called DSPvalues, the sequence of operations in pseudocode, using )
[43 32 42 25 38 27 49 32 43 48 25 27 49 25 43 48 25 43 33 32 45 46 25 43 43 27 28 43 48 25 70 54
54 48 43 27 49 43 38 24 25 27 49 43 25 38 42 49 49 43 49 43 43 24 49 32 24 49 49 43 33 42 28 27
49 48 38 24 28 48 25 48 38 43 50 48 49 43 49 48 43 24 25 48 38 28 49 48  0]xS 
633 1760 M (the CAMAC commands defined above, is given in table 8.)[27 49 42 25 65 70 86 70 65 24 43 50 76 75 43 48 49 38 25 49 43 32 27 49 42 49 24 43 49 49 49 43
24 25 27 38 25 47 27 50 43 48 25 27 49 24 27 43 49 27 43 24 49  0]xS 
2916 1760 M ( )S 
633 1872 M ( )S 
633 5269 M ( )S 
F2S50 Ji 
633 5416 M (  Tabl)[20 21 53 41 45  0]xS 
836 5416 M (e )[36  0]xS 
893 5416 M (8)S 
933 5416 M (:  Procedure for downloading and activating a new set of parameters.  Note in particular )
[28 19 21 49 36 41 36 36 45 45 36 36 19 28 41 36 21 45 39 61 44 22 41 41 45 23 45 40 20 41 45 44
21 41 36 26 23 40 41 26 24 45 40 21 41 19 45 36 59 21 32 36 26 21 40 28 20 45 41 35 41 67 36 27
36 36 32 21 19 21 58 41 27 35 21 23 45 20 45 41 36 26 24 36 44 23 41 36  0]xS 
633 5509 M (that for revision)[27 45 41 27 19 29 40 36 21 36 35 40 23 31 24 41  0]xS 
1192 5509 M (-)S 
1220 5509 M (D modules you need to write the ADC calibration constants to the main data buffer )
[58 20 68 40 45 45 23 35 33 19 41 41 45 20 45 36 36 45 20 27 41 20 59 36 22 28 36 20 27 45 36 21
58 58 59 20 36 41 22 24 45 36 41 26 23 41 45 20 35 41 45 32 27 41 45 26 32 21 26 41 20 28 44 36
21 67 41 23 45 20 45 41 26 41 21 45 44 28 27 36 36  0]xS 
633 5603 M (prior to starting the control task 5, wh)[44 37 23 41 36 20 26 41 21 31 27 41 36 26 24 45 40 21 27 45 36 20 35 41 45 27 36 40 24 19 27 41
32 45 20 41 20 19 61  0]xS 
1957 5603 M (ich reprograms the FPGAs.  If no such constants are available, )
[24 36 45 20 36 36 45 36 41 41 36 40 67 32 20 27 44 36 21 49 50 63 59 32 20 21 19 31 28 21 45 40
20 32 45 36 45 20 36 41 45 32 26 40 45 27 32 21 41 36 36 20 40 41 40 22 24 40 44 24 36 20  0]xS 
633 5695 M (write 256 zeroes into the I/O buffer.)[59 35 23 28 36 20 40 41 41 20 35 36 36 41 36 32 20 23 45 27 40 21 27 45 36 20 31 24 62 20 45 45
27 28 36 36  0]xS 
1871 5695 M ( )S 
F3S61 Ji 
633 5851 M ( )S 
0 Lj 1 Lc 6 Lw solid N 3842 1991 M 630 1991 I 630 5178 I 3842 5178 I C 
: 1 0 scol  O ; : 0.973 0.973 +S K 
; /F3S50 F3 [80.785 0 0 -80.785 0 0 ] mFS
F3S50 Ji 
694 2098 M (cmd=Read_CSR;)[36 63 41 46 53 36 36 41 41 54 45 53  0]xS 
1262 2098 M ( )S 
694 2191 M (cmd=CLRBIT\(0,cmd\);)[36 63 41 46 53 50 54 53 27 50 27 41 21 36 63 41 26  0]xS 
1444 2191 M ( )S 
1570 2191 M ( )S 
1862 2191 M (// clear bit 0)[22 24 20 35 24 36 36 27 20 40 23 23 19  0]xS 
2252 2191 M ( )S 
694 2285 M (Write_CSR\(cmd\);)[77 27 23 23 35 41 53 45 54 27 36 63 41 27  0]xS 
1289 2285 M ( )S 
1570 2285 M ( )S 
1862 2285 M (// stop run without overwriting other bits )[22 24 20 31 23 41 41 20 26 41 41 20 58 22 24 40 40 40 24 20 41 40 36 27 59 27 22 23 22 41 40 20
41 22 41 36 28 20 40 22 23 32  0]xS 
3203 2285 M ( )S 
694 2378 M (while\(Read_CSR & 0x2000\) {;})[58 41 23 23 36 27 54 36 36 41 41 53 45 53 21 62 21 41 39 41 41 41 41 27 20 39 23  0]xS 
1756 2378 M ( )S 
1862 2378 M (// Wait for end of run)[22 24 20 77 35 23 23 20 27 40 28 20 36 40 41 20 41 27 20 27 40  0]xS 
2554 2378 M ( )S 
694 2471 M (Write_TSAR\(0x4000\);)[77 27 23 23 35 41 49 45 59 53 27 41 40 41 41 41 41 26  0]xS 
1446 2471 M ( )S 
1570 2471 M ( )S 
1862 2471 M (// start of data )[22 24 20 31 24 35 27 22 21 41 27 19 41 36 24 35  0]xS 
2331 2471 M (memory)[63 36 64 40 28  0]xS 
2600 2471 M ( )S 
694 2564 M (Write_Data\(DSPvalues,256\); )[77 27 23 23 35 41 58 36 24 35 27 58 45 46 40 36 23 41 35 32 21 39 41 41 27 23  0]xS 
1667 2564 M ( )S 
1862 2564 M (// write 256 words)[22 24 20 59 26 22 24 36 20 41 40 41 20 59 40 27 41  0]xS 
2456 2564 M ( )S 
694 2657 M ( )S 
694 2751 M (Address=GetAddress\("RUNTASK"\);)[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 54 58 59 49 59 44 60 33 27  0]xS 
1916 2751 M ( )S 
694 2844 M (Write_TSAR\(Address\);)[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32 26  0]xS 
1470 2844 M ( )S 
694 2938 M (Write_Data\(0,1\))[77 27 23 23 35 41 58 36 24 35 27 41 20 40  0]xS 
1227 2938 M ( )S 
1278 2938 M ( )S 
1570 2938 M ( )S 
1862 2938 M (// write 1 word, setting RUNTASK to 0)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20 32 35 22 24 22 41 40 20 54 58 59 50 59 44 60
20 23 40 21  0]xS 
3148 2938 M ( )S 
694 3031 M ( )S 
694 3124 M (Address=GetAddress\("CONTROLTASK"\);)[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 54 58 59 49 54 59 49 50 58 45 59 34
26  0]xS 
2127 3124 M ( )S 
694 3217 M (Write_TSAR\(Address\);)[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32 26  0]xS 
1470 3217 M ( )S 
694 3310 M (Write_Data\(0,1\))[77 27 23 23 35 41 58 36 24 35 27 41 20 40  0]xS 
1227 3310 M ( )S 
1278 3310 M ( )S 
1570 3310 M ( )S 
1862 3310 M (// write 1 word, s)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20  0]xS 
2415 3310 M (etting CONTROLTASK to 0)[35 22 24 22 41 40 20 54 58 59 50 54 59 49 49 59 45 59 20 24 41 19  0]xS 
3359 3310 M ( )S 
694 3404 M ( )S 
694 3497 M (cmd=Read_CSR;)[36 63 41 46 53 36 36 41 41 54 45 53  0]xS 
1262 3497 M ( )S 
694 3591 M (cmd=SETBIT\(0,cmd\);)[36 63 41 46 45 48 50 54 27 49 28 41 20 36 63 41 27  0]xS 
1432 3591 M ( )S 
1570 3591 M ( )S 
1862 3591 M (// set bit 0 of cmd to 1)[22 24 20 32 35 24 19 40 23 23 20 41 21 40 27 20 36 63 40 21 22 41 21  0]xS 
2577 3591 M ( )S 
694 3683 M (Write_CSR\(cmd\);)[77 27 23 23 35 41 53 45 54 27 36 63 41 27  0]xS 
1289 3683 M ( )S 
1570 3683 M ( )S 
1862 3683 M (// start run without overwriting other bits)[22 24 20 31 24 35 27 22 21 27 41 40 20 59 22 23 40 41 40 24 20 41 40 36 27 58 27 22 22 24 40 40
20 41 23 41 36 27 20 40 23 23  0]xS 
3188 3683 M ( )S 
694 3777 M (while\(Read_CSR & 0x2000\) {;}     // wait until DACs are reprogrammed)
[58 41 23 23 36 27 54 36 36 41 41 53 45 53 21 62 21 41 39 41 41 41 41 27 20 39 23 39 20 21 19 21
19 24 22 20 59 36 22 24 19 41 40 22 24 22 20 59 58 54 32 20 36 27 37 20 26 36 41 27 41 40 27 36
64 63 36  0]xS 
3073 3777 M ( )S 
F3S61 Ji 
694 3886 M ( )S 
F3S50 Ji 
694 3982 M (Address=GetAddress\("CONTROLTASK"\);)[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 54 58 59 49 54 59 49 50 58 45 59 34
26  0]xS 
2127 3982 M ( )S 
694 4076 M (Write_)[77 27 23 23 35  0]xS 
920 4076 M (TSAR\(Address\);)[49 45 59 53 27 59 41 41 27 36 31 32 26  0]xS 
1470 4076 M ( )S 
694 4169 M (Write_Data\(5,1\))[77 27 23 23 35 41 58 36 24 35 27 41 20 40  0]xS 
1227 4169 M ( )S 
1278 4169 M ( )S 
1570 4169 M ( )S 
1862 4169 M (// write 1 word, setting CONTROLTASK to 5)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20 32 35 22 24 22 41 40 20 54 58 59 50 54 59 49
49 59 45 59 20 24 41 19  0]xS 
3359 4169 M ( )S 
694 4261 M ( )S 
694 4355 M (Address=GetAddress\(\223AOUTBUFFER\224\))[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 27 36 59 58 58 50 54 58 45 46 49 54 36  0]xS 
2047 4355 M ( )S 
2154 4355 M (// Rev. D only: obtain address of I/O buffer)[22 24 20 54 36 40 20 21 58 20 41 41 24 37 24 20 41 41 23 35 24 40 20 36 41 40 27 36 31 32 20 41
27 21 26 23 59 20 41 40 27 27 36  0]xS 
3559 4355 M ( )S 
694 4448 M (Write_TSAR\(Address\))[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32  0]xS 
1446 4448 M ( )S 
1570 4448 M ( )S 
1862 4448 M ( )S 
2154 4448 M ( )S 
694 4542 M (Write_Data\(calibration,N_calibration\))[77 27 23 23 35 41 58 36 24 35 27 36 36 22 23 41 27 35 22 24 41 40 21 57 41 36 36 23 22 41 27 36
22 23 41 41  0]xS 
1940 4542 M ( )S 
2154 4542 M (// Rev. D only: write ADC calibration fil)[22 24 20 54 36 40 20 21 58 20 41 41 24 37 24 20 59 27 22 24 36 20 59 58 53 21 36 36 22 24 41 27
35 22 24 39 41 21 26 22  0]xS 
3475 4542 M (e)S 
3511 4542 M ( )S 
694 4635 M ( )S 
694 4729 M (cmd=Read_CSR;)[36 63 41 46 53 36 36 41 41 54 45 53  0]xS 
1262 4729 M ( )S 
694 4821 M (cmd=SETBIT\(0,cmd\);)[36 63 41 46 45 48 50 54 27 49 28 41 20 36 63 41 27  0]xS 
1432 4821 M ( )S 
1570 4821 M ( )S 
1862 4821 M (// set bit 0 of Ret to 1)[22 24 20 32 35 24 19 40 23 23 20 41 21 40 27 20 54 36 23 20 23 40 20  0]xS 
2550 4821 M ( )S 
694 4915 M (Write_CSR\(cmd\);)[77 27 23 23 35 41 53 45 54 27 36 63 41 27  0]xS 
1289 4915 M ( )S 
1570 4915 M ( )S 
1862 4915 M (// start run without overwriting other bits)[22 24 20 31 24 35 27 22 21 27 41 40 20 59 22 23 40 41 40 24 20 41 40 36 27 58 27 22 22 24 40 40
20 41 23 41 36 27 20 40 23 23  0]xS 
3188 4915 M ( )S 
694 5008 M (while\(Read_CSR & 0x2000\) {;}     // wait until trigger/filter FPGAs are reprogrammed)
[58 41 23 23 36 27 54 36 36 41 41 53 45 53 21 62 21 41 39 41 41 41 41 27 20 39 23 39 20 21 19 21
19 24 22 20 59 36 22 24 19 41 40 22 24 22 20 23 26 23 40 40 36 27 24 27 22 23 23 36 26 21 45 45
59 58 32 21 36 27 36 20 27 36 41 27 41 40 27 36 63 64 35  0]xS 
F3S61 Ji 
3525 5008 M ( )S 
694 5119 M ( )S 
LH
(%%[Page: 19]%%) = 
%%PageTrailer

%%Page: 20 20
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (20)[49  0]xS 
; F1S61 Ji 
633 866 M (3.4)[53 28  0]xS 
768 866 M ( )S 
866 866 M (ADC calibration files)[68 71 71 28 54 54 27 27 60 38 53 32 28 59 59 28 32 27 27 55  0]xS 
1818 866 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (For revision)[52 50 32 24 33 43 49 27 38 27 49  0]xS 
1106 1113 M (-)S 
1138 1113 M (D modules, XIA provides individual calibration files to compensate for )
[70 24 75 49 49 48 28 43 38 25 25 71 31 70 24 49 32 49 49 27 49 42 38 25 27 49 48 27 49 27 49 49
43 27 25 43 43 27 27 49 32 43 27 27 49 49 24 32 27 28 43 37 25 27 49 24 43 50 74 49 44 49 38 42
28 42 25 32 49 32  0]xS 
633 1225 M (some ADC nonlinearities. The calibration data a)[38 48 75 43 24 72 70 65 24 49 48 49 27 28 48 43 43 32 27 28 27 43 39 24 24 60 48 43 24 43 43 27
28 48 33 43 27 28 48 49 24 49 43 27 43 24  0]xS 
2516 1225 M (re provided as a set of files named )[33 43 25 49 32 49 48 28 48 43 49 24 43 38 24 43 24 39 43 27 25 48 33 24 32 27 28 42 38 26 48 43
76 43 49  0]xS 
633 1337 M ("DGFnQxxxx.bin" )[40 70 71 52 49 70 50 48 49 50 24 49 27 49 40  0]xS 
1395 1337 M (-)S 
1427 1337 M ( xxxx being the serial number of the module, and n is either 1 or 4. )
[23 49 49 48 50 24 49 43 27 49 46 25 27 49 43 24 39 43 32 27 43 27 24 49 50 75 48 43 33 25 48 32
25 27 49 42 25 75 48 49 49 27 43 24 25 43 49 49 24 49 24 27 38 24 44 28 27 48 43 32 25 48 25 48
33 24 49 24  0]xS 
633 1449 M (The calibration file contains a set of numbers, in binary form, which have to be )
[59 49 43 24 43 43 27 27 49 33 43 27 27 49 49 24 32 27 27 43 25 42 49 49 27 44 27 49 38 24 43 24
38 43 27 25 48 32 25 48 49 75 50 42 33 38 24 24 27 49 24 50 27 49 43 33 47 25 32 49 33 75 24 24
71 48 27 43 49 24 50 43 48 43 25 28 48 25 48 43  0]xS 
633 1561 M (downloaded to the trigger/ filter FPGA of the corresp)[48 49 70 49 27 49 43 48 43 49 24 27 49 24 28 48 43 24 28 32 28 49 47 44 32 28 24 32 27 27 28 43
32 25 53 54 70 70 25 48 32 25 27 50 42 25 43 48 33 33 43 38  0]xS 
2709 1561 M (onding module every time that )[49 48 49 27 50 46 26 75 48 49 49 27 43 24 43 50 42 34 47 26 27 27 75 43 24 27 49 43 27  0]xS 
633 1673 M (FPGA is reprogrammed. )[52 55 71 70 24 28 37 25 32 43 48 33 49 48 33 44 76 75 42 49 24  0]xS 
1617 1673 M ( )S 
633 1785 M ( )S 
633 1897 M (Consequently, host routines have to write the calibration data to the DSP's I/O buffer )
[65 49 48 38 43 49 48 43 49 27 28 47 24 25 48 49 38 27 25 32 48 49 27 29 48 43 38 24 49 43 49 42
25 27 49 24 70 32 27 28 42 25 27 50 43 24 43 42 28 28 49 32 43 27 27 49 48 25 48 43 28 42 25 27
49 24 27 49 43 24 71 54 54 17 38 25 31 27 70 25 48 50 32 32 44 32  0]xS 
F5S61 Ji 
633 2009 M (prior to each)[48 38 28 48 38 25 27 48 25 43 48 43  0]xS 
F3S61 Ji 
1141 2009 M ( 'program fippi' control run \(RUNTASK = 0; CONTROLTASK = 5\). The )
[24 17 49 32 50 48 32 44 75 24 32 28 49 49 27 16 25 43 48 49 27 32 49 27 25 32 48 49 25 32 66 70
70 59 71 55 69 24 56 24 49 27 24 65 71 70 59 65 71 58 60 70 55 69 24 56 24 49 32 24 24 60 48 43
 0]xS 
633 2120 M (I/O buffer resides in the DSP memory )[31 27 70 25 48 50 32 32 44 32 24 32 43 38 27 49 43 38 24 28 48 25 27 48 43 26 70 53 54 25 76 43
75 49 34 47  0]xS 
2137 2120 M (beginning at the address given by the DSP variable )[49 44 48 27 49 48 27 50 48 25 43 27 25 27 48 43 25 42 49 49 32 43 38 38 25 48 27 49 42 49 24 51
47 24 27 50 43 24 70 55 53 25 48 44 32 27 43 49 27 43  0]xS 
633 2232 M ("AOUTBUFFER". The control run then transfers the calibration data to the FPGA.   )
[40 70 70 70 59 65 72 53 53 60 65 40 24 25 59 49 43 24 44 48 49 27 32 49 27 25 32 48 49 24 28 48
43 49 24 27 33 42 49 38 32 44 32 38 24 28 48 43 24 43 43 27 28 48 32 43 27 28 48 49 24 49 43 28
43 24 28 48 25 27 48 43 26 52 55 71 70 24 24 25  0]xS 
633 2344 M (Refer to table 8 for details.)[65 43 32 43 32 24 27 49 24 28 42 49 27 43 25 48 26 32 48 32 25 48 43 28 42 28 28 38  0]xS 
1676 2344 M ( )S 
633 2456 M ( )S 
633 2568 M (Revision)[65 43 48 28 38 27 49  0]xS 
979 2568 M (-)S 
1011 2568 M (E modules, with the 14)[60 24 75 49 48 49 27 43 38 24 25 70 27 28 49 24 28 48 43 24 49  0]xS 
1912 2568 M (-)S 
1944 2568 M (bit ADC architecture,  do not need ADC calibration )[48 28 27 24 70 70 66 24 43 32 43 48 28 27 44 43 27 48 33 42 25 24 24 49 49 24 49 48 28 24 49 43
42 49 25 70 70 66 25 43 43 27 27 49 32 43 27 27 49 49  0]xS 
633 2680 M (files. Mak)[32 27 27 43 38 24 25 85 44  0]xS 
1027 2680 M (e sure the I/O buffer contains only zeros before a \221program fippi\222 control run. )
[43 24 38 49 33 43 24 27 49 43 25 31 27 70 25 49 49 32 32 43 32 26 42 49 49 27 43 27 49 38 24 49
48 29 46 26 42 43 32 49 38 25 49 43 32 49 32 43 25 43 24 32 49 32 50 47 33 44 75 24 33 27 49 48
27 33 25 43 48 49 27 32 49 27 25 32 48 49 24  0]xS 
4062 2680 M ( )S 
633 2792 M ( )S 
F1S61 Ji 
633 3002 M (3.5)[53 28  0]xS 
768 3002 M ( )S 
866 3002 M (Run types and data buffering)[70 60 59 27 34 52 60 54 53 29 53 60 59 27 61 53 32 54 27 60 60 32 32 53 38 28 59  0]xS 
2211 3002 M ( )S 
F3S61 Ji 
633 3138 M ( )S 
633 3250 M (When the DSP receives an event interrupt, it responds by gathering the requested data )
[89 50 44 48 25 27 49 42 25 71 53 54 25 32 44 43 43 27 49 43 37 25 44 48 25 42 49 43 49 27 24 27
49 27 43 32 32 49 49 27 24 25 27 27 25 32 42 38 49 50 48 49 38 24 50 47 25 48 43 27 49 43 32 28
49 48 24 28 48 43 24 33 42 49 50 42 38 28 43 48 25 48 43 27 43  0]xS 
633 3361 M (from the RTPUs.  We minimize the dead time associated with)[32 32 49 75 24 27 50 43 24 65 60 53 70 38 24 25 26 90 43 26 75 27 49 27 75 27 43 43 24 27 49 43
24 50 43 42 49 24 28 27 76 43 24 43 38 39 48 43 27 43 28 42 49 24 70 28 27  0]xS 
3046 3361 M ( the interrupt routine by )[24 27 49 43 24 27 49 27 43 32 32 49 49 28 24 32 49 49 27 27 49 43 24 50 46  0]xS 
633 3473 M (writing the intermediate data to a buffer and deferring the event)
[70 32 27 27 28 49 47 24 28 48 43 24 28 48 28 42 34 75 43 49 27 43 27 43 25 49 43 27 43 24 28 48
25 42 25 48 49 32 33 43 32 25 42 49 49 24 50 43 33 42 34 32 27 50 46 25 27 49 42 26 42 49 43 49
 0]xS 
3108 3473 M (-)S 
3140 3473 M (related computations. )[33 43 27 43 27 43 49 25 43 50 74 49 49 27 43 27 27 49 49 38 24  0]xS 
633 3585 M (Those are performed by an event processing routine, which is executed in regular, not )
[59 49 48 38 43 25 42 32 43 25 49 43 32 32 50 33 75 43 49 24 50 47 26 42 49 24 43 49 43 48 28 24
49 32 49 43 43 38 38 27 50 47 25 32 49 48 28 28 48 43 25 24 70 49 27 43 48 25 27 38 24 43 50 43
42 49 27 43 49 24 27 49 24 34 43 47 49 28 43 32 24 25 48 49 27  0]xS 
633 3697 M (interrupt, mode.  A global write and a global read point)[27 49 27 43 32 32 49 48 28 24 24 75 49 49 43 25 24 24 70 26 47 28 48 49 44 27 24 70 33 27 27 43
24 43 49 48 25 43 25 48 27 48 49 43 27 25 33 42 43 49 25 49 49 27 49  0]xS 
2785 3697 M (er control writing to and reading )[43 32 24 43 48 49 27 33 48 27 25 70 32 27 27 28 49 47 24 28 49 25 42 49 49 24 32 43 43 49 27 49
48  0]xS 
633 3809 M (from the data buffer.  The interrupt routine updates the write pointer, while the event )
[32 32 49 75 24 27 50 43 24 49 42 28 43 24 49 48 33 32 43 32 25 24 25 60 49 43 25 27 48 28 43 32
32 48 49 27 25 32 48 49 27 28 48 43 24 49 49 48 43 29 43 38 25 27 49 42 25 70 32 27 27 43 25 48
49 27 49 27 43 32 24 25 70 48 28 27 43 25 27 49 43 24 43 49 42 49 27  0]xS 
633 3921 M (processing routine increments the read pointer.  The read pointer is incremented to point )
[48 33 48 43 43 38 38 27 50 47 25 32 48 49 27 28 48 43 24 28 48 43 33 44 75 43 49 27 38 24 27 49
43 24 33 43 43 49 24 49 48 27 49 27 43 32 25 24 25 60 48 43 25 32 43 43 49 24 49 49 27 49 27 43
32 24 27 38 25 27 49 42 32 44 75 43 49 27 43 48 25 27 49 24 49 48 28 48 28  0]xS 
633 4033 M (to the next event only after the event compu)[27 49 24 27 49 43 24 49 43 49 27 25 43 48 43 49 27 24 49 49 28 47 24 43 32 28 43 32 24 28 48 43
24 43 50 43 48 28 24 43 50 74 49  0]xS 
2346 4033 M (tations are finished. )[27 43 27 27 49 49 38 24 43 32 43 24 32 27 49 27 38 49 43 49 24  0]xS 
3134 4033 M ( )S 
633 4145 M ( )S 
633 4257 M (There are two data buffers to choose from:  the linear 8192 words long I/O buffer, and a )
[59 49 43 32 43 25 43 32 43 24 27 70 49 24 50 43 27 43 24 49 48 33 33 43 33 38 24 27 49 24 43 49
48 49 38 43 24 32 32 50 75 27 25 24 27 49 43 24 27 27 49 43 43 32 24 49 49 48 49 24 70 50 32 49
38 24 27 49 50 46 26 31 28 70 25 49 49 32 32 43 32 24 26 42 49 49 24 43  0]xS 
633 4369 M (circular level)[43 27 32 43 48 28 42 33 24 28 43 49 42  0]xS 
1143 4369 M (-)S 
1175 4369 M (1 data buffer with room for 2048 words.  The buffer for the raw data is )
[49 24 49 42 29 42 25 48 49 32 33 43 32 25 70 27 27 49 24 32 49 50 75 24 32 49 32 24 49 48 49 49
24 71 49 32 49 38 24 24 25 59 49 42 25 48 49 32 33 43 32 25 32 49 32 25 27 49 43 24 33 43 70 24
49 43 27 43 24 27 38  0]xS 
633 4481 M (chosen automatically according to the run type, as liste)[43 48 49 38 43 48 25 42 49 27 50 75 43 27 27 43 43 27 29 47 24 44 43 44 49 32 48 28 49 47 24 28
48 25 27 48 43 25 32 48 49 24 30 46 50 43 24 24 43 39 25 27 27 38 27  0]xS 
2771 4481 M (d below in table 10. )[49 24 49 43 27 49 70 24 27 49 24 27 43 49 27 43 24 49 49 24  0]xS 
3565 4481 M ( )S 
633 4593 M (Note that because the level)[70 48 28 43 24 27 49 43 27 24 49 43 44 42 49 38 43 24 27 49 43 24 27 43 50 43  0]xS 
1681 4593 M (-)S 
1713 4593 M (1 buffer is shorter, the total amount of trace data that it can )
[49 24 49 48 33 32 43 33 24 27 38 24 38 49 49 32 27 43 32 24 25 27 49 42 26 27 49 27 43 27 24 43
75 49 48 49 27 25 48 33 24 27 33 43 43 43 24 50 42 28 44 24 27 49 43 27 24 27 28 24 43 43 48  0]xS 
633 4712 M (accept is limited to about 50)[43 42 44 43 49 27 24 28 37 25 27 27 75 28 27 43 48 25 27 49 24 43 48 49 49 27 24 49  0]xS 
F7S61 Ji 
1733 4712 M (m)S 
F3S61 Ji 
1788 4712 M (s.)[38  0]xS 
1850 4712 M ( )S 
633 4823 M ( )S 
F0S61 Ji 
633 5035 M (3.5.1)[53 28 53 27  0]xS 
849 5035 M ( )S 
925 5035 M (MCA Runs)[81 70 65 27 70 54 53  0]xS 
1394 5035 M ( )S 
F3S61 Ji 
633 5169 M ( )S 
633 5281 M (If all you want to do is to collect spectra data should be sent to the circular level)
[32 32 24 43 27 28 26 47 48 49 24 70 43 49 27 24 28 48 25 48 49 24 28 38 24 27 49 24 43 49 27 27
43 43 27 24 38 49 43 43 27 33 43 24 49 43 27 43 24 38 49 48 50 27 49 24 49 43 24 38 43 49 27 24
27 49 24 28 48 43 24 43 28 32 43 48 27 44 32 25 27 43 48 43  0]xS 
3742 5281 M (-)S 
3775 5281 M (1 buffer )[48 25 48 49 32 33 43 32  0]xS 
633 5393 M (whe)[70 48  0]xS 
794 5393 M (re they are constantly being overwritten, after they have been processed.  We do not )
[32 43 25 27 48 45 47 25 43 33 43 24 43 49 49 37 28 43 48 27 29 46 26 48 43 27 50 48 24 49 49 43
32 70 33 27 27 27 43 49 24 25 43 32 28 43 33 24 27 49 44 46 25 49 43 49 43 24 49 43 43 49 24 49
32 49 44 42 38 38 44 49 24 24 26 89 44 24 49 49 24 49 48 28  0]xS 
633 5505 M (allow the write pointer to pass the read pointer. This ensures that every event collected by )
[43 27 27 49 70 24 27 49 43 24 70 32 28 27 43 24 49 48 28 48 28 42 33 24 27 50 24 49 43 38 38 24
27 49 43 24 32 43 43 48 26 48 49 27 49 27 43 32 24 25 59 50 27 38 24 43 49 38 48 33 42 38 25 27
49 42 28 24 43 49 43 34 47 24 43 49 44 48 28 24 43 48 28 27 43 43 27 43 48 25 50 47  0]xS 
633 5617 M (the interrupt routine will be processed.  If, at high count rates the level)
[27 49 42 25 27 49 27 43 32 32 49 48 28 24 32 49 48 28 27 49 42 25 70 27 27 28 24 49 42 25 48 33
48 43 43 38 39 43 48 25 24 25 31 32 25 25 43 27 25 48 28 47 49 25 43 49 48 49 27 25 32 42 28 43
38 24 27 49 43 24 27 43 50 42  0]xS 
3370 5617 M (-)S 
3402 5617 M (1 )[49  0]xS 
3475 5617 M (buffer should fill )[49 49 32 32 43 32 25 38 48 49 49 27 49 24 32 27 28 27  0]xS 
633 5729 M (up, events are ignored until there is room again in the level)
[48 49 24 25 43 48 43 49 27 38 24 43 33 43 24 29 46 49 50 32 43 48 25 48 50 27 27 28 24 27 49 43
32 43 24 27 38 25 32 48 49 75 24 44 48 44 27 48 25 27 49 24 27 49 43 24 27 43 49 43  0]xS 
2924 5729 M (-)S 
2956 5729 M (1 buffer to store intermediate )[49 24 49 48 32 34 42 33 24 27 49 24 38 27 49 32 44 24 27 49 27 43 32 75 43 49 28 43 27 43  0]xS 
633 5841 M (data.)[48 43 27 43  0]xS 
819 5841 M ( )S 
LH
(%%[Page: 20]%%) = 
%%PageTrailer

%%Page: 21 21
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (21)[49  0]xS 
; F0S61 Ji 
633 867 M (3.5.2)[53 28 53 27  0]xS 
849 867 M ( )S 
925 867 M (List Mode Runs)[53 23 48 28 27 81 53 55 53 27 71 54 54  0]xS 
1600 867 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (If, on the other hand, you want to operate the DGF)[32 32 24 25 48 49 24 28 48 43 24 49 27 49 43 32 24 50 43 48 49 24 27 46 49 50 24 70 43 49 27 24
27 49 24 49 49 43 32 43 27 43 24 27 50 43 24 70 72  0]xS 
2607 1113 M (-)S 
2639 1113 M (4C in multi)[48 66 24 27 49 24 75 49 27 27  0]xS 
3083 1113 M (-)S 
3115 1113 M (parametric or list mode )[48 43 32 44 76 43 27 32 28 42 26 48 32 25 27 27 38 27 25 75 48 49 43  0]xS 
633 1225 M (and collect data on an event)[43 48 49 24 43 49 27 27 43 43 27 24 49 43 27 43 24 50 49 24 43 48 25 43 49 43 49  0]xS 
1716 1225 M (-)S 
1748 1225 M (by)[50  0]xS 
1844 1225 M (-)S 
1878 1225 M (eve)[42 50  0]xS 
2013 1225 M (nt basis, including energies, time stamps, pulse shape )[49 27 24 49 43 38 27 38 24 24 28 48 43 27 49 49 27 50 46 25 43 49 43 33 48 27 43 38 24 25 27 27
76 43 24 38 27 44 76 49 38 24 24 49 49 27 38 43 24 38 49 43 48 43  0]xS 
633 1337 M (analysis values, and wave forms, you should direct the intermediate data directly to the )
[43 48 43 29 46 38 27 38 24 50 43 27 49 43 38 24 24 43 49 48 25 71 43 49 43 25 32 48 33 75 38 25
26 47 48 49 24 38 49 49 48 28 48 25 48 27 33 42 44 27 25 27 49 43 24 27 49 27 43 32 75 43 48 29
42 28 43 24 49 42 28 42 25 48 29 32 43 42 28 29 47 24 27 49 24 27 49 43  0]xS 
633 1449 M (I/O buffer \(linear buffer\).  The event processing routine will overwrite some of the )
[31 27 70 25 48 50 32 32 44 32 24 32 28 27 49 42 44 32 25 48 49 32 33 43 32 32 26 24 24 60 48 43
24 43 49 43 48 28 24 49 32 49 43 43 38 38 27 50 48 24 32 50 48 28 27 49 42 25 70 27 27 28 24 49
48 43 32 70 32 28 27 43 24 38 49 76 42 25 48 33 24 27 49 43  0]xS 
633 1561 M (intermediate data with fina)[27 49 27 43 32 75 43 48 29 42 28 42 25 48 43 27 43 26 70 27 27 49 24 32 28 48  0]xS 
1678 1561 M (l data, but the overall structure will not change.  The data )
[27 25 48 43 27 43 25 24 49 48 27 25 27 49 43 24 49 48 43 33 43 27 27 25 38 27 32 49 43 27 49 32
42 25 70 27 27 28 24 49 48 28 24 43 48 43 50 48 43 25 25 24 60 48 43 25 48 43 27 43  0]xS 
633 1673 M (format is described in section 3.6.  The linear I/O buffer can, obviously, hold only a finite )
[32 49 32 76 42 28 24 27 38 25 48 43 38 43 32 27 49 43 48 25 27 49 24 39 43 43 28 27 49 48 25 48
25 48 25 24 24 60 48 43 25 27 27 49 43 42 32 26 31 27 70 25 49 49 32 32 43 32 25 43 43 49 24 24
49 49 48 28 48 49 38 29 47 24 24 49 49 27 49 24 49 48 29 46 25 43 24 32 27 49 27 27 43  0]xS 
633 1785 M (number of events.  Using the known data structure, you should compute the maximum )
[48 49 75 49 42 33 24 50 32 24 43 50 42 49 27 38 25 24 24 70 38 28 49 48 24 27 49 43 24 48 49 48
70 49 24 50 43 27 43 24 38 27 33 48 43 27 49 33 44 24 26 46 49 49 24 38 49 48 49 27 49 24 43 50
75 48 49 27 43 24 28 48 44 24 75 43 50 27 75 50 75  0]xS 
633 1897 M (number of events ah)[48 49 75 49 42 33 24 50 32 24 43 50 42 49 27 38 25 42  0]xS 
1424 1897 M (ead of time and store this in the variable "MAXEVENTS".  It is not )
[43 43 48 26 48 32 25 27 27 75 43 24 43 49 49 24 38 27 49 33 43 24 27 49 27 38 24 28 48 25 27 49
42 25 48 43 32 28 43 48 27 43 25 40 86 71 70 60 70 59 71 60 53 40 24 25 25 31 27 25 27 38 24 49
49 27  0]xS 
633 2009 M (recommended to perform any run in which RUNTASK is not 769 with MAXEVENTS=0 )
[32 43 42 50 76 75 43 48 49 43 49 24 27 49 24 50 43 32 32 50 32 76 24 43 49 47 25 33 48 49 24 27
49 24 71 48 27 43 49 24 66 70 70 60 70 55 69 24 27 38 25 48 49 27 25 48 49 49 24 70 27 27 49 24
87 71 70 60 70 59 70 60 54 55 49  0]xS 
633 2120 M (when you are using more than one DGF)[70 48 43 49 26 47 49 48 25 42 34 42 25 48 38 28 49 47 25 75 50 32 44 24 27 49 43 49 24 49 48 43
24 70 72  0]xS 
2192 2120 M (-)S 
2224 2120 M (4C and they are linked together.  In any module, )[49 65 24 43 49 48 25 27 50 43 47 26 42 32 43 25 27 27 50 47 43 49 24 28 49 48 43 27 50 42 33 24
24 26 32 48 25 42 50 47 25 75 49 48 49 27 43 24  0]xS 
633 2232 M (the run will stop if the ne)[27 49 42 25 32 49 48 25 70 27 27 27 25 38 27 49 48 25 27 32 24 28 48 43 24 49  0]xS 
1611 2232 M (xt event won't fit into the linear buffer, but since previous events )
[50 27 24 43 49 42 49 27 25 70 48 49 17 27 24 32 28 27 24 27 49 27 49 24 28 48 43 24 28 27 49 42
43 32 25 48 49 32 33 43 32 25 24 49 48 27 25 38 27 49 43 42 25 49 32 43 49 27 49 49 37 25 43 48
43 49 27 38  0]xS 
633 2344 M (may have been of different sizes, module no.1 may accept the event while module 2 does )
[75 44 47 24 50 43 49 42 25 48 44 43 49 24 49 32 24 49 27 32 33 43 33 44 49 27 24 38 28 42 43 38
24 25 75 48 49 49 27 43 24 49 48 25 48 26 75 44 46 26 43 43 44 43 48 28 24 27 49 43 24 43 49 42
49 27 25 70 48 28 27 43 25 75 49 48 49 27 43 24 49 24 49 49 43 38  0]xS 
633 2456 M (not.  In other words, the last event may have seen only part of the system active.  If you )
[48 49 27 25 24 24 31 49 24 49 27 49 44 32 24 70 49 32 49 38 24 24 28 48 43 25 28 43 38 27 24 43
49 42 49 27 25 76 44 47 24 49 43 50 42 25 38 43 42 49 25 49 49 28 47 24 49 42 33 27 24 50 32 24
27 49 43 24 40 47 38 27 44 75 24 44 43 27 27 49 43 24 25 25 31 32 26 47 49 48  0]xS 
633 2568 M (set the M)[38 43 27 24 27 49 43 24  0]xS 
994 2568 M (AXEVENTS variable correctly, the first module to reach the limit will stop the )
[71 70 59 70 60 70 60 54 24 49 44 32 27 43 48 28 42 25 43 48 33 32 43 43 27 30 46 25 24 27 49 43
24 32 28 33 37 28 24 75 49 48 49 27 43 24 28 48 25 32 44 42 43 49 24 28 48 43 24 28 28 75 27 27
25 70 27 27 27 25 38 27 49 48 25 27 49 42  0]xS 
633 2680 M (run, and the event will be processed correctly in all involved modules, c.f. section 4. )
[32 49 48 25 24 43 48 49 24 28 48 43 24 43 50 43 48 28 24 70 27 28 27 24 49 43 24 49 32 48 43 43
38 38 43 48 26 43 48 32 33 43 43 27 30 46 25 27 49 24 43 28 27 25 27 48 49 49 27 49 43 48 25 74
49 49 48 28 43 38 24 24 43 24 32 25 24 39 43 43 27 27 49 49 24 49 24  0]xS 
3935 2680 M ( )S 
633 2792 M ( )S 
633 2904 M (In a multi)[31 49 25 43 24 75 49 27 27  0]xS 
1010 2904 M (-)S 
1042 2904 M (parametric setup in which you record energies, time stamps, etc on an event)
[50 43 32 44 75 43 28 32 27 43 24 38 43 28 49 49 24 27 49 24 70 49 27 43 49 25 47 49 48 25 33 42
43 50 32 49 24 44 48 43 33 47 28 43 38 24 25 27 27 76 43 24 38 28 42 75 49 38 24 26 42 28 43 25
49 48 25 42 49 24 43 49 43 48  0]xS 
3995 2904 M (-)S 
633 3016 M (by)[49  0]xS 
729 3016 M (-)S 
762 3016 M (event basis you can still request histogramming of energies, e.g. for monitoring )
[43 49 42 49 27 25 48 43 38 27 38 27 46 49 49 24 44 43 48 25 38 27 27 27 28 24 32 43 49 48 43 38
27 25 48 28 38 27 49 47 32 44 76 75 27 50 48 24 49 32 25 43 48 43 33 48 28 43 38 24 25 43 25 48
24 24 32 50 32 24 75 50 49 27 27 49 32 27 50 47  0]xS 
633 3128 M (purposes.  You can do any number of runs in a row.  The first run would be started with )
[48 49 32 49 49 37 43 38 25 24 24 70 49 49 24 44 43 48 25 48 49 24 43 50 46 26 48 50 75 49 43 33
24 49 32 24 32 49 49 37 25 27 49 24 43 25 32 50 70 24 25 24 59 49 43 24 32 28 32 38 27 24 32 49
49 24 70 49 48 28 48 25 49 43 25 38 27 43 32 27 43 48 25 70 27 27 49  0]xS 
633 3240 M (bit 1 of the interface CSR set to 1.  This clears all histograms in memory.  Subsequ)
[48 28 27 24 49 24 49 32 24 28 48 43 24 28 48 28 42 33 32 42 44 43 24 66 54 65 25 38 43 27 24 27
49 24 49 24 25 24 59 49 27 38 25 42 28 43 42 32 38 25 43 27 28 24 49 27 38 28 49 47 32 44 75 38
24 27 49 24 76 44 75 49 34 46 25 24 25 54 49 48 38 43 49  0]xS 
3857 3240 M (ent )[43 49 27  0]xS 
633 3352 M (runs would complete when the linear data buffer is full.  Once it has been read out you )
[32 49 48 38 24 71 48 49 27 49 24 43 49 75 48 28 43 28 42 25 70 49 43 49 24 28 48 43 24 28 27 49
42 43 32 25 49 43 27 43 24 49 49 32 33 43 32 24 29 38 24 32 49 27 27 24 25 24 70 49 43 43 24 27
27 25 48 43 38 24 49 43 43 48 26 33 43 43 48 25 48 49 27 26 47 49 48  0]xS 
633 3464 M (resume running with bit 1 of the interface CSR set to 0.  This keeps the histogram )
[32 43 38 48 76 43 24 32 49 49 48 28 49 48 24 70 28 27 49 24 49 27 27 25 48 25 48 32 25 27 49 42
25 27 49 27 43 32 32 44 43 42 25 66 53 66 24 38 44 27 24 28 48 25 48 25 24 24 60 48 28 38 24 48
42 43 49 38 24 27 49 43 24 49 27 39 27 50 47 32 44 75  0]xS 
633 3576 M (memory intact and you can accumulate spectra over many runs.  The following )
[75 43 75 49 34 47 24 27 49 27 44 43 27 25 42 49 49 26 47 48 49 24 44 43 49 24 43 44 42 49 75 49
28 43 27 43 24 38 49 43 43 27 33 43 24 49 49 43 32 25 76 42 51 47 24 32 49 48 38 25 24 24 60 49
43 25 32 48 28 27 49 70 27 50 46  0]xS 
633 3688 M (pseud)[48 38 43 49  0]xS 
859 3688 M (ocode illustrates this.)[49 43 49 48 43 24 28 27 27 49 38 27 32 43 27 43 38 24 28 48 29 38  0]xS 
1685 3688 M ( )S 
633 3799 M ( )S 
633 3911 M (There are two run start commands, NewRun and ResumeRun.  NewRun is called with bit )
[59 49 43 32 43 25 43 32 43 24 27 70 49 25 32 49 49 24 38 27 43 32 27 25 44 48 76 75 43 49 48 38
25 24 71 43 70 65 49 48 25 43 48 49 25 65 43 38 49 75 43 65 49 48 25 24 24 71 43 70 65 49 49 24
27 38 25 42 43 27 28 43 48 25 70 27 27 49 24 49 27 27  0]xS 
633 4023 M (1 of the CSR set, while for a ResumeRun command that bit is cleared.  The difference )
[48 25 48 33 24 27 49 43 24 65 54 65 24 38 43 27 25 24 70 49 27 27 43 24 33 49 32 25 42 25 65 43
38 49 75 43 65 49 49 24 43 49 76 75 44 49 48 25 27 49 43 27 24 49 27 27 25 27 38 24 43 27 43 43
32 43 49 24 24 25 59 50 42 25 48 28 32 32 43 33 43 48 44 43  0]xS 
633 4135 M (between the two commands lies in launch procedure only.  The ac)
[48 43 27 71 42 43 49 24 27 49 43 24 28 70 48 26 42 50 75 76 44 48 49 38 24 28 27 43 38 24 27 49
24 27 43 49 49 42 49 24 49 32 49 43 43 49 49 32 43 24 49 48 29 46 25 25 24 60 48 43 25 43  0]xS 
3205 4135 M (tual data taking )[27 49 43 27 25 48 43 27 44 24 28 43 47 27 50 48  0]xS 
633 4247 M (proceeds exactly the same in both cases.)[48 33 48 43 43 43 48 38 26 42 50 43 43 27 28 47 24 27 49 43 24 39 43 76 43 24 27 49 24 49 49 27
49 24 43 43 38 42 38  0]xS 
2202 4247 M ( )S 
633 4359 M ( )S 
633 4471 M ( )S 
F2S50 Ji 
633 5854 M (   Table )[20 21 20 54 40 45 24 36  0]xS 
913 5854 M (9)S 
954 5854 M (: Command sequence for multiple runs in a row.  )[26 21 58 41 67 67 41 45 45 20 32 36 45 45 36 46 36 36 20 27 41 36 21 67 45 23 26 24 43 24 36 20
36 45 45 32 19 24 44 21 41 20 36 40 58 21 20  0]xS 
2673 5854 M ( )S 
0 Lj 1 Lc 6 Lw N 4046 4502 M 601 4502 I 601 5728 I 4046 5728 I C 
: 1 0 scol  O ; : 0.973 0.973 +S K 
; F3S50 Ji 
665 4609 M (cmd=Read_CSR\(\))[36 63 41 46 53 36 36 41 41 54 44 54 27  0]xS 
1264 4609 M ( )S 
1541 4609 M (// read value o)[22 24 20 27 36 36 40 21 40 36 23 41 36 19  0]xS 
2003 4609 M (f interface CSR)[27 20 23 40 24 36 26 27 36 36 36 21 53 45  0]xS 
2507 4609 M ( )S 
665 4702 M (cmd=setbit\(1,retval\))[36 63 41 46 32 35 23 40 23 23 26 41 21 27 35 23 40 36 23  0]xS 
1326 4702 M ( )S 
1541 4702 M (// set bit 1 to 1, ie NewRun command )[22 24 20 32 35 24 19 40 23 23 20 41 19 24 41 19 41 20 20 23 36 21 58 36 59 53 41 41 20 36 40 63
64 36 41 41  0]xS 
2777 4702 M ( )S 
665 4796 M (cmd=setbit\(0,retval\))[36 63 41 46 32 35 23 40 23 23 26 41 21 27 35 23 40 36 23  0]xS 
1326 4796 M ( )S 
1541 4796 M (// set bit 0 to 1, ie start a new run   )[22 24 20 32 35 24 19 40 23 23 20 41 19 24 41 19 41 20 20 23 36 20 31 23 36 27 23 20 36 21 41 36
58 20 26 41 41 20 21  0]xS 
2668 4796 M ( )S 
665 4889 M (Write_CSR\(retval\))[77 27 22 24 35 41 53 45 53 28 27 36 23 40 36 24  0]xS 
1282 4889 M ( )S 
1541 4889 M (// issue NewRun command)[22 24 19 23 32 32 41 36 20 58 36 59 53 41 41 21 35 40 64 63 36 40  0]xS 
2418 4889 M ( )S 
665 4983 M (cmd=clrbit\(1,cmd\))[36 63 41 46 36 22 27 40 23 23 27 41 21 35 63 41  0]xS 
1276 4983 M ( )S 
1541 4983 M (// clear bit 1 of retval, use retval for the ResumeRun comm)[22 24 20 35 23 36 36 28 20 40 22 24 19 41 21 40 27 20 27 35 24 40 36 23 21 19 41 32 36 20 27 36
23 39 36 23 21 26 41 27 20 23 41 36 20 54 36 31 41 63 36 54 41 41 20 36 40 63  0]xS 
3451 4983 M (and)[36 40  0]xS 
3568 4983 M ( )S 
665 5075 M ( )S 
665 5169 M (for\(k=1; k<Nruns; k++\){)[27 41 27 27 40 46 40 23 21 40 45 59 27 41 41 31 23 21 40 46 45 28  0]xS 
1482 5169 M ( )S 
665 5262 M (   while\(Read_CSR\(\) AND 0x2000\) {; }  // wait until run has ended, use bit)
[20 21 20 59 40 23 23 35 27 54 36 36 41 41 53 45 54 27 27 21 58 58 59 20 41 41 41 41 41 40 27 20
38 24 20 39 20 20 22 24 20 58 35 24 22 21 41 39 23 22 24 20 26 41 41 20 41 35 33 20 36 41 41 35
41 20 21 39 33 36 20 40 22  0]xS 
3117 5262 M (-)S 
3143 5262 M (wise AND)[58 23 32 36 20 59 58  0]xS 
3487 5262 M ( )S 
665 5355 M (   Read data and save to file)[20 21 20 54 36 36 41 20 41 35 23 36 21 36 41 40 20 32 36 40 36 20 23 41 20 26 23 23  0]xS 
1562 5355 M ( )S 
665 5449 M (   Write_CSR\(cmd\))[20 21 20 77 26 23 23 36 41 54 44 54 27 36 63 41  0]xS 
1297 5449 M ( )S 
1541 5449 M (// issue ResumeRun command)[22 24 19 23 32 32 41 36 20 54 36 31 41 63 36 53 41 41 21 36 40 63 63 36 41  0]xS 
2526 5449 M ( )S 
665 5542 M ( )S 
665 5635 M (})S 
704 5635 M ( )S 
: 665 5656 123 43 rc 665 5728 M (      )[20 21 20 21 20  0]xS 
; : 787 5656 36 43 rc 787 5728 M ( )S 
; LH
(%%[Page: 21]%%) = 
%%PageTrailer

%%Page: 22 22
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (22)[49  0]xS 
; 633 865 M (In response to a NewRun, the DSP will re)[31 49 25 32 43 38 48 49 49 38 43 24 27 49 24 43 25 70 43 70 65 49 50 24 24 28 48 43 25 70 54 54
24 70 27 28 27 24 32  0]xS 
2262 865 M (-)S 
2295 865 M (evaluate all parameter settings in so far they )[43 49 42 28 48 43 28 43 25 42 28 27 24 49 43 32 44 76 42 28 43 32 24 38 43 27 27 28 49 48 38 24
27 49 24 38 49 24 32 43 32 25 27 49 44 47  0]xS 
633 977 M (affect its data taking p)[43 32 32 44 42 28 24 27 28 37 25 48 43 28 42 25 27 44 47 28 49 48 24  0]xS 
1497 977 M (rocedures, and the DSP will clear the I/O buffer, the level)[32 49 44 42 49 49 32 43 38 24 24 43 49 49 24 27 50 43 24 70 54 54 24 70 28 27 27 25 43 28 42 43
32 25 27 49 42 26 32 27 70 25 48 49 32 33 43 32 24 25 27 49 42 25 28 43 48 43  0]xS 
3741 977 M (-)S 
3773 977 M (1 buffer )[48 25 48 49 32 33 43 32  0]xS 
633 1089 M (and the spectrum memory, before beginning the actual data acquisition.  In the revision)
[43 48 49 24 27 49 43 24 38 49 43 43 27 32 50 75 25 75 44 75 48 33 47 25 25 48 44 32 49 32 43 24
50 44 47 28 48 49 27 50 47 24 27 50 43 24 44 43 27 48 43 28 24 49 42 28 42 25 44 42 49 49 27 38
27 27 28 48 49 24 25 24 31 50 24 27 49 43 24 32 43 49 27 38 27 49  0]xS 
4030 1089 M (-)S 
4062 1089 M (D )[70  0]xS 
633 1201 M (modules this may take up to 4ms.)[75 48 49 49 27 43 38 24 27 49 27 38 25 75 45 47 24 28 43 48 43 24 49 49 25 27 49 24 49 75 38  0]xS 
1938 1201 M ( )S 
633 1313 M ( )S 
633 1425 M (When receiving a ResumeRun request, the DSP assumes that all DG)
[89 50 44 48 25 32 44 42 43 28 48 27 50 48 24 43 24 65 43 38 50 76 43 65 49 48 25 32 42 49 49 43
38 27 24 25 27 48 43 25 71 54 54 24 43 39 38 48 75 43 38 24 28 48 43 27 25 43 27 27 24 71  0]xS 
3302 1425 M (F settings remain )[52 24 38 43 28 27 27 50 47 38 25 33 43 76 42 28 48  0]xS 
633 1536 M (unchanged from the previous run.  It will also refrain from erasing the spectrum memory, )
[48 49 43 49 42 50 48 43 48 25 33 32 49 75 25 27 49 42 25 48 33 42 50 27 49 49 38 24 32 49 48 25
24 24 31 28 24 70 27 28 27 24 43 27 38 49 24 32 44 32 33 43 27 49 24 33 32 49 75 25 42 34 42 38
28 49 47 24 28 49 43 24 38 49 43 44 27 32 49 75 25 75 44 75 48 34 47 24  0]xS 
633 1648 M (and will reset the global read and write pointers, which is the equivalent of flushing the )
[43 48 49 24 70 28 27 27 24 33 42 38 43 27 25 27 49 42 26 47 28 48 49 43 27 24 34 42 43 49 24 43
49 48 25 71 32 27 27 43 25 48 49 27 49 27 43 32 38 24 25 71 48 28 42 49 24 28 38 24 27 49 43 24
43 49 48 27 49 43 27 43 49 27 24 49 32 24 33 28 48 38 49 27 50 47 24 27 49 43  0]xS 
633 1760 M (data buffers, without physically zeroing out their content)[48 43 27 43 25 48 49 32 33 43 32 38 24 25 70 27 27 49 49 48 28 24 49 49 48 38 27 43 43 27 28 47
24 44 43 32 49 27 50 47 25 48 49 27 25 27 48 43 28 32 24 44 48 49 27 43 49  0]xS 
2843 1760 M (s.  A ResumeRun request is )[38 24 25 24 70 25 65 43 38 48 75 43 65 49 49 24 33 43 48 49 43 38 27 24 28 38  0]xS 
633 1880 M (followed by actual data acquisition within about 10)[32 49 27 27 49 70 43 48 25 50 47 24 43 43 27 49 43 27 24 50 43 27 43 24 44 43 48 49 27 38 28 27
27 49 48 25 70 27 27 49 27 49 24 43 49 48 49 27 25 47  0]xS 
F7S61 Ji 
2630 1879 M (m)S 
F3S61 Ji 
2685 1880 M (s. )[38 25  0]xS 
2772 1880 M ( )S 
633 1991 M ( )S 
633 2103 M (The DSP code can also create a compressed output data format. If the raw data is directed )
[59 49 43 24 70 55 53 24 43 49 50 42 25 43 43 49 24 43 27 38 49 24 44 32 43 43 27 43 25 43 24 43
50 75 49 33 42 38 38 43 49 24 49 49 27 48 50 27 25 48 43 27 43 25 32 48 33 75 43 27 25 25 32 32
25 27 49 42 25 32 44 70 25 49 43 27 43 24 27 38 25 48 27 33 42 43 27 43 49  0]xS 
633 2215 M (to the level)[27 49 24 27 49 43 24 27 43 49 43  0]xS 
1065 2215 M (-)S 
1097 2215 M (1 buffer, the DSP has access to pulse shapes.  However, only energies)
[49 24 49 48 32 34 42 32 25 24 27 49 43 25 70 54 53 25 49 43 38 24 44 43 43 43 38 38 24 27 49 24
49 49 27 38 43 25 38 49 42 49 43 38 24 24 25 70 49 70 42 50 43 32 24 25 48 49 29 47 24 44 49 43
33 46 29 42  0]xS 
3818 2215 M ( and )[25 43 48 49  0]xS 
633 2327 M (time stamps of the final data are written to the output buffer; all other event data are )
[27 27 75 43 24 38 28 43 75 49 38 24 49 32 24 28 48 43 24 33 27 49 43 28 24 49 42 28 42 25 43 33
43 24 70 32 27 28 27 43 48 25 27 49 24 27 49 43 24 49 48 29 48 49 27 24 49 49 32 32 43 32 27 25
42 28 27 24 49 27 49 43 32 25 43 49 42 49 28 25 48 43 27 43 25 42 33 43  0]xS 
633 2439 M (suppressed. This allows a more compact output format \(see section 3.6\), which helps to )
[38 48 49 49 32 43 38 38 42 49 24 25 59 49 27 38 24 43 27 28 48 70 38 25 43 25 75 48 33 42 26 42
50 75 49 43 42 28 24 49 48 28 48 49 27 24 33 48 33 75 43 27 25 32 39 43 42 25 38 44 42 28 27 49
48 25 48 25 48 32 25 24 70 50 27 43 48 25 48 43 28 48 38 24 28 48  0]xS 
633 2551 M (reduce the necessary readout bandwidth. )[32 43 48 49 43 43 24 27 50 43 24 49 43 43 43 38 38 43 34 47 25 32 43 44 48 49 49 27 24 49 43 48
49 70 27 49 27 49 24  0]xS 
2238 2551 M ( )S 
633 2663 M ( )S 
633 2775 M ( )S 
F0S61 Ji 
633 2986 M (3.5.3)[53 28 53 27  0]xS 
849 2986 M ( )S 
925 2986 M (Fast List Mode Runs)[59 54 48 28 27 53 23 48 28 27 81 53 55 53 28 70 54 54  0]xS 
1816 2986 M ( )S 
F3S61 Ji 
633 3120 M (In Fast List)[31 49 26 52 43 38 27 26 58 27 38  0]xS 
1076 3120 M ( Mode, data are collected on an event)[25 86 48 49 43 24 24 49 43 27 43 25 44 32 43 24 43 49 27 27 43 43 28 43 49 24 49 48 25 43 48 25
42 50 43 49  0]xS 
2530 3120 M (-)S 
2563 3120 M (by)[49  0]xS 
2659 3120 M (-)S 
2692 3120 M (event basis, but waveforms are not )[43 49 43 48 28 24 49 42 38 28 38 24 24 49 49 27 24 70 43 50 42 34 48 32 75 38 25 43 33 42 25 48
49 27  0]xS 
633 3232 M (read)[32 43 42  0]xS 
799 3232 M (. The output can again be stored in standard or compressed format. If the linear I/O )
[24 25 59 50 43 24 49 48 28 48 49 27 25 42 43 49 24 44 48 43 29 48 25 48 43 25 37 28 48 33 42 49
24 28 48 25 38 27 43 48 49 43 32 49 24 50 33 24 43 48 75 49 33 43 38 38 43 48 25 32 50 33 75 42
28 24 25 31 33 24 27 50 43 24 27 27 49 43 43 32 25 31 28 70  0]xS 
633 3344 M (buffer is selected as the intermediate buffer, energies and time stamps are reported in t)
[48 49 32 32 43 32 25 27 38 24 38 43 27 44 43 27 43 49 24 43 38 24 27 50 43 24 27 49 27 43 32 76
43 49 27 43 27 43 24 49 48 33 33 42 33 24 25 43 49 43 33 48 28 42 38 25 42 49 49 24 27 28 75 42
25 38 27 44 75 48 38 25 43 33 42 25 33 43 48 49 32 27 43 49 24 27 49 24  0]xS 
3991 3344 M (he )[48 43  0]xS 
633 3456 M (format described in section 3.6. If the circular Level)[32 49 32 76 42 28 24 49 42 38 44 32 28 48 43 49 24 27 49 24 38 43 43 27 28 49 49 24 49 24 49 24
24 33 32 24 27 49 43 24 43 27 33 43 49 27 43 32 25 59 44 49 43  0]xS 
2660 3456 M (-)S 
2692 3456 M (1 buffer is selected as the )[49 24 49 49 32 32 44 32 24 27 38 25 38 42 28 43 42 29 42 49 24 43 39 24 28 48 43  0]xS 
633 3568 M (intermediate buffer, energies and time stamps are reported in the compressed data format. )
[27 49 27 43 32 75 43 48 29 42 28 42 25 48 49 32 33 43 32 25 24 43 49 43 33 48 27 43 38 24 43 49
49 24 27 28 75 43 24 38 28 43 75 49 38 24 44 32 43 25 33 42 49 49 32 27 43 49 24 27 49 24 27 49
43 25 43 49 75 49 32 43 38 39 43 49 24 49 42 28 43 24 32 50 32 76 42 28 24  0]xS 
4148 3568 M ( )S 
LH
(%%[Page: 22]%%) = 
%%PageTrailer

%%Page: 23 23
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (23)[49  0]xS 
; 633 865 M ( )S 
633 981 M ( )S 
1370 981 M (Intermediate )[32 48 28 43 33 75 43 49 27 43 27 43  0]xS 
1370 1093 M (buffer)[49 49 32 32 43  0]xS 
1607 1093 M ( )S 
1954 981 M (Output data)[71 48 27 49 49 27 24 49 43 27  0]xS 
2411 981 M ( )S 
3012 981 M (DSP Variables)[71 53 54 25 70 43 32 28 43 49 27 43  0]xS 
3588 981 M ( )S 
: N 587 889 4 4 rp C 
 L ; : N 587 889 4 4 rp C 
 L ; : N 591 889 734 4 rp C 
 L ; : N 1325 889 4 4 rp C 
 L ; : N 1329 889 580 4 rp C 
 L ; : N 1909 889 4 4 rp C 
 L ; : N 1913 889 1054 4 rp C 
 L ; : N 2967 889 4 4 rp C 
 L ; : N 2971 889 1274 4 rp C 
 L ; : N 4245 889 4 4 rp C 
 L ; : N 4245 889 4 4 rp C 
 L ; : N 587 893 4 224 rp C 
 L ; : N 1325 893 4 224 rp C 
 L ; : N 1909 893 4 224 rp C 
 L ; : N 2967 893 4 224 rp C 
 L ; : N 4245 893 4 224 rp C 
 L ; 633 1208 M (List Mode)[58 27 38 28 25 86 48 49  0]xS 
1035 1208 M ( )S 
633 1320 M (\(standard\))[32 38 27 43 49 48 43 32 49  0]xS 
1026 1320 M ( )S 
1370 1208 M (Linear )[59 27 49 44 42 33  0]xS 
1370 1320 M (buffer)[49 49 32 32 43  0]xS 
1607 1320 M ( )S 
1954 1208 M (Energies, time stamps, 5 )[60 49 42 33 48 27 43 38 24 25 27 27 76 43 24 38 28 43 75 49 38 24 25 48  0]xS 
1954 1320 M (PSA values, and wave )[54 54 70 24 50 42 28 48 43 38 24 25 43 48 49 25 70 43 49 43  0]xS 
1954 1432 M (forms in Linear buffer.)[33 48 32 75 38 25 27 49 25 58 27 49 44 43 32 24 49 49 33 32 43 32  0]xS 
2845 1432 M ( )S 
1954 1544 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 1544 M ( )S 
3012 1208 M (RUNTASK = 256)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 1208 M ( )S 
3012 1320 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 1320 M ( )S 
3012 1432 M (\(CHANHEADLEN = 9\) )[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25 48 32  0]xS 
3990 1432 M ( )S 
: N 587 1117 4 3 rp C 
 L ; : N 591 1117 734 3 rp C 
 L ; : N 1325 1117 4 3 rp C 
 L ; : N 1329 1117 580 3 rp C 
 L ; : N 1909 1117 4 3 rp C 
 L ; : N 1913 1117 1054 3 rp C 
 L ; : N 2967 1117 4 3 rp C 
 L ; : N 2971 1117 1274 3 rp C 
 L ; : N 4245 1117 4 3 rp C 
 L ; : N 587 1120 4 448 rp C 
 L ; : N 1325 1120 4 448 rp C 
 L ; : N 1909 1120 4 448 rp C 
 L ; : N 2967 1120 4 448 rp C 
 L ; : N 4245 1120 4 448 rp C 
 L ; 633 1660 M (List Mode )[58 27 38 28 25 86 48 49 43  0]xS 
1059 1660 M (-)S 
1091 1660 M ( )S 
633 1772 M (Compression 1)[65 49 75 48 32 43 38 38 27 49 49 24  0]xS 
1219 1772 M ( )S 
1370 1660 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 1772 M (buffer)[49 49 32 32 43  0]xS 
1607 1772 M ( )S 
1954 1660 M (Energies, time stamps, )[60 49 42 33 48 27 43 38 24 25 27 27 76 43 24 38 28 43 75 49 38 24  0]xS 
1954 1772 M (and 5 PSA values in )[43 49 49 24 49 24 54 54 70 24 49 43 27 49 43 38 24 27 49  0]xS 
1954 1884 M (Linear buffer. )[59 27 49 44 42 33 24 49 48 33 32 43 32 25  0]xS 
2518 1884 M ( )S 
1954 1996 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 1996 M ( )S 
3012 1660 M (RUNTASK = 257)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 1660 M ( )S 
3012 1772 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 1772 M ( )S 
3012 1884 M (\(CHANHEADLEN = 9\))[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25 48  0]xS 
3965 1884 M ( )S 
: N 587 1568 4 4 rp C 
 L ; : N 591 1568 734 4 rp C 
 L ; : N 1325 1568 4 4 rp C 
 L ; : N 1329 1568 580 4 rp C 
 L ; : N 1909 1568 4 4 rp C 
 L ; : N 1913 1568 1054 4 rp C 
 L ; : N 2967 1568 4 4 rp C 
 L ; : N 2971 1568 1274 4 rp C 
 L ; : N 4245 1568 4 4 rp C 
 L ; : N 587 1572 4 448 rp C 
 L ; : N 1325 1572 4 448 rp C 
 L ; : N 1909 1572 4 448 rp C 
 L ; : N 2967 1572 4 448 rp C 
 L ; : N 4245 1572 4 448 rp C 
 L ; 633 2112 M (List Mode )[58 27 38 28 25 86 48 49 43  0]xS 
1059 2112 M (-)S 
1091 2112 M ( )S 
633 2224 M (Compression 2)[65 49 75 48 32 43 38 38 27 49 49 24  0]xS 
1219 2224 M ( )S 
1370 2112 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 2224 M (buffer)[49 49 32 32 43  0]xS 
1607 2224 M ( )S 
1954 2112 M (Energies, time stamps, )[60 49 42 33 48 27 43 38 24 25 27 27 76 43 24 38 28 43 75 49 38 24  0]xS 
1954 2224 M (and  2 PSA values in )[43 49 49 24 24 49 24 55 53 70 25 48 43 27 49 43 38 24 28 48  0]xS 
1954 2336 M (Linear buffer. )[59 27 49 44 42 33 24 49 48 33 32 43 32 25  0]xS 
2518 2336 M ( )S 
1954 2448 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 2448 M ( )S 
3012 2112 M (RUNTASK = 258)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 2112 M ( )S 
3012 2224 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 2224 M ( )S 
3012 2336 M (\(CHANHEADLEN = 4)[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25  0]xS 
3932 2336 M (\))S 
3965 2336 M ( )S 
: N 587 2020 4 4 rp C 
 L ; : N 591 2020 734 4 rp C 
 L ; : N 1325 2020 4 4 rp C 
 L ; : N 1329 2020 580 4 rp C 
 L ; : N 1909 2020 4 4 rp C 
 L ; : N 1913 2020 1054 4 rp C 
 L ; : N 2967 2020 4 4 rp C 
 L ; : N 2971 2020 1274 4 rp C 
 L ; : N 4245 2020 4 4 rp C 
 L ; : N 587 2024 4 448 rp C 
 L ; : N 1325 2024 4 448 rp C 
 L ; : N 1909 2024 4 448 rp C 
 L ; : N 2967 2024 4 448 rp C 
 L ; : N 4245 2024 4 448 rp C 
 L ; 633 2564 M (List Mode )[58 27 38 28 25 86 48 49 43  0]xS 
1059 2564 M (-)S 
1091 2564 M ( )S 
633 2676 M (Compression 3)[65 49 75 48 32 43 38 38 27 49 49 24  0]xS 
1219 2676 M ( )S 
1370 2564 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 2676 M (buffer)[49 49 32 32 43  0]xS 
1607 2676 M ( )S 
1954 2564 M (Energies and time )[60 49 42 33 48 27 43 38 24 43 49 49 24 27 28 75 43  0]xS 
1954 2676 M (stamps in Linear buffer..)[38 28 43 74 49 38 24 28 48 26 57 27 50 43 44 32 24 49 48 32 34 42 33 24  0]xS 
2914 2676 M ( )S 
1954 2787 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 2787 M ( )S 
3012 2564 M (RUNTASK = 259)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 2564 M ( )S 
3012 2676 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 2676 M ( )S 
3012 2787 M (\(CHANHEADLEN = 2\))[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25 48  0]xS 
3965 2787 M ( )S 
: N 587 2472 4 4 rp C 
 L ; : N 591 2472 734 4 rp C 
 L ; : N 1325 2472 4 4 rp C 
 L ; : N 1329 2472 580 4 rp C 
 L ; : N 1909 2472 4 4 rp C 
 L ; : N 1913 2472 1054 4 rp C 
 L ; : N 2967 2472 4 4 rp C 
 L ; : N 2971 2472 1274 4 rp C 
 L ; : N 4245 2472 4 4 rp C 
 L ; : N 587 2476 4 336 rp C 
 L ; : N 1325 2476 4 336 rp C 
 L ; : N 1909 2476 4 336 rp C 
 L ; : N 2967 2476 4 336 rp C 
 L ; : N 4245 2476 4 336 rp C 
 L ; 633 2904 M (Fast List Mode )[52 44 38 27 26 58 27 38 27 25 85 49 50 43  0]xS 
1246 2904 M (-)S 
1278 2904 M ( )S 
633 3016 M (\(standard\))[32 38 27 43 49 48 43 32 49  0]xS 
1026 3016 M ( )S 
1370 2904 M (Linear )[59 27 49 44 42 33  0]xS 
1370 3016 M (buffer)[49 49 32 32 43  0]xS 
1607 3016 M ( )S 
1954 2904 M (Energies, time stamps, )[60 49 42 33 48 27 43 38 24 25 27 27 76 43 24 38 28 43 75 49 38 24  0]xS 
1954 3016 M (and 5 PSA values in )[43 49 49 24 49 24 54 54 70 24 49 43 27 49 43 38 24 27 49  0]xS 
1954 3128 M (Line)[59 27 49  0]xS 
2133 3128 M (ar buffer.)[42 33 24 49 48 33 32 43 32  0]xS 
2494 3128 M ( )S 
1954 3240 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 3240 M ( )S 
3012 2904 M (RUNTASK = 512)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 2904 M ( )S 
3012 3016 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 3016 M ( )S 
3012 3128 M (\(CHANHEADLEN = 9\))[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25 48  0]xS 
3965 3128 M ( )S 
: N 587 2812 4 4 rp C 
 L ; : N 591 2812 734 4 rp C 
 L ; : N 1325 2812 4 4 rp C 
 L ; : N 1329 2812 580 4 rp C 
 L ; : N 1909 2812 4 4 rp C 
 L ; : N 1913 2812 1054 4 rp C 
 L ; : N 2967 2812 4 4 rp C 
 L ; : N 2971 2812 1274 4 rp C 
 L ; : N 4245 2812 4 4 rp C 
 L ; : N 587 2816 4 448 rp C 
 L ; : N 1325 2816 4 448 rp C 
 L ; : N 1909 2816 4 448 rp C 
 L ; : N 2967 2816 4 448 rp C 
 L ; : N 4245 2816 4 448 rp C 
 L ; 633 3356 M (Fast List Mode )[52 44 38 27 26 58 27 38 27 25 85 49 50 43  0]xS 
1246 3356 M (-)S 
1278 3356 M ( )S 
633 3468 M (Compression 1)[65 49 75 48 32 43 38 38 27 49 49 24  0]xS 
1219 3468 M ( )S 
1370 3356 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 3468 M (buffer)[49 49 32 32 43  0]xS 
1607 3468 M ( )S 
1954 3356 M (Energies, time stamps, )[60 49 42 33 48 27 43 38 24 25 27 27 76 43 24 38 28 43 75 49 38 24  0]xS 
1954 3468 M (and 5 PSA values in )[43 49 49 24 49 24 54 54 70 24 49 43 27 49 43 38 24 27 49  0]xS 
1954 3580 M (Linear buffer.)[59 27 49 44 42 33 24 49 48 33 32 43 32  0]xS 
2494 3580 M ( )S 
1954 3691 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 3691 M ( )S 
3012 3356 M (RUNTASK = 513)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 3356 M ( )S 
3012 3468 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 3468 M ( )S 
3012 3580 M (\(CH)[33 65  0]xS 
3180 3580 M (ANHEADLEN = 9\))[70 70 70 60 70 72 58 59 70 25 55 25 48  0]xS 
3965 3580 M ( )S 
: N 587 3264 4 4 rp C 
 L ; : N 591 3264 734 4 rp C 
 L ; : N 1325 3264 4 4 rp C 
 L ; : N 1329 3264 580 4 rp C 
 L ; : N 1909 3264 4 4 rp C 
 L ; : N 1913 3264 1054 4 rp C 
 L ; : N 2967 3264 4 4 rp C 
 L ; : N 2971 3264 1274 4 rp C 
 L ; : N 4245 3264 4 4 rp C 
 L ; : N 587 3268 4 447 rp C 
 L ; : N 1325 3268 4 447 rp C 
 L ; : N 1909 3268 4 447 rp C 
 L ; : N 2967 3268 4 447 rp C 
 L ; : N 4245 3268 4 447 rp C 
 L ; 633 3807 M (Fast List Mode )[52 44 38 27 26 58 27 38 27 25 85 49 50 43  0]xS 
1246 3807 M (-)S 
1278 3807 M ( )S 
633 3919 M (Compression 2)[65 49 75 48 32 43 38 38 27 49 49 24  0]xS 
1219 3919 M ( )S 
1370 3807 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 3919 M (buffer)[49 49 32 32 43  0]xS 
1607 3919 M ( )S 
1954 3807 M (Energies, time stamps, )[60 49 42 33 48 27 43 38 24 25 27 27 76 43 24 38 28 43 75 49 38 24  0]xS 
1954 3919 M (and 2 PSA values in )[43 49 49 24 49 24 54 54 70 24 49 43 27 49 43 38 24 27 49  0]xS 
1954 4031 M (Linear buffer.)[59 27 49 44 42 33 24 49 48 33 32 43 32  0]xS 
2494 4031 M ( )S 
1954 4143 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 4143 M ( )S 
3012 3807 M (RUNTASK = 514)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 3807 M ( )S 
3012 3919 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 3919 M ( )S 
3012 4031 M (\(CHANHEADLEN = 4\))[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25 48  0]xS 
3965 4031 M ( )S 
: N 587 3715 4 4 rp C 
 L ; : N 591 3715 734 4 rp C 
 L ; : N 1325 3715 4 4 rp C 
 L ; : N 1329 3715 580 4 rp C 
 L ; : N 1909 3715 4 4 rp C 
 L ; : N 1913 3715 1054 4 rp C 
 L ; : N 2967 3715 4 4 rp C 
 L ; : N 2971 3715 1274 4 rp C 
 L ; : N 4245 3715 4 4 rp C 
 L ; : N 587 3719 4 448 rp C 
 L ; : N 1325 3719 4 448 rp C 
 L ; : N 1909 3719 4 448 rp C 
 L ; : N 2967 3719 4 448 rp C 
 L ; : N 4245 3719 4 448 rp C 
 L ; 633 4259 M (Fast List Mode )[52 44 38 27 26 58 27 38 27 25 85 49 50 43  0]xS 
1246 4259 M (-)S 
1278 4259 M ( )S 
633 4371 M (Compression 3)[65 49 75 48 32 43 38 38 27 49 49 24  0]xS 
1219 4371 M ( )S 
1370 4259 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 4371 M (buffer)[49 49 32 32 43  0]xS 
1607 4371 M ( )S 
1954 4259 M (Energies a)[60 49 42 33 48 27 43 38 24  0]xS 
2361 4259 M (nd time )[49 49 24 27 28 75 43  0]xS 
1954 4371 M (stamps in Linear buffer.)[38 28 43 74 49 38 24 28 48 26 57 27 50 43 44 32 24 49 48 32 34 42 33  0]xS 
2889 4371 M ( )S 
1954 4483 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 4483 M ( )S 
3012 4259 M (RUNTASK = 515)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 4259 M ( )S 
3012 4371 M (MAXEVENTS = <calculate>)[86 70 70 61 70 59 70 61 53 24 56 24 56 42 43 28 42 49 27 43 27 43  0]xS 
4172 4371 M ( )S 
3012 4483 M (\(CHANHEADLEN = 2\))[33 65 70 70 70 70 59 71 72 58 59 70 25 55 25 48  0]xS 
3965 4483 M ( )S 
: N 587 4167 4 4 rp C 
 L ; : N 591 4167 734 4 rp C 
 L ; : N 1325 4167 4 4 rp C 
 L ; : N 1329 4167 580 4 rp C 
 L ; : N 1909 4167 4 4 rp C 
 L ; : N 1913 4167 1054 4 rp C 
 L ; : N 2967 4167 4 4 rp C 
 L ; : N 2971 4167 1274 4 rp C 
 L ; : N 4245 4167 4 4 rp C 
 L ; : N 587 4171 4 336 rp C 
 L ; : N 1325 4171 4 336 rp C 
 L ; : N 1909 4171 4 336 rp C 
 L ; : N 2967 4171 4 336 rp C 
 L ; : N 4245 4171 4 336 rp C 
 L ; 633 4599 M (MCA Mode)[85 66 70 25 86 48 49  0]xS 
1105 4599 M ( )S 
1370 4599 M (Circular )[66 27 32 43 49 27 43 32  0]xS 
1370 4711 M (buffer)[49 49 32 32 43  0]xS 
1607 4711 M ( )S 
1954 4599 M (Spectra in MCA block)[54 49 42 43 28 33 42 25 27 49 25 86 65 70 24 49 27 49 44  0]xS 
2832 4599 M ( )S 
3012 4599 M (RUNTASK = 769)[66 70 70 59 70 55 69 24 56 24 49 48  0]xS 
3721 4599 M ( )S 
3012 4711 M (MAXEVENTS=0 )[86 70 70 61 70 59 70 61 53 56 48  0]xS 
3741 4711 M ( )S 
: N 587 4507 4 4 rp C 
 L ; : N 591 4507 734 4 rp C 
 L ; : N 1325 4507 4 4 rp C 
 L ; : N 1329 4507 580 4 rp C 
 L ; : N 1909 4507 4 4 rp C 
 L ; : N 1913 4507 1054 4 rp C 
 L ; : N 2967 4507 4 4 rp C 
 L ; : N 2971 4507 1274 4 rp C 
 L ; : N 4245 4507 4 4 rp C 
 L ; : N 587 4511 4 223 rp C 
 L ; : N 587 4734 4 4 rp C 
 L ; : N 587 4734 4 4 rp C 
 L ; : N 591 4734 734 4 rp C 
 L ; : N 1325 4511 4 223 rp C 
 L ; : N 1325 4734 4 4 rp C 
 L ; : N 1329 4734 580 4 rp C 
 L ; : N 1909 4511 4 223 rp C 
 L ; : N 1909 4734 4 4 rp C 
 L ; : N 1913 4734 1054 4 rp C 
 L ; : N 2967 4511 4 223 rp C 
 L ; : N 2967 4734 4 4 rp C 
 L ; : N 2971 4734 1274 4 rp C 
 L ; : N 4245 4511 4 223 rp C 
 L ; : N 4245 4734 4 4 rp C 
 L ; : N 4245 4734 4 4 rp C 
 L ; F2S50 Ji 
633 4861 M (Table )[53 41 45 23 36  0]xS 
852 4861 M (10)[41  0]xS 
933 4861 M (: Summary of run types and data formats)[28 20 45 45 67 67 41 36 41 20 40 27 21 36 45 44 21 27 41 45 36 32 20 41 45 45 20 45 41 27 41 19
28 41 36 67 41 26  0]xS 
2373 4861 M (.  )[20 21  0]xS 
2434 4861 M ( )S 
F3S61 Ji 
633 5017 M ( )S 
F1S61 Ji 
633 5227 M (3.6)[53 28  0]xS 
768 5227 M ( )S 
866 5227 M (Output data structures)[75 60 32 59 60 33 27 59 54 33 53 28 54 32 38 60 54 32 60 38 54  0]xS 
1915 5227 M ( )S 
F3S61 Ji 
633 5363 M ( )S 
633 5475 M (Output data are available in two different memory blocks. The multichannel analyser )
[70 48 28 48 49 27 25 48 43 27 43 25 42 32 43 26 42 49 43 27 27 43 49 27 44 24 28 48 25 27 70 49
24 49 27 32 32 43 32 43 49 27 25 75 44 75 48 35 47 25 48 27 49 43 48 38 24 24 60 49 43 24 75 49
27 28 27 43 49 43 49 48 44 27 25 43 48 43 28 47 39 43 32  0]xS 
633 5587 M (\(MCA\) block for modules with serial numbers C0100)[32 85 66 70 32 24 49 27 50 44 47 25 32 48 33 25 75 48 49 49 27 44 38 24 70 27 28 48 25 38 43 32
27 43 27 24 49 49 75 48 44 32 38 24 66 48 49 49  0]xS 
2727 5587 M (-)S 
2759 5587 M (C0150 resides in the DSP's )[66 48 49 49 48 25 32 43 38 27 48 43 38 25 27 48 25 27 49 44 24 70 53 55 17 37  0]xS 
633 5698 M (program memory and consists of 24)[48 33 49 48 32 44 75 25 75 44 75 48 34 47 24 43 49 49 25 43 49 49 38 27 38 28 37 25 48 33 24 49
 0]xS 
2036 5698 M (-)S 
2068 5698 M (bit wide words. For revision)[49 27 28 24 70 27 49 43 24 70 49 32 49 38 24 25 53 48 32 25 33 43 48 28 38 27 49  0]xS 
3168 5698 M (-)S 
3200 5698 M (D a)[70 25  0]xS 
3338 5698 M (nd revision)[48 49 24 33 44 49 27 38 27 49  0]xS 
3775 5698 M (-)S 
3807 5698 M (E )[59  0]xS 
633 5810 M (DGFs, the MCA block resides in memory external to the DSP. The linear I/O data buffer )
[70 71 52 38 25 24 27 49 43 25 86 65 70 24 49 27 49 44 47 26 32 44 38 27 49 42 38 25 27 49 24 75
44 75 48 34 47 24 43 50 27 43 32 49 43 28 24 27 49 24 28 48 43 24 71 53 54 24 25 60 48 43 24 28
27 49 42 44 32 26 31 28 70 24 49 43 27 43 24 49 49 32 33 43 32  0]xS 
633 5922 M (is located in data memory and consists of 8192 16)[27 38 24 28 48 43 43 27 43 49 24 27 49 24 49 43 27 43 25 75 44 75 48 34 46 26 42 49 49 25 43 48
49 38 27 38 28 38 24 49 32 24 49 48 49 49 24 49  0]xS 
2581 5922 M (-)S 
2613 5922 M (bit words.  )[49 27 28 24 70 49 32 48 38 25 24  0]xS 
3051 5922 M ( )S 
LH
(%%[Page: 23]%%) = 
%%PageTrailer

%%Page: 24 24
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (24)[49  0]xS 
; 633 865 M (The start addresses and lengths of these blocks will be different from one DSP code )
[59 49 43 24 38 27 43 32 27 25 42 49 49 33 43 38 38 42 38 25 43 48 49 24 29 42 50 47 27 49 38 24
49 32 24 27 50 43 38 43 24 49 27 48 44 48 38 24 70 29 27 27 24 49 43 24 49 27 32 32 43 32 43 49
27 25 32 33 49 75 25 48 49 43 25 70 54 53 25 43 49 49 42  0]xS 
633 977 M (variant t)[48 43 32 28 42 49 27 25  0]xS 
954 977 M (o another.  On startup the DSP will record the respective values in the run )
[49 24 43 48 49 27 49 43 32 24 25 25 70 49 24 38 27 43 32 27 49 49 24 27 49 43 24 71 54 53 25 70
27 27 27 25 32 44 43 48 32 50 24 28 48 43 24 32 43 38 49 44 43 27 27 49 43 24 49 42 28 48 43 38
24 28 48 25 28 49 42 25 32 49 48  0]xS 
633 1089 M (summary data section.  The variables AOUTBUFFER and LOUTBUFFER will hold the )
[38 48 76 75 43 34 47 24 50 43 27 43 24 38 43 43 27 27 49 48 25 24 24 61 49 42 25 48 43 32 28 42
49 27 43 38 25 70 71 70 59 65 72 54 52 60 65 25 43 49 48 26 58 70 70 60 65 72 53 53 59 67 24 70
27 27 28 24 49 48 28 48 25 27 49 42  0]xS 
633 1201 M (start address and length of the linear output data buffer, while AENERGYMCA and )
[38 27 43 32 27 24 43 49 49 32 43 38 37 25 44 48 49 24 28 42 50 47 27 49 24 50 32 24 27 49 43 24
27 28 48 43 43 32 24 49 49 27 49 48 28 24 49 42 28 43 24 49 49 32 32 43 32 25 25 70 49 27 27 43
24 70 60 70 59 66 70 71 85 66 70 24 43 48 49  0]xS 
633 1313 M (LENERGYMCA record the a)[58 59 71 59 65 71 71 86 65 70 25 32 43 43 49 32 49 25 27 49 43 24  0]xS 
1792 1313 M (ddress and length of the internal MCA memory.  User code )[49 48 32 43 38 38 25 42 50 49 24 27 43 50 46 28 48 25 49 33 25 27 49 42 25 27 49 27 43 32 49 42
28 25 86 65 70 24 76 43 75 50 33 46 25 24 25 70 38 43 32 26 43 48 49 43  0]xS 
633 1425 M (should access these variables by name to find the correct memory locations.)
[38 48 49 49 27 49 24 43 43 42 43 38 38 24 28 48 43 39 43 24 49 43 32 27 44 49 27 43 38 24 50 46
25 49 43 76 43 24 28 48 25 32 27 49 48 25 27 48 43 26 42 49 32 32 44 43 27 25 75 44 75 49 34 47
24 27 49 43 43 27 27 49 48 39  0]xS 
3590 1425 M ( )S 
633 1536 M ( )S 
F0S61 Ji 
633 1748 M (3.6.1)[53 28 53 27  0]xS 
849 1748 M ( )S 
925 1748 M (MCA data for modules C0100 through C0150)[81 70 65 27 54 53 28 54 27 28 54 32 27 82 54 53 54 22 54 48 28 71 53 55 54 54 27 27 54 33 53 55
54 54 27 70 55 54 54  0]xS 
2878 1748 M ( )S 
F2S50 Ji 
633 3450 M (   Table )[20 21 20 54 40 45 24 36  0]xS 
913 3450 M (11)[40  0]xS 
994 3450 M (: How to read spectrum memory and decode)[27 20 64 40 59 19 28 41 20 36 35 41 45 20 32 45 35 36 27 36 45 67 21 67 36 67 41 36 41 20 41 45
45 20 45 36 36 41 45  0]xS 
2531 3450 M ( the )[20 27 45 36  0]xS 
2680 3450 M (data, for revision)[44 41 28 40 21 19 29 40 36 21 36 35 40 23 31 24 41  0]xS 
3273 3450 M (-)S 
3301 3450 M (C modules.)[58 20 68 40 44 45 23 36 33  0]xS 
3688 3450 M ( )S 
F3S61 Ji 
633 3606 M ( )S 
633 3718 M (For modules with serial numbers C0100)[52 50 32 25 75 49 49 48 28 42 38 25 70 27 27 49 24 38 43 32 27 43 27 25 49 49 75 49 43 32 38 24
65 49 49 48  0]xS 
2197 3718 M (-)S 
2229 3718 M (C0150, the MCA block in the DSP's program )[65 49 49 48 49 24 25 27 49 43 25 85 65 71 24 49 27 48 44 48 24 28 48 25 27 48 43 26 70 54 55 17
38 24 49 32 50 48 32 44 74  0]xS 
633 3830 M (memory has a fixed length but a variable data format, depending on how many spectra )
[75 43 75 49 34 47 24 50 43 38 24 43 24 32 27 50 43 49 24 27 43 50 46 29 48 25 48 49 27 25 42 25
48 43 32 28 42 49 27 43 24 50 43 27 43 24 32 49 33 75 43 27 25 24 49 42 50 43 49 48 27 50 48 24
49 48 25 48 49 70 26 74 43 51 47 24 38 49 43 43 27 33 42  0]xS 
633 3942 M (are to be accumulated.  If only one spectrum is required, it )
[43 32 42 25 27 49 24 49 43 25 43 43 42 50 75 49 27 43 28 43 48 25 24 25 32 33 24 49 48 29 46 25
48 49 43 24 38 50 42 43 28 32 49 75 25 27 38 24 32 43 50 48 28 32 43 48 25 24 27 27  0]xS 
2930 3942 M (will have a length of 8192 )[70 27 27 28 24 49 42 49 43 24 43 24 28 43 49 48 28 49 24 49 32 24 49 49 48 49  0]xS 
633 4054 M (words.  Two spectra will be 4096 words each, and 3 or 4 spectra will be 2048 words )
[70 48 33 48 38 25 24 24 60 70 48 25 38 48 43 43 28 32 43 24 71 27 27 27 26 48 43 24 49 49 48 49
24 71 48 32 49 38 24 44 43 43 48 25 24 43 49 48 26 48 25 48 32 25 48 25 38 48 43 43 27 32 43 25
70 28 27 27 25 48 43 24 49 49 48 49 24 70 49 32 49 38  0]xS 
633 4165 M (each.  The pseudocode above shows how to read internal MCA memory.  DMCA should )
[43 42 43 49 24 25 24 59 50 43 24 49 38 42 49 49 48 43 49 50 42 25 44 48 49 49 42 25 38 48 49 70
38 24 49 49 70 24 27 49 24 33 43 43 49 24 27 49 27 43 32 49 43 27 25 86 65 70 25 76 42 75 50 34
47 24 24 26 70 85 66 70 24 38 49 48 49 27 49  0]xS 
633 4277 M (be an array declared as unsigned integer)[48 43 25 42 49 24 43 33 32 45 47 24 50 43 43 27 43 33 43 48 25 42 38 25 49 49 38 28 47 49 42 49
24 28 48 28 43 48 44  0]xS 
2194 4277 M (-)S 
2226 4277 M (16, while EMCA should be )[49 48 25 24 70 49 27 27 44 24 60 85 66 70 24 38 49 48 49 27 49 24 49 43  0]xS 
3318 4277 M (declared unsigned )[49 44 42 28 42 34 42 49 24 49 49 38 28 47 49 43 49  0]xS 
633 4389 M (integer)[27 49 27 44 46 44  0]xS 
902 4389 M (-)S 
934 4389 M (32.  Program memory of the DSP, in which the spectra are stored, is 24 bits wide.  )
[49 49 24 24 26 53 32 50 48 33 43 75 25 76 44 75 48 34 47 24 49 32 24 28 49 43 24 71 54 54 24 24
28 48 25 70 48 28 43 49 24 28 48 43 24 38 49 43 43 27 32 43 25 43 32 43 24 38 28 48 33 43 49 24
24 29 38 24 49 48 25 48 28 27 38 24 70 27 49 43 24 25  0]xS 
633 4501 M (Each memory location is transferred in two consecutive CAMAC reads.  The higher 16 )
[59 43 43 48 26 75 43 75 49 34 47 24 27 49 44 43 27 27 49 49 24 27 38 24 28 32 43 48 38 32 43 33
32 43 49 24 28 48 25 27 70 49 24 43 48 49 39 43 44 48 28 27 48 43 25 65 70 86 70 65 24 32 44 43
49 38 24 24 25 59 50 42 25 48 29 46 50 43 32 24 49 49  0]xS 
633 4613 M (bits are sent first, followed by the lower 8 bits of the 24)[48 28 27 38 24 43 32 43 24 38 43 49 27 24 32 28 32 38 27 24 25 32 48 28 27 49 70 44 48 25 49 47
24 27 49 43 24 28 48 71 43 32 25 48 25 48 27 28 38 24 49 32 24 27 49 43 24 49  0]xS 
2792 4613 M (-)S 
2824 4613 M (bit )[48 28 27  0]xS 
2951 4613 M (word in the second read.)[70 49 32 49 24 27 49 24 28 48 43 24 38 43 44 49 48 49 24 32 43 43 49  0]xS 
3904 4613 M ( )S 
633 4725 M ( )S 
F0S61 Ji 
633 4936 M (3.6.2)[53 28 53 27  0]xS 
849 4936 M ( )S 
925 4936 M (Histogramming  memory on the revision)[70 22 49 27 54 53 32 54 82 81 23 53 54 27 27 82 54 81 54 33 47 28 53 54 27 28 54 54 27 33 53 49
22 49 23 53  0]xS 
2645 4936 M (-)S 
2677 4936 M (D and revision)[70 27 55 54 54 27 32 54 48 23 48 23 53  0]xS 
3299 4936 M (-)S 
3331 4936 M (E DGFs.)[65 27 71 75 60 48  0]xS 
3705 4936 M ( )S 
F3S61 Ji 
633 5071 M (For revision)[52 50 32 24 33 43 49 27 38 27 49  0]xS 
1106 5071 M (-)S 
1138 5071 M (D and revision)[70 24 43 49 48 25 33 43 48 28 38 27 48  0]xS 
1711 5071 M (-)S 
1743 5071 M (E modules, the MCA block is fixed to 32k words \(24 bit\) per )[60 24 75 49 48 49 27 43 38 24 25 27 49 42 26 85 66 70 25 49 27 49 42 48 24 28 38 24 32 27 50 43
48 25 27 49 24 49 48 48 24 70 50 33 49 38 24 32 49 49 24 49 27 27 32 25 48 43 32  0]xS 
633 5183 M (channel, residing in the external memory. The memory is organized into 8 pages of)
[43 48 43 49 48 43 27 25 24 33 43 38 27 49 27 50 47 24 27 49 24 27 49 43 25 44 50 27 43 32 48 43
28 24 75 44 75 48 34 47 24 25 59 49 43 25 76 44 75 48 34 47 24 28 38 24 49 33 47 44 49 27 43 43
48 25 27 49 27 49 24 49 25 49 43 48 43 38 24 49  0]xS 
3874 5183 M ( 4k )[24 50 48  0]xS 
633 5295 M (words. To read out the spectra to the host, each page has first to be transferred from the )
[70 48 33 48 38 25 24 59 49 24 32 44 43 49 24 49 48 28 24 27 49 43 24 38 50 42 43 28 32 42 25 27
49 24 27 49 43 24 49 48 38 28 24 24 44 43 43 48 25 49 44 48 43 24 50 43 38 24 32 27 32 38 28 24
27 49 24 49 43 24 27 32 43 49 39 32 43 33 32 43 48 25 32 32 50 75 24 27 49 43  0]xS 
633 5406 M (external memory to the I/O data buffer in the DSP memory, then read out by a DMA )
[43 49 27 43 32 49 43 27 24 75 44 75 49 34 47 24 27 49 24 27 49 43 25 31 29 70 24 49 43 27 43 24
49 48 32 33 43 32 25 27 49 24 27 49 43 24 71 55 53 26 74 44 75 49 34 47 24 24 28 48 43 49 25 32
44 43 48 25 48 49 27 25 48 47 25 43 26 71 85 70  0]xS 
633 5518 M (transfer.)[27 32 43 49 38 32 42 33  0]xS 
953 5518 M ( )S 
633 5630 M ( )S 
633 5742 M (The transfer from external memory to DSP memory is accomplished by co)
[59 49 43 24 27 32 43 49 38 33 43 32 24 32 32 50 75 25 43 50 27 43 32 49 42 28 24 75 44 75 48 34
47 24 28 48 25 71 54 54 24 76 44 75 49 34 46 25 27 38 24 44 43 43 49 75 49 27 27 38 49 43 48 25
50 47 24 43  0]xS 
3544 5742 M (ntrol runs as )[49 27 32 49 27 24 32 49 49 38 24 43 38  0]xS 
633 5854 M (outlined in the pseudocode. The DSP variable HOSTIO specifies the channel to read. For )
[48 49 27 28 27 48 43 49 24 28 48 25 27 48 43 25 48 38 43 49 48 49 43 49 48 43 24 25 59 49 43 24
71 54 53 24 50 43 32 27 43 49 27 43 25 71 70 54 60 31 70 25 38 49 43 43 27 32 28 42 38 25 27 50
42 25 43 48 44 49 48 43 27 25 27 49 24 32 43 43 48 25 26 53 48 32  0]xS 
633 5966 M (the first page of the spectrum, start a run with RUNTASK=0, CONTROLTASK=9. For )
[27 49 42 25 32 27 32 38 28 24 49 43 48 43 24 49 32 24 28 49 43 24 38 49 43 43 28 32 49 75 24 24
38 27 43 32 28 25 43 24 32 49 49 24 70 27 27 49 24 66 71 70 59 70 55 69 55 49 24 25 65 70 70 59
66 71 58 60 71 54 69 56 48 25 25 53 48 32  0]xS 
0 Lj 1 Lc 6 Lw N 4222 1854 M 659 1854 I 659 3324 I 4222 3324 I C 
: 1 0 scol  O ; : 0.973 0.973 +S K 
; F3S50 Ji 
723 1961 M (Address=GetAddress\("AENERGYMCA"\))[59 40 41 28 36 31 32 46 58 35 23 59 41 41 27 35 32 31 26 35 58 49 59 50 53 59 58 73 53 59 34  0]xS 
2111 1961 M ( )S 
2183 1961 M (// find the v)[23 23 20 27 23 40 41 19 24 41 36 20  0]xS 
2560 1961 M (ariable AENERGYMCA)[36 26 24 36 39 24 36 20 59 48 59 49 54 59 59 72 53  0]xS 
3372 1961 M ( )S 
723 2055 M (Write_TSAR\(Address\))[77 27 23 23 35 41 50 44 59 53 28 58 41 41 27 36 31 32  0]xS 
1477 2055 M ( )S 
723 2148 M (AMCA=Read_Data\(1\))[59 72 53 59 46 54 36 36 41 41 58 36 23 36 28 40  0]xS 
1467 2148 M ( )S 
1599 2148 M ( )S 
1891 2148 M ( )S 
2183 2148 M (// read the value of AENERGYMCA and store in AMCA)[23 23 20 28 36 36 40 20 22 41 36 21 40 36 23 41 35 20 41 28 20 58 49 58 49 55 59 58 72 54 58 21
36 41 41 20 32 22 41 28 36 19 23 41 21 58 72 54  0]xS 
4047 2148 M ( )S 
723 2242 M ( )S 
723 2335 M (Address=GetAddress\("LENERGYMCA"\))[59 40 41 28 36 31 32 46 58 35 23 59 41 41 27 35 32 31 26 35 48 49 59 50 53 59 58 73 54 58 34  0]xS 
2101 2335 M ( )S 
2183 2335 M (// find the variable LENERGYMCA)[23 23 20 27 23 40 41 19 24 41 36 20 40 36 26 24 36 39 24 36 20 49 49 59 50 53 59 59 72 53  0]xS 
3363 2335 M ( )S 
723 2428 M (Write_TSAR\(Address\))[77 27 23 23 35 41 50 44 59 53 28 58 41 41 27 36 31 32  0]xS 
1477 2428 M ( )S 
723 2521 M (LMCA=Read_Data\(1\))[49 73 53 59 46 53 36 36 41 41 58 36 24 36 27 41  0]xS 
1458 2521 M ( )S 
1599 2521 M ( )S 
1891 2521 M ( )S 
2183 2521 M (// read the value of LENERGYMCA and store)[23 23 20 28 36 36 40 20 22 41 36 21 40 36 23 41 35 20 41 28 20 49 48 60 48 54 59 59 72 53 59 20
36 41 41 20 32 23 41 27  0]xS 
3691 2521 M ( in LMCA)[19 24 41 20 49 72 53  0]xS 
4028 2521 M ( )S 
723 2615 M ( )S 
723 2708 M (Write_TSAR\(AMCA\))[77 27 23 23 35 41 50 44 59 53 28 58 72 54 58  0]xS 
1453 2708 M ( )S 
1599 2708 M ( )S 
1891 2708 M ( )S 
2183 2708 M (// write the MCA start address)[23 23 20 59 26 22 24 36 19 24 41 36 20 72 54 58 20 32 23 36 26 24 20 36 40 41 27 35 32  0]xS 
3163 2708 M ( )S 
723 2801 M (Read_Data\(DMCA,2*LMCA\))[54 36 36 41 41 58 36 23 36 28 58 72 54 58 20 41 40 49 73 53 59  0]xS 
1717 2801 M ( )S 
1891 2801 M ( )S 
2183 2801 M (// read 2*LMCA 16)[23 23 20 28 36 36 40 20 41 40 48 73 54 58 21 41  0]xS 
2826 2801 M (-)S 
2852 2801 M (bit words into the array DMCA)[41 22 24 20 58 41 28 39 33 19 23 40 24 40 20 22 41 36 21 36 27 27 36 38 21 58 73 54  0]xS 
3872 2801 M ( )S 
723 2895 M ( )S 
723 2987 M (for\(k=0; k<LMCA; k+=2\){)[27 41 28 27 40 46 39 24 20 40 46 49 73 53 58 24 20 40 46 46 41 27  0]xS 
1617 2987 M ( )S 
1891 2987 M ( )S 
2183 2987 M (// reconstruct the MCA entry)[23 23 20 28 36 36 40 40 32 23 26 41 35 24 19 23 41 36 21 72 53 59 20 36 40 23 29  0]xS 
3120 2987 M ( )S 
723 3081 M (  EMCA[k]=DMCA[2*k]*256+DMCA[2*k+1])[21 20 49 72 53 59 28 40 27 46 58 73 54 58 28 41 40 40 27 40 41 41 41 46 58 72 54 58 28 41 40 40
46 41  0]xS 
2271 3081 M ( )S 
723 3177 M (})S 
762 3177 M ( )S 
LH
(%%[Page: 24]%%) = 
%%PageTrailer

%%Page: 25 25
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (25)[49  0]xS 
; 633 865 M (subsequent pages, CONTROLTASK = 10. The page number is incremented )
[38 48 49 38 43 48 49 43 49 27 24 49 44 47 43 38 24 25 65 70 70 61 65 71 57 60 71 54 69 25 55 24
49 49 24 24 60 48 43 25 48 44 48 43 24 49 49 75 50 43 32 24 27 38 25 27 49 42 33 43 76 43 49 27
44 48  0]xS 
633 977 M (automatic)[43 48 27 49 75 43 27 27  0]xS 
1016 977 M (ally by the DSP in every control run. )[43 27 29 46 25 50 47 24 27 49 43 25 70 55 53 25 27 49 24 43 48 43 34 47 25 43 49 49 27 32 49 27
24 32 49 49 24  0]xS 
2472 977 M ( )S 
F2S50 Ji 
633 5898 M (Table )[53 41 45 23 36  0]xS 
852 5898 M (12)[41  0]xS 
933 5898 M (: Accessing spectrum memory on the revision)[28 20 59 36 36 35 32 31 23 45 41 19 32 45 36 36 28 36 43 68 20 67 36 67 41 36 41 21 40 45 21 27
45 36 20 36 36 41 22 32 23 41  0]xS 
2501 5898 M (-)S 
2528 5898 M (D and revision)[57 21 41 44 45 21 36 36 40 23 31 23 41  0]xS 
3032 5898 M (-)S 
3059 5898 M (E modules.  )[54 20 67 41 45 45 23 36 32 21 19  0]xS 
3483 5898 M ( )S 
0 Lj 1 Lc 6 Lw N 4134 1100 M 630 1100 I 630 5772 I 4134 5772 I C 
: 1 0 scol  O ; : 0.973 0.973 +S K 
; F3S50 Ji 
694 1207 M (Address=GetAddress\("AOUTBUFFER"\))[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 59 58 59 49 54 58 45 46 49 54 34  0]xS 
2041 1207 M ( )S 
2154 1207 M (// find the variable AOUTBUFFER)[22 24 20 26 24 40 41 19 23 41 36 21 40 36 26 23 36 40 24 36 20 58 59 58 50 53 59 45 45 49  0]xS 
3302 1207 M ( )S 
694 1301 M (Write_TSAR\(Address\))[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32  0]xS 
1447 1301 M ( )S 
694 1394 M (AOUT=Read_Data\(1\))[58 59 58 50 46 53 36 36 41 41 58 36 24 36 27 41  0]xS 
1420 1394 M ( )S 
1570 1394 M ( )S 
1862 1394 M ( )S 
2154 1394 M (// read)[22 24 20 27 36 36  0]xS 
2359 1394 M ( the value of AOUTBUFFER and store in AOUT)[21 22 41 36 21 39 36 24 41 35 20 41 27 21 58 59 58 50 53 59 44 46 49 53 21 36 41 40 21 32 22 41
28 36 19 23 41 21 58 59 58  0]xS 
3960 1394 M ( )S 
694 1487 M ( )S 
694 1581 M (Address=GetAddress\("LOUTBUFFER"\))[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 49 58 59 50 54 58 45 46 50 53 34  0]xS 
2032 1581 M ( )S 
2154 1581 M (// find the variable LOUTBUFFER)[22 24 20 26 24 40 41 19 23 41 36 21 40 36 26 23 36 40 24 36 20 49 58 59 49 54 58 46 45 49  0]xS 
3293 1581 M ( )S 
694 1673 M (Write_TSAR\(Address\))[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32  0]xS 
1447 1673 M ( )S 
694 1767 M (LOUT=Read_Data\(1\))[49 58 58 50 47 53 36 36 41 41 59 36 23 36 27 41  0]xS 
1411 1767 M ( )S 
1570 1767 M ( )S 
1862 1767 M ( )S 
2154 1767 M (// read the value of LOUTBUFFER and store in LOUT)[22 24 20 27 36 36 40 21 22 41 36 21 39 36 24 41 35 20 41 27 21 48 59 58 50 53 60 45 45 49 54 20
36 41 41 20 32 23 41 27 36 19 24 41 20 49 58 58  0]xS 
3941 1767 M ( )S 
694 1860 M ( )S 
694 1954 M (Address=GetAddress\("HOSTIO "\);)[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 59 58 45 50 27 58 21 34 26  0]xS 
1850 1954 M ( )S 
694 2047 M (Write_TSAR\(Address\);)[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32 26  0]xS 
1470 2047 M ( )S 
694 2141 M (Writ)[77 27 23  0]xS 
844 2141 M (e_Data\(channel,1\))[35 41 58 36 24 35 27 36 41 36 40 41 36 22 20 41  0]xS 
1440 2141 M ( )S 
1570 2141 M ( )S 
1862 2141 M ( )S 
2154 2141 M (// write 1 word, setting HOSTIO to selected channel)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20 32 35 22 24 22 41 40 20 59 58 45 49 28 58 21
23 41 19 32 35 24 36 35 23 36 41 21 36 40 35 41 41 35  0]xS 
3847 2141 M ( )S 
694 2233 M ( )S 
694 2326 M (Address=GetAddress\("RUNTASK"\);)[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 54 58 59 49 59 44 60 33 27  0]xS 
1916 2326 M ( )S 
694 2420 M (Write_TSAR\(Address\);)[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32 26  0]xS 
1470 2420 M ( )S 
694 2513 M (Write_Data\(0,1\))[77 27 23 23 35 41 58 36 24 35 27 41 20 40  0]xS 
1227 2513 M ( )S 
1278 2513 M ( )S 
1570 2513 M ( )S 
1862 2513 M ( )S 
2154 2513 M (// write 1 word, setting RUNTASK to 0)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20 32 35 22 24 22 41 40 20 54 58 59 50 59 44 60
20 23 40 21  0]xS 
3440 2513 M ( )S 
694 2607 M ( )S 
694 2700 M (Address=GetAddress\("CONTROLTASK"\);)[58 41 41 27 36 32 32 45 59 35 23 59 41 40 28 35 32 31 26 34 54 58 59 49 54 59 49 50 58 45 59 34
26  0]xS 
2127 2700 M ( )S 
694 2793 M (Write_TSAR\(Address\);)[77 27 23 23 35 41 49 45 59 53 27 59 41 41 27 36 31 32 26  0]xS 
1470 2793 M ( )S 
694 2886 M (Write_Data\(9,1\))[77 27 23 23 35 41 58 36 24 35 27 41 20 40  0]xS 
1227 2886 M ( )S 
1278 2886 M ( )S 
1570 2886 M ( )S 
1862 2886 M ( )S 
2154 2886 M (// write 1 word, setting CONTROLTASK to 9)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20 32 35 22 24 22 41 40 20 54 58 59 50 54 59 49
49 59 45 59 20 24 41 19  0]xS 
3651 2886 M ( )S 
694 2980 M ( )S 
694 3073 M (cmd=Read_CSR;)[36 63 41 46 53 36 36 41 41 54 45 53  0]xS 
1262 3073 M ( )S 
694 3166 M (cmd=SETBIT\(0,Ret\);)[36 63 41 46 45 48 50 54 27 49 28 41 20 54 36 23 27  0]xS 
1405 3166 M ( )S 
1570 3166 M ( )S 
1862 3166 M ( )S 
2154 3166 M (// set bit 0 of Ret to 1)[22 24 20 32 35 24 19 40 23 23 20 41 21 40 27 20 54 36 23 20 23 40 20  0]xS 
2842 3166 M ( )S 
694 3259 M (Write_CSR\(cmd\);)[77 27 23 23 35 41 53 45 54 27 36 63 41 27  0]xS 
1289 3259 M ( )S 
1570 3259 M ( )S 
1862 3259 M ( )S 
2154 3259 M (// start run without overwriting other bits)[22 24 20 31 24 35 27 22 21 27 41 40 20 59 22 23 40 41 40 24 20 41 40 36 27 58 27 22 22 24 40 40
20 41 23 41 36 27 20 40 23 23  0]xS 
3480 3259 M ( )S 
694 3352 M (while\(Read_CSR & 0x2000\) {;})[58 41 23 23 36 27 54 36 36 41 41 53 45 53 21 62 21 41 39 41 41 41 41 27 20 39 23  0]xS 
1756 3352 M ( )S 
1862 3352 M ( )S 
2154 3352 M (// wait until 1)[22 24 20 59 35 23 22 21 41 40 22 22 24 20  0]xS 
/F3S34 F3 [52.559 0 0 -52.559 0 0 ] mFS
F3S34 Ji 
2589 3316 M (st)[22  0]xS 
F3S50 Ji 
2625 3352 M ( spectrum page is transferred to I/O buffe)[20 32 41 36 35 23 26 41 63 21 41 36 40 36 19 23 32 20 22 28 36 40 32 27 36 27 28 35 40 20 23 41
21 26 23 59 19 41 41 27 27  0]xS 
3964 3352 M (r)S 
3992 3352 M ( )S 
694 3446 M ( )S 
694 3539 M (Write_TSAR\(AOUT\))[77 27 23 23 35 41 49 45 59 53 27 59 58 59 49  0]xS 
1406 3539 M ( )S 
1570 3539 M ( )S 
1862 3539 M ( )S 
2154 3539 M (// write the buffer start address)[22 24 20 59 26 22 24 36 19 23 41 36 21 40 41 27 27 35 27 21 31 23 36 27 23 20 35 41 41 27 36 32
 0]xS 
3148 3539 M ( )S 
694 3633 M (Read_Data\(DMCA,LOUT\))[54 36 36 40 41 59 36 23 36 27 59 72 53 59 20 49 58 59 49  0]xS 
1589 3633 M ( )S 
1862 3633 M ( )S 
2154 3633 M (// read LOUT 16)[22 24 20 27 36 36 40 21 49 58 58 50 20 41  0]xS 
2697 3633 M (-)S 
2723 3633 M (bit words into the array DMCA)[41 23 23 20 59 41 27 40 32 19 24 40 22 41 20 23 41 36 20 36 27 28 36 38 20 59 73 53  0]xS 
3743 3633 M ( )S 
694 3726 M ( )S 
694 3819 M (for\(k=0; k<LOUT; k+=2\){)[27 41 27 28 40 45 40 24 20 40 46 48 59 58 50 23 21 39 46 46 41 27  0]xS 
1569 3819 M ( )S 
1570 3819 M ( )S 
1862 3819 M ( )S 
2154 3819 M (// reconstruct the MCA entry)[22 24 20 27 36 36 40 41 31 24 26 41 35 23 20 23 41 36 21 72 53 58 21 36 40 23 28  0]xS 
3090 3819 M ( )S 
694 3912 M (  EMCA[k]=\(DMCA[2*k+1] & 0x00FF\) * 256+DMCA[2*k])[20 21 49 72 53 59 28 40 27 46 27 58 72 54 58 29 40 40 40 46 41 27 21 62 20 41 40 41 41 45 44 28
20 40 20 41 41 41 46 58 72 54 58 28 41 40 40  0]xS 
2691 3912 M ( )S 
694 4005 M (})S 
733 4005 M ( )S 
694 4099 M ( )S 
694 4192 M (for\(j=1; j<=8; j+=1\){)[27 41 27 27 23 46 40 23 20 23 46 45 40 24 19 23 46 45 41 27  0]xS 
1385 4192 M ( )S 
1570 4192 M ( )S 
1862 4192 M ( )S 
2154 4192 M ( )S 
2446 4192 M (// repeat for following 7 pages )[22 24 20 27 36 41 36 35 24 19 27 41 28 19 27 40 23 23 41 57 24 41 39 21 41 20 41 36 40 36 31  0]xS 
3447 4192 M ( )S 
694 4286 M (  Address=GetAddress\("CONTROLTASK"\);)[20 21 58 41 41 27 35 32 33 45 59 35 23 59 40 40 28 36 31 32 26 34 54 58 59 49 54 59 49 49 59 45
59 34 26  0]xS 
2167 4286 M ( )S 
2446 4286 M (// with CONROLTASK = 10)[22 24 20 58 23 22 41 21 53 59 58 54 59 49 49 59 44 60 20 46 20 41  0]xS 
3389 4286 M ( )S 
694 4378 M (  Write_TSAR\(Address\);)[20 21 77 26 22 24 36 41 49 45 59 53 27 59 41 40 28 36 31 32 26  0]xS 
1511 4378 M ( )S 
694 4472 M (  Write_Data\(10,1\))[20 21 77 26 22 24 36 41 58 35 24 36 27 40 41 20 41  0]xS 
1309 4472 M ( )S 
1570 4472 M ( )S 
1862 4472 M ( )S 
2154 4472 M (// write 1 word, setting CONTROLTASK to 10)[22 24 20 59 26 22 24 36 20 41 20 59 40 27 41 20 20 32 35 22 24 22 41 40 20 54 58 59 50 54 59 49
49 59 45 59 20 24 41 19 41  0]xS 
3692 4472 M ( )S 
694 4565 M ( )S 
694 4659 M (  cmd=Read_CSR;)[20 21 36 63 41 46 53 36 36 41 41 54 44 54  0]xS 
1303 4659 M ( )S 
694 4752 M (  cmd=SETBIT\(0,cmd\);)[20 21 36 63 41 46 45 48 50 53 28 49 28 40 21 36 63 41 26  0]xS 
1472 4752 M ( )S 
1570 4752 M ( )S 
1862 4752 M ( )S 
2154 4752 M (// set bit 0 of Ret to 1)[22 24 20 32 35 24 19 40 23 23 20 41 21 40 27 20 54 36 23 20 23 40 20  0]xS 
2842 4752 M ( )S 
694 4845 M (  Write_C)[20 21 77 26 22 24 36 41  0]xS 
1014 4845 M (SR\(cmd\);)[45 54 27 36 63 41 27  0]xS 
1330 4845 M ( )S 
1570 4845 M ( )S 
1862 4845 M ( )S 
2154 4845 M (// start run without overwriting other bits)[22 24 20 31 24 35 27 22 21 27 41 40 20 59 22 23 40 41 40 24 20 41 40 36 27 58 27 22 22 24 40 40
20 41 23 41 36 27 20 40 23 23  0]xS 
3480 4845 M ( )S 
694 4938 M (  while\(Read_CSR & 0x2000\) {;})[20 21 58 41 23 23 36 27 54 36 36 40 41 53 45 53 22 62 21 40 40 41 41 41 41 26 21 38 24  0]xS 
1797 4938 M ( )S 
1862 4938 M ( )S 
2154 4938 M (// wait until spectrum page is transferred to I/O buffer)[22 24 20 59 35 23 22 21 41 40 22 22 24 20 31 41 36 35 24 27 41 62 21 40 36 40 36 21 22 32 20 22
27 36 41 32 28 35 27 27 36 41 20 22 41 20 27 23 58 21 41 40 27 27 36  0]xS 
3896 4938 M ( )S 
694 5031 M ( )S 
694 5125 M (  Write_TSAR\(AOUT\))[20 21 77 26 22 24 36 41 49 45 59 53 27 59 58 59 49  0]xS 
1446 5125 M ( )S 
1570 5125 M ( )S 
1862 5125 M ( )S 
2154 5125 M (// write the buffer start address)[22 24 20 59 26 22 24 36 19 23 41 36 21 40 41 27 27 35 27 21 31 23 36 27 23 20 35 41 41 27 36 32
 0]xS 
3148 5125 M ( )S 
694 5218 M (  Read_Data\(DMCA,LOUT\))[20 21 53 36 36 41 41 59 36 23 36 27 59 72 53 59 20 49 58 59 49  0]xS 
1628 5218 M ( )S 
1862 5218 M ( )S 
2154 5218 M (// read LOUT 16)[22 24 20 27 36 36 40 21 49 58 58 50 20 41  0]xS 
2697 5218 M (-)S 
2723 5218 M (bit words into t)[41 23 23 20 59 41 27 40 32 19 24 40 22 41 20  0]xS 
3218 5218 M (he array DMCA)[41 36 20 36 27 28 36 38 20 59 73 53  0]xS 
3743 5218 M ( )S 
694 5312 M ( )S 
694 5404 M (  for\(k=0; k<LOUT; k+=2\){)[20 21 27 41 27 28 39 46 40 23 21 40 46 48 59 58 50 23 20 40 46 46 41 27  0]xS 
1610 5404 M ( )S 
1862 5404 M ( )S 
2154 5404 M (// reconstruct the MCA entry)[22 24 20 27 36 36 40 41 31 24 26 41 35 23 20 23 41 36 21 72 53 58 21 36 40 23 28  0]xS 
3090 5404 M ( )S 
694 5498 M (    EMCA[j*4096+k]=\(DMCA[2*k+1] & 0x00FF\) * 256+DMCA[2*k])[20 21 20 21 48 72 54 58 29 23 40 41 41 40 40 46 40 27 46 27 59 72 53 59 28 41 40 40 45 41 28 20
62 21 41 39 41 41 45 45 27 20 40 21 41 41 40 45 59 72 53 59 28 41 40 40  0]xS 
3003 5498 M ( )S 
694 5591 M ( }  )[20 39 21  0]xS 
794 5591 M ( )S 
694 5687 M (})S 
733 5687 M ( )S 
LH
(%%[Page: 25]%%) = 
%%PageTrailer

%%Page: 26 26
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (26)[49  0]xS 
; 633 865 M ( )S 
F0S61 Ji 
633 1076 M (3.6.3)[53 28 53 27  0]xS 
849 1076 M ( )S 
925 1076 M (List mode data)[53 23 48 28 27 82 53 54 53 27 55 53 28  0]xS 
1562 1076 M ( )S 
F3S61 Ji 
633 1210 M ( )S 
633 1322 M (The list mode data in the linear output data buffer can be written in a number of formats. )
[59 49 43 24 27 27 38 28 24 75 49 48 43 24 49 43 28 43 24 28 48 25 27 48 43 25 27 27 49 43 42 33
24 49 48 27 49 49 27 24 49 43 27 43 24 49 49 32 33 43 32 25 43 43 48 25 48 43 25 71 32 27 27 28
42 49 24 28 48 25 42 25 48 49 75 50 43 32 24 49 32 24 32 50 32 76 43 27 38 24  0]xS 
633 1434 M (User)[70 38 43  0]xS 
816 1434 M ( code should access the three variables BUFHEADLEN, EVENTHEADLEN, and )
[24 43 48 50 43 24 38 49 49 48 27 49 24 43 44 43 43 38 38 25 27 49 43 24 27 49 32 43 43 24 49 44
32 27 43 48 28 43 37 25 65 72 54 70 59 70 71 59 59 70 24 25 59 71 59 71 59 70 60 70 72 58 59 70
25 24 43 49 48  0]xS 
633 1546 M (CHANHEADLEN in the configuration file of a particular run to navigate through the )
[65 70 70 70 70 60 70 71 58 61 70 24 27 49 24 27 49 43 24 43 49 48 33 28 46 50 32 43 27 28 48 49
24 32 28 27 43 24 49 32 25 43 24 49 44 32 27 27 43 49 27 43 32 24 33 48 49 24 27 49 24 49 43 49
28 48 42 29 42 25 27 49 32 48 50 47 48 25 27 49 44  0]xS 
633 1658 M (data set. )[48 43 27 43 25 38 42 28 24  0]xS 
975 1658 M ( )S 
633 1770 M ( )S 
633 1882 M (The data organization of the output buffer is as follows.  The buffer content always starts )
[59 49 43 24 49 42 28 42 25 48 34 47 44 49 27 43 43 27 27 49 48 25 48 33 25 27 49 43 24 49 48 28
48 49 27 25 48 49 32 32 43 32 24 28 38 24 43 38 24 32 49 28 27 49 70 38 24 25 24 59 49 43 24 49
49 32 32 44 32 24 43 49 48 27 43 49 28 24 43 28 70 44 47 38 24 38 28 42 33 27 38  0]xS 
633 1994 M (with a buffer header of length BUFHEADLEN.  Currently, BUFHEADLEN is six, and )
[70 27 27 49 24 43 24 49 49 32 32 43 32 25 49 43 43 49 43 32 25 48 32 25 27 44 49 47 27 49 24 66
71 52 71 60 70 71 58 60 71 24 24 25 65 48 33 32 42 49 27 30 46 25 24 65 71 53 70 60 70 71 59 60
70 25 27 38 24 38 27 50 24 25 42 49 49  0]xS 
633 2106 M (the six words are:)[27 49 42 25 38 27 50 24 70 49 32 49 37 25 43 32 43  0]xS 
1322 2106 M ( )S 
633 2218 M ( )S 
676 2334 M (Word #)[90 50 33 48 25  0]xS 
: 970 2247 43 110 rc 970 2334 M ( )S 
; 1059 2334 M (Variable)[70 43 32 27 43 49 27  0]xS 
1393 2334 M ( )S 
1839 2334 M (Description)[70 43 38 42 32 28 48 28 27 49  0]xS 
2292 2334 M ( )S 
: N 631 2242 4 4 rp C 
 L ; : N 631 2242 4 4 rp C 
 L ; : N 635 2242 378 4 rp C 
 L ; : N 1013 2242 4 4 rp C 
 L ; : N 1017 2242 776 4 rp C 
 L ; : N 1793 2242 4 4 rp C 
 L ; : N 1797 2242 1791 4 rp C 
 L ; : N 3588 2242 4 4 rp C 
 L ; : N 3588 2242 4 4 rp C 
 L ; : N 631 2246 4 112 rp C 
 L ; : N 1013 2246 4 112 rp C 
 L ; : N 1793 2246 4 112 rp C 
 L ; : N 3588 2246 4 112 rp C 
 L ; 676 2449 M (0)S 
725 2449 M ( )S 
1059 2449 M (BUF_NDATA)[65 71 53 49 70 70 70 60  0]xS 
1637 2449 M ( )S 
1839 2449 M (Number of words in this buffer)[70 48 75 49 44 32 24 49 32 24 70 50 32 49 38 24 27 49 24 28 48 28 38 24 49 48 32 32 43  0]xS 
3051 2449 M ( )S 
: N 631 2358 4 3 rp C 
 L ; : N 635 2358 378 3 rp C 
 L ; : N 1013 2358 4 3 rp C 
 L ; : N 1017 2358 776 3 rp C 
 L ; : N 1793 2358 4 3 rp C 
 L ; : N 1797 2358 1791 3 rp C 
 L ; : N 3588 2358 4 3 rp C 
 L ; : N 631 2361 4 112 rp C 
 L ; : N 1013 2361 4 112 rp C 
 L ; : N 1793 2361 4 112 rp C 
 L ; : N 3588 2361 4 112 rp C 
 L ; 676 2565 M (1)S 
725 2565 M ( )S 
1059 2565 M (BUF_MODNUM)[65 71 53 49 86 70 70 70 71  0]xS 
: 1750 2478 43 110 rc 1750 2565 M ( )S 
; 1839 2565 M (Module number)[85 49 49 48 28 42 25 48 50 75 49 43  0]xS 
2463 2565 M ( )S 
: N 631 2473 4 4 rp C 
 L ; : N 635 2473 378 4 rp C 
 L ; : N 1013 2473 4 4 rp C 
 L ; : N 1017 2473 776 4 rp C 
 L ; : N 1793 2473 4 4 rp C 
 L ; : N 1797 2473 1791 4 rp C 
 L ; : N 3588 2473 4 4 rp C 
 L ; : N 631 2477 4 112 rp C 
 L ; : N 1013 2477 4 112 rp C 
 L ; : N 1793 2477 4 112 rp C 
 L ; : N 3588 2477 4 112 rp C 
 L ; 676 2681 M (2)S 
725 2681 M ( )S 
1059 2681 M (BUF_FORMAT)[65 71 53 49 53 70 66 86 70  0]xS 
1701 2681 M ( )S 
1839 2681 M (Format descriptor = RunTask + 0x1000)[52 50 33 75 43 27 24 49 43 39 43 32 27 49 27 49 32 24 55 25 65 49 48 60 43 37 48 25 55 24 49 50
48 49 49  0]xS 
3384 2681 M ( )S 
: N 631 2589 4 4 rp C 
 L ; : N 635 2589 378 4 rp C 
 L ; : N 1013 2589 4 4 rp C 
 L ; : N 1017 2589 776 4 rp C 
 L ; : N 1793 2589 4 4 rp C 
 L ; : N 1797 2589 1791 4 rp C 
 L ; : N 3588 2589 4 4 rp C 
 L ; : N 631 2593 4 113 rp C 
 L ; : N 1013 2593 4 113 rp C 
 L ; : N 1793 2593 4 113 rp C 
 L ; : N 3588 2593 4 113 rp C 
 L ; 676 2798 M (3)S 
725 2798 M ( )S 
1059 2798 M (BUF_)[65 71 53  0]xS 
1297 2798 M (TIMEHI)[60 32 86 59 71  0]xS 
1636 2798 M ( )S 
1839 2798 M (Run start time, high word)[65 49 48 25 37 28 43 32 27 24 28 27 75 43 24 24 49 28 47 49 25 70 49 33  0]xS 
2836 2798 M ( )S 
: N 631 2706 4 4 rp C 
 L ; : N 635 2706 378 4 rp C 
 L ; : N 1013 2706 4 4 rp C 
 L ; : N 1017 2706 776 4 rp C 
 L ; : N 1793 2706 4 4 rp C 
 L ; : N 1797 2706 1791 4 rp C 
 L ; : N 3588 2706 4 4 rp C 
 L ; : N 631 2710 4 112 rp C 
 L ; : N 1013 2710 4 112 rp C 
 L ; : N 1793 2710 4 112 rp C 
 L ; : N 3588 2710 4 112 rp C 
 L ; 676 2914 M (4)S 
725 2914 M ( )S 
1059 2914 M (BUF_TIMEMI)[65 71 53 49 60 32 86 60 87  0]xS 
1653 2914 M ( )S 
1839 2914 M (Run start time, middle word)[65 49 48 25 37 28 43 32 27 24 28 27 75 43 24 24 75 27 49 49 27 43 25 71 49 32  0]xS 
2934 2914 M ( )S 
: N 631 2822 4 4 rp C 
 L ; : N 635 2822 378 4 rp C 
 L ; : N 1013 2822 4 4 rp C 
 L ; : N 1017 2822 776 4 rp C 
 L ; : N 1793 2822 4 4 rp C 
 L ; : N 1797 2822 1791 4 rp C 
 L ; : N 3588 2822 4 4 rp C 
 L ; : N 631 2826 4 112 rp C 
 L ; : N 1013 2826 4 112 rp C 
 L ; : N 1793 2826 4 112 rp C 
 L ; : N 3588 2826 4 112 rp C 
 L ; 676 3030 M (5)S 
725 3030 M ( )S 
1059 3030 M (BUF_TIMELO)[65 71 53 49 60 32 86 60 58  0]xS 
1663 3030 M ( )S 
1839 3030 M (Run start time, low word)[65 49 48 25 37 28 43 32 27 24 28 27 75 43 24 24 27 49 70 25 70 48 32  0]xS 
2809 3030 M ( )S 
: N 631 2938 4 4 rp C 
 L ; : N 635 2938 378 4 rp C 
 L ; : N 1013 2938 4 4 rp C 
 L ; : N 1017 2938 776 4 rp C 
 L ; : N 1793 2938 4 4 rp C 
 L ; : N 1797 2938 1791 4 rp C 
 L ; : N 3588 2938 4 4 rp C 
 L ; : N 631 2942 4 112 rp C 
 L ; : N 631 3054 4 3 rp C 
 L ; : N 631 3054 4 3 rp C 
 L ; : N 635 3054 378 3 rp C 
 L ; : N 1013 2942 4 112 rp C 
 L ; : N 1013 3054 4 3 rp C 
 L ; : N 1017 3054 776 3 rp C 
 L ; : N 1793 2942 4 112 rp C 
 L ; : N 1793 3054 4 3 rp C 
 L ; : N 1797 3054 1791 3 rp C 
 L ; : N 3588 2942 4 112 rp C 
 L ; : N 3588 3054 4 3 rp C 
 L ; : N 3588 3054 4 3 rp C 
 L ; F2S50 Ji 
633 3180 M (Table )[53 41 45 23 36  0]xS 
852 3180 M (13)[41  0]xS 
933 3180 M (: Buffer header data format. BUF_FORMAT = Runtask + 0x1000 to distinguish the current )
[28 20 54 43 28 28 36 36 20 45 36 41 45 36 36 20 45 41 26 41 20 28 41 36 67 41 27 20 20 53 59 50
40 50 63 58 78 58 54 20 46 20 59 44 45 27 41 32 45 21 45 21 41 40 40 41 41 41 21 27 40 20 45 22
32 27 23 45 40 44 24 32 45 20 27 45 36 21 36 44 36 36 36 45 28  0]xS 
633 3274 M (output format from prev)[41 44 28 44 45 27 21 27 41 36 67 41 27 20 28 36 41 67 20 45 36 36  0]xS 
1491 3274 M (ious revisions.)[24 40 44 32 21 36 36 40 23 31 23 40 45 32  0]xS 
1979 3274 M ( )S 
F3S61 Ji 
633 3430 M ( )S 
633 3542 M (Following the buffer header, the events are stored in sequential order.  Each event starts )
[52 49 27 27 49 70 27 50 48 24 27 49 43 24 49 50 32 32 44 32 24 49 42 44 49 43 32 24 25 27 48 43
25 42 50 43 49 27 38 24 43 32 43 24 38 27 49 33 43 49 25 27 49 24 38 43 49 48 43 49 27 27 43 27
25 48 33 48 43 32 25 24 24 61 42 43 50 24 43 49 43 48 27 25 38 27 43 32 27 38  0]xS 
633 3653 M (out with an event header of length EVENTHEADLEN.  Currently, )
[48 49 27 25 70 27 27 49 24 43 49 24 43 49 42 49 27 25 48 43 43 50 42 33 25 49 32 24 27 43 50 46
28 48 25 60 70 59 71 59 70 60 70 71 59 59 70 25 24 24 66 48 33 32 43 49 27 29 47 24  0]xS 
633 3765 M (EVENTHEADLEN=3, and the three words are:)[59 70 60 70 59 70 59 71 72 58 59 70 56 49 24 24 44 49 48 25 27 49 42 25 27 49 32 43 42 25 70 50
32 48 38 25 42 34 42  0]xS 
2499 3765 M ( )S 
633 3877 M ( )S 
676 3993 M (Word #)[90 50 33 48 25  0]xS 
: 970 3906 43 110 rc 970 3993 M ( )S 
; 1059 3993 M (Variable)[70 43 32 27 43 49 27  0]xS 
1393 3993 M ( )S 
1823 3993 M (Description)[70 43 38 43 32 27 49 27 27 49  0]xS 
2277 3993 M ( )S 
: N 631 3901 4 4 rp C 
 L ; : N 631 3901 4 4 rp C 
 L ; : N 635 3901 378 4 rp C 
 L ; : N 1013 3901 4 4 rp C 
 L ; : N 1017 3901 760 4 rp C 
 L ; : N 1777 3901 4 4 rp C 
 L ; : N 1781 3901 954 4 rp C 
 L ; : N 2735 3901 4 4 rp C 
 L ; : N 2735 3901 4 4 rp C 
 L ; : N 631 3905 4 112 rp C 
 L ; : N 1013 3905 4 112 rp C 
 L ; : N 1777 3905 4 112 rp C 
 L ; : N 2735 3905 4 112 rp C 
 L ; 676 4109 M (0)S 
725 4109 M ( )S 
1059 4109 M (EVT_PATTERN)[59 70 60 49 53 70 60 60 59 65  0]xS 
: 1735 4022 42 110 rc 1735 4109 M ( )S 
; 1823 4109 M (Hi)[70  0]xS 
1920 4109 M (t pattern)[28 24 49 42 28 27 43 32  0]xS 
2242 4109 M ( )S 
: N 631 4017 4 4 rp C 
 L ; : N 635 4017 378 4 rp C 
 L ; : N 1013 4017 4 4 rp C 
 L ; : N 1017 4017 760 4 rp C 
 L ; : N 1777 4017 4 4 rp C 
 L ; : N 1781 4017 954 4 rp C 
 L ; : N 2735 4017 4 4 rp C 
 L ; : N 631 4021 4 112 rp C 
 L ; : N 1013 4021 4 112 rp C 
 L ; : N 1777 4021 4 112 rp C 
 L ; : N 2735 4021 4 112 rp C 
 L ; 676 4225 M (1)S 
725 4225 M ( )S 
1059 4225 M (EVT_TIMEHI)[59 70 60 49 60 32 86 59 71  0]xS 
1636 4225 M ( )S 
1823 4225 M (Event time, high word)[59 49 43 49 27 24 27 28 75 42 25 24 49 28 48 48 25 70 48 33  0]xS 
: 2692 4138 43 110 rc 2692 4225 M ( )S 
; : N 631 4133 4 4 rp C 
 L ; : N 635 4133 378 4 rp C 
 L ; : N 1013 4133 4 4 rp C 
 L ; : N 1017 4133 760 4 rp C 
 L ; : N 1777 4133 4 4 rp C 
 L ; : N 1781 4133 954 4 rp C 
 L ; : N 2735 4133 4 4 rp C 
 L ; : N 631 4137 4 112 rp C 
 L ; : N 1013 4137 4 112 rp C 
 L ; : N 1777 4137 4 112 rp C 
 L ; : N 2735 4137 4 112 rp C 
 L ; 676 4341 M (2)S 
725 4341 M ( )S 
1059 4341 M (EVT_TIMELO)[59 70 60 49 60 32 86 60 58  0]xS 
1663 4341 M ( )S 
1823 4341 M (Event time, low word)[59 49 43 49 27 24 27 28 75 42 25 24 27 49 70 24 71 49 32  0]xS 
2666 4341 M ( )S 
: N 631 4249 4 4 rp C 
 L ; : N 635 4249 378 4 rp C 
 L ; : N 1013 4249 4 4 rp C 
 L ; : N 1017 4249 760 4 rp C 
 L ; : N 1777 4249 4 4 rp C 
 L ; : N 1781 4249 954 4 rp C 
 L ; : N 2735 4249 4 4 rp C 
 L ; : N 631 4253 4 113 rp C 
 L ; : N 631 4366 4 3 rp C 
 L ; : N 631 4366 4 3 rp C 
 L ; : N 635 4366 378 3 rp C 
 L ; : N 1013 4253 4 113 rp C 
 L ; : N 1013 4366 4 3 rp C 
 L ; : N 1017 4366 760 3 rp C 
 L ; : N 1777 4253 4 113 rp C 
 L ; : N 1777 4366 4 3 rp C 
 L ; : N 1781 4366 954 3 rp C 
 L ; : N 2735 4253 4 113 rp C 
 L ; : N 2735 4366 4 3 rp C 
 L ; : N 2735 4366 4 3 rp C 
 L ; F2S50 Ji 
633 4492 M (Table )[53 41 45 23 36  0]xS 
852 4492 M (14)[41  0]xS 
933 4492 M (:  Event header data format.)[28 19 21 53 41 36 45 27 21 44 36 41 45 36 36 20 45 41 26 41 20 28 41 36 67 41 27  0]xS 
1916 4492 M ( )S 
F3S61 Ji 
633 4647 M ( )S 
633 4759 M (The hit pattern is a bit mask, which tells which channels were read out.  The LSB \(bit 0\), )
[59 49 43 24 49 27 27 24 49 43 27 27 43 32 49 24 28 38 24 43 24 49 27 27 25 76 42 38 48 24 26 70
48 28 42 49 24 28 43 27 27 38 24 70 49 27 43 49 24 43 50 42 49 49 43 27 38 24 70 43 33 43 24 32
44 43 49 24 49 48 28 24 24 25 59 50 42 26 58 54 65 24 32 49 27 28 24 49 32 24  0]xS 
633 4871 M (if set, indicates tha)[27 32 24 38 43 27 25 24 27 49 49 27 43 43 27 43 38 24 27 49  0]xS 
1362 4871 M (t channel 0 has been read.  Bit number )[27 24 43 49 43 49 49 43 27 24 49 24 49 43 38 24 49 43 42 49 25 33 42 43 49 24 25 24 65 27 28 25
49 48 75 49 43 32  0]xS 
F5S61 Ji 
2880 4871 M (n)S 
F3S61 Ji 
2930 4871 M (, if set, indicates that channel )[24 24 28 32 24 38 43 27 25 24 27 49 48 28 43 42 28 43 38 25 27 49 42 28 24 43 49 42 49 49 43 27
 0]xS 
F5S61 Ji 
4086 4871 M (n)S 
F3S61 Ji 
4135 4871 M ( )S 
633 4983 M (has been read.  The number of bits set, 0\2053, tells for how many channels data have been )
[48 43 38 25 48 43 43 48 25 33 43 43 48 25 24 24 60 49 43 24 49 49 76 48 43 32 25 48 32 25 48 28
27 38 24 38 43 27 25 24 49 97 49 24 24 27 43 28 27 38 24 32 49 32 24 49 49 70 25 75 43 50 47 25
42 50 43 48 49 43 27 38 25 49 43 27 43 24 49 43 49 42 25 49 43 43 49  0]xS 
633 5095 M (recorded following the event header.  After the event header there follow the channel )
[32 43 42 49 32 50 43 48 25 32 49 27 27 49 70 27 50 47 25 27 49 42 25 44 48 43 49 27 24 49 43 43
48 44 32 25 24 24 70 32 28 43 33 24 27 49 43 24 43 49 43 49 27 25 48 43 43 49 43 32 25 27 49 43
33 42 25 32 49 27 27 49 70 24 27 49 43 24 43 49 43 48 50 43 27  0]xS 
633 5207 M (informa)[27 49 32 48 33 75  0]xS 
940 5207 M (tion as indicated by the hit pattern, and in order of increasing channel numbers.)
[28 27 48 49 24 43 38 25 27 48 49 27 43 43 27 43 49 25 50 46 25 27 49 43 24 49 27 27 24 49 43 27
27 43 32 49 24 26 42 49 49 24 27 49 25 49 32 49 43 32 24 49 32 24 27 49 44 32 44 43 38 27 50 46
26 42 49 43 49 49 43 27 25 48 49 75 49 43 32 38  0]xS 
4025 5207 M ( )S 
633 5319 M ( )S 
633 5431 M (The data for each channel are organized into a channel header of length )
[59 49 43 24 49 42 28 42 25 32 50 32 24 43 44 42 49 24 43 50 43 48 49 44 27 25 42 32 43 25 48 33
48 44 49 27 43 42 49 24 28 48 28 48 25 42 25 44 48 44 49 48 43 27 25 48 43 43 49 44 32 24 49 32
24 27 43 50 48 27 48  0]xS 
633 5543 M (CHANHEADLEN, which may be followed by waveform data. CHANHEADLEN )
[65 70 70 70 70 60 70 71 58 61 70 24 24 70 49 27 44 49 24 75 45 46 25 49 43 25 32 48 28 27 49 70
42 49 24 51 47 24 71 44 49 43 32 48 33 75 25 48 43 27 43 25 24 65 71 70 70 70 60 71 71 57 61 70
 0]xS 
633 5655 M (depends on the run type and on the m)[48 43 49 43 48 49 38 24 49 49 24 27 49 43 24 32 49 49 24 29 47 48 43 26 42 49 49 24 49 48 25 27
49 42 25  0]xS 
2092 5655 M (ethod of data buffering, i.e. if raw data is directed to )[43 27 48 49 49 24 49 32 24 49 43 28 43 24 49 48 33 32 44 32 27 50 46 25 24 27 25 43 25 24 27 32
25 32 44 70 24 49 42 29 43 24 27 38 24 49 27 32 43 43 27 43 49 24 27 49  0]xS 
633 5767 M (the intermediate Level)[27 49 42 25 27 49 27 43 32 76 43 48 28 42 28 42 26 58 43 50 42  0]xS 
1508 5767 M (-)S 
1540 5767 M (1 buffer or directly to the linear buffer.  Offline analysis programs )
[49 25 48 49 32 32 43 32 25 49 32 25 48 28 32 43 42 28 29 47 24 27 49 24 27 49 43 24 28 28 48 43
43 32 25 48 49 33 32 43 32 24 25 25 70 32 32 28 27 49 42 26 42 49 43 28 47 39 27 38 24 49 32 50
48 33 42 75 38  0]xS 
633 5879 M (should therefore check the value of RUNTASK, which are reported in the run settings )
[38 48 49 49 27 49 24 27 49 43 32 43 32 48 34 42 25 42 49 44 44 47 25 27 50 43 24 49 42 28 48 43
24 49 32 25 65 70 71 59 70 55 70 24 25 71 48 28 42 49 24 43 32 43 25 33 42 49 49 32 27 43 49 24
27 49 24 27 49 43 25 33 49 49 24 38 43 27 27 28 49 47 38  0]xS 
633 5990 M (file.  All currently s)[32 27 27 43 25 24 24 70 28 27 24 43 49 32 32 43 48 28 29 46 25  0]xS 
1397 5990 M (upported data formats are defined below.)[48 49 49 48 34 27 43 48 25 48 43 27 43 25 32 48 33 76 43 27 38 25 43 32 42 25 49 43 32 28 49 43
49 24 49 43 27 49 70  0]xS 
2997 5990 M ( )S 
LH
(%%[Page: 26]%%) = 
%%PageTrailer

%%Page: 27 27
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (27)[49  0]xS 
; 633 865 M ( )S 
633 977 M (1.)[48  0]xS 
706 977 M ( )S 
779 977 M (For List Mode or Fast List Mode, either standard or compression 1, \(RUNTASK = )
[52 50 32 25 59 27 38 27 25 85 49 50 42 25 48 32 27 52 43 38 27 26 58 28 38 27 25 85 49 49 43 24
24 43 27 28 48 44 32 25 38 27 43 48 49 43 32 49 25 49 32 24 43 48 75 50 32 43 38 38 27 49 48 25
48 25 24 32 65 71 71 59 70 55 69 24 56  0]xS 
779 1089 M (256, 257, 512 or 513\), CHANHEADLEN=9, and the nine words are)[48 49 49 24 24 49 49 48 25 24 49 48 49 24 49 32 25 48 49 49 32 24 24 66 70 70 70 70 59 70 72 59
59 70 56 48 25 24 43 48 49 25 28 48 43 25 48 27 49 43 24 70 49 32 49 38 24 44 32  0]xS 
3439 1089 M ( )S 
779 1201 M ( )S 
803 1201 M ( )S 
822 1317 M (Word #)[90 50 33 48 25  0]xS 
1116 1317 M ( )S 
1260 1317 M (Variable)[71 42 32 28 43 48 27  0]xS 
1594 1317 M ( )S 
2282 1317 M (Description)[71 42 38 43 32 28 48 27 28 48  0]xS 
2736 1317 M ( )S 
: N 777 1225 4 4 rp C 
 L ; : N 777 1225 4 4 rp C 
 L ; : N 781 1225 434 4 rp C 
 L ; : N 1215 1225 4 4 rp C 
 L ; : N 1219 1225 1018 4 rp C 
 L ; : N 2237 1225 4 4 rp C 
 L ; : N 2241 1225 1748 4 rp C 
 L ; : N 3989 1225 4 4 rp C 
 L ; : N 3989 1225 4 4 rp C 
 L ; : N 777 1229 4 111 rp C 
 L ; : N 1215 1229 4 111 rp C 
 L ; : N 2237 1229 4 111 rp C 
 L ; : N 3989 1229 4 111 rp C 
 L ; 822 1432 M (0)S 
871 1432 M ( )S 
1260 1432 M (CHAN_NDATA)[66 70 70 70 49 70 70 70 59  0]xS 
1924 1432 M ( )S 
2282 1432 M (Number of words for this channe)[71 48 75 49 44 32 24 49 32 24 70 50 32 49 38 24 32 49 32 24 27 49 27 39 25 43 48 43 49 48  0]xS 
3571 1432 M (l)S 
3598 1432 M ( )S 
: N 777 1340 4 4 rp C 
 L ; : N 781 1340 434 4 rp C 
 L ; : N 1215 1340 4 4 rp C 
 L ; : N 1219 1340 1018 4 rp C 
 L ; : N 2237 1340 4 4 rp C 
 L ; : N 2241 1340 1748 4 rp C 
 L ; : N 3989 1340 4 4 rp C 
 L ; : N 777 1344 4 112 rp C 
 L ; : N 1215 1344 4 112 rp C 
 L ; : N 2237 1344 4 112 rp C 
 L ; : N 3989 1344 4 112 rp C 
 L ; 822 1548 M (1)S 
871 1548 M ( )S 
1260 1548 M (CHAN_TRIGTIME)[66 70 70 70 49 59 65 32 70 61 32 85  0]xS 
2049 1548 M ( )S 
2282 1548 M (Fast trigger time)[53 44 38 27 24 28 32 28 49 47 43 32 25 27 28 75  0]xS 
2925 1548 M ( )S 
: N 777 1456 4 4 rp C 
 L ; : N 781 1456 434 4 rp C 
 L ; : N 1215 1456 4 4 rp C 
 L ; : N 1219 1456 1018 4 rp C 
 L ; : N 2237 1456 4 4 rp C 
 L ; : N 2241 1456 1748 4 rp C 
 L ; : N 3989 1456 4 4 rp C 
 L ; : N 777 1460 4 112 rp C 
 L ; : N 1215 1460 4 112 rp C 
 L ; : N 2237 1460 4 112 rp C 
 L ; : N 3989 1460 4 112 rp C 
 L ; 822 1664 M (2)S 
871 1664 M ( )S 
1260 1664 M (CHAN_ENERGY)[66 70 70 70 49 59 70 59 66 70  0]xS 
1979 1664 M ( )S 
2282 1664 M (Energy)[60 49 42 33 49  0]xS 
2562 1664 M ( )S 
: N 777 1572 4 4 rp C 
 L ; : N 781 1572 434 4 rp C 
 L ; : N 1215 1572 4 4 rp C 
 L ; : N 1219 1572 1018 4 rp C 
 L ; : N 2237 1572 4 4 rp C 
 L ; : N 2241 1572 1748 4 rp C 
 L ; : N 3989 1572 4 4 rp C 
 L ; : N 777 1576 4 113 rp C 
 L ; : N 1215 1576 4 113 rp C 
 L ; : N 2237 1576 4 113 rp C 
 L ; : N 3989 1576 4 113 rp C 
 L ; 822 1781 M (3)S 
871 1781 M ( )S 
1260 1781 M (CHAN_XIAPSA)[66 70 70 70 49 71 31 71 53 55  0]xS 
1936 1781 M ( )S 
2282 1781 M (XIA PSA value)[72 31 70 24 55 53 70 25 49 43 27 49  0]xS 
2893 1781 M ( )S 
: N 777 1689 4 4 rp C 
 L ; : N 781 1689 434 4 rp C 
 L ; : N 1215 1689 4 4 rp C 
 L ; : N 1219 1689 1018 4 rp C 
 L ; : N 2237 1689 4 4 rp C 
 L ; : N 2241 1689 1748 4 rp C 
 L ; : N 3989 1689 4 4 rp C 
 L ; : N 777 1693 4 112 rp C 
 L ; : N 1215 1693 4 112 rp C 
 L ; : N 2237 1693 4 112 rp C 
 L ; : N 3989 1693 4 112 rp C 
 L ; 822 1897 M (4)S 
871 1897 M ( )S 
1260 1897 M (CHAN_USERPSA)[66 70 70 70 49 70 53 60 66 53 54  0]xS 
2011 1897 M ( )S 
2282 1897 M (User PSA value)[71 38 42 32 25 54 54 70 24 50 43 27 49  0]xS 
2903 1897 M ( )S 
: N 777 1805 4 4 rp C 
 L ; : N 781 1805 434 4 rp C 
 L ; : N 1215 1805 4 4 rp C 
 L ; : N 1219 1805 1018 4 rp C 
 L ; : N 2237 1805 4 4 rp C 
 L ; : N 2241 1805 1748 4 rp C 
 L ; : N 3989 1805 4 4 rp C 
 L ; : N 777 1809 4 112 rp C 
 L ; : N 1215 1809 4 112 rp C 
 L ; : N 2237 1809 4 112 rp C 
 L ; : N 3989 1809 4 112 rp C 
 L ; 822 2012 M (5)S 
871 2012 M ( )S 
1260 2012 M (CHAN_GSLTHI)[66 70 70 70 49 70 54 59 60 71  0]xS 
1930 2012 M ( )S 
2282 2012 M (GSLT time stamp, high word)[71 54 58 60 24 27 28 76 42 25 38 27 44 75 48 25 24 49 28 47 48 26 70 48 32  0]xS 
3425 2012 M ( )S 
: N 777 1921 4 3 rp C 
 L ; : N 781 1921 434 3 rp C 
 L ; : N 1215 1921 4 3 rp C 
 L ; : N 1219 1921 1018 3 rp C 
 L ; : N 2237 1921 4 3 rp C 
 L ; : N 2241 1921 1748 3 rp C 
 L ; : N 3989 1921 4 3 rp C 
 L ; : N 777 1924 4 112 rp C 
 L ; : N 1215 1924 4 112 rp C 
 L ; : N 2237 1924 4 112 rp C 
 L ; : N 3989 1924 4 112 rp C 
 L ; 822 2128 M (6)S 
871 2128 M ( )S 
1260 2128 M (CHAN_GSLTMI)[66 70 70 70 49 70 54 59 60 87  0]xS 
1947 2128 M ( )S 
2282 2128 M (GSLT time stamp, middle word)[71 54 58 60 24 27 28 76 42 25 38 27 44 75 48 25 24 75 27 49 49 28 43 24 70 49 32  0]xS 
3523 2128 M ( )S 
: N 777 2036 4 4 rp C 
 L ; : N 781 2036 434 4 rp C 
 L ; : N 1215 2036 4 4 rp C 
 L ; : N 1219 2036 1018 4 rp C 
 L ; : N 2237 2036 4 4 rp C 
 L ; : N 2241 2036 1748 4 rp C 
 L ; : N 3989 2036 4 4 rp C 
 L ; : N 777 2040 4 112 rp C 
 L ; : N 1215 2040 4 112 rp C 
 L ; : N 2237 2040 4 112 rp C 
 L ; : N 3989 2040 4 112 rp C 
 L ; 822 2244 M (7)S 
871 2244 M ( )S 
1260 2244 M (CHAN_GSLTLO)[66 70 70 70 49 70 54 59 60 58  0]xS 
1957 2244 M ( )S 
2282 2244 M (GSLT time stamp, low word)[71 54 58 60 24 27 28 76 42 25 38 27 44 75 48 25 24 27 49 70 24 71 49 32  0]xS 
3399 2244 M ( )S 
: N 777 2152 4 4 rp C 
 L ; : N 781 2152 434 4 rp C 
 L ; : N 1215 2152 4 4 rp C 
 L ; : N 1219 2152 1018 4 rp C 
 L ; : N 2237 2152 4 4 rp C 
 L ; : N 2241 2152 1748 4 rp C 
 L ; : N 3989 2152 4 4 rp C 
 L ; : N 777 2156 4 112 rp C 
 L ; : N 1215 2156 4 112 rp C 
 L ; : N 2237 2156 4 112 rp C 
 L ; : N 3989 2156 4 112 rp C 
 L ; 822 2360 M (8)S 
871 2360 M ( )S 
1260 2360 M (CHAN_RE)[66 70 70 70 49 65  0]xS 
1709 2360 M (ALTIMEHI)[71 59 60 32 86 59 71  0]xS 
2178 2360 M ( )S 
2282 2360 M (High word of the real time)[71 28 46 49 24 71 49 32 49 24 49 32 24 28 48 43 25 33 42 43 28 24 27 27 76  0]xS 
3317 2360 M ( )S 
: N 777 2268 4 4 rp C 
 L ; : N 781 2268 434 4 rp C 
 L ; : N 1215 2268 4 4 rp C 
 L ; : N 1219 2268 1018 4 rp C 
 L ; : N 2237 2268 4 4 rp C 
 L ; : N 2241 2268 1748 4 rp C 
 L ; : N 3989 2268 4 4 rp C 
 L ; : N 777 2272 4 113 rp C 
 L ; : N 777 2385 4 4 rp C 
 L ; : N 777 2385 4 4 rp C 
 L ; : N 781 2385 434 4 rp C 
 L ; : N 1215 2272 4 113 rp C 
 L ; : N 1215 2385 4 4 rp C 
 L ; : N 1219 2385 1018 4 rp C 
 L ; : N 2237 2272 4 113 rp C 
 L ; : N 2237 2385 4 4 rp C 
 L ; : N 2241 2385 1748 4 rp C 
 L ; : N 3989 2272 4 113 rp C 
 L ; : N 3989 2385 4 4 rp C 
 L ; : N 3989 2385 4 4 rp C 
 L ; F2S50 Ji 
633 2511 M (Table )[53 41 45 23 36  0]xS 
852 2511 M (15)[41  0]xS 
933 2511 M (: Channel header, possibly followed by waveform data.  If CHAN_NDATA>9 there will be )
[28 20 59 44 41 45 45 36 22 21 44 36 41 45 36 36 21 20 45 41 32 31 23 44 23 41 20 27 40 22 24 40
59 36 45 20 45 41 19 60 41 40 35 28 41 35 67 20 45 41 27 41 20 21 20 31 28 20 59 63 58 59 41 58
58 59 53 59 46 41 21 27 45 36 36 36 19 60 22 22 24 20 45 36  0]xS 
633 2605 M (waveform data following this channel header.)[59 41 41 35 27 41 36 67 21 44 41 28 39 20 28 40 22 24 40 59 23 44 41 21 27 44 22 32 21 36 44 41
45 45 36 23 21 44 36 41 45 36 36  0]xS 
/F2S30 F2 [48.664 0 0 -48.664 0 0 ] mFS
F2S30 Ji 
2210 2605 M ( )S 
F3S61 Ji 
633 2760 M ( )S 
779 2760 M (Any waveform data for this channel would then follow thi)[70 49 47 24 72 42 49 44 32 49 33 75 24 49 42 28 43 25 32 49 32 24 28 49 27 38 25 42 49 43 49 48
43 27 25 70 48 49 27 49 24 28 48 43 49 24 33 49 27 27 49 70 24 28 48  0]xS 
3048 2760 M (s header.  An offline )[37 25 48 43 43 49 43 32 24 24 25 70 49 24 49 33 32 27 27 49 43  0]xS 
633 2872 M (analysis program can recognize this by computing N_WAVE_DATA=CHAN_DATA)
[43 48 43 29 46 38 27 38 24 50 32 50 48 32 44 74 25 44 42 49 24 33 43 44 50 46 49 27 44 43 24 28
48 28 38 24 49 47 25 42 50 75 49 48 28 27 49 49 24 71 50 90 70 70 59 49 71 70 59 70 56 65 70 70
70 49 70 70 60  0]xS 
3994 2872 M (-)S 
4026 2872 M (9.  )[48 25 24  0]xS 
633 2984 M (If N__WAVE_DATA is greater than zero, it indicates the number of waveform data )
[32 32 24 70 49 51 89 71 70 60 48 70 71 60 70 24 28 38 24 48 33 42 43 28 43 32 25 27 49 43 48 25
43 43 32 49 24 25 27 27 24 28 48 49 27 43 43 27 43 38 24 28 48 43 24 49 49 75 49 43 32 25 48 32
26 70 43 48 44 33 49 32 75 24 49 43 28 43  0]xS 
633 3096 M (words to follow. )[70 48 33 48 38 25 27 48 25 32 49 27 27 49 70 24  0]xS 
1297 3096 M ( )S 
633 3208 M ( )S 
633 3320 M ( )S 
633 3432 M (2.)[48  0]xS 
706 3432 M ( )S 
779 3432 M (For compression 2 List Mode or Fast List Mode \(RUNTASK = 258)[52 50 32 24 43 50 75 48 34 42 38 38 28 48 49 24 49 25 58 27 38 27 25 86 49 48 43 25 49 32 26 52
44 38 27 25 58 27 38 27 26 85 49 49 42 26 32 65 70 70 60 70 54 70 25 55 24 49 49  0]xS 
3415 3432 M ( or 514\), )[25 48 33 24 49 48 49 32 24  0]xS 
779 3543 M (CHANHEADLEN=4, and the four words are:)[65 70 70 70 70 60 70 71 58 61 70 55 49 24 24 43 49 49 24 27 49 43 24 32 49 48 33 24 70 49 32 48
38 26 43 32 42  0]xS 
2568 3543 M ( )S 
779 3655 M ( )S 
822 3771 M (Word #)[90 50 33 48 25  0]xS 
1116 3771 M ( )S 
1260 3771 M (Variable)[71 42 32 28 43 48 27  0]xS 
1594 3771 M ( )S 
2282 3771 M (Description)[71 42 38 43 32 28 48 27 28 48  0]xS 
2736 3771 M ( )S 
: N 777 3679 4 4 rp C 
 L ; : N 777 3679 4 4 rp C 
 L ; : N 781 3679 434 4 rp C 
 L ; : N 1215 3679 4 4 rp C 
 L ; : N 1219 3679 1018 4 rp C 
 L ; : N 2237 3679 4 4 rp C 
 L ; : N 2241 3679 1748 4 rp C 
 L ; : N 3989 3679 4 4 rp C 
 L ; : N 3989 3679 4 4 rp C 
 L ; : N 777 3683 4 112 rp C 
 L ; : N 1215 3683 4 112 rp C 
 L ; : N 2237 3683 4 112 rp C 
 L ; : N 3989 3683 4 112 rp C 
 L ; 822 3887 M (1)S 
871 3887 M ( )S 
1260 3887 M (CHAN_TRIGTIME)[66 70 70 70 49 59 65 32 70 61 32 85  0]xS 
2049 3887 M ( )S 
2282 3887 M (Fast trigger time)[53 44 38 27 24 28 32 28 49 47 43 32 25 27 28 75  0]xS 
2925 3887 M ( )S 
: N 777 3795 4 4 rp C 
 L ; : N 781 3795 434 4 rp C 
 L ; : N 1215 3795 4 4 rp C 
 L ; : N 1219 3795 1018 4 rp C 
 L ; : N 2237 3795 4 4 rp C 
 L ; : N 2241 3795 1748 4 rp C 
 L ; : N 3989 3795 4 4 rp C 
 L ; : N 777 3799 4 113 rp C 
 L ; : N 1215 3799 4 113 rp C 
 L ; : N 2237 3799 4 113 rp C 
 L ; : N 3989 3799 4 113 rp C 
 L ; 822 4004 M (2)S 
871 4004 M ( )S 
1260 4004 M (CHAN_ENERGY)[66 70 70 70 49 59 70 59 66 70  0]xS 
1979 4004 M ( )S 
2282 4004 M (Energy)[60 49 42 33 49  0]xS 
2562 4004 M ( )S 
: N 777 3912 4 4 rp C 
 L ; : N 781 3912 434 4 rp C 
 L ; : N 1215 3912 4 4 rp C 
 L ; : N 1219 3912 1018 4 rp C 
 L ; : N 2237 3912 4 4 rp C 
 L ; : N 2241 3912 1748 4 rp C 
 L ; : N 3989 3912 4 4 rp C 
 L ; : N 777 3916 4 112 rp C 
 L ; : N 1215 3916 4 112 rp C 
 L ; : N 2237 3916 4 112 rp C 
 L ; : N 3989 3916 4 112 rp C 
 L ; 822 4120 M (3)S 
871 4120 M ( )S 
1260 4120 M (CHAN_XIAPSA)[66 70 70 70 49 71 31 71 53 55  0]xS 
1936 4120 M ( )S 
2282 4120 M (XIA PSA value)[72 31 70 24 55 53 70 25 49 43 27 49  0]xS 
2893 4120 M ( )S 
: N 777 4028 4 4 rp C 
 L ; : N 781 4028 434 4 rp C 
 L ; : N 1215 4028 4 4 rp C 
 L ; : N 1219 4028 1018 4 rp C 
 L ; : N 2237 4028 4 4 rp C 
 L ; : N 2241 4028 1748 4 rp C 
 L ; : N 3989 4028 4 4 rp C 
 L ; : N 777 4032 4 112 rp C 
 L ; : N 1215 4032 4 112 rp C 
 L ; : N 2237 4032 4 112 rp C 
 L ; : N 3989 4032 4 112 rp C 
 L ; 822 4236 M (4)S 
871 4236 M ( )S 
1260 4236 M (CHAN_USERPSA)[66 70 70 70 49 70 53 60 66 53 54  0]xS 
2011 4236 M ( )S 
2282 4236 M (User PSA value)[71 38 42 32 25 54 54 70 24 50 43 27 49  0]xS 
2903 4236 M ( )S 
: N 777 4144 4 4 rp C 
 L ; : N 781 4144 434 4 rp C 
 L ; : N 1215 4144 4 4 rp C 
 L ; : N 1219 4144 1018 4 rp C 
 L ; : N 2237 4144 4 4 rp C 
 L ; : N 2241 4144 1748 4 rp C 
 L ; : N 3989 4144 4 4 rp C 
 L ; : N 777 4148 4 111 rp C 
 L ; : N 777 4259 4 4 rp C 
 L ; : N 777 4259 4 4 rp C 
 L ; : N 781 4259 434 4 rp C 
 L ; : N 1215 4148 4 111 rp C 
 L ; : N 1215 4259 4 4 rp C 
 L ; : N 1219 4259 1018 4 rp C 
 L ; : N 2237 4148 4 111 rp C 
 L ; : N 2237 4259 4 4 rp C 
 L ; : N 2241 4259 1748 4 rp C 
 L ; : N 3989 4148 4 111 rp C 
 L ; : N 3989 4259 4 4 rp C 
 L ; : N 3989 4259 4 4 rp C 
 L ; F2S50 Ji 
633 4386 M (Table )[53 41 45 23 36  0]xS 
852 4386 M (16)[41  0]xS 
933 4386 M (: Channel header for compres)[28 20 59 44 41 45 45 36 22 21 44 36 41 45 36 36 20 28 40 36 20 36 41 67 45 36 36  0]xS 
1969 4386 M (sion 2 format.  There will be no waveform data.)[31 24 40 45 21 41 19 27 41 36 67 41 27 21 19 21 53 45 36 36 36 20 59 22 23 23 21 44 36 21 45 40
20 59 41 41 35 27 41 36 67 21 45 41 26 41  0]xS 
3611 4386 M ( )S 
F3S61 Ji 
633 4542 M ( )S 
633 4654 M ( )S 
633 4766 M (3.)[48  0]xS 
706 4766 M ( )S 
779 4766 M (For compressed List Mode or Fast List Mode \(RUNTASK = 259 or 515\), )
[52 50 32 24 43 50 75 48 34 42 38 38 43 49 25 58 28 38 27 25 86 50 48 43 24 49 32 25 53 44 38 27
25 58 27 38 27 26 85 49 49 42 26 32 65 70 70 60 70 54 70 25 55 24 49 49 48 25 48 32 25 48 49 49
32 25  0]xS 
779 4878 M (CHANHEADLEN=2, and the two words are:)[65 70 70 70 70 60 70 71 58 61 70 55 49 24 24 43 49 49 24 27 49 43 24 27 70 49 24 70 49 32 49 38
24 43 33 43  0]xS 
2552 4878 M ( )S 
779 4990 M ( )S 
803 4990 M ( )S 
822 5106 M (Word #)[90 50 33 48 25  0]xS 
1116 5106 M ( )S 
1260 5106 M (Variable)[71 42 32 28 43 48 27  0]xS 
1594 5106 M ( )S 
2282 5106 M (Description)[71 42 38 43 32 28 48 27 28 48  0]xS 
2736 5106 M ( )S 
: N 777 5014 4 4 rp C 
 L ; : N 777 5014 4 4 rp C 
 L ; : N 781 5014 434 4 rp C 
 L ; : N 1215 5014 4 4 rp C 
 L ; : N 1219 5014 1018 4 rp C 
 L ; : N 2237 5014 4 4 rp C 
 L ; : N 2241 5014 1748 4 rp C 
 L ; : N 3989 5014 4 4 rp C 
 L ; : N 3989 5014 4 4 rp C 
 L ; : N 777 5018 4 112 rp C 
 L ; : N 1215 5018 4 112 rp C 
 L ; : N 2237 5018 4 112 rp C 
 L ; : N 3989 5018 4 112 rp C 
 L ; 822 5222 M (1)S 
871 5222 M ( )S 
1260 5222 M (CHAN_TRIGTIME)[66 70 70 70 49 59 65 32 70 61 32 85  0]xS 
2049 5222 M ( )S 
2282 5222 M (Fast trigger time)[53 44 38 27 24 28 32 28 49 47 43 32 25 27 28 75  0]xS 
2925 5222 M ( )S 
: N 777 5130 4 4 rp C 
 L ; : N 781 5130 434 4 rp C 
 L ; : N 1215 5130 4 4 rp C 
 L ; : N 1219 5130 1018 4 rp C 
 L ; : N 2237 5130 4 4 rp C 
 L ; : N 2241 5130 1748 4 rp C 
 L ; : N 3989 5130 4 4 rp C 
 L ; : N 777 5134 4 111 rp C 
 L ; : N 1215 5134 4 111 rp C 
 L ; : N 2237 5134 4 111 rp C 
 L ; : N 3989 5134 4 111 rp C 
 L ; 822 5337 M (2)S 
871 5337 M ( )S 
1260 5337 M (CHAN_ENERGY)[66 70 70 70 49 59 70 59 66 70  0]xS 
1979 5337 M ( )S 
2282 5337 M (Energy)[60 49 42 33 49  0]xS 
2562 5337 M ( )S 
: N 777 5245 4 4 rp C 
 L ; : N 781 5245 434 4 rp C 
 L ; : N 1215 5245 4 4 rp C 
 L ; : N 1219 5245 1018 4 rp C 
 L ; : N 2237 5245 4 4 rp C 
 L ; : N 2241 5245 1748 4 rp C 
 L ; : N 3989 5245 4 4 rp C 
 L ; : N 777 5249 4 113 rp C 
 L ; : N 777 5362 4 4 rp C 
 L ; : N 777 5362 4 4 rp C 
 L ; : N 781 5362 434 4 rp C 
 L ; : N 1215 5249 4 113 rp C 
 L ; : N 1215 5362 4 4 rp C 
 L ; : N 1219 5362 1018 4 rp C 
 L ; : N 2237 5249 4 113 rp C 
 L ; : N 2237 5362 4 4 rp C 
 L ; : N 2241 5362 1748 4 rp C 
 L ; : N 3989 5249 4 113 rp C 
 L ; : N 3989 5362 4 4 rp C 
 L ; : N 3989 5362 4 4 rp C 
 L ; F2S50 Ji 
633 5489 M (Table )[53 41 45 23 36  0]xS 
852 5489 M (17)[41  0]xS 
933 5489 M (:  Channel header for compression 3 format.  There will be no waveform data.)
[28 19 21 58 45 41 44 45 36 24 20 45 36 41 44 36 37 19 27 41 36 21 36 40 68 44 36 36 33 31 23 41
45 19 41 20 28 41 36 67 41 26 20 21 20 54 45 36 36 36 19 59 24 22 24 20 45 36 20 45 41 19 60 40
41 35 28 41 36 67 20 45 40 27 41  0]xS 
3633 5489 M ( )S 
F3S61 Ji 
633 5644 M ( )S 
633 5756 M (When a sequence of runs is requested the controller overhead can be kept to a minimum )
[89 50 44 48 25 43 24 38 43 48 50 43 48 44 43 24 49 32 25 32 48 49 39 24 28 37 25 32 43 48 49 43
38 27 43 49 24 27 49 43 24 43 49 48 28 33 48 27 28 43 32 24 49 48 43 32 50 43 43 48 26 42 43 49
24 49 43 25 49 42 49 27 25 27 49 24 43 24 75 27 49 28 75 49 75  0]xS 
633 5868 M (in the following way:  Start the runs with the LAM interrupt enabled \(bit)
[27 49 24 27 49 43 24 32 49 27 27 49 70 27 50 47 24 70 45 47 27 24 26 53 28 43 32 27 25 27 49 43
24 32 49 48 38 25 70 27 27 49 24 27 49 43 25 59 71 85 25 27 49 27 43 32 32 50 48 28 24 43 48 43
49 27 43 49 25 32 49 27  0]xS 
3463 5868 M ( 4 of the CSR )[24 49 24 49 32 25 27 49 42 25 65 53 66  0]xS 
633 5980 M (set\), even if LAMs are not serviced by the controller.  At the end of each run, the DSP )
[38 43 27 32 24 25 42 49 43 49 24 27 32 26 58 71 86 38 25 43 33 43 24 50 48 28 24 38 43 32 48 28
43 42 49 24 51 47 24 27 49 43 25 43 49 48 28 32 48 28 27 43 32 24 24 25 70 27 24 28 48 43 24 43
49 49 24 49 32 25 43 44 43 48 25 32 49 49 24 25 27 49 42 25 70 54 54  0]xS 
LH
(%%[Page: 27]%%) = 
%%PageTrailer

%%Page: 28 28
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (28)[49  0]xS 
; 633 865 M (writes the buffer start address into its own DMA address register, sets the LAMstate bit )
[70 32 27 27 43 38 25 27 48 43 25 48 49 32 33 43 32 24 38 28 42 33 27 24 43 50 48 32 43 38 38 25
27 48 28 48 25 27 27 38 25 48 70 49 24 70 86 70 25 43 49 49 32 42 38 38 25 33 44 46 28 38 28 43
32 24 24 38 43 27 38 25 27 49 42 26 58 71 86 38 27 43 28 43 24 49 27 27  0]xS 
633 977 M (\(bit 14 of the CSR\), and writes the number of data words \(NumData)
[32 49 27 27 24 49 49 24 49 32 24 27 49 43 24 65 54 65 32 25 24 43 48 49 25 71 32 27 27 43 38 24
28 48 43 24 49 49 75 49 43 32 25 48 32 25 49 43 27 44 25 70 48 32 49 38 24 32 71 49 75 70 43 28
 0]xS 
3284 977 M (\) available into the )[32 24 43 50 43 27 27 44 49 27 43 24 27 49 27 49 24 28 48 43  0]xS 
633 1089 M (word count register of the CAMAC interface. \(NumData is also stored in the first word of )
[70 48 33 48 25 42 49 49 48 28 24 32 44 48 27 38 27 44 32 24 49 32 24 28 49 43 25 65 70 85 71 65
24 27 49 27 43 33 32 44 43 43 24 24 33 70 49 75 70 43 28 43 24 28 38 24 43 27 38 49 24 38 27 49
32 43 49 24 27 49 24 27 49 43 24 32 28 32 38 27 24 70 49 32 49 24 49 32  0]xS 
633 1201 M (the output buffer\).  )[27 49 42 25 48 49 27 49 49 27 24 49 49 32 32 43 32 32 24 25  0]xS 
1391 1201 M ( )S 
633 1313 M ( )S 
633 1425 M (To see if the run is finished, the user code should poll the modules, and check if the )
[59 49 24 38 43 43 24 27 32 25 27 49 42 25 32 49 48 25 27 38 24 32 28 48 27 38 50 43 49 24 24 27
49 43 24 49 38 43 32 25 43 49 48 43 24 38 49 49 48 28 48 26 48 49 27 28 24 27 49 43 24 75 49 48
49 27 43 38 24 25 42 49 49 24 43 50 42 44 48 24 27 33 24 27 49 43  0]xS 
633 1536 M (LAMstate bit is set. If so, reading )[58 71 86 38 27 43 28 43 24 49 27 27 25 27 38 24 38 43 27 25 24 31 32 25 38 48 26 24 32 43 43 48
28 49 48  0]xS 
1964 1536 M (the word count register tells the number of words )[27 49 43 24 70 50 32 49 24 43 49 48 49 27 25 33 43 47 27 38 28 43 33 24 27 43 27 27 38 25 27 49
43 24 49 48 75 50 43 32 24 50 32 24 70 49 32 49 38  0]xS 
633 1648 M (available, and clears the register)[43 48 43 27 28 42 49 27 43 24 25 43 48 49 25 43 27 43 44 32 38 24 28 48 43 24 34 43 47 27 38 28
43  0]xS 
1883 1648 M <97>S 
1981 1648 M (it can't be read twice.  The read also clears the )[27 27 25 42 43 50 16 28 24 49 43 24 33 43 43 48 25 28 70 27 43 43 24 25 24 59 49 43 25 32 43 43
48 26 43 27 38 48 25 43 27 43 44 33 38 24 27 49 43  0]xS 
633 1760 M (LAMstate bit, and advances the TSAR to the second word of the output buffer. A data )
[58 71 86 38 27 43 28 43 24 49 27 27 25 24 43 49 48 25 42 49 49 43 49 43 43 38 24 27 49 43 24 61
53 70 65 25 27 49 24 27 49 43 24 38 43 43 49 49 49 24 70 49 32 49 24 49 32 24 27 49 43 24 49 48
28 48 49 27 25 48 50 32 32 43 32 24 26 70 24 49 43 27 43  0]xS 
633 1872 M (read can follow immediately, without )[32 43 42 49 24 44 43 49 24 32 49 27 27 49 70 24 29 75 76 42 49 27 44 27 43 28 47 24 25 70 27 27
49 49 48 28  0]xS 
2119 1872 M (having to write the TSAR, keeping in mind that  )[49 42 49 27 50 48 24 27 49 24 71 32 28 27 43 24 27 49 43 24 60 53 70 65 25 25 48 44 42 49 27 50
48 24 27 49 24 75 27 49 49 24 27 49 43 27 24  0]xS 
4025 1872 M (-)S 
4057 1872 M ( )S 
633 1984 M (since the TSAR was advanced )[38 27 49 42 43 25 27 49 42 25 59 55 70 65 24 70 43 38 24 43 49 50 42 49 43 43 48  0]xS 
1840 1984 M <96>S 
1888 1984 M ( only ndat)[25 48 49 29 47 24 49 49 42  0]xS 
2278 1984 M (-)S 
2310 1984 M (1 words should be read. )[48 26 70 49 32 49 38 25 38 48 49 49 27 48 25 48 43 25 32 43 42 49 24  0]xS 
3262 1984 M ( )S 
633 2096 M ( )S 
633 2208 M (This mechanism allows the DSP to dynamically shift memory allocations during or in )
[59 49 27 38 24 75 43 43 50 42 49 27 38 75 26 42 28 27 49 70 38 24 27 49 43 24 70 55 53 24 28 48
25 50 47 49 43 75 28 42 43 28 29 46 25 39 48 28 32 27 24 75 44 75 49 34 47 25 43 27 27 49 43 42
28 27 49 48 38 25 48 49 32 27 50 47 24 49 32 24 27 49  0]xS 
633 2320 M (between runs, without having to notify the host computer.)[48 43 27 71 42 43 49 24 32 49 49 38 24 25 70 28 27 49 48 49 27 24 49 43 49 27 49 47 25 27 48 25
48 49 27 28 33 46 25 27 50 42 25 48 49 38 27 25 43 49 75 49 48 28 43 32  0]xS 
2886 2320 M (  The following piece of )[24 25 59 50 42 25 32 49 27 27 49 70 27 50 47 25 49 28 42 43 43 24 49 32  0]xS 
633 2432 M (pseudocode illustrates this.  It shows how to start and stop runs from the host and read the )
[48 38 43 49 49 48 43 49 48 43 24 28 27 27 49 38 27 32 43 27 43 38 24 28 48 29 38 24 24 25 31 27
24 38 49 49 70 38 24 49 48 70 25 27 49 24 38 27 44 32 27 25 43 49 49 24 38 27 49 49 24 32 49 48
38 25 32 32 49 75 24 27 50 43 24 49 48 38 28 24 43 48 49 24 33 42 43 49 24 27 49 43  0]xS 
633 2544 M (data.  The first run in a sequence will be of type NewRun meaning that all histograms are )
[48 43 27 43 25 24 24 60 48 43 24 33 27 32 38 27 25 32 48 49 24 28 48 26 42 25 38 43 49 49 43 48
43 43 24 70 28 27 27 24 49 43 24 49 32 24 30 46 50 43 24 71 43 70 65 49 49 24 76 43 43 48 27 50
48 24 27 49 43 27 24 43 28 27 25 49 27 38 27 50 47 32 44 74 38 25 44 32 42  0]xS 
633 2656 M (cleared and a complete run initiation is perform)[43 27 43 42 34 42 49 24 43 49 49 24 43 25 43 49 75 49 27 43 27 43 25 33 48 49 24 28 48 28 27 27
43 27 27 49 49 24 27 38 25 48 43 32 32 49 32  0]xS 
2483 2656 M (ed prior to starting.  This ensures that all )[43 49 25 48 33 27 49 32 24 27 49 24 38 27 43 32 28 27 50 46 25 24 24 60 48 28 38 24 43 49 38 49
32 43 38 24 27 49 43 27 25 42 28 27  0]xS 
633 2768 M (parameter changes that were made in between runs will go into effect.  The following )
[48 43 32 44 75 43 27 44 32 24 43 50 43 49 48 43 38 24 27 49 43 27 24 72 42 32 43 26 75 42 50 43
24 27 49 24 49 43 27 70 44 43 49 24 32 49 48 39 25 70 27 27 27 26 46 49 24 28 48 28 48 25 42 33
33 43 42 28 24 24 25 59 49 42 26 32 49 27 27 49 70 27 50 46  0]xS 
633 2880 M (runs will be of the ResumeRun type, in which all previous data are kept and histograms )
[32 49 48 38 24 71 27 27 27 25 48 43 24 49 32 25 27 49 42 25 65 43 38 49 75 43 65 49 49 24 29 47
49 42 25 24 27 49 24 70 49 27 43 49 25 43 27 27 25 48 33 42 49 27 49 49 38 24 49 42 28 42 25 44
32 43 25 48 42 49 27 26 43 49 49 24 49 27 38 27 50 47 32 44 74 38  0]xS 
633 2992 M (will not be cleared.  Only the level)[70 27 27 28 24 49 48 27 25 48 43 25 42 28 43 42 32 43 49 24 25 25 70 49 28 48 24 27 49 43 24 27
43 49 43  0]xS 
1978 2992 M (-)S 
2010 2992 M (1 )[49  0]xS 
2083 2992 M (buffer and the output data buffer will be cleared.  )[49 48 32 34 42 32 26 43 48 49 24 28 48 43 24 49 49 27 49 48 28 24 49 42 28 42 25 48 49 32 33 43
32 25 70 27 27 27 25 48 43 25 42 28 42 44 32 43 49 24 25  0]xS 
633 3104 M (The ResumeRun initiation consequently is much faster \(a few microseconds as compared )
[59 49 43 24 65 43 38 49 76 42 66 48 49 24 27 49 27 28 27 43 27 27 48 49 24 43 48 49 38 43 49 48
43 49 27 29 47 24 27 38 25 75 49 43 49 24 33 43 38 27 43 32 25 32 43 25 32 43 70 25 75 27 44 32
49 38 43 43 48 49 50 37 25 43 38 24 43 48 75 50 43 32 43 49  0]xS 
633 3215 M (to about 50ms for NewRun\). For clarity, the code below shows how to interact with a )
[27 49 24 43 48 49 49 27 24 49 49 75 38 24 32 49 32 25 70 43 70 66 49 49 32 24 25 53 49 32 25 43
27 43 32 27 30 46 25 24 27 49 43 24 43 49 49 43 25 49 43 27 49 70 24 38 49 48 71 37 25 48 49 70
25 27 48 25 27 49 27 43 32 43 43 27 24 70 27 28 48 25 43  0]xS 
633 3327 M (single module, but is easily expand)[38 27 50 46 28 42 26 75 48 49 49 27 43 24 24 49 49 27 24 28 38 24 43 42 38 29 28 47 24 43 49 49
43 49  0]xS 
2000 3327 M (ed to deal with an arbitrary number of modules.)[43 49 24 27 49 24 49 44 43 27 24 70 28 27 48 25 43 48 25 42 33 48 27 28 32 44 34 46 25 48 49 75
50 42 33 24 49 32 25 76 49 48 49 27 43 38  0]xS 
3857 3327 M ( )S 
633 3439 M ( )S 
633 5245 M ( )S 
F2S50 Ji 
633 5392 M (Table )[53 41 45 23 36  0]xS 
852 5392 M (18)[41  0]xS 
933 5392 M (:  Using the word count register in a sequence of list mode data runs.  Reading the word )
[28 19 21 58 31 24 44 41 21 27 45 36 19 60 40 36 45 21 36 40 44 45 27 21 36 36 41 23 31 27 36 36
20 23 45 21 40 20 32 36 45 45 36 44 36 36 21 41 27 19 23 23 31 28 20 67 41 45 36 20 45 41 27 41
20 36 45 45 32 21 20 20 59 35 41 45 23 44 41 20 27 45 36 20 59 41 36 45  0]xS 
633 5485 M (count register clears that register, clears any LAM request by this module, and adva)
[36 41 44 45 27 21 36 36 41 22 32 28 36 36 20 35 23 36 41 35 32 21 27 45 40 27 21 36 36 39 24 31
27 36 36 21 20 35 24 36 40 35 33 20 41 45 41 20 54 57 78 20 36 36 45 45 36 32 27 21 44 41 21 27
44 23 31 21 67 41 45 44 24 36 20 21 40 45 45 20 41 45 41  0]xS 
3548 5485 M (nces the TSAR )[44 36 36 32 20 27 45 36 21 53 45 58 59  0]xS 
633 5578 M (to the second word of the output buffer.)[27 41 20 28 44 36 21 32 36 35 41 45 44 20 60 41 36 45 20 40 27 21 27 45 36 20 41 44 27 45 45 27
21 44 45 27 29 36 36  0]xS 
2008 5578 M ( )S 
F3S61 Ji 
633 5733 M ( )S 
633 5845 M ( )S 
633 5957 M ( )S 
0 Lj 1 Lc 6 Lw N 4023 3469 M 649 3469 I 649 5154 I 4023 5154 I C 
: 1 0 scol  O ; : 0.973 0.973 +S K 
; F3S50 Ji 
713 3576 M (for\(Nrun=0; Nrun<MaxRun; Nrun++\){)[27 41 27 27 59 27 40 41 45 40 24 20 58 27 41 41 45 72 36 40 54 41 40 24 19 59 27 41 41 45 46 27
 0]xS 
1993 3576 M ( )S 
2173 3576 M (// main loop, MaxRun ru)[22 23 21 63 35 23 41 20 22 41 41 41 19 21 72 36 40 53 41 41 20 28  0]xS 
2977 3576 M (ns)[41  0]xS 
3050 3576 M ( )S 
713 3670 M (    cmd=Read_CSR)[20 20 21 20 36 64 40 46 54 36 36 41 41 53 45  0]xS 
1339 3670 M ( )S 
1589 3670 M ( )S 
1881 3670 M ( )S 
2173 3670 M (// read CSR)[22 23 21 27 36 36 40 20 54 45  0]xS 
2550 3670 M ( )S 
713 3763 M (    cmd=setbit\(0,cmd\))[20 20 21 20 36 64 40 45 32 35 24 40 22 23 28 41 20 35 63 41  0]xS 
1409 3763 M ( )S 
1589 3763 M ( )S 
1881 3763 M ( )S 
2173 3763 M (// set bit 0 in cmd  for run start request)[22 23 21 32 35 23 20 40 23 22 21 41 19 24 40 21 35 63 41 20 20 27 41 27 20 27 41 41 19 31 24 36
26 22 21 27 36 41 41 35 31  0]xS 
3416 3763 M ( )S 
713 3857 M (    If\(Nrun==0\))[20 20 21 20 28 27 27 58 27 41 40 46 46 40  0]xS 
1201 3857 M ( )S 
713 3949 M (      cmd=setbit\(1,cmd\))[20 20 21 20 21 20 36 62 41 46 32 35 24 40 22 23 27 40 21 36 63 41  0]xS 
1450 3949 M ( )S 
1589 3949 M ( )S 
1881 3949 M ( )S 
2173 3949 M (// set bit 1 in cmd  for NewRun)[22 23 21 32 35 23 20 40 23 22 21 41 19 24 40 21 35 63 41 20 20 27 41 27 21 58 36 59 53 40  0]xS 
3182 3949 M ( )S 
713 4042 M (    Else )[20 20 21 20 49 23 32 36  0]xS 
955 4042 M ( )S 
713 4136 M (      cmc=clrbit\(0,cmd\))[20 20 21 20 21 20 36 63 36 46 35 24 26 41 22 23 27 41 20 36 62 41  0]xS 
1441 4136 M ( )S 
1589 4136 M ( )S 
1881 4136 M ( )S 
2173 4136 M (// clear bit 1 in cmd  for ResumeRun )[22 23 21 35 23 36 36 27 21 40 22 23 20 41 19 24 41 20 36 62 41 21 20 26 41 27 21 53 36 33 39 64
36 53 41 41  0]xS 
3378 4136 M ( )S 
713 4229 M (    End)[20 20 21 20 49 41  0]xS 
925 4229 M (if)[22  0]xS 
974 4229 M ( )S 
713 4323 M (    Write_CSR\(cmd\))[20 20 21 20 77 26 23 23 36 41 54 44 54 27 36 63 41  0]xS 
1366 4323 M ( )S 
1589 4323 M ( )S 
1881 4323 M ( )S 
2173 4323 M (// write back cmd, without corrupting other bits)[22 23 21 58 26 23 23 36 21 40 36 37 39 21 36 63 41 20 21 57 23 23 40 41 40 23 21 36 39 27 27 41
40 22 24 40 40 21 40 23 41 36 27 20 40 23 22  0]xS 
3709 4323 M ( )S 
713 4416 M ( )S 
713 4509 M (    while\(Read_CSR & 0x4000\){;})[20 20 21 20 59 40 23 22 36 28 53 36 36 41 41 53 45 54 20 63 20 42 40 41 40 41 40 28 38 24  0]xS 
1836 4509 M ( )S 
1881 4509 M ( )S 
2173 4509 M (// wait for run to end, poll LAMstate bit of CSR)[22 23 21 58 35 24 22 20 28 40 27 20 27 41 40 21 22 41 20 36 40 41 21 20 40 41 22 24 20 49 58 72
32 24 35 23 36 19 40 24 22 21 40 28 20 54 44  0]xS 
3725 4509 M ( )S 
713 4602 M ( )S 
713 4696 M (    NumData=Read_WrdCnt\(\))[20 20 21 20 59 41 63 58 35 24 36 45 54 36 36 41 41 77 26 41 53 41 23 27  0]xS 
1677 4696 M ( )S 
1881 4696 M ( )S 
2173 4696 M (// get the number of data available)[22 23 21 40 36 23 19 24 41 35 20 41 41 62 41 36 27 21 40 27 20 41 35 24 36 20 36 40 36 22 23 36
41 23  0]xS 
3282 4696 M ( )S 
713 4789 M (    Bufdat[0] = NumData)[20 20 21 20 54 41 27 41 35 22 28 40 28 20 46 20 59 41 63 58 35 24  0]xS 
1511 4789 M ( )S 
1589 4789 M ( )S 
1881 4789 M ( )S 
2173 4789 M (// NumData)[22 23 21 58 41 63 59 35 23  0]xS 
2554 4789 M ( is also the first word of output data)[19 24 31 20 36 23 32 40 20 23 41 36 20 26 24 26 31 23 21 58 40 27 41 21 41 27 19 41 40 24 39 41
23 20 41 35 23  0]xS 
3707 4789 M ( )S 
713 4882 M (    Read_Data\(bufdat+1,NumData)[20 20 21 20 54 36 36 41 41 58 36 23 35 28 41 39 28 41 35 23 46 41 20 58 40 63 58 36 23  0]xS 
1810 4882 M (-)S 
1837 4882 M (1\))[41  0]xS 
1904 4882 M ( )S 
2173 4882 M (// read remaining NumData)[22 23 21 27 36 36 40 20 28 36 63 35 23 40 24 40 40 21 58 41 63 59 35 23  0]xS 
3063 4882 M (-)S 
3089 4882 M (1 data words and store in)[41 20 41 36 23 36 20 58 41 27 40 32 20 36 41 40 21 31 23 40 27 36 20 23  0]xS 
3903 4882 M ( )S 
2173 4975 M (// bufdat array)[22 23 21 40 41 27 41 35 23 20 36 27 27 37  0]xS 
2631 4975 M ( )S 
713 5071 M (})S 
751 5071 M ( )S 
LH
(%%[Page: 28]%%) = 
%%PageTrailer

%%Page: 29 29
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (29)[49  0]xS 
; F1S61 Ji 
633 866 M (3.7)[53 28  0]xS 
768 866 M ( )S 
866 866 M (Baseline Cuts)[70 54 54 54 27 27 60 53 28 70 60 32  0]xS 
1509 866 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (The DGF needs to sample the outputs of the energy filters frequently in between events )
[59 49 43 24 70 72 53 24 49 42 43 49 38 24 27 49 24 38 44 75 49 28 43 24 27 49 43 24 49 49 27 49
48 27 38 25 48 33 24 27 49 43 24 43 48 44 33 49 47 25 32 27 28 27 43 32 38 25 32 32 43 49 50 42
49 27 28 47 25 27 48 25 48 43 29 70 42 43 49 24 43 50 43 48 27 38  0]xS 
633 1225 M (to obtain certain baseline quantities.  In some cases the baselines can be contaminated by )
[27 49 24 49 48 28 42 28 48 25 42 43 32 28 42 28 48 25 48 43 39 43 27 28 48 43 24 49 49 42 49 27
28 27 27 43 38 24 25 24 31 49 24 38 50 75 42 26 43 42 38 44 38 24 28 48 43 25 48 43 38 43 27 27
49 43 38 24 43 43 48 25 49 43 25 42 50 49 27 43 75 27 49 43 27 43 48 25 50 47  0]xS 
633 1337 M (event)[43 48 43 49  0]xS 
843 1337 M (s below the trigger threshold, i.e. very small or very slow rising pulses. This is of )
[38 24 49 43 27 49 70 24 27 49 43 24 27 33 28 48 48 44 32 24 28 48 32 43 38 49 49 27 48 25 24 27
25 43 24 24 49 43 34 46 25 39 75 43 27 27 25 49 32 24 49 43 34 47 24 38 27 49 70 24 32 28 38 27
50 47 25 48 49 27 38 44 38 24 25 59 49 27 38 24 27 38 25 48 33  0]xS 
633 1449 M (particular concern for older detectors with slow rising pulses from low field regions, and )
[48 43 32 28 27 43 48 28 42 33 25 43 48 49 43 44 32 48 25 32 49 32 24 49 27 50 42 32 25 48 43 28
43 43 27 49 32 38 25 70 27 27 49 24 38 27 49 70 24 33 27 38 27 50 46 25 48 49 27 38 43 38 24 32
33 49 75 25 27 48 71 25 32 27 43 27 49 24 32 44 47 27 49 49 37 25 25 43 49 48  0]xS 
633 1561 M (for segmented detectors where spectator pulses can be negative. In such events,)
[32 49 32 24 38 44 47 76 43 49 27 43 49 24 50 42 28 42 43 28 48 32 38 26 70 48 43 32 43 24 38 50
43 43 27 43 27 49 32 24 49 48 28 38 43 37 26 43 43 49 24 49 43 24 49 44 47 43 27 28 48 43 25 25
31 49 24 38 50 42 49 24 43 50 43 48 28 38  0]xS 
3727 1561 M ( the )[24 27 49 43  0]xS 
633 1673 M (baseline sample will be above or below the true baseline, and the baseline correction of )
[48 43 38 43 27 28 48 43 24 38 44 75 49 27 43 24 70 27 28 27 24 49 43 24 44 49 48 49 43 24 49 32
24 49 43 27 49 70 24 27 49 43 24 27 32 50 43 24 49 44 38 43 27 27 49 43 24 24 43 49 48 25 27 49
42 25 48 43 39 43 27 28 48 43 24 44 49 32 32 43 43 27 27 49 49 24 49 32  0]xS 
633 1785 M (the energy for the next true event will be off. The DGF can perform a baseline cut, i.e. )
[27 49 42 25 43 48 43 33 49 47 25 33 49 32 24 27 49 43 24 49 43 49 28 24 27 32 49 43 24 43 49 42
49 27 25 70 27 27 28 24 49 42 25 48 33 33 24 24 60 48 43 25 70 72 52 24 44 43 49 24 49 44 32 32
48 34 74 25 43 24 50 42 38 43 28 28 48 43 25 42 49 27 25 24 27 25 42 25  0]xS 
633 1897 M (reject such contaminated baseline samples, based on the deviation from th)
[32 43 27 43 43 27 24 38 49 43 48 26 42 49 49 27 44 75 27 49 42 28 43 48 26 48 43 38 43 27 27 49
43 24 38 44 75 49 27 43 38 24 24 49 43 39 42 49 25 49 49 24 27 49 43 24 49 43 48 28 42 28 27 49
48 25 32 32 50 74 25 27  0]xS 
3517 1897 M (e average zero )[43 25 43 48 43 32 44 48 44 24 44 42 33 48  0]xS 
633 2009 M (value.)[48 43 27 49 43  0]xS 
867 2009 M ( )S 
633 2120 M ( )S 
657 2120 M ( )S 
633 2232 M (In the DGF Viewer, you can determine the limit of the baseline cut from the panel called )
[31 49 24 27 49 43 25 70 72 53 24 70 27 43 71 43 32 24 27 46 49 49 25 43 43 48 25 48 43 27 44 32
75 28 49 43 24 28 48 43 24 28 27 75 27 27 25 49 33 24 27 49 43 24 49 42 38 43 27 28 48 43 26 42
49 27 25 32 32 49 75 25 27 50 42 25 48 43 49 43 27 24 44 43 27 28 42 49  0]xS 
633 2344 M (\223Baseline Cut\224 \(from the RunControlPanel, click on DCDisplay )
[42 65 43 39 42 28 27 49 42 25 65 49 27 43 24 32 33 32 49 75 24 28 49 44 24 66 48 49 65 49 48 28
32 48 28 53 43 49 43 27 24 24 43 28 27 44 47 26 48 49 24 70 66 70 27 38 49 27 44 46  0]xS 
3155 2344 M (-)S 
3187 2344 M (> Baseline Cut\). The )[55 25 65 43 38 42 28 27 50 42 25 65 49 27 32 24 25 59 49 42  0]xS 
633 2456 M (DGF will take baseline samples and compute a cut value to be)[70 71 52 25 70 27 27 28 24 27 44 48 42 25 49 43 38 43 27 28 48 43 24 39 43 75 49 27 43 38 25 43
49 48 25 42 50 75 49 48 28 42 25 43 25 43 49 28 24 49 42 28 48 43 25 27 48 25 48  0]xS 
3057 2456 M ( applied to future baseline )[25 42 49 49 27 27 43 49 24 27 49 24 32 50 27 49 32 43 24 49 43 38 43 27 27 49 43  0]xS 
633 2568 M (measurements, rejecting those that deviate from zero by more than the cut value.  The )
[75 43 43 38 49 32 44 75 43 48 28 37 25 24 33 43 27 43 43 27 27 50 48 25 27 49 49 38 43 24 27 49
43 27 24 49 43 48 28 42 28 42 25 32 32 50 75 25 44 43 32 48 25 50 47 24 76 49 32 43 24 27 49 43
49 24 27 50 43 24 43 49 27 25 49 43 27 49 42 25 24 24 60 48 43  0]xS 
633 2680 M (computed cut values are stored in the DSP parameters BLCUTn, and will depend on the )
[43 48 75 49 48 28 43 48 26 42 49 27 25 48 43 27 49 43 38 24 44 32 43 25 38 27 49 32 43 49 24 27
49 24 28 48 43 24 70 55 53 25 48 44 32 44 75 44 27 43 32 38 24 67 57 65 70 60 48 25 25 43 49 48
25 70 27 27 27 25 48 43 49 43 48 49 24 49 49 24 27 49 43  0]xS 
633 2792 M (channel\222s gain, and all energy and trigger filter settings)[43 48 43 49 48 43 27 33 38 25 48 42 28 48 25 25 43 48 49 24 43 27 28 24 43 50 42 33 49 47 25 43
49 48 25 27 32 28 49 48 43 33 24 32 27 27 28 43 32 24 38 43 27 28 28 49 47  0]xS 
2781 2792 M (. Whenever you change any of )[24 26 90 50 42 49 43 49 43 33 26 47 48 49 24 43 49 43 49 48 43 25 43 50 47 24 49 32  0]xS 
633 2904 M (these quantities you will have to rerun the noise measurement.  To avoid unexpected )
[27 49 42 38 43 25 48 49 43 48 28 27 27 27 43 38 26 46 49 49 25 70 27 27 28 24 49 43 48 43 24 28
48 25 32 44 32 48 49 24 28 48 43 24 49 49 27 38 43 25 76 43 43 38 48 32 44 76 43 49 27 24 25 24
59 49 24 43 49 48 28 48 25 48 50 43 49 49 43 43 27 43 49  0]xS 
633 3016 M (results, the DGF Viewer will set the BLCUT value to zero, whenever you change one of )
[32 43 38 48 28 27 38 24 24 28 48 43 25 70 71 52 26 70 27 43 70 44 32 25 70 27 28 27 24 38 43 27
25 27 48 43 25 66 57 65 71 59 24 49 43 27 50 42 25 27 49 24 43 43 32 48 25 24 70 50 43 48 43 50
43 32 26 47 48 49 25 43 49 43 49 48 43 24 49 50 42 25 48 32  0]xS 
633 3128 M (the relevant parameters for a given channel.  This will sw)[27 49 42 25 32 43 27 43 48 43 49 27 25 49 43 32 44 75 43 28 43 32 38 24 33 49 32 24 43 26 46 28
49 43 49 24 43 49 43 49 49 42 28 24 24 25 59 49 27 38 25 70 28 27 27 24 38  0]xS 
2868 3128 M (itch off this feature.)[28 27 43 48 25 48 33 32 24 27 49 27 38 25 32 42 43 28 48 33 43  0]xS 
3635 3128 M ( )S 
633 3240 M ( )S 
633 3352 M (You can achieve this noise measurement under program control by starting a run using )
[70 48 49 24 43 43 49 24 44 43 48 28 42 49 43 24 28 48 27 38 25 48 49 28 38 43 24 75 44 43 38 49
32 44 76 42 49 27 25 48 49 49 42 33 24 49 33 49 47 33 43 75 25 43 49 48 28 32 48 28 24 51 46 25
38 27 43 32 27 27 50 49 24 43 24 32 49 49 24 49 37 28 49 47  0]xS 
633 3464 M (RUNTASK=0 and CONTROLTASK=6. Refer to the programmer\222s manual for details on )
[65 70 70 59 71 54 69 56 48 25 42 49 49 24 65 70 71 60 65 71 58 59 71 54 70 55 49 24 24 66 42 33
43 32 25 27 50 24 27 49 43 24 49 32 50 47 32 44 76 75 43 33 32 38 24 76 43 49 49 43 27 25 32 49
32 24 49 43 27 43 27 27 38 24 49 49  0]xS 
633 3576 M (how to read out and reconstruct baseline samples after the run.  )
[48 49 70 24 28 48 25 32 43 42 49 24 49 49 27 24 43 49 49 25 32 43 43 49 49 38 27 32 49 43 27 24
49 43 38 43 27 27 49 43 24 38 44 75 48 28 42 38 26 43 32 27 43 32 24 27 49 43 25 32 49 49 24 24
 0]xS 
3116 3576 M ( )S 
633 3688 M ( )S 
633 3799 M ( )S 
633 3911 M ( )S 
LH
(%%[Page: 29]%%) = 
%%PageTrailer

%%Page: 30 30
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (30)[49  0]xS 
; F1S71 Ji 
633 978 M (4)S 
696 978 M ( )S 
808 978 M (Operating multiple DGF)[88 71 63 44 63 37 32 69 69 32 101 70 32 37 31 70 31 63 33 81 89  0]xS 
2083 978 M (-)S 
2121 978 M (4Cs synchronously)[63 82 63 32 64 61 70 63 70 44 70 69 69 71 62 32  0]xS 
3167 978 M ( )S 
F3S61 Ji 
633 1117 M ( )S 
633 1229 M (When many DGF)[89 50 44 48 26 75 42 51 47 24 70 72  0]xS 
1324 1229 M (-)S 
1356 1229 M (4Cs are operating as a system, it may be required to synchronize )
[49 65 38 24 44 33 43 24 49 48 43 32 43 27 28 49 48 24 43 38 26 42 25 40 46 38 28 43 75 25 24 27
27 25 75 44 47 25 48 43 25 32 43 49 49 27 33 43 48 25 27 49 24 39 47 49 44 49 32 49 48 28 42 43
 0]xS 
633 1341 M (clocks and timers between them and to distribute triggers across modules.  It will also be )
[43 27 48 44 48 38 24 43 49 48 25 27 27 76 43 32 38 24 49 43 27 71 43 44 49 24 27 49 43 75 24 43
48 49 24 28 48 25 48 28 37 28 32 27 49 48 28 43 24 28 32 28 48 48 44 32 38 24 43 44 32 48 38 38
25 75 48 49 49 28 43 38 24 24 26 31 27 24 70 28 27 27 25 42 28 38 48 25 48 43  0]xS 
633 1453 M (necessary to ensure that runs are started an)[48 43 43 43 38 38 44 34 46 25 27 49 24 43 48 38 49 33 43 24 28 48 43 27 25 33 48 49 38 24 43 32
43 24 38 28 43 32 28 43 48 25 43  0]xS 
2294 1453 M (d stopped synchronously in all modules.)[49 24 38 27 49 49 49 43 49 24 39 47 49 43 49 32 49 48 49 49 38 29 47 24 27 49 24 43 27 28 24 75
48 49 49 27 43 38  0]xS 
3862 1453 M ( )S 
633 1565 M ( )S 
633 1677 M (To distribute clocks and triggers it is necessary to connect the modules together via the )
[59 49 24 49 27 38 27 32 28 48 49 27 43 24 43 27 49 43 48 38 25 43 48 49 24 29 32 28 48 47 44 32
38 25 27 27 24 28 38 24 49 42 43 43 38 38 44 34 47 24 27 49 24 43 49 48 49 43 43 27 24 27 49 43
25 75 49 49 48 27 43 38 25 27 50 47 44 27 49 43 32 24 49 27 43 24 28 48 43  0]xS 
633 1789 M (back plane bus. In a multi)[48 43 44 48 24 49 27 43 48 43 25 48 49 38 24 26 32 48 25 42 26 75 48 28 27  0]xS 
1638 1789 M (-)S 
1670 1789 M (DGF system there will be a clock master on one end of the )[70 71 53 24 40 47 38 27 44 75 24 27 49 43 33 43 24 70 28 27 27 24 49 43 24 43 24 43 27 49 44 48
25 76 43 38 27 43 32 24 49 49 24 49 48 43 25 43 49 48 25 48 33 24 27 49 43  0]xS 
633 1901 M (bus, a number of slaves, and the clock t)[48 49 38 24 25 43 24 49 48 75 50 43 32 24 49 32 24 38 27 43 50 43 38 24 25 43 49 48 25 27 49 43
24 43 27 49 43 48 24  0]xS 
2168 1901 M (erminator at the far end of the bus. The bus is a )[43 33 75 27 49 43 27 49 32 26 42 28 24 27 49 43 24 32 43 32 25 43 49 49 24 49 32 24 27 49 43 24
49 48 38 25 25 59 49 43 24 49 49 38 24 27 38 24 43  0]xS 
633 2012 M (positive ECL \(PECL\) bus, which needs to be terminated properly by installing the )
[48 49 38 27 28 27 48 43 25 59 66 58 24 32 55 59 66 59 32 24 49 49 38 25 24 70 49 27 43 48 25 48
43 43 49 38 24 27 49 24 49 43 24 27 44 32 76 27 49 43 27 43 49 24 49 32 48 49 43 32 29 47 24 51
47 24 27 49 38 27 43 27 28 28 49 47 24 28 48 43  0]xS 
633 2124 M (appropriate jumpers or setting the FET switches through the software. All jumpers )
[43 48 49 32 49 48 32 28 43 27 43 24 27 50 75 48 44 32 38 25 48 32 25 38 44 27 27 27 49 47 24 27
50 43 25 53 59 59 25 38 70 27 27 43 50 43 37 25 27 50 32 49 49 47 49 24 27 49 44 24 38 49 32 27
70 43 33 43 24 24 70 28 27 24 28 48 75 49 43 32 38  0]xS 
633 2236 M (associated with the auxiliary bus are locat)[43 38 37 49 43 27 43 27 43 49 24 70 27 28 48 25 27 49 42 25 43 48 50 27 27 28 43 34 46 25 48 49
38 24 43 33 43 24 28 48 43 43  0]xS 
2259 2236 M (ed near to the 16)[43 49 24 50 42 44 32 25 27 49 24 27 49 43 24 49  0]xS 
2908 2236 M (-)S 
2940 2236 M (pin connector \(10 pin for )[49 27 49 24 43 49 49 48 43 43 27 50 32 24 32 50 49 24 49 27 49 24 32 49 32  0]xS 
633 2348 M (modules C0100 through C0150\) at the back of the board.)[75 48 49 49 27 43 38 24 65 49 49 48 49 24 28 48 32 49 50 47 49 25 65 49 49 48 49 32 25 42 28 24
27 49 43 24 49 43 43 48 24 49 32 25 27 49 44 25 48 49 43 32 49  0]xS 
2855 2348 M ( )S 
633 2460 M ( )S 
633 2572 M (Note: If several modules are in a CAMAC crate, you have to initialize all modules, even )
[70 48 28 43 27 24 32 32 25 38 42 49 44 32 43 27 25 75 49 49 48 28 42 38 26 43 32 43 24 27 49 24
43 24 65 72 85 70 65 25 44 32 43 27 43 24 26 48 49 48 25 48 43 49 43 24 27 49 24 27 49 27 28 27
43 27 27 43 43 24 43 27 28 24 76 48 49 49 27 43 38 24 24 43 49 43 48  0]xS 
633 2684 M (if you work with only one of them. A module that is not initialized )
[27 32 25 47 49 48 25 70 50 33 47 25 70 27 27 49 24 49 49 28 46 25 48 50 43 24 49 32 24 28 48 44
75 24 25 70 25 75 49 48 49 27 43 24 28 48 43 28 25 27 38 24 49 49 27 24 28 48 27 28 27 43 27 27
43 43 49  0]xS 
3253 2684 M (can disturb CAMAC )[43 43 48 25 48 27 38 28 48 32 49 24 66 70 85 71 65  0]xS 
633 2796 M (communication, even if it is not specifically addressed.   )[43 48 76 75 49 48 28 43 43 28 27 48 49 24 25 43 48 43 49 24 27 32 25 28 27 25 27 38 24 49 49 27
24 38 49 43 42 28 32 27 43 43 27 28 47 25 43 49 48 32 44 38 38 43 49 24 24 25  0]xS 
2849 2796 M ( )S 
633 2908 M ( )S 
F1S61 Ji 
633 3118 M (4.1)[53 28  0]xS 
768 3118 M ( )S 
866 3118 M (Multiplicity unit)[82 59 28 32 27 59 28 27 53 28 33 51 28 59 59 28  0]xS 
1579 3118 M ( )S 
633 3254 M ( )S 
F3S61 Ji 
633 3365 M (The outputs from the digital leading edge discriminators, called fast triggers elsewhere in )
[59 49 43 24 49 48 28 48 49 27 38 24 33 32 48 75 25 27 49 43 25 48 29 46 28 28 43 27 24 27 43 43
49 27 50 46 26 42 50 48 43 24 49 27 38 44 32 27 75 28 49 43 27 49 32 38 24 24 43 43 27 27 43 49
24 33 43 38 27 25 27 32 28 48 48 44 33 38 24 43 27 38 43 70 49 42 33 43 25 27 49  0]xS 
633 3477 M (this document, are summed together in the multiplicity unit to pro)
[27 49 27 38 24 49 49 42 49 75 43 48 28 24 24 44 32 43 24 38 50 75 76 43 48 25 27 50 47 43 27 49
43 32 24 28 48 25 27 49 42 26 75 48 28 27 27 49 27 27 43 27 29 46 25 48 49 27 27 25 27 49 24 49
32  0]xS 
3197 3477 M (duce a positive )[49 49 43 42 26 43 24 49 49 38 27 28 27 49 42  0]xS 
633 3597 M (multiplicity signal at the MultOut front panel connector.  When terminated into 50)
[75 48 28 27 27 49 27 27 43 27 29 46 25 38 28 47 49 43 27 25 42 28 24 27 49 43 25 86 48 28 27 70
49 27 24 32 32 49 49 27 24 49 43 50 42 28 24 43 48 50 49 43 42 28 48 32 25 24 26 90 50 42 49 24
28 42 34 74 28 48 43 27 43 50 24 28 48 27 49 24 49  0]xS 
F7S61 Ji 
3841 3596 M (W)S 
F3S61 Ji 
3917 3597 M ( the )[24 27 49 43  0]xS 
633 3708 M (amplitude is 35mV per trigger.  The pulse width can be adjusted for each channel )
[43 74 49 27 28 27 49 48 43 24 28 38 24 49 48 76 70 25 48 43 32 25 27 33 28 48 48 42 32 25 24 25
60 48 43 25 48 49 27 38 43 24 70 28 48 28 48 25 43 43 49 24 49 43 24 43 49 27 48 38 28 43 48 25
32 49 32 25 43 43 43 49 24 44 49 42 49 49 43 27  0]xS 
633 3820 M (independently via the variables FTPWIDTH0,1,2,3.  The default is 8 whic)
[27 49 48 43 49 43 48 49 43 48 28 29 47 24 49 27 43 24 27 49 43 24 49 44 33 27 43 48 28 43 37 26
52 61 55 90 32 71 59 70 49 24 49 24 49 25 49 24 25 24 59 49 43 24 49 43 33 43 48 28 27 24 27 38
25 48 25 70 48 28  0]xS 
3525 3820 M (h translates )[49 24 28 32 43 48 38 28 42 28 42 38  0]xS 
633 3932 M (into a width of 8*25ns=200ns.  Through the MultIn front panel input you can add the )
[27 49 27 49 24 43 24 70 27 49 27 49 24 49 32 24 49 49 48 49 49 38 55 48 49 48 49 38 24 25 24 59
49 32 49 49 47 49 24 27 50 43 24 86 48 28 28 32 49 24 32 32 49 49 27 24 49 43 48 43 27 25 27 49
48 49 27 27 46 49 49 24 44 43 48 25 42 49 49 24 27 49 43  0]xS 
633 4044 M (multiplicity signal of another unit to the current sum.  This way it is possible to daisy )
[75 48 28 27 27 49 27 27 43 27 29 46 25 38 28 47 49 43 27 25 48 32 25 43 48 50 27 49 43 32 24 49
48 28 27 24 27 49 24 28 48 43 25 42 49 32 32 43 49 27 24 38 50 75 24 25 24 59 49 27 38 24 71 44
47 24 28 27 24 27 38 25 48 49 38 38 27 49 27 43 24 28 48 25 48 43 27 39 47  0]xS 
633 4156 M (chain many modules to build up multiplicity sums. The signal delay pe)
[43 48 43 27 49 24 76 43 51 46 26 75 48 49 49 27 43 38 24 27 49 24 49 49 27 27 49 24 49 48 25 75
48 28 27 27 49 27 27 43 27 29 45 25 38 49 75 39 25 24 59 49 43 24 38 28 47 50 42 28 24 49 42 28
45 46 25 48  0]xS 
3395 4156 M (r module is about )[32 24 75 50 49 48 28 42 25 27 38 24 43 49 49 48 27  0]xS 
633 4268 M (5)S 
681 4268 M (-)S 
713 4268 M (10ns. If precise timing is required for larger groups of modules, connections should be )
[49 49 48 38 25 25 31 32 25 48 33 43 43 27 38 43 24 28 27 75 27 50 47 26 27 38 24 32 43 49 49 27
32 43 48 25 32 49 33 24 27 43 33 48 44 32 25 48 32 50 48 49 38 24 49 32 24 75 49 49 48 28 42 38
25 25 43 48 49 49 43 42 28 28 49 48 38 25 38 48 49 49 27 48 25 48 43  0]xS 
633 4380 M (made in parallel to an external summing unit, rather than daisy chaining the modules.  )
[75 42 50 43 24 28 48 25 48 43 32 43 27 27 43 28 24 27 49 24 43 49 25 43 49 28 43 32 48 43 27 25
38 49 75 75 27 50 48 24 49 48 28 27 24 25 32 43 27 49 43 32 25 27 49 42 49 24 49 43 27 40 47 24
43 50 42 28 48 28 49 47 24 28 49 43 24 75 49 49 48 28 42 38 25 24  0]xS 
4002 4380 M ( )S 
633 4492 M ( )S 
633 4603 M (By pulling jumpers JP14 through JP17 and installing jumpers)[66 47 24 49 48 28 27 27 50 46 25 27 50 75 48 43 32 38 24 39 54 49 48 26 27 49 32 48 50 47 48 25
39 53 49 48 25 43 48 49 24 28 48 38 27 43 28 27 27 50 46 25 27 50 75 48 43 32  0]xS 
3027 4603 M ( JP10 through JP13 \(in )[24 39 54 49 48 25 27 48 33 48 50 48 49 25 38 53 49 48 25 32 27 49  0]xS 
633 4715 M (revision)[32 43 48 28 38 27 48  0]xS 
946 4715 M (-)S 
978 4715 M (D and revision)[70 25 42 49 49 24 33 43 49 27 38 27 49  0]xS 
1552 4715 M (-)S 
1585 4715 M (E modules\), it is possible to sum the analog signals from the four )
[59 24 75 49 49 48 28 42 38 32 25 24 27 28 24 27 38 24 49 49 38 38 27 49 27 43 24 27 49 24 38 49
75 24 27 49 43 24 43 49 43 27 50 47 25 37 29 47 49 43 28 38 24 33 32 48 75 25 27 50 42 25 32 48
49 32  0]xS 
633 4827 M (channels and make these available at the MultOut front panel output. For modules with )
[43 48 43 49 48 43 27 38 25 43 48 49 25 75 44 49 42 25 27 49 43 37 43 26 42 49 43 27 27 43 49 27
43 24 43 27 25 27 49 43 25 85 49 27 28 70 48 28 25 32 32 49 49 27 24 49 43 48 43 27 25 48 49 27
49 49 27 24 26 52 49 32 25 76 49 48 49 27 43 38 24 71 27 27 49  0]xS 
633 4939 M (serial numbers C0100 through C0150, the jumpers are JP11)[38 43 32 27 43 27 24 49 49 75 49 43 32 38 24 66 48 49 49 48 25 27 49 33 48 50 47 48 25 65 49 48
49 49 24 24 28 48 43 24 28 48 76 49 43 32 39 24 43 32 43 24 39 54 48  0]xS 
2960 4939 M (0 through JP410 and JP 454 )[49 24 27 49 32 49 49 48 49 24 38 54 48 49 49 25 43 48 49 24 38 54 24 49 48 49  0]xS 
633 5051 M (through JP457, respectively.)[27 49 32 48 50 47 48 25 39 53 49 49 48 25 24 32 43 38 49 43 43 27 28 49 43 28 47  0]xS 
1740 5051 M ( )S 
633 5163 M ( )S 
633 5275 M ( )S 
633 5387 M ( )S 
633 5499 M ( )S 
LH
(%%[Page: 30]%%) = 
%%PageTrailer

%%Page: 31 31
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (31)[49  0]xS 
; F1S61 Ji 
633 866 M (4.2)[53 28  0]xS 
768 866 M ( )S 
866 866 M (Clock distribution)[70 28 59 54 53 27 60 28 53 33 38 27 59 60 32 27 59  0]xS 
1693 866 M ( )S 
F3S61 Ji 
633 1001 M (Clocks are distributed via the backplane connector and/or the 4 pin Firewire connector at )
[65 27 49 43 47 38 25 42 34 42 25 48 28 38 27 32 27 49 49 27 43 48 25 48 28 42 25 27 49 42 25 48
43 44 48 48 29 43 48 43 24 43 49 49 49 43 43 27 50 32 24 43 49 48 28 48 32 25 27 49 42 25 48 25
48 28 48 26 52 27 34 42 70 28 33 43 24 43 48 49 49 44 42 28 48 32 25 43 27  0]xS 
633 1113 M (the back of the board. Depending of the module revision, connections can be made either)
[27 49 42 25 48 43 44 48 24 49 32 24 27 49 43 24 49 50 42 33 48 25 24 71 44 48 43 49 49 27 49 47
25 49 32 25 27 49 42 25 75 48 49 49 28 43 24 32 44 49 27 38 27 49 48 25 24 43 49 48 49 43 43 27
27 49 48 38 25 43 42 49 24 50 43 24 76 43 49 42 25 43 27 27 49 44  0]xS 
4103 1113 M ( )S 
633 1225 M (by a continuous flat cable or by module)[49 47 24 43 26 42 49 49 27 27 49 49 48 49 38 24 32 28 42 28 24 43 43 48 29 42 25 48 32 25 50 47
24 76 49 49 48 28  0]xS 
2175 1225 M (-)S 
2208 1225 M (to module jumper cables, as detailed below.)[27 48 26 75 48 49 49 27 43 24 27 49 75 49 43 33 24 43 43 48 28 43 38 25 24 43 38 24 49 43 27 43
27 28 43 49 24 49 42 28 48 70  0]xS 
3916 1225 M ( )S 
633 1337 M ( )S 
F0S61 Ji 
633 1548 M (4.2.1)[53 28 53 27  0]xS 
849 1548 M ( )S 
925 1548 M (Clock distribution for revision)[70 22 54 48 49 27 54 22 49 27 32 23 53 54 27 22 54 53 28 28 53 33 27 32 54 49 22 48 23 53  0]xS 
2169 1548 M (-)S 
2201 1548 M (C modules )[70 27 82 54 54 53 23 53 49  0]xS 
2693 1548 M ( )S 
F3S61 Ji 
633 1682 M (When jumpers JP1 and JP2 are installed, the local 40MHZ clock is fed into the board )
[89 50 44 48 25 27 49 75 49 43 32 38 24 39 54 49 24 43 48 49 24 39 54 49 24 43 33 43 24 27 49 38
27 43 27 27 43 49 24 25 27 49 42 25 27 49 42 43 28 25 48 49 86 70 59 26 42 28 48 44 48 24 27 38
25 32 43 48 25 27 49 27 49 25 27 49 43 24 49 48 43 32 49  0]xS 
633 1802 M (circuitry. Jumpers JP5 and JP6 connect the )[43 27 32 43 48 28 27 34 47 24 24 38 49 75 50 42 33 37 25 39 53 49 24 43 50 48 25 38 53 49 24 43
49 48 49 44 43 27 24 28 48 43  0]xS 
2324 1802 M (clock lines of the backplane bus to 100)[43 27 49 44 48 24 28 27 49 43 38 24 49 32 24 28 48 43 24 49 43 44 47 49 28 43 49 43 24 49 48 39
25 27 48 25 48 49  0]xS 
F7S61 Ji 
3842 1801 M (W)S 
F3S61 Ji 
3918 1802 M ( )S 
633 1913 M (termination resistors. The recommended jumper settings for master, middle, and )
[27 43 32 75 27 49 43 27 27 49 48 25 33 43 38 27 38 27 49 32 38 24 25 59 49 42 25 32 43 43 49 76
75 43 49 49 43 49 24 27 49 75 49 43 32 25 39 43 27 27 27 50 47 38 24 32 49 32 25 75 43 38 28 43
32 24 26 75 27 49 48 27 43 25 24 43 48 49  0]xS 
633 2025 M (terminator modules are:)[27 43 32 75 27 49 43 27 50 32 24 75 49 48 49 28 43 38 24 43 33 43  0]xS 
1562 2025 M ( )S 
633 2137 M ( )S 
633 2249 M (Clock Jumpers for Rev C modules)[65 27 49 43 47 25 38 49 75 49 43 32 38 25 32 49 32 24 66 42 49 24 67 24 75 49 48 49 27 43  0]xS 
1976 2249 M ( )S 
676 2365 M (Module)[86 49 48 49 27  0]xS 
978 2365 M ( )S 
1475 2365 M (JP1 and JP2)[38 53 49 24 43 49 48 25 38 53  0]xS 
1944 2365 M ( )S 
2132 2365 M (JP3 and JP4)[38 53 49 24 43 49 48 25 38 53  0]xS 
2601 2365 M ( )S 
2789 2365 M (JP5 and JP6)[38 53 49 24 43 49 48 25 38 53  0]xS 
3258 2365 M ( )S 
: N 631 2273 4 4 rp C 
 L ; : N 631 2273 4 4 rp C 
 L ; : N 635 2273 763 4 rp C 
 L ; : N 1398 2273 4 4 rp C 
 L ; : N 1402 2273 616 4 rp C 
 L ; : N 2018 2273 4 4 rp C 
 L ; : N 2022 2273 690 4 rp C 
 L ; : N 2712 2273 4 4 rp C 
 L ; : N 2716 2273 616 4 rp C 
 L ; : N 3332 2273 4 4 rp C 
 L ; : N 3332 2273 4 4 rp C 
 L ; : N 631 2277 4 113 rp C 
 L ; : N 1398 2277 4 113 rp C 
 L ; : N 2018 2277 4 113 rp C 
 L ; : N 2712 2277 4 113 rp C 
 L ; : N 3332 2277 4 113 rp C 
 L ; 676 2482 M (Master)[86 43 38 27 44  0]xS 
946 2482 M ( )S 
1634 2482 M (Yes)[70 43  0]xS 
1785 2482 M ( )S 
2290 2482 M (Yes)[70 43  0]xS 
2441 2482 M ( )S 
2964 2482 M (No)[70  0]xS 
3083 2482 M ( )S 
: N 631 2390 4 4 rp C 
 L ; : N 635 2390 763 4 rp C 
 L ; : N 1398 2390 4 4 rp C 
 L ; : N 1402 2390 616 4 rp C 
 L ; : N 2018 2390 4 4 rp C 
 L ; : N 2022 2390 690 4 rp C 
 L ; : N 2712 2390 4 4 rp C 
 L ; : N 2716 2390 616 4 rp C 
 L ; : N 3332 2390 4 4 rp C 
 L ; : N 631 2394 4 112 rp C 
 L ; : N 1398 2394 4 112 rp C 
 L ; : N 2018 2394 4 112 rp C 
 L ; : N 2712 2394 4 112 rp C 
 L ; : N 3332 2394 4 112 rp C 
 L ; 676 2597 M (Middle \(slave\))[86 27 49 49 27 43 24 32 38 27 43 50 43  0]xS 
1246 2597 M ( )S 
1650 2597 M (N)S 
1720 2597 M (o)S 
1769 2597 M ( )S 
2290 2597 M (Yes)[70 43  0]xS 
2441 2597 M ( )S 
2964 2597 M (No)[70  0]xS 
3083 2597 M ( )S 
: N 631 2506 4 3 rp C 
 L ; : N 635 2506 763 3 rp C 
 L ; : N 1398 2506 4 3 rp C 
 L ; : N 1402 2506 616 3 rp C 
 L ; : N 2018 2506 4 3 rp C 
 L ; : N 2022 2506 690 3 rp C 
 L ; : N 2712 2506 4 3 rp C 
 L ; : N 2716 2506 616 3 rp C 
 L ; : N 3332 2506 4 3 rp C 
 L ; : N 631 2509 4 112 rp C 
 L ; : N 1398 2509 4 112 rp C 
 L ; : N 2018 2509 4 112 rp C 
 L ; : N 2712 2509 4 112 rp C 
 L ; : N 3332 2509 4 112 rp C 
 L ; 676 2713 M (Terminator)[60 43 33 75 27 49 42 28 48  0]xS 
1114 2713 M ( )S 
1650 2713 M (No)[70  0]xS 
1769 2713 M ( )S 
2290 2713 M (Yes)[70 43  0]xS 
2441 2713 M ( )S 
2948 2713 M (Yes)[70 43  0]xS 
3099 2713 M ( )S 
: N 631 2621 4 4 rp C 
 L ; : N 635 2621 763 4 rp C 
 L ; : N 1398 2621 4 4 rp C 
 L ; : N 1402 2621 616 4 rp C 
 L ; : N 2018 2621 4 4 rp C 
 L ; : N 2022 2621 690 4 rp C 
 L ; : N 2712 2621 4 4 rp C 
 L ; : N 2716 2621 616 4 rp C 
 L ; : N 3332 2621 4 4 rp C 
 L ; : N 631 2625 4 112 rp C 
 L ; : N 631 2737 4 4 rp C 
 L ; : N 631 2737 4 4 rp C 
 L ; : N 635 2737 763 4 rp C 
 L ; : N 1398 2625 4 112 rp C 
 L ; : N 1398 2737 4 4 rp C 
 L ; : N 1402 2737 616 4 rp C 
 L ; : N 2018 2625 4 112 rp C 
 L ; : N 2018 2737 4 4 rp C 
 L ; : N 2022 2737 690 4 rp C 
 L ; : N 2712 2625 4 112 rp C 
 L ; : N 2712 2737 4 4 rp C 
 L ; : N 2716 2737 616 4 rp C 
 L ; : N 3332 2625 4 112 rp C 
 L ; : N 3332 2737 4 4 rp C 
 L ; : N 3332 2737 4 4 rp C 
 L ; F2S50 Ji 
633 2864 M (Table )[53 41 45 23 36  0]xS 
852 2864 M (19)[41  0]xS 
933 2864 M (: On)[28 19 63  0]xS 
1088 2864 M (-)S 
1115 2864 M (board jumper settings for the clock distribution.)[45 41 41 36 45 20 27 45 67 45 36 36 21 32 36 27 26 24 44 41 31 20 28 41 36 20 27 45 36 20 36 22
41 36 45 21 44 23 32 27 35 23 45 45 27 24 40 45  0]xS 
2786 2864 M ( )S 
F3S61 Ji 
633 3020 M (To distribute clocks between modules, use a continuous flat cable \(10lines together with )
[59 49 24 49 27 38 27 32 28 48 49 27 43 24 43 27 49 43 48 38 24 50 42 28 71 43 42 49 25 75 49 49
48 28 42 38 25 24 49 38 42 25 43 25 43 48 49 27 28 48 49 49 48 38 25 32 27 43 27 24 43 43 49 27
43 24 32 49 48 28 27 49 42 38 26 27 50 46 43 27 49 44 32 24 70 28 27 49  0]xS 
633 3132 M (the trigger lines\). )[27 49 42 25 27 32 28 48 48 44 32 24 27 28 48 43 38 32 24  0]xS 
1324 3132 M ( )S 
633 3244 M ( )S 
633 3356 M ( )S 
F0S61 Ji 
633 3567 M (4.2.2)[53 28 53 27  0]xS 
849 3567 M ( )S 
925 3567 M (Clock distribution for r)[70 22 54 48 49 27 54 22 49 27 32 23 53 54 27 22 54 53 28 28 53 33 27  0]xS 
1866 3567 M (evision)[54 49 22 48 23 53  0]xS 
2169 3567 M (-)S 
2201 3567 M (D modules )[70 27 82 54 54 53 23 53 49  0]xS 
2693 3567 M ( )S 
F3S61 Ji 
633 3701 M (When jumpers JP1 and JP2 are installed, the local 40MHZ clock is fed into the board )
[89 50 44 48 25 27 49 75 49 43 32 38 24 39 54 49 24 43 48 49 24 39 54 49 24 43 33 43 24 27 49 38
27 43 27 27 43 49 24 25 27 49 42 25 27 49 42 43 28 25 48 49 86 70 59 26 42 28 48 44 48 24 27 38
25 32 43 48 25 27 49 27 49 25 27 49 43 24 49 48 43 32 49  0]xS 
633 3821 M (circuitry. Jumpers JP5 and JP6 connect the clock lines of the bus to 100)
[43 27 32 43 48 28 27 34 47 24 24 38 49 75 50 42 33 37 25 39 53 49 24 43 50 48 25 38 53 49 24 43
49 48 49 44 43 27 24 28 48 43 24 43 27 49 44 48 24 28 27 49 43 38 24 49 32 24 28 48 43 24 49 49
38 24 27 49 24 49 49  0]xS 
F7S61 Ji 
3422 3820 M (W)S 
F3S61 Ji 
3498 3821 M ( termination )[25 26 43 32 75 27 50 42 28 27 49 48  0]xS 
633 3932 M (resistors. The recommended jumper settings for master, middle, and )
[32 43 38 27 38 27 49 32 38 24 25 59 49 42 25 33 43 42 50 75 76 43 49 49 43 49 24 27 49 75 48 44
32 25 38 42 28 27 27 50 47 38 25 32 49 32 25 75 43 38 27 44 32 24 25 75 27 49 48 27 43 25 25 43
48 49  0]xS 
3308 3932 M (terminator modules )[28 42 34 75 28 48 43 27 49 32 25 75 48 49 49 27 43 38  0]xS 
633 4044 M (are:)[43 32 42  0]xS 
778 4044 M ( )S 
633 4156 M ( )S 
633 4268 M (Clock Jumpers for Rev D modules)[65 27 49 43 47 25 38 49 75 49 43 32 38 25 32 49 32 24 66 42 49 24 71 25 75 48 49 49 27 43  0]xS 
1981 4268 M ( )S 
676 4383 M (Module)[86 49 48 49 27  0]xS 
978 4383 M ( )S 
1475 4383 M (JP1 and JP2)[38 53 49 24 43 49 48 25 38 53  0]xS 
1944 4383 M ( )S 
2132 4383 M (JP3 and JP4)[38 53 49 24 43 49 48 25 38 53  0]xS 
2601 4383 M ( )S 
2789 4383 M (JP5 and JP6)[38 53 49 24 43 49 48 25 38 53  0]xS 
3258 4383 M ( )S 
: N 631 4292 4 4 rp C 
 L ; : N 631 4292 4 4 rp C 
 L ; : N 635 4292 763 4 rp C 
 L ; : N 1398 4292 4 4 rp C 
 L ; : N 1402 4292 616 4 rp C 
 L ; : N 2018 4292 4 4 rp C 
 L ; : N 2022 4292 690 4 rp C 
 L ; : N 2712 4292 4 4 rp C 
 L ; : N 2716 4292 616 4 rp C 
 L ; : N 3332 4292 4 4 rp C 
 L ; : N 3332 4292 4 4 rp C 
 L ; : N 631 4296 4 112 rp C 
 L ; : N 1398 4296 4 112 rp C 
 L ; : N 2018 4296 4 112 rp C 
 L ; : N 2712 4296 4 112 rp C 
 L ; : N 3332 4296 4 112 rp C 
 L ; 676 4500 M (Master)[86 43 38 27 44  0]xS 
946 4500 M ( )S 
1634 4500 M (Yes)[70 43  0]xS 
1785 4500 M ( )S 
2290 4500 M (Yes)[70 43  0]xS 
2441 4500 M ( )S 
2964 4500 M (No)[70  0]xS 
3083 4500 M ( )S 
: N 631 4408 4 4 rp C 
 L ; : N 635 4408 763 4 rp C 
 L ; : N 1398 4408 4 4 rp C 
 L ; : N 1402 4408 616 4 rp C 
 L ; : N 2018 4408 4 4 rp C 
 L ; : N 2022 4408 690 4 rp C 
 L ; : N 2712 4408 4 4 rp C 
 L ; : N 2716 4408 616 4 rp C 
 L ; : N 3332 4408 4 4 rp C 
 L ; : N 631 4412 4 112 rp C 
 L ; : N 1398 4412 4 112 rp C 
 L ; : N 2018 4412 4 112 rp C 
 L ; : N 2712 4412 4 112 rp C 
 L ; : N 3332 4412 4 112 rp C 
 L ; 676 4616 M (Middle \(slave\))[86 27 49 49 27 43 24 32 38 27 43 50 43  0]xS 
1246 4616 M ( )S 
1650 4616 M (No)[70  0]xS 
1769 4616 M ( )S 
2290 4616 M (Yes)[70 43  0]xS 
2441 4616 M ( )S 
2964 4616 M (No)[70  0]xS 
3083 4616 M ( )S 
: N 631 4524 4 4 rp C 
 L ; : N 635 4524 763 4 rp C 
 L ; : N 1398 4524 4 4 rp C 
 L ; : N 1402 4524 616 4 rp C 
 L ; : N 2018 4524 4 4 rp C 
 L ; : N 2022 4524 690 4 rp C 
 L ; : N 2712 4524 4 4 rp C 
 L ; : N 2716 4524 616 4 rp C 
 L ; : N 3332 4524 4 4 rp C 
 L ; : N 631 4528 4 112 rp C 
 L ; : N 1398 4528 4 112 rp C 
 L ; : N 2018 4528 4 112 rp C 
 L ; : N 2712 4528 4 112 rp C 
 L ; : N 3332 4528 4 112 rp C 
 L ; 676 4732 M (Terminator)[60 43 33 75 27 49 42 28 48  0]xS 
1114 4732 M ( )S 
1650 4732 M (No)[70  0]xS 
1769 4732 M ( )S 
2290 4732 M (Yes)[70 43  0]xS 
2441 4732 M ( )S 
2948 4732 M (Yes)[70 43  0]xS 
3099 4732 M ( )S 
: N 631 4640 4 4 rp C 
 L ; : N 635 4640 763 4 rp C 
 L ; : N 1398 4640 4 4 rp C 
 L ; : N 1402 4640 616 4 rp C 
 L ; : N 2018 4640 4 4 rp C 
 L ; : N 2022 4640 690 4 rp C 
 L ; : N 2712 4640 4 4 rp C 
 L ; : N 2716 4640 616 4 rp C 
 L ; : N 3332 4640 4 4 rp C 
 L ; : N 631 4644 4 112 rp C 
 L ; : N 631 4756 4 4 rp C 
 L ; : N 631 4756 4 4 rp C 
 L ; : N 635 4756 763 4 rp C 
 L ; : N 1398 4644 4 112 rp C 
 L ; : N 1398 4756 4 4 rp C 
 L ; : N 1402 4756 616 4 rp C 
 L ; : N 2018 4644 4 112 rp C 
 L ; : N 2018 4756 4 4 rp C 
 L ; : N 2022 4756 690 4 rp C 
 L ; : N 2712 4644 4 112 rp C 
 L ; : N 2712 4756 4 4 rp C 
 L ; : N 2716 4756 616 4 rp C 
 L ; : N 3332 4644 4 112 rp C 
 L ; : N 3332 4756 4 4 rp C 
 L ; : N 3332 4756 4 4 rp C 
 L ; F2S50 Ji 
633 4882 M (Table )[53 41 45 23 36  0]xS 
852 4882 M (20)[41  0]xS 
933 4882 M (: On)[28 19 63  0]xS 
1088 4882 M (-)S 
1115 4882 M (board jumper settings for the clock distribution.)[45 41 41 36 45 20 27 45 67 45 36 36 21 32 36 27 26 24 44 41 31 20 28 41 36 20 27 45 36 20 36 22
41 36 45 21 44 23 32 27 35 23 45 45 27 24 40 45  0]xS 
2786 4882 M ( )S 
F3S61 Ji 
633 5039 M ( )S 
633 5150 M (Clocks are distributed via the 16 pin backplane connector. The connector pins are )
[65 27 49 43 47 38 25 42 34 42 25 48 28 38 27 32 27 49 49 27 43 48 25 48 28 42 25 27 49 42 25 48
49 24 49 27 49 24 49 43 44 47 49 27 43 50 43 24 43 49 49 49 43 42 28 48 32 25 24 59 49 43 25 43
49 48 49 44 43 27 49 32 24 50 27 49 38 24 43 32 43  0]xS 
633 5262 M (organized into two rows.  Row)[48 33 48 43 49 27 43 43 48 25 27 48 28 48 25 27 70 49 24 32 49 70 38 24 26 24 65 49  0]xS 
1833 5262 M (-)S 
1865 5262 M (A consists of the even)[70 24 43 49 49 38 27 38 27 38 24 49 32 24 28 48 43 24 44 49 43  0]xS 
2724 5262 M (-)S 
2757 5262 M (numbered pins and is the row )[48 49 76 48 43 33 43 49 24 49 27 49 38 24 43 49 48 25 27 38 24 27 49 43 24 32 49 70  0]xS 
633 5374 M (which is physically closest to the PC)[70 48 28 43 48 25 27 38 24 49 49 47 38 27 44 43 27 28 47 25 43 28 48 38 44 38 27 25 27 48 25 27
49 43 24 53  0]xS 
2061 5374 M (-)S 
2093 5374 M (board.  The other row is row)[48 49 43 32 49 24 24 25 59 49 43 25 49 27 48 43 32 25 32 48 71 24 27 38 24 33 48  0]xS 
3203 5374 M (-)S 
3235 5374 M (B and consists of the )[66 24 43 48 49 24 44 49 49 38 27 38 27 38 24 49 32 24 28 48 43  0]xS 
633 5486 M (od)[48  0]xS 
730 5486 M (d)S 
779 5486 M (-)S 
811 5486 M (numbered pins.  When inserted into a CAMAC crate the orientation of the connector )
[49 48 75 50 43 32 43 48 25 48 27 49 38 24 25 26 90 49 43 49 24 27 49 38 43 32 27 43 49 24 27 49
27 49 24 43 24 65 72 85 71 65 25 43 32 43 27 43 24 27 49 43 24 49 32 28 43 49 27 43 27 27 49 48
25 48 34 24 27 49 43 24 43 48 49 49 43 42 28 48 33  0]xS 
633 5598 M (is such that the pins 15 and 16 are found at the top end of the connector; row A is to the )
[27 38 24 38 49 43 48 25 27 49 42 28 24 27 49 43 24 49 27 49 38 24 49 48 25 43 48 49 24 49 49 24
43 32 43 24 32 49 48 49 49 25 43 27 24 28 48 43 25 27 49 49 24 43 49 49 24 49 32 24 27 49 43 24
43 49 48 50 43 43 27 48 33 27 24 33 49 70 24 70 25 27 38 24 28 48 25 27 49 42  0]xS 
633 5710 M (right. Pins 13 and 15 carry the clock signal on row B, pins 14 and 16 on row A. )
[32 28 47 48 28 24 25 54 27 49 38 24 49 48 25 43 48 49 24 49 49 24 43 44 32 33 46 26 27 49 43 25
43 27 49 43 48 24 38 29 46 50 43 27 24 49 49 24 32 49 71 24 65 25 24 49 27 49 38 24 49 48 25 42
49 49 24 49 48 25 48 49 24 33 48 70 25 70 24  0]xS 
3746 5710 M ( )S 
633 5822 M ( )S 
LH
(%%[Page: 31]%%) = 
%%PageTrailer

%%Page: 32 32
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (32)[49  0]xS 
; 633 865 M (The clock lines on row)[59 49 43 24 43 27 49 43 48 24 28 27 49 42 38 25 48 49 24 33 48  0]xS 
1524 865 M (-)S 
1556 865 M (B are always connected to the differential on)[66 24 43 32 43 24 43 27 71 45 47 38 24 43 48 49 50 43 42 28 43 48 25 27 48 26 27 49 42 25 48 28
32 32 43 33 43 48 28 27 43 27 24 49  0]xS 
3300 865 M (-)S 
3332 865 M (board clock )[48 49 43 32 49 25 43 27 49 44 47  0]xS 
633 977 M (receivers.  The clock lines on row)[32 43 42 43 28 49 43 32 38 24 25 24 59 49 43 25 43 27 49 44 48 24 27 27 49 44 38 24 49 48 25 32
49  0]xS 
1949 977 M (-)S 
1981 977 M (A can be disconnected via the jumpers JP3,4 \(located )[70 24 44 43 48 25 48 43 25 48 28 38 42 49 50 48 43 43 27 43 49 24 49 27 43 24 27 49 43 24 27 50
75 49 44 32 38 24 38 54 49 24 49 24 33 27 48 43 43 27 43 49  0]xS 
633 1089 M (next to the connector\). It is advised, however, that JP3,4 be set for all DGF in a sys)
[48 43 50 27 24 28 48 25 27 49 42 25 43 48 49 49 42 43 28 48 32 32 25 25 31 27 26 27 38 24 43 49
48 28 38 43 48 25 24 49 48 70 43 49 44 32 24 24 28 48 43 27 25 38 53 49 24 49 24 49 43 24 38 43
27 24 32 50 32 25 42 28 27 24 70 72 53 24 27 49 24 43 25 39 46  0]xS 
3861 1089 M (tem.  )[27 44 75 25 24  0]xS 
633 1201 M (The breaking of the clock bus is of use only in very large systems, where the drive )
[59 49 43 24 49 32 44 43 48 27 50 47 24 50 32 24 27 49 43 24 43 27 49 44 47 25 48 49 38 24 28 38
24 49 32 24 49 38 42 25 48 49 29 47 24 28 48 25 48 44 33 47 24 27 44 33 48 43 24 40 47 38 27 44
75 38 24 24 71 49 43 32 43 24 28 49 43 24 49 32 27 49 43  0]xS 
633 1313 M (capability of a single PECL driver may prove insufficient to supply all modules.  In this )
[43 42 49 43 49 27 27 27 29 46 25 49 32 25 42 25 38 27 50 47 28 42 26 53 61 66 57 25 48 32 28 48
44 32 25 75 45 47 24 49 32 49 48 43 25 27 48 39 49 32 32 28 42 28 42 49 27 25 27 49 24 38 49 48
49 28 47 25 43 27 28 24 75 49 49 49 27 43 38 24 25 24 31 49 24 27 49 27 38  0]xS 
633 1425 M (case, an external clock driver may supply a PECL clock through the 4)
[43 42 38 43 24 25 43 48 26 42 50 27 43 32 49 43 27 24 43 27 49 44 48 24 49 33 27 49 42 33 24 76
45 46 25 38 48 49 49 28 47 25 43 24 54 59 66 59 25 43 27 49 43 48 24 28 48 32 49 50 47 49 24 28
48 43 25  0]xS 
3353 1425 M (-)S 
3385 1425 M (pole Fi)[49 49 27 43 25 53  0]xS 
3659 1425 M (rewire )[32 43 70 27 33 43  0]xS 
633 1536 M (connector \(on the fire wire line no.1\).)[43 48 49 49 42 43 27 49 32 26 32 48 49 24 28 48 43 24 33 27 33 43 24 70 27 33 43 25 27 27 49 43
24 49 48 25 48 32  0]xS 
2092 1536 M ( )S 
633 1648 M ( )S 
633 1760 M (The clock connection between Rev. D modules is best made with a continuous flat cable, )
[59 49 43 24 43 27 49 43 48 24 43 49 49 49 43 43 27 27 49 49 24 49 43 28 70 43 43 48 25 65 43 48
25 24 70 25 75 49 49 48 28 42 38 25 27 38 25 49 43 38 27 24 75 43 50 42 25 70 27 27 49 24 43 25
42 49 49 27 27 49 50 48 49 38 24 32 28 42 28 24 43 43 48 27 43 25  0]xS 
633 1872 M (together with the trigger lines \(see below\). )[27 50 46 43 27 49 44 32 24 70 28 27 49 24 27 49 43 24 27 32 29 48 48 43 32 24 28 28 48 43 38 25
32 38 42 43 25 48 43 27 50 70 32 24  0]xS 
2308 1872 M ( )S 
633 1984 M ( )S 
F0S61 Ji 
633 2195 M (4.2.3)[53 28 53 27  0]xS 
849 2195 M ( )S 
925 2195 M (Clock distribution for revision)[70 22 54 48 49 27 54 22 49 27 32 23 53 54 27 22 54 53 28 28 53 33 27 32 54 49 22 48 23 53  0]xS 
2169 2195 M (-)S 
2201 2195 M (E modules)[65 27 82 53 55 54 22 53  0]xS 
2661 2195 M ( )S 
F3S61 Ji 
633 2330 M (When jumpers JP5 is set to \223boar)[89 50 44 48 25 27 49 75 49 43 32 38 24 39 54 49 24 27 38 24 38 43 28 24 27 49 24 42 49 49 43  0]xS 
1929 2330 M (d clock\224, and JP1 and JP2 are installed, the local 40 )[49 24 43 27 49 44 48 43 25 24 43 48 49 24 39 55 48 25 43 48 49 24 38 54 48 25 44 32 43 24 27 49
38 27 43 27 27 43 49 24 24 29 48 43 25 27 48 43 43 27 25 48 49  0]xS 
633 2442 M (MHz clock is fed into the board circuitry. With JP5 in the \223external\224 position and JP 1,2 )
[85 71 43 25 42 28 48 44 48 24 27 38 25 33 43 48 25 27 49 27 48 25 27 49 43 24 49 48 43 32 49 24
43 27 33 43 49 27 27 33 47 24 27 89 28 27 48 25 39 54 49 24 28 48 25 27 48 43 25 42 43 50 27 43
32 49 43 27 43 24 49 48 38 28 27 27 49 48 25 43 48 49 24 38 54 24 49 24 49  0]xS 
633 2554 M (removed, the module will use the incoming clock signal from the backplane connector, )
[32 43 75 48 50 43 48 25 24 27 49 43 25 75 49 48 49 27 43 24 71 27 28 27 25 48 38 43 24 28 48 43
25 27 48 43 49 75 27 50 47 25 43 27 50 43 48 25 38 28 47 49 43 27 24 32 33 49 75 24 28 48 43 25
49 43 44 47 49 27 43 50 43 24 43 49 48 49 44 42 28 48 33 24  0]xS 
633 2666 M (and repeat the clock signal)[43 48 49 24 32 43 49 44 42 28 24 27 49 43 24 43 27 49 44 47 25 38 28 48 49 43  0]xS 
1670 2666 M ( to the outgoing lines. Jumpers JP3 and JP4 connect the )[25 27 49 24 27 49 43 24 49 48 29 46 49 27 50 47 25 27 27 49 43 38 24 24 39 49 75 49 42 33 38 24
39 53 49 24 43 49 49 24 39 53 49 24 43 49 48 50 43 43 27 24 28 48 43  0]xS 
633 2785 M (incoming clock lines of the bus to 100)[27 49 42 49 75 27 50 48 24 43 27 49 44 47 25 27 27 49 43 38 24 50 32 24 27 49 43 24 49 48 38 25
27 49 24 49 48  0]xS 
F7S61 Ji 
2122 2785 M (W)S 
F3S61 Ji 
2198 2785 M ( termination resistors. The recommended jumper )[24 27 43 32 75 28 48 43 27 28 48 49 24 32 43 38 27 38 28 48 32 38 25 24 59 49 43 24 33 43 43 50
75 75 43 49 49 42 49 24 28 48 75 50 43 32  0]xS 
633 2896 M (settings for master, middle \(repeater\), and terminator modules are:)
[38 43 27 27 27 50 47 38 24 32 49 32 25 75 43 38 27 44 32 24 26 75 27 49 48 27 43 25 32 32 43 49
43 43 27 44 32 32 25 24 43 48 49 24 29 42 34 75 27 48 43 29 48 32 25 75 48 49 49 27 43 38 25 43
32 43  0]xS 
3216 2896 M ( )S 
633 3008 M ( )S 
633 3120 M ( )S 
633 3232 M (Clock Jumpers for Rev E modules)[65 27 49 43 47 25 38 49 75 49 43 32 38 25 32 49 32 24 66 42 49 24 61 24 75 49 48 49 27 43  0]xS 
1970 3232 M ( )S 
676 3348 M (Module)[86 49 48 49 27  0]xS 
978 3348 M ( )S 
1252 3348 M (JP1 a)[38 53 49 24  0]xS 
1459 3348 M (nd JP2)[49 48 25 38 53  0]xS 
1721 3348 M ( )S 
1850 3348 M (JP3 and JP4)[38 54 49 24 43 48 49 24 38 54  0]xS 
2319 3348 M ( )S 
2613 3348 M (JP5 )[38 54 49  0]xS 
2778 3348 M ( )S 
3177 3348 M (Crate )[65 32 43 27 43  0]xS 
3122 3460 M (Position)[54 49 38 27 27 27 49  0]xS 
3442 3460 M ( )S 
: N 631 3256 4 4 rp C 
 L ; : N 631 3256 4 4 rp C 
 L ; : N 635 3256 551 4 rp C 
 L ; : N 1186 3256 3 4 rp C 
 L ; : N 1189 3256 595 4 rp C 
 L ; : N 1784 3256 4 4 rp C 
 L ; : N 1788 3256 595 4 rp C 
 L ; : N 2383 3256 4 4 rp C 
 L ; : N 2387 3256 594 4 rp C 
 L ; : N 2981 3256 4 4 rp C 
 L ; : N 2985 3256 595 4 rp C 
 L ; : N 3580 3256 4 4 rp C 
 L ; : N 3580 3256 4 4 rp C 
 L ; : N 631 3260 4 224 rp C 
 L ; : N 1186 3260 3 224 rp C 
 L ; : N 1784 3260 4 224 rp C 
 L ; : N 2383 3260 4 224 rp C 
 L ; : N 2981 3260 4 224 rp C 
 L ; : N 3580 3260 4 224 rp C 
 L ; 676 3576 M (Master)[86 43 38 27 44  0]xS 
946 3576 M ( )S 
1411 3576 M (Yes)[70 43  0]xS 
1562 3576 M ( )S 
2002 3576 M (Any)[70 50  0]xS 
2169 3576 M ( )S 
2552 3576 M (\223board )[42 49 49 43 32 49  0]xS 
2557 3688 M (clock\224)[43 27 49 44 47  0]xS 
2810 3688 M ( )S 
3079 3576 M (Most right)[85 49 38 27 25 32 28 48 48  0]xS 
3487 3576 M ( )S 
: N 631 3484 4 4 rp C 
 L ; : N 635 3484 551 4 rp C 
 L ; : N 1186 3484 3 4 rp C 
 L ; : N 1189 3484 595 4 rp C 
 L ; : N 1784 3484 4 4 rp C 
 L ; : N 1788 3484 595 4 rp C 
 L ; : N 2383 3484 4 4 rp C 
 L ; : N 2387 3484 594 4 rp C 
 L ; : N 2981 3484 4 4 rp C 
 L ; : N 2985 3484 595 4 rp C 
 L ; : N 3580 3484 4 4 rp C 
 L ; : N 631 3488 4 224 rp C 
 L ; : N 1186 3488 3 224 rp C 
 L ; : N 1784 3488 4 224 rp C 
 L ; : N 2383 3488 4 224 rp C 
 L ; : N 2981 3488 4 224 rp C 
 L ; : N 3580 3488 4 224 rp C 
 L ; 676 3804 M (Repeater)[66 43 48 43 43 27 43  0]xS 
1021 3804 M ( )S 
1427 3804 M (No)[70  0]xS 
1546 3804 M ( )S 
2010 3804 M (Yes)[70 43  0]xS 
2161 3804 M ( )S 
2484 3804 M (\223external\224)[43 43 49 28 42 32 49 43 27  0]xS 
2883 3804 M ( )S 
3142 3804 M (Middle)[86 27 49 48 27  0]xS 
3422 3804 M ( )S 
: N 631 3712 4 4 rp C 
 L ; : N 635 3712 551 4 rp C 
 L ; : N 1186 3712 3 4 rp C 
 L ; : N 1189 3712 595 4 rp C 
 L ; : N 1784 3712 4 4 rp C 
 L ; : N 1788 3712 595 4 rp C 
 L ; : N 2383 3712 4 4 rp C 
 L ; : N 2387 3712 594 4 rp C 
 L ; : N 2981 3712 4 4 rp C 
 L ; : N 2985 3712 595 4 rp C 
 L ; : N 3580 3712 4 4 rp C 
 L ; : N 631 3716 4 112 rp C 
 L ; : N 1186 3716 3 112 rp C 
 L ; : N 1784 3716 4 112 rp C 
 L ; : N 2383 3716 4 112 rp C 
 L ; : N 2981 3716 4 112 rp C 
 L ; : N 3580 3716 4 112 rp C 
 L ; 676 3920 M (Terminator)[60 43 33 75 27 49 42 28 48  0]xS 
1114 3920 M ( )S 
1427 3920 M (No)[70  0]xS 
1546 3920 M ( )S 
2010 3920 M (Yes)[70 43  0]xS 
2161 3920 M ( )S 
2484 3920 M (\223external\224)[43 43 49 28 42 32 49 43 27  0]xS 
2883 3920 M ( )S 
3106 3920 M (Most left)[86 48 38 28 24 27 43 32  0]xS 
3459 3920 M ( )S 
: N 631 3828 4 4 rp C 
 L ; : N 635 3828 551 4 rp C 
 L ; : N 1186 3828 3 4 rp C 
 L ; : N 1189 3828 595 4 rp C 
 L ; : N 1784 3828 4 4 rp C 
 L ; : N 1788 3828 595 4 rp C 
 L ; : N 2383 3828 4 4 rp C 
 L ; : N 2387 3828 594 4 rp C 
 L ; : N 2981 3828 4 4 rp C 
 L ; : N 2985 3828 595 4 rp C 
 L ; : N 3580 3828 4 4 rp C 
 L ; : N 631 3832 4 112 rp C 
 L ; : N 631 3944 4 4 rp C 
 L ; : N 631 3944 4 4 rp C 
 L ; : N 635 3944 551 4 rp C 
 L ; : N 1186 3832 3 112 rp C 
 L ; : N 1186 3944 3 4 rp C 
 L ; : N 1189 3944 595 4 rp C 
 L ; : N 1784 3832 4 112 rp C 
 L ; : N 1784 3944 4 4 rp C 
 L ; : N 1788 3944 595 4 rp C 
 L ; : N 2383 3832 4 112 rp C 
 L ; : N 2383 3944 4 4 rp C 
 L ; : N 2387 3944 594 4 rp C 
 L ; : N 2981 3832 4 112 rp C 
 L ; : N 2981 3944 4 4 rp C 
 L ; : N 2985 3944 595 4 rp C 
 L ; : N 3580 3832 4 112 rp C 
 L ; : N 3580 3944 4 4 rp C 
 L ; : N 3580 3944 4 4 rp C 
 L ; F2S50 Ji 
633 4071 M (Table )[53 41 45 23 36  0]xS 
852 4071 M (21)[41  0]xS 
933 4071 M (: On)[28 19 63  0]xS 
1088 4071 M (-)S 
1115 4071 M (board jumper settings for the clock distribution.)[45 41 41 36 45 20 27 45 67 45 36 36 21 32 36 27 26 24 44 41 31 20 28 41 36 20 27 45 36 20 36 22
41 36 45 21 44 23 32 27 35 23 45 45 27 24 40 45  0]xS 
2786 4071 M ( )S 
F3S61 Ji 
633 4227 M ( )S 
633 4339 M (Clocks are d)[65 27 49 43 47 38 25 42 34 42 25  0]xS 
1118 4339 M (istributed via the 16 pin backplane connector. The connector pins are )
[28 38 27 32 27 49 49 27 43 48 25 48 28 42 25 27 49 42 25 48 49 24 49 27 49 24 49 43 44 47 49 27
43 50 43 24 43 49 49 49 43 42 28 48 32 25 24 59 49 43 25 43 49 48 49 44 43 27 49 32 24 50 27 49
38 24 43 32 43  0]xS 
633 4451 M (organized into two rows.  Row)[48 33 48 43 49 27 43 43 48 25 27 48 28 48 25 27 70 49 24 32 49 70 38 24 26 24 65 49  0]xS 
1833 4451 M (-)S 
1865 4451 M (A \(incoming\) consists of the even)[70 24 33 27 48 43 50 75 27 50 47 33 24 43 48 49 39 27 38 27 38 25 48 33 24 27 49 43 24 43 48 43
 0]xS 
3181 4451 M (-)S 
3213 4451 M (numbered pins and is )[49 49 75 49 43 33 44 48 25 48 28 48 38 25 42 49 49 24 27 38  0]xS 
633 4563 M (the row which is physically closest to the PC)[27 49 42 25 32 49 70 24 70 49 27 43 48 25 27 38 24 49 51 46 38 28 42 43 28 29 46 25 43 27 48 38
43 38 27 25 27 49 24 27 49 43 25 54  0]xS 
2379 4563 M (-)S 
2411 4563 M (board.  The other row \(outgoing\) is row)[49 48 43 33 49 24 25 24 59 49 43 24 49 27 49 43 32 24 32 50 70 24 32 49 49 28 48 48 27 50 47 32
24 27 38 25 32 50  0]xS 
3957 4563 M (-)S 
3989 4563 M (B )[65  0]xS 
633 4675 M (and consists )[43 48 49 24 43 49 48 38 28 38 27 38  0]xS 
1130 4675 M (of the odd)[49 32 24 27 49 43 24 49 49  0]xS 
1524 4675 M (-)S 
1556 4675 M (numbered pins.  When inserted into a CAMAC crate the )[50 49 75 48 43 33 43 49 24 49 27 49 38 24 24 27 89 49 43 48 25 27 49 38 43 32 28 42 49 24 28 48
28 48 25 42 25 65 71 86 70 65 24 43 33 43 27 43 25 27 48 43  0]xS 
633 4786 M (orientation of the connector is such that the pins 15 and 16 are found at the top end of the )
[48 33 27 43 48 28 42 28 27 49 48 25 48 32 25 27 49 42 25 43 48 49 50 42 44 27 49 32 25 27 38 24
38 49 43 48 25 27 48 43 28 24 27 49 43 24 49 27 49 37 25 48 49 24 43 49 49 24 49 48 25 42 33 42
26 32 48 49 49 48 25 43 27 24 27 49 43 25 28 48 49 24 43 49 48 25 48 32 25 27 49 43  0]xS 
633 4898 M (connector; row A is to the right. Pins 13 and 15 carry the clock signal on row B, pins 14 )
[43 48 49 49 42 43 27 49 32 27 25 32 50 70 24 70 24 28 38 24 27 49 24 27 49 43 24 32 29 46 49 27
25 25 53 28 48 38 25 48 49 24 43 49 48 25 48 49 24 44 44 32 34 47 24 28 48 43 24 43 27 49 44 48
24 38 28 48 49 42 28 24 49 48 26 32 49 70 25 65 24 25 48 28 48 38 25 48 49  0]xS 
633 5010 M (and 16 on)[43 48 49 24 49 49 24 49  0]xS 
1016 5010 M ( row A. )[25 32 48 70 25 70 24  0]xS 
1334 5010 M ( )S 
633 5122 M ( )S 
633 5234 M (The clock connection between Rev. E modules should be made using 2x jumper cables )
[59 49 43 24 43 27 49 43 48 24 43 49 49 49 43 43 27 27 49 49 24 49 43 28 70 43 43 48 25 65 43 48
25 24 59 26 75 48 49 49 27 43 38 24 38 50 48 49 27 49 24 49 43 24 75 43 49 43 25 48 38 27 50 47
24 49 49 25 27 49 75 48 43 32 26 42 43 49 27 43 38  0]xS 
633 5346 M (from row)[32 32 49 75 25 32 49  0]xS 
997 5346 M (-)S 
1029 5346 M (B of one module to row)[65 24 49 32 25 48 50 43 24 75 49 48 50 27 43 24 28 48 25 32 48  0]xS 
1956 5346 M (-)S 
1989 5346 M (A of the left neighbor. Consequently, the clock master )[70 24 49 32 24 27 50 43 24 27 43 32 28 24 49 42 29 47 49 49 48 32 25 24 65 49 49 38 42 49 50 43
48 27 29 46 25 24 27 49 44 24 43 27 49 44 47 25 76 42 38 28 43 32  0]xS 
633 5458 M (must be in the most right position, the terminatorin the most left position. )
[75 48 38 28 24 49 42 25 27 49 24 27 49 43 25 75 49 38 27 24 32 29 46 49 27 25 49 49 38 27 27 28
48 49 24 25 27 48 43 25 27 43 32 75 27 49 42 28 48 33 27 49 25 27 49 43 24 75 48 38 28 24 27 43
32 27 25 48 49 38 27 28 27 49 48 25  0]xS 
3512 5458 M (Unlike in Rev. )[70 49 27 27 48 43 24 27 49 24 65 43 49 24  0]xS 
633 5570 M (D modules, the connector pins are always connected to the differential translators. A 4)
[70 24 75 49 48 49 27 43 38 24 25 27 49 43 25 43 48 49 49 42 43 28 49 32 25 48 28 48 38 25 42 32
43 25 42 28 71 45 46 38 25 42 49 49 49 43 43 28 43 49 24 27 49 24 28 48 43 24 49 27 32 33 42 33
43 49 27 27 43 28 24 27 32 43 50 38 27 43 27 49 32 38 24 24 71 24  0]xS 
3998 5570 M (-)S 
633 5682 M (pole Firewire connector provides an alternative clock input \(lines 1 and 3\). If the clock )
[48 49 27 43 25 53 27 32 44 70 28 32 42 25 43 48 49 50 42 43 27 49 32 26 48 32 49 49 27 49 42 38
25 43 48 25 42 28 27 43 32 49 43 28 27 48 43 25 42 29 48 43 48 24 27 49 49 48 28 24 32 27 28 48
43 38 24 49 25 43 49 49 24 49 32 25 24 32 33 24 27 49 43 24 43 27 49 44 47  0]xS 
633 5794 M (signal is provided through row)[38 28 47 48 43 27 25 27 38 24 49 32 49 48 28 48 43 49 24 27 49 32 49 49 49 49 24 32 49  0]xS 
1827 5794 M (-)S 
1859 5794 M (A of the backplane bus, the Fire)[70 25 48 32 25 27 50 42 25 48 43 44 48 48 29 42 49 44 24 49 49 37 25 24 27 49 43 25 53 27 32  0]xS 
3105 5794 M (wire connector can be )[70 28 32 43 25 42 49 49 49 43 44 27 49 32 24 43 43 49 24 49 43  0]xS 
633 5906 M (used to branch off the clock signal to a secondary crate. )[48 38 43 49 24 27 49 24 49 32 43 49 43 48 25 49 32 32 25 27 49 42 25 43 27 50 42 48 24 38 29 47
49 43 27 24 28 48 25 42 25 39 43 42 49 49 49 43 34 47 25 43 32 43 27 43 24  0]xS 
2821 5906 M ( )S 
LH
(%%[Page: 32]%%) = 
%%PageTrailer

%%Page: 33 33
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (33)[49  0]xS 
; 633 865 M ( )S 
657 865 M ( )S 
633 977 M (The outgoing clock signal of the master module is available on both row)
[59 49 43 24 49 48 28 47 49 27 50 47 25 43 27 50 43 48 24 38 29 46 50 44 27 24 49 32 24 28 48 43
24 75 43 38 28 43 32 26 75 48 49 49 27 43 24 27 38 26 42 49 43 27 27 43 49 27 43 24 49 49 24 49
48 28 48 25 32 48  0]xS 
3455 977 M (-)S 
3487 977 M (A and row)[71 25 43 48 49 24 32 49  0]xS 
3898 977 M (-)S 
3930 977 M (B, as )[66 24 24 43 38  0]xS 
633 1089 M (well as on the 4)[70 43 27 27 24 43 38 25 48 49 24 28 48 43 24  0]xS 
1243 1089 M (-)S 
1275 1089 M (pole Firewire connector. This can be used to connect clock signals t)
[49 48 28 43 26 52 28 32 44 70 27 32 43 24 43 49 48 49 44 43 27 49 32 24 24 60 48 28 38 24 44 43
48 25 49 43 24 49 38 43 48 25 27 49 24 43 49 48 49 44 42 28 24 43 27 49 44 47 26 38 28 47 48 43
27 38 25  0]xS 
3914 1089 M (o a )[48 25 43  0]xS 
633 1201 M (secondary crate of modules, if necessary. No  incoming clock signal is allowed on row)
[38 43 42 49 49 48 43 34 47 25 43 32 43 28 43 24 49 32 26 74 49 49 48 29 43 37 25 24 27 33 24 49
42 44 43 38 38 43 34 46 25 24 70 49 24 25 27 49 43 50 75 27 50 47 25 43 27 49 43 48 24 38 29 47
49 43 27 24 28 38 24 43 27 27 50 70 43 48 25 48 49 24 33 48  0]xS 
4006 1201 M (-)S 
4039 1201 M (A )[70  0]xS 
633 1313 M (or the Firewire connector of the clock master module. )[48 33 24 27 49 43 25 52 28 33 43 70 27 32 43 25 43 49 48 49 43 43 27 50 33 24 49 32 24 27 49 43
24 43 27 49 44 47 26 75 43 37 28 44 32 24 75 49 49 49 27 43 24  0]xS 
2752 1313 M ( )S 
633 1425 M ( )S 
F0S61 Ji 
633 1636 M (4.2.4)[53 28 53 27  0]xS 
849 1636 M ( )S 
925 1636 M (Mixed systems \(revision)[81 22 49 53 54 27 50 47 49 27 54 81 49 27 32 33 53 49 22 49 22 54  0]xS 
1962 1636 M (-)S 
1994 1636 M (D and revision)[70 29 53 55 53 28 32 54 49 22 49 22 54  0]xS 
2617 1636 M (-)S 
2649 1636 M (E\))[66  0]xS 
2747 1636 M ( )S 
F3S61 Ji 
633 1770 M (Since clock distribution between revision)[53 28 48 43 43 25 43 27 49 44 47 25 48 28 38 27 32 27 49 49 27 27 49 48 25 48 43 27 71 42 43 49
24 33 43 49 27 38 27 49  0]xS 
2244 1770 M (-)S 
2276 1770 M (D modules is limited to )[70 25 75 49 49 49 27 43 38 24 28 38 24 27 27 75 28 27 43 48 25 27 49  0]xS 
3215 1770 M (about 12)[43 48 49 49 27 24 49  0]xS 
3553 1770 M (-)S 
3585 1770 M (16 modules, )[49 48 25 74 49 49 48 28 43 37 25  0]xS 
633 1882 M (revision)[32 43 48 28 38 27 48  0]xS 
946 1882 M (-)S 
978 1882 M (E repeater modules can be interspersed between the revision)[60 24 32 43 50 42 43 27 44 32 25 75 48 49 50 27 43 38 24 43 43 48 25 48 43 24 28 48 28 43 33 37
49 43 32 38 43 49 24 50 43 28 70 42 43 49 24 28 48 43 24 33 43 49 27 38 27 49  0]xS 
3330 1882 M (-)S 
3362 1882 M (D modules to )[70 24 75 50 49 48 27 43 38 25 27 49  0]xS 
633 1994 M (connect larger groups. The backplane connection should be made with a 16x flat cable, )
[43 48 49 49 42 43 27 25 27 43 33 48 43 33 25 48 32 48 49 49 38 24 24 61 48 43 24 49 43 44 47 49
27 43 50 43 24 43 49 48 50 43 42 28 27 49 48 26 38 48 49 49 27 49 24 49 42 25 75 42 50 43 24 70
28 27 48 25 43 24 50 48 50 24 32 28 42 28 24 43 43 48 28 42 25  0]xS 
633 2106 M (but lines have to be cut as follows for the repeater to work proper)
[48 49 27 25 27 27 49 43 38 24 49 42 49 43 24 28 48 25 48 43 24 43 49 27 24 44 38 25 32 48 28 27
48 71 38 24 32 49 32 24 27 49 43 24 32 43 50 43 42 28 43 34 24 27 49 24 70 49 32 48 24 50 32 48
49 43  0]xS 
3175 2106 M (ly:)[29 47  0]xS 
3278 2106 M ( )S 
633 2218 M (To the right of a revision)[59 49 24 27 49 43 24 32 29 46 49 27 24 49 32 26 42 25 33 43 48 28 38 27 48  0]xS 
1603 2218 M (-)S 
1635 2218 M (E repeater module, cut lines 13 and 15)[60 24 32 43 49 43 43 27 43 32 26 75 48 49 49 27 43 24 25 43 49 27 24 28 27 49 42 38 25 48 49 24
43 49 49 24 49  0]xS 
3132 2218 M ( )S 
633 2330 M (To the left of a revision)[59 49 24 27 49 43 24 27 43 32 28 24 49 32 24 43 25 32 43 49 27 38 27 49  0]xS 
1549 2330 M (-)S 
1582 2330 M (E repeater module, cut lines 14 and 16. )[59 24 33 42 49 44 43 27 43 32 25 75 49 48 49 27 43 25 24 43 48 28 24 27 28 49 43 38 24 49 49 24
43 48 49 24 49 49 24  0]xS 
3127 2330 M ( )S 
633 2442 M ( )S 
633 2554 M (If only one revision)[32 32 24 49 49 28 47 24 49 49 43 24 32 44 49 27 38 27 49  0]xS 
1398 2554 M (-)S 
1430 2554 M (D module is placed between the revision)[70 24 76 49 49 48 27 43 25 27 38 24 49 27 43 43 43 48 25 48 43 27 71 43 43 49 24 28 49 43 24 32
43 49 27 38 27 49  0]xS 
3013 2554 M (-)S 
3046 2554 M (E repeaters, the connection )[59 24 33 43 49 43 43 28 43 32 38 24 24 29 48 43 24 43 49 49 48 44 43 27 27 49 49  0]xS 
633 2666 M (can also be made with jumper )[43 42 49 24 43 27 38 49 24 49 43 25 75 43 50 42 25 70 27 27 49 24 28 48 75 49 43 32  0]xS 
1821 2666 M (cables from row)[43 43 48 28 43 38 25 32 32 50 75 24 32 49  0]xS 
2454 2666 M (-)S 
2486 2666 M (A to row)[70 25 28 48 25 32 48  0]xS 
2832 2666 M (-)S 
2865 2666 M (B; eliminating the need to cut )[65 27 24 43 27 28 75 27 49 42 28 27 50 47 25 27 48 44 25 48 43 43 49 24 27 49 24 43 49 27  0]xS 
633 2777 M (lines. )[27 27 49 43 38 24  0]xS 
865 2777 M ( )S 
633 2889 M ( )S 
F1S61 Ji 
633 3100 M (4.3)[53 28  0]xS 
768 3100 M ( )S 
866 3100 M (Trigger distribution)[59 38 27 59 61 53 38 27 60 27 54 32 38 27 59 60 32 27 59  0]xS 
1763 3100 M ( )S 
F3S61 Ji 
633 3235 M ( )S 
633 3347 M (This section describes how to use local and distributed triggers.  It assumes that a fault in )
[59 49 27 38 24 38 43 43 27 27 49 49 24 49 43 38 42 32 28 48 43 38 25 48 50 70 24 28 48 25 48 38
43 24 28 48 43 43 27 24 43 49 49 24 49 27 38 27 32 27 50 49 27 43 49 24 27 32 28 48 48 44 32 38
24 24 26 31 27 24 43 38 38 50 75 43 38 25 27 49 43 27 24 43 24 32 43 49 27 27 25 27 49  0]xS 
633 3459 M (the trigger distribution circuitry of revision)[27 49 42 25 27 32 28 48 48 44 32 24 49 27 38 27 32 28 48 49 27 27 49 49 24 43 27 32 43 49 27 27
34 47 24 49 32 24 34 42 49 27 38 28 48  0]xS 
2306 3459 M (-)S 
2338 3459 M (D DGFs has been properly rep)[70 24 70 72 52 39 24 49 43 38 24 49 44 42 49 24 49 32 49 49 43 32 29 46 26 32 43  0]xS 
3530 3459 M (aired.)[43 27 32 43 49  0]xS 
3748 3459 M ( )S 
F0S61 Ji 
633 3670 M (4.3.1)[53 28 53 27  0]xS 
849 3670 M ( )S 
925 3670 M (Local triggering)[53 54 49 54 22 28 27 32 22 54 53 54 32 22 55  0]xS 
1589 3670 M ( )S 
F3S61 Ji 
633 3804 M (For revision)[52 50 32 24 33 43 49 27 38 27 49  0]xS 
1106 3804 M (-)S 
1138 3804 M (D and revision)[70 24 43 49 48 25 33 43 48 28 38 27 48  0]xS 
1711 3804 M (-)S 
1743 3804 M (E modules that need to use only local triggers set the ICSR )[60 24 75 49 48 49 27 43 38 24 28 48 43 27 25 49 43 43 49 24 28 49 24 49 38 43 24 49 48 29 46 25
27 48 44 43 27 25 27 32 28 48 48 43 33 38 25 38 43 27 24 27 49 43 25 31 66 53 65  0]xS 
633 3924 M (to 0x2400. This causes the local PECL trigger bus to be properly terminated into 100 )
[27 49 24 49 49 49 49 48 49 24 25 59 49 27 38 24 43 43 49 37 43 38 25 27 48 42 25 27 49 42 43 28
24 53 60 66 58 25 27 32 28 49 48 43 33 24 49 48 38 26 27 48 25 48 43 25 48 32 49 49 43 32 29 47
24 27 43 33 75 27 49 43 28 43 49 25 27 49 27 49 24 49 48 49  0]xS 
F7S61 Ji 
3968 3923 M (W)S 
F3S61 Ji 
4044 3924 M (.   )[25 24 24  0]xS 
633 4035 M (If all channels are to trigger independently, clear bi)[32 32 24 43 27 28 24 43 48 43 49 50 42 28 38 24 43 33 43 24 27 49 24 28 32 28 48 47 44 32 25 27
48 49 43 49 42 49 50 43 48 27 29 46 25 25 43 27 43 44 32 25 49  0]xS 
2625 4035 M (t 0 of each channel\222s CHANCSRA.   )[27 25 48 25 48 32 25 43 42 43 49 24 43 50 43 48 49 43 27 32 38 24 67 70 70 70 65 54 65 70 24 25
24  0]xS 
633 4147 M (If the triggers should be distributed among channels on the same board, set bit 0 of each )
[32 32 24 28 48 43 24 28 32 28 49 47 43 32 38 25 38 48 49 49 27 48 25 48 43 26 48 28 37 28 32 27
49 48 28 43 48 25 42 75 49 50 47 25 42 50 43 49 49 43 27 38 25 48 49 24 28 48 43 24 38 43 76 43
24 49 49 42 32 49 24 25 39 44 27 24 49 27 27 25 48 25 48 32 25 43 42 43 49  0]xS 
633 4259 M (channel\222s CHANCSRA for those channels that should share the triggers.)
[43 48 43 49 48 43 27 33 38 24 65 70 71 70 66 53 65 70 25 33 48 33 24 27 49 48 38 43 25 42 49 43
49 49 43 27 38 25 27 49 42 28 24 38 49 48 49 27 49 24 38 49 43 32 43 24 27 49 43 24 27 32 29 48
48 44 32 38  0]xS 
3465 4259 M ( )S 
F0S61 Ji 
633 4470 M (4.3.2)[53 28 53 27  0]xS 
849 4470 M ( )S 
925 4470 M (Distributed triggers)[70 22 49 27 32 23 53 54 27 53 54 27 28 32 22 54 54 54 32  0]xS 
1740 4470 M ( )S 
F3S61 Ji 
633 4604 M (For revision)[52 50 32 24 33 43 49 27 38 27 49  0]xS 
1106 4604 M (-)S 
1138 4604 M (D and revision)[70 24 43 49 48 25 33 43 48 28 38 27 48  0]xS 
1711 4604 M (-)S 
1743 4604 M (E modules, yo)[60 24 75 49 48 49 27 43 38 24 27 46  0]xS 
2302 4604 M (u can distribute triggers and clocks by )[49 25 43 43 48 25 49 27 38 28 32 27 49 48 28 42 25 27 32 28 48 48 43 32 38 25 43 49 48 25 42 28
48 44 48 38 24 51 46  0]xS 
633 4716 M (connecting modules with a flat cable on the auxiliary 16)[43 48 49 49 42 43 27 28 49 48 25 75 49 49 48 28 42 38 25 70 27 27 49 24 43 24 33 27 43 27 24 43
43 49 28 43 24 49 48 25 27 48 43 25 42 49 50 27 27 28 42 34 47 24 49  0]xS 
2819 4716 M (-)S 
2851 4716 M (pin header on the backside of )[49 27 48 25 48 44 43 49 43 32 24 49 48 25 27 49 42 26 48 43 44 48 38 27 49 42 25 48 33  0]xS 
633 4828 M (the module. Cut the trigger lines between modules to define trigger groups \(cf. Section )
[27 49 42 25 75 48 49 49 27 43 24 24 66 48 28 24 27 49 43 24 27 32 29 48 49 43 32 24 28 27 48 43
38 25 48 43 27 70 44 43 49 25 75 49 48 49 27 43 39 24 28 48 25 48 43 32 27 49 43 24 27 33 28 48
48 43 32 25 48 33 49 49 48 38 25 32 42 33 24 25 54 43 42 28 27 49 48  0]xS 
633 4940 M (5.1.4 for the pinout of the backplane con)[48 25 48 25 48 25 32 49 32 24 27 49 43 24 49 27 49 48 49 27 25 48 32 25 27 49 42 25 48 43 44 48
48 28 42 50 43 24 43 49  0]xS 
2212 4940 M (nector\) )[50 43 43 27 49 32 32  0]xS 
2512 4940 M ( )S 
633 5052 M (Alternatively, it is possible to daisy)[70 27 27 43 32 49 43 27 27 49 43 29 47 24 24 28 27 24 27 38 25 48 49 38 38 27 49 27 43 24 28 48
25 48 43 27 39  0]xS 
2011 5052 M (-)S 
2044 5052 M (chain the trigger lines.  Daisy chain the trigger bus )[43 49 42 28 48 25 27 49 42 25 27 32 28 49 49 42 33 24 27 27 49 43 38 24 25 24 70 43 27 40 47 24
43 49 43 28 48 25 27 48 43 26 27 32 28 48 48 43 32 25 48 49 38  0]xS 
633 5164 M (section for all DGFs within a group using jumper cables connecting row)
[38 43 42 28 27 49 48 25 32 48 32 25 43 27 27 24 70 73 52 38 24 70 28 27 50 27 49 24 43 25 47 32
48 50 49 24 49 38 27 50 46 25 27 50 75 48 43 32 25 43 43 49 27 43 38 24 43 49 48 50 43 43 27 27
50 47 25 32 49  0]xS 
3446 5164 M (-)S 
3478 5164 M (B pins of any )[65 25 49 27 49 38 24 49 32 24 43 50 46  0]xS 
633 5276 M (module in the group to row)[75 48 49 49 27 43 24 27 49 24 28 48 43 25 48 32 49 49 48 25 27 48 25 32 50  0]xS 
1695 5276 M (-)S 
1727 5276 M (A pins of its immediate neighbor to the le)[70 24 49 27 49 38 24 49 32 24 27 28 38 24 27 76 75 43 49 27 43 28 43 24 49 43 28 47 49 49 48 33
24 27 49 24 27 49 43 24 27  0]xS 
3348 5276 M (ft .  Break the daisy )[32 28 24 24 25 24 66 32 43 44 48 24 27 49 43 24 50 42 28 39 46  0]xS 
633 5388 M (chain between different trigger groups.. )[43 48 43 27 49 24 49 43 27 70 44 43 48 25 48 28 32 33 43 32 43 48 28 24 28 32 28 48 48 44 32 25
48 32 49 48 49 38 24 25  0]xS 
2197 5388 M ( )S 
633 5500 M ( )S 
LH
(%%[Page: 33]%%) = 
%%PageTrailer

%%Page: 34 34
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (34)[49  0]xS 
; N 975 1333 M 940 1333 I 940 2022 I 975 2022 I C 
0.59 0 scol  L 0 0 scol 1 Lj 1 Lc N 865 1240 M 865 1426 I : 5.789 5.789 +S K 
; N 865 1426 M 1004 1426 I : 5.789 5.789 +S K 
; N 772 1240 M 772 1565 I : 5.789 5.789 +S K 
; N 772 1565 M 1004 1565 I : 5.789 5.789 +S K 
; N 1392 1333 M 1357 1333 I 1357 2022 I 1392 2022 I C 
0.59 0 scol  L N 1803 1333 M 1768 1333 I 1768 2022 I 1803 2022 I C 
 L N 2174 1333 M 2139 1333 I 2139 2022 I 2174 2022 I C 
 L N 2544 1333 M 2510 1333 I 2510 2022 I 2544 2022 I C 
 L 0 0 scol N 1282 1426 M 1421 1426 I : 5.789 5.789 +S K 
; N 1693 1426 M 1832 1426 I : 5.789 5.789 +S K 
; N 2064 1426 M 2203 1426 I : 5.789 5.789 +S K 
; N 2434 1426 M 2573 1426 I : 5.789 5.789 +S K 
; N 1189 1565 M 1421 1565 I : 5.789 5.789 +S K 
; N 1282 1240 M 1282 1426 I : 5.789 5.789 +S K 
; N 1693 1240 M 1693 1426 I : 5.789 5.789 +S K 
; N 2064 1240 M 2064 1426 I : 5.789 5.789 +S K 
; N 2434 1240 M 2434 1426 I : 5.789 5.789 +S K 
; N 1600 1565 M 1832 1565 I : 5.789 5.789 +S K 
; N 1971 1565 M 2203 1565 I : 5.789 5.789 +S K 
; N 2342 1565 M 2573 1565 I : 5.789 5.789 +S K 
; N 1189 1240 M 1189 1565 I : 5.789 5.789 +S K 
; N 1600 1240 M 1600 1565 I : 5.789 5.789 +S K 
; N 1971 1240 M 1971 1565 I : 5.789 5.789 +S K 
; N 2342 1240 M 2342 1565 I : 5.789 5.789 +S K 
; 0.105 0 scol N 865 1194 M 865 1055 I : 5.789 5.789 +S K 
; N 865 1055 M 1189 1055 I : 5.789 5.789 +S K 
; N 1189 1055 M 1189 1194 I : 5.789 5.789 +S K 
; N 1693 1194 M 1693 1055 I : 5.789 5.789 +S K 
; N 1971 1194 M 1971 1055 I : 5.789 5.789 +S K 
; N 2064 1194 M 2064 1055 I : 5.789 5.789 +S K 
; N 2342 1194 M 2342 1055 I : 5.789 5.789 +S K 
; N 1693 1055 M 1971 1055 I : 5.789 5.789 +S K 
; N 2064 1055 M 2342 1055 I : 5.789 5.789 +S K 
; 0 0 scol /F0S5C F0 [92.664 0 0 -92.664 0 0 ] mFS
F0S5C Ji 
876 2190 M (#1)[52  0]xS 
981 2190 M ( )S 
1293 2190 M (#2)[52  0]xS 
1398 2190 M ( )S 
1751 2190 M (#3)[52  0]xS 
1855 2190 M ( )S 
2121 2190 M (#4)[53  0]xS 
2226 2190 M ( )S 
2492 2190 M (#5)[52  0]xS 
2596 2190 M ( )S 
/F1S4B F1 [75.289 0 0 -75.289 0 0 ] mFS
F1S4B Ji 
830 2358 M (Top view of 5 DGFs split into two trigger groups)[46 47 46 23 41 23 46 64 23 46 24 23 40 29 52 58 52 41 29 35 46 23 23 23 24 23 52 23 46 29 24 63
47 23 23 29 23 46 47 46 29 23 47 28 53 46 52  0]xS 
2620 2358 M ( )S 
F3S61 Ji 
3413 2446 M ( )S 
633 2533 M (For example, if 5 DGFs were to be placed in the CAMAC slots 1 through 5 and there )
[52 50 32 24 43 50 43 76 48 28 42 25 24 27 32 25 48 25 70 72 52 38 26 70 43 32 42 25 27 49 24 49
43 24 49 28 43 42 43 49 24 28 48 25 27 48 43 26 65 70 86 70 65 24 38 27 49 27 38 25 48 25 27 49
32 48 50 47 48 26 48 25 42 49 49 24 27 49 43 32 43  0]xS 
633 2645 M (were to be two trigger groups encompassing slots 1,2 and slots 3,4,5, the tri)
[70 43 32 43 24 27 49 24 49 43 24 27 71 49 24 28 32 28 48 47 44 32 26 47 33 49 49 48 38 25 42 49
43 50 74 49 43 38 38 27 50 47 25 38 27 49 27 38 24 49 24 49 24 43 49 48 25 38 27 49 27 38 24 49
24 49 24 49 24 25 27 48 43 25 27 32  0]xS 
3571 2645 M (gger bus )[49 48 43 32 25 48 49 38  0]xS 
633 2757 M (connections would be as shown in the figure above.  The fat green lines indicate the DGF )
[43 48 49 49 42 43 27 28 48 49 38 24 70 49 49 27 49 24 49 42 25 43 38 25 38 49 48 70 49 24 28 48
25 27 48 43 25 32 28 47 49 32 43 25 42 49 49 49 43 25 24 24 60 48 43 24 34 42 28 25 48 32 43 42
49 24 28 27 49 42 38 25 27 49 49 27 43 43 27 43 25 27 48 43 25 70 72 52  0]xS 
633 2869 M (PC)[53  0]xS 
751 2869 M (-)S 
784 2869 M (boards.  The dual row right angle headers are shown in black, and the jumper cable )
[48 49 43 32 49 38 24 24 25 59 50 42 25 48 49 43 27 24 33 49 70 25 32 28 47 48 28 24 44 49 47 28
43 24 49 43 43 49 43 32 38 25 43 33 43 25 38 48 49 70 49 24 27 49 24 49 27 43 44 48 24 24 43 49
48 25 27 49 42 26 27 49 75 48 43 32 26 42 43 49 27 43  0]xS 
633 2981 M (positions are shown in blue at the top. Note that row)[48 49 38 27 28 27 48 49 38 24 43 32 43 25 37 49 49 70 49 24 27 49 24 49 27 49 43 24 43 27 24 28
48 43 24 28 48 49 24 25 70 48 28 42 25 27 49 43 27 24 32 50  0]xS 
2668 2981 M (-)S 
2700 2981 M (A and row)[70 24 43 49 49 24 32 50  0]xS 
3111 2981 M (-)S 
3143 2981 M (B pins a)[65 24 49 27 49 38 24  0]xS 
3462 2981 M (re connected on )[32 43 25 43 49 49 48 43 43 27 43 49 24 49 48  0]xS 
633 3093 M (the board. )[27 49 42 25 48 49 43 32 49 24  0]xS 
1045 3093 M ( )S 
633 3205 M ( )S 
633 3317 M (Within each trigger group exactly one DGF needs to have its ICSR set to 0x2400.  All )
[89 28 28 48 28 48 25 43 43 43 49 24 27 32 29 48 48 44 32 25 48 32 49 49 49 24 43 50 43 43 27 28
47 24 49 48 43 25 71 71 52 25 49 43 43 49 38 25 27 49 24 49 43 48 43 24 28 27 38 24 31 67 53 65
25 38 42 28 24 27 49 24 49 50 48 49 49 48 25 24 24 70 28 27  0]xS 
633 3429 M (other DGFs need to have their ICSRs set 0x0000.)[48 28 48 43 32 25 70 72 51 38 25 49 43 43 49 24 27 49 24 49 43 49 44 24 28 48 43 27 33 25 31 65
54 65 38 24 38 43 27 25 48 50 49 48 49 49  0]xS 
2561 3429 M ( )S 
633 3541 M ( )S 
633 3653 M ( )S 
633 3763 M (For modules with serial numbers C0100 through C0150, trigger connections are made )
[52 50 32 25 75 49 49 48 28 42 38 25 70 27 27 49 24 38 43 32 27 43 27 25 49 49 75 49 43 32 38 24
65 49 49 48 49 24 27 49 32 49 50 47 49 24 66 49 49 48 49 24 25 27 32 28 48 48 44 32 24 43 48 49
49 44 42 28 27 49 48 38 25 42 33 42 26 75 42 50 43  0]xS 
633 3875 M (with a fla)[70 27 27 49 24 43 24 33 27  0]xS 
1000 3875 M (t cable between modules. Set jumpers JP7 and JP10 to connect fast trigger and )
[27 24 43 43 49 27 43 24 50 42 28 70 44 42 50 24 75 49 49 48 28 42 38 25 25 54 42 28 24 27 49 75
49 43 32 38 25 38 54 49 24 43 49 48 25 38 53 49 48 25 27 49 24 43 49 48 50 43 43 27 24 32 43 39
27 25 27 32 28 48 48 42 33 25 43 48 49  0]xS 
633 3987 M (event trigger to the bus. Set JP8 and JP9 on the first and last module to terminate fast )
[43 48 43 49 27 24 28 32 28 48 47 44 32 25 27 48 25 27 49 43 24 49 48 38 24 26 53 43 27 25 38 53
49 25 43 49 48 25 38 53 49 24 49 49 24 27 49 43 25 32 28 32 38 28 24 43 48 49 24 28 43 37 28 24
75 49 48 49 27 43 24 28 48 25 27 44 33 75 27 49 43 27 43 24 33 43 38 27  0]xS 
633 4099 M (trigger and event trigger with 100 Ohm. \(See also Appendix 5.1.1\) )
[27 32 28 48 48 44 32 24 43 48 49 24 43 50 43 48 28 24 27 32 29 47 48 44 32 25 70 28 27 48 25 48
49 49 24 70 49 75 24 24 34 53 44 43 24 43 27 38 49 25 70 49 49 42 49 49 27 50 24 49 24 49 24 49
32  0]xS 
3250 4099 M ( )S 
633 4211 M ( )S 
F0S61 Ji 
633 4422 M (4.3.3)[53 28 53 27  0]xS 
849 4422 M ( )S 
925 4422 M (Front Panel Trigger )[59 32 55 53 28 27 65 54 54 54 22 27 60 32 22 54 53 55 32  0]xS 
1790 4422 M <96>S 
1844 4422 M ( Trig Out)[28 59 32 23 53 27 75 54  0]xS 
2222 4422 M ( )S 
F3S61 Ji 
633 4557 M (On the DGF\222s front panel, the LEMO connector labeled \223Trig OUT\224 signals the live )
[70 48 25 27 49 43 24 70 71 53 33 38 24 32 32 49 49 27 24 49 43 49 44 27 25 24 27 49 43 25 57 61
85 71 25 43 48 49 49 42 43 28 49 32 25 27 43 48 43 27 43 49 25 42 60 33 28 48 24 70 70 59 43 25
38 28 47 50 44 27 38 24 28 48 43 25 27 27 49 43  0]xS 
633 4669 M (status of  the DSP. During a run, the DSP is live, except when processing an event )
[38 27 43 27 49 38 24 49 32 24 24 28 48 43 25 70 54 54 24 24 70 49 32 27 50 48 24 43 25 32 49 49
24 24 28 48 43 24 71 54 54 24 27 38 24 28 27 49 42 25 24 44 50 42 43 49 27 24 71 48 43 49 24 49
32 48 43 43 38 38 27 50 48 24 44 48 25 43 48 43 49 27  0]xS 
633 4781 M (interrupt. The signal can thus be used as an event trigger output. However one has)
[27 49 27 43 32 32 49 48 28 24 24 60 48 43 24 38 29 47 49 43 27 24 44 43 49 25 27 49 49 38 24 49
42 25 48 38 43 49 24 43 38 24 43 49 25 43 49 42 49 27 25 27 32 28 48 48 43 33 24 49 48 27 49 49
27 24 25 70 48 71 42 50 43 32 24 50 49 42 25 48 43  0]xS 
3827 4781 M ( to keep )[24 28 48 26 47 43 43 49  0]xS 
633 4893 M (in mind that the live status is toggled one more time )[27 49 24 75 27 49 49 24 27 49 43 27 24 27 49 43 24 28 27 48 43 25 38 27 43 27 49 38 24 27 38 24
28 48 48 48 28 43 48 25 48 49 43 25 75 49 32 43 24 27 29 76 42  0]xS 
F5S61 Ji 
2679 4893 M (after)[48 28 27 43  0]xS 
F3S61 Ji 
2863 4893 M ( a run has finished in order to )[24 43 24 32 49 49 24 49 42 38 26 32 27 49 27 38 49 42 49 24 28 48 25 48 32 49 43 32 24 28 48  0]xS 
633 5004 M (read out the live time counters in a consistent manner. To avoid registering triggers when )
[32 43 42 49 24 49 49 27 24 28 48 43 24 28 27 49 42 25 27 27 76 43 24 43 49 50 48 27 43 32 38 25
27 49 24 43 24 43 49 48 38 27 38 28 43 48 27 25 76 43 49 49 43 32 24 24 60 48 25 43 48 49 27 49
24 33 44 47 27 38 28 43 32 27 50 48 25 27 33 28 47 48 44 32 38 24 70 49 43 49  0]xS 
633 5116 M (no run is in progress, look at the combination of \223Busy OUT\224 and )
[48 49 24 33 48 49 24 27 38 25 27 49 24 49 32 49 47 33 43 38 38 24 25 27 49 48 48 24 43 27 25 27
49 42 26 43 49 75 49 27 49 43 27 27 49 48 25 48 32 26 43 65 49 38 47 24 71 70 60 43 24 43 49 48
 0]xS 
3228 5116 M (\223Trig OUT\224: event )[41 61 32 28 48 24 71 70 60 43 27 24 43 49 42 49 27  0]xS 
633 5228 M (triggers are valid only if \223Busy OUT\224 is logic 1. )[27 32 28 48 48 44 32 38 24 43 33 43 24 49 42 28 27 49 24 49 48 29 46 25 27 32 25 42 65 49 40 47
24 70 71 59 43 25 27 38 24 27 50 47 28 43 24 49 24  0]xS 
2538 5228 M ( )S 
633 5340 M ( )S 
633 5452 M ( )S 
F1S61 Ji 
633 5663 M (4.4)[53 28  0]xS 
768 5663 M ( )S 
866 5663 M (The busy)[59 60 54 27 59 60 55  0]xS 
1293 5663 M <96>S 
1347 5663 M (synch loop)[56 51 61 54 59 28 27 59 60  0]xS 
1861 5663 M ( )S 
F3S61 Ji 
633 5798 M (It is possible to make all DGF)[31 27 24 28 38 24 49 48 38 38 28 48 27 43 25 27 49 24 76 44 47 43 24 43 27 28 25 70 71  0]xS 
1800 5798 M (-)S 
1832 5798 M (4Cs in a system start and stop runs at the same time.  To )[49 65 38 24 27 49 24 43 24 40 47 38 27 44 75 24 38 28 43 32 28 24 43 49 48 25 38 27 48 49 24 33
48 49 38 24 43 27 25 27 49 42 25 38 43 75 43 25 27 28 75 43 24 24 25 59 49  0]xS 
633 5910 M (this end the )[27 49 27 38 24 43 49 48 25 27 49 42  0]xS 
F5S61 Ji 
1106 5910 M (Busy )[59 49 38 43  0]xS 
F3S61 Ji 
1319 5910 M (outputs of all modules have to be OR'ed together and the r)[49 48 27 49 49 27 38 24 49 32 24 43 28 27 24 75 49 48 49 27 43 38 24 50 43 49 42 25 27 49 24 50
42 25 70 65 18 42 49 24 28 49 48 43 27 49 43 32 25 43 49 48 25 27 48 43 26  0]xS 
3589 5910 M (esult has to )[43 38 48 27 28 24 49 43 37 25 27 49  0]xS 
LH
(%%[Page: 34]%%) = 
%%PageTrailer

%%Page: 35 35
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (35)[49  0]xS 
; 633 865 M (be routed back to the )[48 43 25 32 48 49 27 43 49 24 49 44 43 48 24 28 48 25 27 49 42  0]xS 
F5S61 Ji 
1473 865 M (Synch)[48 43 50 43  0]xS 
F3S61 Ji 
1705 865 M ( inputs.  The signals are NIM)[25 27 49 48 49 27 38 24 25 24 59 49 43 24 38 28 47 49 43 27 38 25 43 33 43 24 71 32  0]xS 
2843 865 M (-)S 
2875 865 M (level logic signals, and for the )[28 42 50 43 27 24 28 49 47 27 43 24 38 29 47 50 43 27 38 24 25 42 49 49 24 32 49 32 24 28 48 43
 0]xS 
633 977 M (OR a LeCroy logic fanin/fanout unit \(no. 429A\), or similar,will prove useful.  In all )
[70 65 24 43 25 59 43 65 32 51 46 25 27 50 46 29 42 25 32 43 48 28 48 28 33 42 49 49 48 28 24 49
48 28 27 24 32 49 49 24 24 49 49 48 70 32 25 24 50 32 24 38 27 75 28 27 43 32 24 70 28 27 27 24
49 32 49 48 43 25 48 39 43 32 50 27 24 25 24 31 49 24 43 27 28  0]xS 
633 1089 M (modules the variable SYNCHWAIT has to be set to 1.  If the busy)
[75 48 49 49 27 43 38 24 27 49 43 24 49 44 32 27 43 48 28 43 25 53 71 71 65 72 89 71 31 60 24 50
43 38 24 27 49 24 49 43 24 38 43 27 25 28 48 25 48 25 24 24 31 33 24 27 50 43 24 49 48 40  0]xS 
3217 1089 M <96>S 
3266 1089 M (syn)[39 46  0]xS 
3401 1089 M (ch loop is not used )[43 48 25 28 49 48 49 24 27 38 25 48 49 27 25 48 38 43 49  0]xS 
633 1201 M (SYNCHWAIT must be set to 0. )[53 70 70 66 72 89 71 32 60 25 75 49 38 27 24 49 43 24 39 43 27 24 28 48 25 48 25  0]xS 
1901 1201 M ( )S 
633 1313 M ( )S 
633 1425 M (When the host requests a run start in the modules all of them execute their run initiation )
[89 50 44 48 25 27 49 42 25 48 49 38 27 25 32 43 48 50 43 38 27 38 24 44 24 33 48 49 24 38 27 43
32 28 24 27 49 24 27 49 43 24 75 49 49 48 27 43 38 26 42 28 27 24 49 32 24 28 48 43 75 25 43 50
43 42 49 27 43 25 27 48 43 28 32 25 32 49 48 25 27 49 27 27 27 43 28 27 48 49  0]xS 
633 1536 M (sequence and then idle in a tight loop \(100ns cycle time\) waiting for the last module in )
[38 43 48 49 43 48 43 43 25 43 49 48 25 27 49 43 48 25 27 48 28 43 24 27 50 24 43 24 28 28 46 49
27 25 27 49 48 49 24 32 49 49 48 49 38 24 45 47 43 28 44 24 27 28 75 42 32 25 71 43 27 27 27 50
47 24 32 50 32 24 28 48 43 24 28 42 38 29 24 75 49 48 49 27 43 24 28 48  0]xS 
633 1648 M (the system to be ready.  I)[27 49 42 25 39 46 38 28 43 75 25 27 49 24 49 42 25 33 43 43 50 47 24 25 25  0]xS 
1609 1648 M (t is the last module ready that allows the run to start.  By the )
[27 25 27 38 24 27 49 43 24 27 43 38 27 25 75 48 49 49 27 43 24 32 44 43 51 47 25 27 48 43 28 24
43 27 27 49 70 38 24 28 48 43 24 32 49 49 24 27 49 24 38 28 42 33 27 24 24 25 66 47 24 27 49 43
 0]xS 
633 1760 M (same mechanism, the first module to end the run will stop the run in all other modules.)
[38 43 74 43 26 76 42 43 49 43 48 28 39 74 25 24 27 49 43 24 32 29 32 38 27 24 75 49 48 49 27 43
25 27 48 25 43 48 49 24 28 48 43 24 33 48 49 25 70 27 28 27 24 38 28 48 49 24 27 49 43 24 32 49
49 24 27 49 24 43 27 28 24 49 26 49 42 33 24 75 49 48 49 28 43 38  0]xS 
4010 1760 M ( )S 
633 1872 M ( )S 
633 1984 M (If the timers in all modules are to be synchronized with the next run, set the variable )
[32 32 24 28 48 43 24 28 27 76 43 32 38 24 27 49 24 43 27 28 24 75 49 48 49 28 43 38 24 43 32 43
24 28 48 25 49 43 24 39 47 50 43 48 32 49 49 27 44 43 49 25 70 27 27 49 24 27 49 43 24 49 43 49
28 24 32 49 48 25 24 38 43 27 24 28 48 43 24 49 43 32 27 43 49 27 43  0]xS 
633 2096 M (INSYNCH to 0. )[32 70 53 72 70 65 70 24 27 49 24 49 24  0]xS 
1287 2096 M ( This instructs the DSP to reset all timers to zero when the next run )
[24 59 49 27 38 25 27 49 38 27 32 49 42 28 38 24 27 49 43 24 70 55 53 25 27 48 25 32 43 39 42 28
24 43 27 27 25 27 27 75 43 32 38 24 28 48 25 43 43 32 49 24 71 48 43 49 24 27 50 43 25 49 43 49
27 25 32 49 48  0]xS 
633 2208 M (starts.  From then on they will remain in synch if the system is operated from one master )
[38 27 43 32 27 38 24 25 25 53 32 49 75 25 27 49 42 49 24 49 49 24 27 49 45 47 25 70 27 27 28 24
32 43 75 43 27 49 24 27 49 24 40 47 48 43 49 24 28 32 24 28 49 43 24 39 47 38 27 44 75 24 27 38
25 48 49 44 32 43 27 43 48 25 33 32 50 75 24 49 48 43 25 75 43 38 27 44 32  0]xS 
633 2320 M (clock.)[43 27 48 44 48  0]xS 
867 2320 M ( )S 
633 2432 M ( )S 
633 2544 M (The busy)[59 49 43 24 49 48 39  0]xS 
991 2544 M (-)S 
1024 2544 M (synch loop works as follows.  The host computer requests a run start by setting)
[40 47 48 43 49 24 27 49 49 48 25 70 48 34 47 38 25 42 38 26 32 48 28 27 49 70 38 24 24 25 59 49
42 25 48 49 38 27 25 43 49 75 49 48 28 43 32 25 32 43 49 48 43 38 27 38 25 42 26 32 48 49 24 38
28 43 32 27 24 50 47 24 39 43 27 27 27 50  0]xS 
4097 2544 M ( )S 
633 2656 M (bit 0 in the control and status register \(CSR\).  If bit 1 is also set in the same CAMAC )
[48 28 27 24 49 24 27 49 24 28 48 43 25 42 49 49 27 32 49 27 24 43 49 49 24 38 27 43 27 49 38 24
32 44 48 27 38 27 43 32 24 33 66 53 66 32 24 24 26 31 32 24 49 28 27 25 48 25 27 38 24 43 27 38
49 24 38 43 27 25 27 49 24 27 49 43 24 38 43 75 43 25 65 70 86 70 65  0]xS 
633 2768 M (write cycle, the DGF prepares to launch a new run, assuming that the parameter settings )
[70 32 27 27 43 25 44 47 43 27 43 24 25 27 50 42 25 70 72 52 25 48 32 44 49 43 32 43 38 24 27 49
24 28 42 49 49 43 48 25 43 25 48 43 70 26 32 49 49 24 25 42 38 38 49 75 27 50 48 24 27 49 43 27
24 27 49 43 24 49 44 32 44 75 42 28 44 32 24 38 43 27 27 28 49 47 38  0]xS 
633 2880 M (may have changed.  The new)[75 44 47 24 50 43 49 42 25 43 49 43 50 47 43 49 24 25 24 59 50 43 25 49 43  0]xS 
1768 2880 M (-)S 
1800 2880 M (run initialization may take a considerable amount of)[32 49 48 25 27 48 28 27 27 43 27 28 42 43 27 28 48 49 24 76 44 47 25 27 44 49 43 24 43 24 43 49
48 38 28 48 44 32 43 49 27 43 25 44 76 48 49 49 27 24 49  0]xS 
3831 2880 M ( time as )[24 28 27 75 43 24 43 38  0]xS 
633 2992 M (a large number of derived quantities have to be computed and histogram memory has to )
[43 24 27 43 33 48 43 24 49 49 75 49 44 32 24 49 32 24 49 44 32 27 49 44 48 25 48 49 43 48 28 27
27 27 43 38 24 49 43 49 42 25 27 49 24 49 43 24 43 49 75 49 49 27 43 48 25 43 48 49 24 49 27 38
27 50 48 33 43 75 25 76 43 75 48 34 47 24 50 43 38 24 27 49  0]xS 
633 3104 M (be cleared.  If bit 1 of the CSR is cleared when requesting the next run, a resume run )
[48 43 25 42 28 42 44 32 43 49 24 25 25 32 32 24 49 27 28 24 49 24 49 32 24 27 49 44 24 65 54 65
24 28 38 24 43 27 43 43 32 43 48 26 70 48 43 49 24 33 43 50 48 43 38 27 28 49 47 24 28 48 43 24
49 43 50 27 24 32 49 49 24 24 43 24 34 43 38 49 75 43 24 32 49 49  0]xS 
633 3215 M (initialization is launched.  This is much shorter because the assumption in)
[27 49 27 27 27 43 27 28 43 42 28 27 49 48 25 27 38 24 27 43 49 49 42 49 43 49 24 24 25 59 49 27
38 24 27 38 25 75 48 43 49 24 38 49 48 32 28 43 32 24 50 43 43 43 49 38 43 24 27 49 43 25 43 38
38 48 75 49 27 27 49 49 24 27  0]xS 
3503 3215 M ( this case is that )[24 28 48 28 37 25 43 42 38 43 25 27 38 24 27 49 43 27  0]xS 
633 3327 M (none of the settings have changed, and that histograms in memory should be retained.)
[48 49 49 43 24 49 32 24 27 49 43 24 38 43 27 27 28 49 47 38 24 50 43 48 43 26 42 49 43 50 47 43
49 24 25 43 49 48 25 27 49 43 27 24 49 27 38 27 50 47 33 43 75 37 25 27 49 25 75 44 75 48 34 47
25 37 49 49 48 28 48 25 49 43 25 32 42 28 43 27 48 43 49  0]xS 
3969 3327 M ( )S 
633 3439 M ( )S 
633 3551 M (At the end of the run initialization the DSP sets the ACTIVE bit in the CSR \(bit 13\) and )
[70 27 24 28 48 43 24 43 49 49 24 49 32 24 27 49 43 24 32 49 49 24 27 49 27 27 29 42 28 27 43 43
27 27 49 48 25 27 49 43 24 70 54 54 24 38 43 27 38 25 27 49 43 25 70 65 59 32 71 59 24 49 27 27
25 27 49 24 27 49 43 24 65 54 65 24 33 48 27 28 24 49 48 32 25 43 48 49  0]xS 
633 3663 M (enters a waiting loop.  In this loop it checks the value of th)
[43 48 27 43 32 38 25 43 24 71 43 27 27 28 49 47 24 27 49 49 48 25 24 25 32 48 26 27 48 28 38 24
27 49 49 48 25 27 27 24 43 49 43 43 47 38 25 27 48 43 25 49 43 27 49 43 24 49 32 24 28  0]xS 
2913 3663 M (e variable SYNCHWAIT.  The )[43 24 49 44 32 27 43 49 27 43 25 54 70 70 66 72 90 71 31 59 24 25 24 59 50 43  0]xS 
633 3775 M (loop continues until SYNCHWAIT==0.  The front panel busy output is logic 1 if the )
[27 49 48 49 24 43 49 48 28 27 49 48 43 38 24 49 49 27 27 28 24 53 70 72 65 71 89 71 33 59 55 56
49 24 24 25 59 49 42 25 32 32 49 48 29 24 49 42 49 43 27 24 49 49 40 46 25 48 49 27 49 49 27 24
27 38 25 27 50 46 28 42 25 48 25 27 32 24 28 48 43  0]xS 
633 3887 M (ACTIVE bit is zero, and drops to logic 0 when the ACTIVE bit is set. )
[70 65 59 33 70 59 24 49 27 27 25 27 38 24 43 43 32 49 24 24 43 49 49 25 49 32 48 49 38 24 28 48
25 27 49 47 27 43 25 48 25 70 49 43 49 24 27 49 44 24 70 66 59 32 70 59 25 48 28 27 24 28 38 24
38 43 27 24  0]xS 
3377 3887 M ( )S 
633 3999 M ( )S 
633 4111 M (When the synch input detects a logic 1 )[89 50 44 48 25 27 49 42 25 40 46 49 43 49 24 27 49 48 49 27 25 48 43 28 43 43 27 38 25 42 25 27
50 46 29 42 25 48  0]xS 
F6S61 Ji 
2162 4111 M <01>S 
F3S61 Ji 
2257 4111 M ( 0 transition, a synch)[25 48 25 27 32 43 48 38 28 28 27 49 48 25 24 43 24 39 47 50 42  0]xS 
3066 4111 M (-)S 
3098 4111 M (interrupt rou)[27 49 27 43 32 32 49 49 27 24 32 49  0]xS 
3588 4111 M (tine is )[27 27 49 43 24 27 38  0]xS 
633 4223 M (launched, which sets SYNCHWAIT to zero.  Upon return from the interrupt the DSP )
[27 43 48 49 43 49 42 49 24 25 70 49 27 43 48 25 39 42 28 38 24 53 72 70 65 72 89 71 32 59 24 28
48 25 43 43 32 49 24 25 24 70 49 49 49 24 32 43 28 48 32 49 24 32 33 49 75 24 28 48 43 25 27 48
28 44 32 32 48 50 27 25 27 49 42 25 70 53 54  0]xS 
633 4335 M (leaves the wait loop to begin the data acquisition run.)[27 43 43 48 43 38 24 28 48 43 24 72 42 28 27 24 27 49 49 48 25 27 49 24 49 43 47 27 49 24 28 48
43 25 48 43 28 43 24 43 43 49 48 28 38 27 27 27 49 49 24 33 49 49  0]xS 
2709 4335 M ( )S 
633 4447 M ( )S 
633 4559 M (Whenever a module encounters an end)[89 50 44 48 43 50 43 32 24 43 25 75 49 49 48 27 43 26 42 49 43 50 48 49 27 43 32 38 24 43 49 24
43 49  0]xS 
2142 4559 M (-)S 
2175 4559 M (of)[49  0]xS 
2256 4559 M (-)S 
2288 4559 M (run condition and stops the run it clears the )[32 49 49 25 43 49 49 49 27 27 28 48 49 24 43 49 48 25 38 27 49 48 38 25 27 49 42 25 32 49 48 25
27 26 24 43 27 43 43 32 38 25 27 48 43  0]xS 
633 4671 M (ACTIVE bit in the CSR.  Th)[70 65 59 33 70 59 24 49 27 27 25 27 49 24 27 49 43 24 65 54 65 24 25 24 59  0]xS 
1749 4671 M (is causes a logic 0)[27 38 25 42 43 49 38 43 38 24 43 24 27 50 48 27 43 24  0]xS 
F6S61 Ji 
2451 4671 M <01>S 
F3S61 Ji 
2546 4671 M (1 transition on its busy output.  One can )[50 24 28 32 42 49 38 27 28 27 49 48 25 48 49 24 27 28 38 24 49 48 39 46 24 49 49 28 49 48 27 25
24 24 71 48 43 24 43 43 49  0]xS 
633 4783 M (force an end)[32 49 32 42 43 26 42 49 24 43 49  0]xS 
1113 4783 M (-)S 
1145 4783 M (of)[49  0]xS 
1226 4783 M (-)S 
1259 4783 M (run condition by creating a logic 0)[32 48 49 25 43 49 48 50 27 28 27 49 48 25 49 46 25 43 32 44 43 27 27 50 47 25 43 24 27 50 47 28
43 25  0]xS 
F6S61 Ji 
2601 4783 M <01>S 
F3S61 Ji 
2696 4783 M (1 transition at the synch input while )[49 24 27 33 42 49 38 27 27 28 48 49 24 43 27 25 27 49 43 24 39 47 49 43 49 24 27 49 49 48 28 24
70 49 27 27 43  0]xS 
633 4894 M (a run is going on.)[43 24 32 49 48 25 27 38 25 47 49 27 49 48 24 49 49  0]xS 
1310 4894 M ( )S 
633 5006 M ( )S 
633 5118 M (Note that if the BUSY)[70 48 28 43 24 27 49 43 27 24 27 33 24 27 49 43 24 65 70 54  0]xS 
1503 5118 M (-)S 
1535 5118 M (SYNCH loop is not operating properly and there was a run start)
[54 71 70 65 70 24 28 48 49 49 24 27 38 24 49 49 27 24 49 49 42 33 42 29 27 50 46 25 48 32 49 49
44 32 29 47 24 43 48 49 24 28 48 43 33 43 24 71 43 38 25 42 25 32 49 48 25 37 28 43 32  0]xS 
4019 5118 M ( )S 
633 5230 M (request with SYNCHWAIT=1, the DSP will be caught in an infinite loop.  This can be )
[32 43 48 49 43 38 27 24 70 28 27 49 24 53 72 70 65 72 89 71 32 59 55 49 24 25 27 49 43 24 71 53
54 25 70 28 27 27 24 49 43 24 43 44 50 46 49 27 25 27 48 25 43 48 25 27 49 32 27 49 27 27 43 24
28 48 49 49 24 24 25 60 49 27 38 24 43 43 48 25 48 43  0]xS 
633 5342 M (recognized by reading the variables INSYNCH and SYNCHWAIT.  If after the run start )
[32 43 42 50 48 48 28 44 42 49 24 51 47 24 32 44 43 48 28 49 48 24 28 48 43 24 49 43 32 27 43 49
27 43 38 25 32 71 54 70 70 65 70 25 42 50 49 24 54 70 70 65 72 90 71 32 59 24 25 25 32 32 25 43
32 27 44 32 24 27 49 43 24 32 49 49 24 38 27 43 32 27  0]xS 
633 5454 M (request the DSP continues to show INSYNCH=0 and SYNCHWAIT=1, it is stuck in the )
[32 43 48 49 43 38 27 24 28 48 43 24 72 53 54 25 43 48 49 27 28 48 49 44 38 24 27 49 24 38 49 49
70 24 31 71 54 70 70 65 70 56 48 25 43 49 49 24 54 70 70 65 72 90 71 32 59 56 48 25 24 27 27 25
27 38 24 38 28 48 43 48 24 27 49 24 28 48 43  0]xS 
633 5566 M (loop wait)[27 49 48 49 24 70 43 27  0]xS 
998 5566 M (ing for an OK to begin the run.  Besides rebooting, there is a software way to )
[27 50 46 25 32 48 33 25 43 48 25 71 69 24 28 49 24 49 44 47 27 49 24 27 49 43 25 32 49 48 25 24
24 66 42 38 28 48 43 38 25 33 42 49 49 48 28 27 49 47 25 24 27 49 44 32 43 24 27 38 24 43 25 38
48 32 29 70 42 33 42 26 70 45 46 25 27 49  0]xS 
633 5678 M (force the DSP to exit from that loop and to lead it back to regular operation, as shown in )
[32 49 32 42 43 25 27 50 42 25 70 54 54 24 27 49 24 43 50 27 27 25 32 32 49 75 24 27 49 43 27 24
27 49 49 48 25 43 48 49 24 28 48 25 27 43 42 49 24 28 28 24 49 43 44 47 25 27 48 25 32 44 47 49
27 44 32 25 48 49 43 33 43 27 27 49 49 24 24 43 38 24 38 49 49 70 48 25 27 49  0]xS 
633 5790 M (the table below.)[27 49 42 25 27 43 49 27 43 24 49 42 28 48 70  0]xS 
1251 5790 M ( )S 
633 5902 M ( )S 
LH
(%%[Page: 35]%%) = 
%%PageTrailer

%%Page: 36 36
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (36)[49  0]xS 
; F2S50 Ji 
633 1868 M (Table )[53 41 45 23 36  0]xS 
852 1868 M (22)[41  0]xS 
933 1868 M (:  Forcing a DSP which is stuck in )[28 19 21 49 41 36 35 24 44 41 21 40 20 58 45 50 19 61 43 24 36 45 19 23 33 19 32 27 45 36 45 20
24 44  0]xS 
2121 1868 M (the wait)[27 45 36 19 60 40 22  0]xS 
2397 1868 M (-)S 
2424 1868 M (loop to resume normal operation.)[23 41 41 45 20 26 41 21 36 36 32 45 67 36 20 45 41 36 67 41 23 20 41 44 36 36 41 26 24 41 45  0]xS 
3580 1868 M ( )S 
F3S61 Ji 
633 2023 M ( )S 
F1S61 Ji 
633 2233 M (4.5)[53 28  0]xS 
768 2233 M ( )S 
866 2233 M (External gate )[65 54 32 54 38 60 54 27 27 59 54 33 54  0]xS 
1504 2233 M <97>S 
1601 2233 M ( GFLT)[27 76 60 60  0]xS 
1882 2233 M ( )S 
F3S61 Ji 
633 2369 M ( )S 
633 2481 M (It is common in larger applications to have dedicated electronics to create event triggers )
[31 27 24 28 38 24 43 49 76 75 49 49 24 27 49 24 28 42 33 48 44 32 24 43 50 49 27 27 43 43 27 27
49 49 37 25 27 49 24 49 43 48 43 24 49 43 49 27 43 42 29 42 49 24 43 28 42 43 27 33 48 49 28 43
38 24 28 48 25 42 32 44 43 27 43 25 43 49 43 48 28 24 27 32 29 47 48 44 32 38  0]xS 
633 2593 M (or vetoes.   While the DGF)[48 33 24 49 42 28 48 43 38 24 25 24 26 90 49 27 27 43 24 27 49 43 25 71 71  0]xS 
1684 2593 M (-)S 
1716 2593 M (4C does not accept an external fast trigger, it does accept a )
[49 65 24 49 49 42 38 25 48 49 27 25 43 43 44 43 49 27 24 44 49 24 43 49 28 42 33 48 43 27 25 32
43 38 27 24 27 33 28 47 48 44 32 24 25 27 27 26 48 49 43 38 24 43 43 43 43 49 27 25 42  0]xS 
633 2704 M (global firs)[47 28 48 49 43 27 24 33 27 32  0]xS 
1029 2704 M (t level trigger \(GFLT\).  This signal acts as a validation for an event already )
[27 24 28 43 49 43 27 25 27 32 28 48 48 43 32 25 33 71 53 59 59 32 25 24 24 60 48 28 38 24 38 28
48 49 42 28 24 44 43 27 38 24 43 38 24 43 24 49 43 27 27 49 43 27 27 49 49 24 32 49 32 25 43 49
24 43 49 43 49 27 25 42 28 32 43 42 51 47  0]xS 
633 2816 M (recognized by the DGF)[32 43 42 50 48 48 28 44 42 49 24 51 47 24 27 49 43 24 70 72  0]xS 
1543 2816 M (-)S 
1575 2816 M (4C.  Based on multiplicities and other information the dedicated )
[50 65 24 24 25 65 43 38 43 48 25 48 49 24 75 49 27 27 28 48 28 27 43 27 27 27 43 38 25 42 49 49
24 49 27 49 42 33 24 27 49 32 50 32 76 42 28 27 49 48 25 27 49 42 25 48 43 49 27 43 43 27 43 48
 0]xS 
633 2928 M (trigger logic needs to make the decision whether to accept or reject a given event.  If th)
[27 32 28 48 48 44 32 24 27 50 47 28 43 24 49 42 43 49 38 24 27 49 25 75 44 48 43 24 27 50 43 24
49 43 42 28 38 27 49 48 25 70 48 43 27 50 43 32 24 29 48 25 42 43 44 43 48 28 24 49 32 24 32 43
28 43 43 27 25 42 26 47 28 48 43 50 24 43 49 42 49 27 25 24 25 32 32 24 27  0]xS 
4021 2928 M (at )[43 27  0]xS 
633 3040 M (decision can be made within a filter peaking time of all DGF)[48 43 43 27 38 28 48 49 24 43 43 48 25 48 43 26 76 42 49 43 24 70 28 28 48 28 48 25 43 24 32 27
27 28 43 32 24 49 42 44 48 27 50 48 24 27 27 76 43 25 49 32 25 42 28 27 24 70 71  0]xS 
2997 3040 M (-)S 
3030 3040 M (4C channels involved, then )[49 65 24 43 49 43 48 50 43 27 38 24 27 49 49 48 28 48 43 49 24 25 27 48 43 49  0]xS 
633 3152 M (the GFLT input can be used.  The GFLT signal applied to the DGF)
[27 49 42 25 71 53 59 59 24 28 48 49 49 27 24 44 43 49 24 49 42 25 49 38 43 49 24 25 24 59 49 43
24 72 54 58 59 25 38 28 48 48 43 27 25 43 49 49 27 27 43 49 24 27 49 24 28 48 43 25 70 71  0]xS 
3243 3152 M (-)S 
3275 3152 M (4C input must be )[49 65 24 28 48 50 49 27 24 75 49 38 27 24 49 43  0]xS 
633 3264 M (logic 1 at the time when the event data are latched in the RTPUs.  This happens not )
[27 50 46 28 42 25 48 25 43 27 24 27 49 43 24 27 29 75 42 25 70 50 42 49 24 28 48 43 24 43 49 43
48 28 24 49 43 28 43 24 43 33 43 24 27 43 27 43 49 43 48 26 27 49 24 27 49 43 24 65 60 53 70 38
24 25 24 59 49 27 38 25 48 43 49 49 43 49 38 24 49 49 27  0]xS 
633 3376 M (before a filter peaking time has passed since the event arrival and not later than a peaking )
[48 43 32 49 32 43 25 43 24 33 27 27 27 43 32 25 49 43 44 48 27 49 48 24 28 27 75 43 24 50 43 37
25 48 43 38 38 43 49 24 38 27 49 44 43 24 27 49 43 24 44 48 43 49 27 25 42 32 33 27 49 42 28 25
43 48 49 24 49 49 27 24 28 42 28 42 33 25 27 49 43 48 25 42 25 48 43 44 48 27 50 47  0]xS 
633 3488 M (time plus the flattop time.  Therefore the trigger logic should generate a GFLT pulse that )
[27 27 75 43 24 49 27 49 38 24 27 49 43 24 32 28 42 28 27 49 48 25 27 27 75 44 24 25 24 59 49 43
32 43 32 49 33 42 25 27 49 43 24 27 32 28 49 48 44 32 24 27 50 48 27 43 24 38 49 48 49 27 49 25
48 43 49 43 32 43 28 43 25 42 25 72 53 59 59 24 49 49 27 38 43 24 27 49 43 27  0]xS 
633 3600 M (is logic 1 during the filter flattop time.  The GFLT input expects a NIM)
[27 38 24 28 48 47 28 43 24 49 24 49 49 32 27 50 47 25 27 49 42 25 32 27 27 28 42 34 24 32 27 43
27 28 48 49 24 28 27 75 43 24 24 25 59 49 42 26 71 53 59 59 25 28 48 49 49 27 24 43 50 48 43 43
27 38 25 42 25 70 32  0]xS 
3414 3600 M (-)S 
3446 3600 M (level signal, so )[27 43 48 44 27 25 38 27 47 49 43 27 25 24 38 49  0]xS 
633 3712 M (logic 1 means )[27 50 46 28 42 25 48 26 75 43 43 49 38  0]xS 
1197 3712 M <96>S 
1246 3712 M (0.8V.)[49 24 49 70  0]xS 
1462 3712 M ( )S 
633 3824 M ( )S 
633 3936 M (Each involved channel can be programmed individually to require the presence of a )
[59 43 43 48 25 27 49 48 49 27 49 43 48 25 43 49 43 49 48 43 27 25 44 42 49 24 49 43 24 49 32 50
47 33 44 75 76 43 49 24 27 49 49 27 48 28 48 49 43 27 28 47 24 28 48 25 32 43 48 49 28 32 43 24
28 48 43 25 48 33 43 39 43 49 42 43 25 48 32 26 42  0]xS 
633 4048 M (GFLT in order to latch event data.  This is achieved by setting bit 6 in the variables )
[71 53 59 59 24 28 48 25 48 32 50 43 32 24 28 48 25 27 43 27 43 48 25 44 48 43 49 27 24 49 43 27
43 24 25 24 59 49 27 38 24 28 38 24 43 43 48 28 42 50 43 49 24 50 46 25 39 42 28 27 27 50 46 25
48 28 27 24 49 24 28 48 25 27 48 43 26 48 43 32 27 43 49 27 43 38  0]xS 
633 4160 M (CHANCSRA0,1,2,3.)[65 70 70 70 65 54 65 70 49 24 49 24 49 24 49  0]xS 
1454 4160 M ( )S 
633 4272 M ( )S 
F1S61 Ji 
633 4482 M (4.6)[53 28  0]xS 
768 4482 M ( )S 
866 4482 M (Late event validation )[60 53 33 54 27 56 52 54 60 32 28 53 53 28 27 60 54 32 27 60 59  0]xS 
1856 4482 M <97>S 
1954 4482 M ( GSLT)[27 75 65 60  0]xS 
2239 4482 M ( )S 
F3S61 Ji 
633 4617 M ( )S 
633 4729 M (If the dedicated trigger logic cannot make the decision within the time window allowed )
[32 32 24 28 48 43 24 49 43 49 27 44 42 28 42 49 24 28 32 28 49 47 43 33 25 27 49 47 28 42 26 43
42 49 49 48 28 25 75 44 47 43 25 27 49 43 25 48 43 43 28 38 27 49 49 24 70 27 28 48 28 48 25 27
48 43 25 27 27 75 43 24 70 28 48 49 49 70 24 43 27 27 49 70 43 49  0]xS 
633 4841 M (for the GFLT, it is possible to issue a global second level trigger.  If this feature is )
[32 49 32 24 27 49 43 24 72 54 58 59 25 24 27 28 24 27 38 24 49 49 38 38 27 49 27 43 24 27 49 24
28 37 38 49 43 24 43 25 47 27 49 50 43 27 24 38 43 43 48 50 49 24 27 43 49 43 27 24 27 33 28 47
48 44 32 24 25 25 32 32 25 27 49 27 38 24 32 43 44 27 49 32 43 24 27 38  0]xS 
633 4953 M (activated the GSLT has to arrive within a predefined time window after the even)
[43 42 28 27 49 42 28 42 49 24 28 48 43 25 71 54 58 60 24 50 43 38 24 27 49 24 43 32 32 28 48 43
24 70 28 27 49 27 49 24 43 24 49 33 43 48 44 32 27 49 43 49 24 27 27 75 43 25 70 27 49 48 49 70
25 43 32 27 44 32 25 27 49 43 25 43 48 43  0]xS 
3770 4953 M (t.  Events )[27 24 25 24 59 49 43 49 27 38  0]xS 
633 5065 M (are continuously stored in the level)[43 32 42 25 43 48 49 27 27 49 49 48 49 38 29 47 24 38 28 48 32 43 49 24 28 49 24 28 48 43 25 27
43 48 43  0]xS 
1997 5065 M (-)S 
2029 5065 M (1 buffer, but processing is deferred.  When a GSLT )[49 24 49 49 32 33 43 32 24 25 48 49 27 24 50 32 49 43 43 38 37 28 49 48 24 28 38 24 49 42 34 42
32 34 42 49 24 25 26 91 48 43 49 24 43 24 71 55 58 60  0]xS 
633 5177 M (arrives, the DSP checks if any event in the level)[43 32 32 27 49 43 37 25 24 27 49 43 24 71 55 53 25 42 50 43 44 47 38 25 28 32 24 43 51 47 24 43
48 43 49 27 24 28 48 25 27 49 42 25 27 43 50 42  0]xS 
2498 5177 M (-)S 
2530 5177 M (1 buffer satisfies the time constraint.  If )[48 26 48 49 32 32 43 32 25 38 43 28 27 38 32 27 43 38 24 28 48 43 24 28 27 75 43 25 44 48 49 38
27 32 43 27 49 27 25 24 24 33 32  0]xS 
633 5289 M (there is one, it will be processed.  Older events will be disca)
[27 49 42 33 42 25 27 38 24 49 49 42 25 24 27 28 24 70 27 28 27 24 49 43 24 49 33 48 43 43 38 38
43 48 25 24 24 71 27 48 44 32 25 43 49 43 49 27 38 24 70 28 27 27 24 49 43 24 49 27 38 43  0]xS 
2968 5289 M (rded, younger ones remain in )[32 49 42 49 24 27 46 49 49 49 48 44 32 25 49 49 42 38 25 32 44 75 42 28 48 25 27 49  0]xS 
633 5401 M (the queue.  This feature is however not part of this software distribution.  The interrupt )
[27 49 42 25 48 49 43 49 42 25 24 24 60 48 28 38 24 32 44 43 27 49 32 43 24 28 38 25 48 49 70 43
48 43 32 25 48 49 27 25 48 44 32 27 25 48 33 24 27 49 27 38 24 38 49 32 27 70 43 32 43 25 48 27
38 28 32 27 49 48 28 27 49 48 25 24 24 61 48 43 24 28 48 28 42 33 32 48 49 27  0]xS 
633 5513 M (routine responding to the GSLT input does, however, record the arrival time of the GSLT )
[32 49 48 27 28 48 43 25 32 42 38 49 49 48 49 27 50 48 24 27 49 24 28 48 44 24 70 55 58 60 24 27
49 49 48 28 24 49 48 43 38 24 25 48 49 71 44 48 43 32 25 24 32 44 43 49 32 48 25 27 49 42 26 43
32 32 27 49 42 28 24 27 29 75 42 25 48 32 25 27 50 43 24 71 54 59 59  0]xS 
633 5624 M (and stores it as a 48)[43 48 49 24 38 27 49 32 43 38 24 28 27 24 43 38 24 43 24 49  0]xS 
1397 5624 M (-)S 
1429 5624 M (bit time in the variable s)[49 27 27 24 28 27 75 43 24 27 49 24 28 48 43 24 50 43 32 27 43 49 27 43 24  0]xS 
2373 5624 M (et GSLTTIMEA, GSLTTIMEB and )[43 27 24 71 54 58 60 60 32 87 59 70 25 24 71 55 58 59 61 32 85 61 65 24 43 49 49  0]xS 
633 5736 M (GSLTTIMEC.)[70 54 59 59 60 33 85 60 65  0]xS 
1202 5736 M ( )S 
633 5848 M (In a list mode run, unless compression is 2 or 3, the GSLT time is also stored in the )
[31 49 25 43 24 27 28 37 28 24 75 49 48 43 24 33 48 49 24 25 48 49 28 43 38 38 24 43 49 75 48 33
43 38 38 27 49 49 24 27 38 25 48 25 48 32 25 48 25 24 27 49 43 24 70 55 58 60 24 27 28 75 43 24
28 38 24 43 27 38 49 24 38 27 49 32 44 49 24 27 49 24 27 49 43  0]xS 
633 5960 M (output buffer for each event \(see section 3.6\))[48 49 27 49 49 27 24 49 49 32 32 43 32 24 32 50 32 24 43 44 43 48 25 43 49 43 49 27 24 32 38 43
43 24 38 44 43 27 27 49 49 24 49 24 49  0]xS 
2378 5960 M ( )S 
0 Lj 1 Lc 6 Lw N 4050 871 M 663 871 I 663 1742 I 4050 1742 I C 
: 1 0 scol  O ; : 0.973 0.973 +S K 
; F3S50 Ji 
727 978 M (Addr=Get_Address\(SYNCHDONE\);)[58 41 41 28 45 59 36 22 41 58 41 41 27 35 32 32 27 45 58 58 54 59 59 58 59 48 28  0]xS 
1940 978 M ( )S 
2187 978 M (// Find the address of SYNCHDONE)[22 24 20 45 22 41 41 20 23 41 35 20 36 41 41 27 35 32 32 20 41 27 21 45 58 58 54 58 59 58 58  0]xS 
3391 978 M ( )S 
727 1072 M (Write_TSAR\(Addr\);)[77 27 23 23 35 41 50 44 59 53 28 58 41 41 27 26  0]xS 
1403 1072 M ( )S 
1603 1072 M ( )S 
1895 1072 M ( )S 
2187 1072 M (// Write that address to the TSAR)[22 24 20 77 26 23 23 36 20 23 41 35 22 21 36 41 41 27 35 31 32 20 23 41 19 24 41 36 19 50 44 59
 0]xS 
3272 1072 M ( )S 
727 1165 M (Wri)[77 27  0]xS 
854 1165 M (te_data\(1,1\))[23 35 41 41 35 23 36 27 40 21 41  0]xS 
1243 1165 M ( )S 
1311 1165 M ( )S 
1603 1165 M ( )S 
1895 1165 M ( )S 
2187 1165 M (// Write a 1 to this location)[22 24 20 77 26 23 23 36 21 36 19 41 19 24 41 19 24 39 23 32 19 24 41 36 35 22 23 40  0]xS 
3057 1165 M ( )S 
727 1259 M ( )S 
1019 1259 M ( )S 
1311 1259 M ( )S 
1603 1259 M ( )S 
1895 1259 M ( )S 
2187 1259 M (// this allows the run to proceed)[22 24 19 24 40 23 31 21 36 22 22 41 59 32 19 24 40 35 21 27 41 40 20 23 41 20 40 27 41 36 36 35
 0]xS 
3210 1259 M ( )S 
727 1352 M (cmd=Read_CSR )[36 63 41 46 54 36 36 40 41 54 45 53  0]xS 
1293 1352 M ( )S 
727 1445 M (cmd=clrbit\(0,cmd\))[36 63 41 46 36 22 28 40 22 23 28 40 21 35 63 41  0]xS 
1338 1445 M ( )S 
1603 1445 M ( )S 
1895 1445 M ( )S 
2187 1445 M (// clear bit 0 in cmd, to abort the run)[22 24 20 35 24 36 36 27 20 40 23 23 20 40 20 23 41 21 36 62 41 20 20 23 41 20 35 41 41 26 24 19
23 40 37 20 27 41  0]xS 
3360 1445 M ( )S 
727 1538 M (Write_CSR\(cmd\))[77 27 23 23 35 41 53 45 54 27 36 63 41  0]xS 
1299 1538 M ( )S 
1311 1538 M ( )S 
1603 1538 M ( )S 
1895 1538 M ( )S 
2187 1538 M (// write back cmd, without corrupting other bits)[22 24 20 59 26 22 24 36 20 41 36 36 40 20 36 64 41 20 20 58 22 24 40 40 40 24 20 36 40 26 28 40
40 23 23 41 40 20 40 24 40 36 28 19 40 23 23  0]xS 
3724 1538 M ( )S 
727 1634 M (while\(Read_CSR & 0x2000\){;})[58 41 23 23 36 27 54 36 36 41 41 53 45 54 20 62 21 41 40 40 41 41 41 27 39 24  0]xS 
1770 1634 M ( )S 
1895 1634 M ( )S 
2187 1634 M (/)S 
2209 1634 M (/ wait for run to end)[24 20 59 35 23 22 21 27 41 26 21 27 41 40 20 23 40 21 36 40  0]xS 
2857 1634 M ( )S 
LH
(%%[Page: 36]%%) = 
%%PageTrailer

%%Page: 37 37
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (37)[49  0]xS 
; 633 865 M ( )S 
633 977 M ( )S 
F1S71 Ji 
633 1202 M (5)S 
696 1202 M ( )S 
808 1202 M (Appendix A)[79 71 70 63 70 70 32 63 30  0]xS 
1434 1202 M ( )S 
F3S61 Ji 
633 1341 M ( )S 
633 1453 M (This section contains hardware)[59 49 27 38 24 38 43 43 27 27 49 49 24 43 49 48 28 42 28 48 38 25 48 43 33 49 70 43 32  0]xS 
1841 1453 M (-)S 
1873 1453 M (related information)[32 43 27 43 28 43 48 25 27 49 32 49 33 75 42 28 27 50  0]xS 
2622 1453 M ( )S 
F1S61 Ji 
633 1663 M (5.1)[53 28  0]xS 
768 1663 M ( )S 
866 1663 M (Jumpers)[54 60 86 59 54 39  0]xS 
1271 1663 M ( )S 
F0S61 Ji 
633 1898 M (5.1.1)[53 28 53 27  0]xS 
849 1898 M ( )S 
925 1898 M (Modules C01)[81 54 54 53 22 54 49 27 71 54  0]xS 
1498 1898 M (00 through C0150:)[54 53 27 29 53 33 54 54 55 53 27 71 54 54 54 54  0]xS 
2304 1898 M ( )S 
F3S61 Ji 
633 2032 M ( )S 
633 2144 M (In the front of the DGF)[31 49 24 27 49 43 25 32 32 49 48 28 24 49 32 24 27 49 43 25 70 71  0]xS 
1537 2144 M (-)S 
1570 2144 M (4C modules, there are four sets of 8 jumpers, one set for each )
[50 65 24 75 49 48 49 27 43 38 25 24 27 49 43 32 43 25 43 33 43 24 32 49 48 33 25 38 43 27 38 24
49 32 24 49 24 28 48 75 49 44 32 38 24 24 49 49 43 24 38 44 27 24 32 49 32 24 43 44 43 49  0]xS 
633 2256 M (channel. Out of the first six in the set only one pair should be set at a time to select one )
[43 48 43 49 48 43 27 25 24 70 49 27 24 49 32 25 27 48 43 26 32 27 32 38 27 25 38 27 50 24 27 49
23 27 49 43 24 38 43 27 25 48 49 28 47 24 49 49 42 25 48 43 28 34 24 38 48 49 49 27 49 24 49 43
24 38 43 27 24 43 27 25 42 25 27 27 76 43 24 28 48 25 38 42 28 43 42 28 24 49 48 43  0]xS 
633 2368 M (input impedance.)[27 49 48 49 27 25 27 75 48 43 49 43 48 44 43  0]xS 
1302 2368 M ( )S 
633 2480 M ( )S 
633 2592 M ( )S 
F2S61 Ji 
633 2709 M (Channel input jumpers for modules C010)[70 53 49 55 53 43 27 24 29 53 55 53 32 26 32 54 80 55 43 43 38 26 33 48 43 25 79 50 53 54 27 43
38 25 70 49 49  0]xS 
2360 2709 M (0 through C0150)[49 24 33 54 43 49 54 49 53 25 70 48 49 49  0]xS 
3057 2709 M ( )S 
: N 587 2616 4 3 rp C 
 L ; : N 587 2616 4 3 rp C 
 L ; : N 591 2616 3588 3 rp C 
 L ; : N 4179 2616 3 3 rp C 
 L ; : N 4179 2616 3 3 rp C 
 L ; : N 587 2619 4 112 rp C 
 L ; : N 4179 2619 3 112 rp C 
 L ; F3S61 Ji 
633 2823 M (JP100,JP101)[38 53 49 49 48 25 38 53 49 48  0]xS 
: 1132 2736 47 110 rc 1132 2823 M ( )S 
; 1224 2831 M (Set for input impedance of 50)[54 43 27 24 33 48 32 25 27 49 48 49 27 24 29 75 48 43 49 43 49 43 43 25 49 32 24 49  0]xS 
F7S61 Ji 
2384 2830 M (W)S 
F3S61 Ji 
2460 2831 M ( )S 
: N 587 2731 4 4 rp C 
 L ; : N 591 2731 588 4 rp C 
 L ; : N 1179 2731 4 4 rp C 
 L ; : N 1183 2731 2996 4 rp C 
 L ; : N 4179 2731 3 4 rp C 
 L ; : N 587 2735 4 120 rp C 
 L ; : N 1179 2735 4 120 rp C 
 L ; : N 4179 2735 3 120 rp C 
 L ; 633 2947 M (JP102,JP103)[38 53 49 49 48 25 38 53 49 48  0]xS 
: 1132 2860 47 110 rc 1132 2947 M ( )S 
; 1224 2955 M (Set for input impedance of 604)[54 43 27 24 33 48 32 25 27 49 48 49 27 24 29 75 48 43 49 43 49 43 43 25 49 32 24 49 49  0]xS 
F7S61 Ji 
2432 2954 M (W)S 
F3S61 Ji 
2508 2955 M ( )S 
: N 587 2855 4 4 rp C 
 L ; : N 591 2855 588 4 rp C 
 L ; : N 1179 2855 4 4 rp C 
 L ; : N 1183 2855 2996 4 rp C 
 L ; : N 4179 2855 3 4 rp C 
 L ; : N 587 2859 4 120 rp C 
 L ; : N 1179 2859 4 120 rp C 
 L ; : N 4179 2859 3 120 rp C 
 L ; 633 3070 M (JP104,JP105)[38 53 49 49 48 25 38 53 49 48  0]xS 
: 1132 2983 47 110 rc 1132 3070 M ( )S 
; 1224 3078 M (Set for input impedance of 1k)[54 43 27 24 33 48 32 25 27 49 48 49 27 24 29 75 48 43 49 43 49 43 43 25 49 32 24 49  0]xS 
F7S61 Ji 
2383 3078 M (W)S 
F3S61 Ji 
2459 3078 M (, and 1:5 attenuation of input signal.)[24 24 43 49 48 25 48 28 48 25 43 27 27 43 49 48 43 27 29 48 49 24 49 32 24 28 48 49 49 27 24 38
28 47 49 43 27  0]xS 
3864 3078 M ( )S 
: N 587 2979 4 3 rp C 
 L ; : N 591 2979 588 3 rp C 
 L ; : N 1179 2979 4 3 rp C 
 L ; : N 1183 2979 2996 3 rp C 
 L ; : N 4179 2979 3 3 rp C 
 L ; : N 587 2982 4 119 rp C 
 L ; : N 1179 2982 4 119 rp C 
 L ; : N 4179 2982 3 119 rp C 
 L ; 633 3193 M (JP106)[38 53 49 49  0]xS 
870 3193 M ( )S 
1224 3193 M (Both pins are connected to ground.  No need to set.)[66 48 28 48 25 48 28 48 38 24 43 32 43 25 42 49 49 48 43 43 28 43 49 24 27 49 25 47 32 49 49 48
49 24 25 25 70 49 24 49 42 43 49 24 27 49 24 38 43 28  0]xS 
3219 3193 M ( )S 
: N 587 3101 4 4 rp C 
 L ; : N 591 3101 588 4 rp C 
 L ; : N 1179 3101 4 4 rp C 
 L ; : N 1183 3101 2996 4 rp C 
 L ; : N 4179 3101 3 4 rp C 
 L ; : N 587 3105 4 112 rp C 
 L ; : N 1179 3105 4 112 rp C 
 L ; : N 4179 3105 3 112 rp C 
 L ; 633 3309 M (JP107)[38 53 49 49  0]xS 
870 3309 M ( )S 
1224 3309 M (Con)[66 48  0]xS 
1387 3309 M (nect input amplifier reference to local ground.  Always set.)[49 43 42 28 24 27 49 49 48 27 25 43 75 48 27 28 32 27 43 32 25 33 43 32 43 33 43 49 44 42 25 27
49 24 27 49 43 43 27 25 48 32 49 48 49 49 24 25 25 70 27 70 45 47 37 25 38 43 27  0]xS 
3681 3309 M ( )S 
: N 587 3217 4 4 rp C 
 L ; : N 591 3217 588 4 rp C 
 L ; : N 1179 3217 4 4 rp C 
 L ; : N 1183 3217 2996 4 rp C 
 L ; : N 4179 3217 3 4 rp C 
 L ; : N 587 3221 4 113 rp C 
 L ; : N 587 3334 4 4 rp C 
 L ; : N 587 3334 4 4 rp C 
 L ; : N 591 3334 588 4 rp C 
 L ; : N 1179 3221 4 113 rp C 
 L ; : N 1179 3334 4 4 rp C 
 L ; : N 1183 3334 2996 4 rp C 
 L ; : N 4179 3221 3 113 rp C 
 L ; : N 4179 3334 3 4 rp C 
 L ; : N 4179 3334 3 4 rp C 
 L ; F2S50 Ji 
633 3460 M (Table )[53 41 45 23 36  0]xS 
852 3460 M (23)[41  0]xS 
933 3460 M (: Jumper settings for various input impedances, for revision)[28 19 41 45 67 45 36 36 20 32 36 28 26 23 45 41 31 20 28 40 36 20 41 41 35 23 41 45 32 20 23 45
44 45 27 21 23 67 45 36 45 41 45 36 36 32 20 20 27 41 36 20 36 36 40 23 32 22 41  0]xS 
3004 3460 M (-)S 
3031 3460 M (C modules.)[58 21 67 41 45 44 24 36 32  0]xS 
3419 3460 M ( )S 
F2S61 Ji 
633 3618 M ( )S 
F3S61 Ji 
633 3727 M (The jumpers 110,210,310, and 410 route the analog signal to a unity gain non)
[59 49 43 24 27 49 75 48 44 32 38 25 48 49 49 24 49 48 49 24 49 50 48 25 24 43 48 49 24 49 49 48
25 32 49 48 28 42 25 27 49 42 25 43 49 43 28 50 47 24 38 28 48 49 42 28 24 27 49 24 43 24 49 49
27 29 47 25 48 43 27 49 25 49 48  0]xS 
3656 3727 M (-)S 
3688 3727 M (inverting )[27 49 49 42 33 27 27 50 46  0]xS 
633 3839 M (su)[38  0]xS 
719 3839 M (mmation circuit.  Alternatively the logic)[76 75 43 27 28 48 49 24 43 27 32 43 49 27 27 25 24 24 70 28 27 43 33 49 42 28 27 49 42 29 46 25
27 49 42 25 27 50 47 28  0]xS 
2286 3839 M (-)S 
2319 3839 M (level fast trigger outputs from the trigger/filter )[27 43 48 43 27 25 33 43 38 27 24 27 33 28 47 48 44 32 24 49 49 27 49 48 28 38 24 32 32 50 75 24
27 49 43 24 27 32 29 47 48 44 32 27 32 28 27 27 43 32  0]xS 
633 3951 M (FPGAs can be routed to the very same summation circuit.  The output in this case will be )
[52 55 71 70 38 24 43 43 49 24 50 42 25 32 48 49 27 43 49 24 27 49 24 29 48 43 25 48 43 34 47 24
38 44 76 43 24 38 49 76 74 43 28 27 48 49 25 43 28 32 42 49 27 28 24 24 25 59 49 42 25 48 49 27
49 49 27 24 28 48 25 27 49 27 38 24 43 43 38 42 25 70 27 27 28 24 49 42  0]xS 
633 4071 M (40mV into 50)[48 49 75 70 24 28 48 28 48 25 48  0]xS 
F7S61 Ji 
1173 4070 M (W)S 
F3S61 Ji 
1249 4071 M ( per logic)[24 49 43 32 24 27 50 47 27  0]xS 
1616 4071 M ( )S 
1640 4071 M (1.  The jumpers JP457 \(for channel 0\) through JP45)[49 24 24 25 59 49 43 24 27 49 75 48 44 32 38 25 38 53 49 49 48 26 32 33 48 33 24 43 48 43 49 48
43 28 24 50 32 24 27 49 32 49 49 48 49 24 38 55 48  0]xS 
3657 4071 M (4 \(for )[49 24 32 32 49 32  0]xS 
633 4183 M (channel 3\) make that connection.  The output of the summation circuit appears at the )
[43 48 43 49 48 43 27 25 48 33 25 75 44 48 43 24 28 48 43 27 25 43 48 50 49 42 43 27 28 48 49 24
25 24 59 49 43 24 49 49 27 49 48 27 25 48 33 24 27 50 43 24 38 49 76 74 43 28 27 48 49 24 43 28
33 42 49 27 28 24 43 48 49 44 43 32 38 24 43 27 25 27 48 43  0]xS 
633 4295 M (front panel LEMO connector named Mult Out.)[32 32 49 48 28 24 49 42 49 43 27 25 59 60 86 70 25 43 49 48 49 44 43 27 49 32 24 49 44 74 43 49
25 86 49 27 27 24 70 49 27  0]xS 
2457 4295 M ( )S 
633 4407 M ( )S 
F2S61 Ji 
633 4525 M (Additional jumpers for modules C0100 through C0150)[70 53 54 28 32 27 49 54 48 28 24 33 55 79 55 43 42 38 25 33 49 42 26 79 50 55 53 27 43 38 25 70
48 49 49 48 25 33 53 43 50 53 49 54 25 70 49 48 49  0]xS 
F3S61 Ji 
2903 4525 M ( )S 
: N 587 4431 4 4 rp C 
 L ; : N 587 4431 4 4 rp C 
 L ; : N 591 4431 3588 4 rp C 
 L ; : N 4179 4431 3 4 rp C 
 L ; : N 4179 4431 3 4 rp C 
 L ; : N 587 4435 4 112 rp C 
 L ; : N 4179 4435 3 112 rp C 
 L ; 633 4638 M (JP110..J410)[38 53 49 49 48 25 24 38 49 48  0]xS 
1103 4638 M ( )S 
1224 4638 M (Connect if channel should contribute to analog sum.)[66 48 49 49 43 42 28 24 27 32 25 42 49 43 49 49 43 27 25 38 48 49 49 27 49 24 43 48 49 27 32 28
48 49 27 43 24 28 48 25 42 49 43 27 50 48 24 38 50 74  0]xS 
3257 4638 M ( )S 
: N 587 4547 4 4 rp C 
 L ; : N 591 4547 588 4 rp C 
 L ; : N 1179 4547 4 4 rp C 
 L ; : N 1183 4547 2996 4 rp C 
 L ; : N 4179 4547 3 4 rp C 
 L ; : N 587 4551 4 111 rp C 
 L ; : N 1179 4551 4 111 rp C 
 L ; : N 4179 4551 3 111 rp C 
 L ; 633 4754 M (JP4)[38 53  0]xS 
773 4754 M (54..J457)[49 48 25 24 38 48 49  0]xS 
1103 4754 M ( )S 
1224 4754 M (Connect if channel might contribute to multiplicity sum.)[66 48 49 49 43 42 28 24 27 32 25 42 49 43 49 49 43 27 25 75 28 48 48 28 25 43 48 49 27 32 28 48
49 27 43 24 28 48 25 74 49 27 28 27 49 27 27 43 27 27 47 25 38 50 75  0]xS 
3419 4754 M ( )S 
: N 587 4662 4 4 rp C 
 L ; : N 591 4662 588 4 rp C 
 L ; : N 1179 4662 4 4 rp C 
 L ; : N 1183 4662 2996 4 rp C 
 L ; : N 4179 4662 3 4 rp C 
 L ; : N 587 4666 4 112 rp C 
 L ; : N 1179 4666 4 112 rp C 
 L ; : N 4179 4666 3 112 rp C 
 L ; 633 4870 M (JP415)[38 53 49 49  0]xS 
870 4870 M ( )S 
1224 4870 M (Set if analog sum or multiplicity trigger should send GFLT pulse.  Don't )
[54 43 27 24 28 32 24 43 50 42 28 49 47 24 38 50 75 24 49 32 25 75 49 27 28 28 48 28 27 43 27 28
46 24 27 33 28 49 47 44 32 24 38 49 49 48 28 48 25 38 43 49 49 24 71 54 58 59 25 48 49 27 38 43
24 25 24 70 49 50 16 27  0]xS 
1224 4982 M (set.)[38 43 28  0]xS 
1357 4982 M ( )S 
: N 587 4778 4 4 rp C 
 L ; : N 591 4778 588 4 rp C 
 L ; : N 1179 4778 4 4 rp C 
 L ; : N 1183 4778 2996 4 rp C 
 L ; : N 4179 4778 3 4 rp C 
 L ; : N 587 4782 4 225 rp C 
 L ; : N 1179 4782 4 225 rp C 
 L ; : N 4179 4782 3 225 rp C 
 L ; 633 5099 M (J2)[38  0]xS 
719 5099 M ( )S 
1224 5099 M (View board with front panel pointing to the right.  The pin numbering is )
[71 27 43 70 24 49 48 43 32 49 25 70 28 27 49 24 32 32 49 48 28 24 49 44 48 43 27 25 48 49 27 49
27 27 50 47 24 27 49 24 28 48 43 24 32 29 47 49 27 25 24 24 60 48 43 25 48 27 49 24 49 49 75 48
44 32 28 49 48 24 27 38  0]xS 
1224 5211 M (1,2,3 from left to right.  A)[49 24 49 24 49 24 33 32 48 75 25 28 43 32 27 24 28 48 25 32 28 48 48 28 24 24 25  0]xS 
2238 5211 M (lways jumper pins 2 and 3.)[27 70 45 47 38 24 27 49 75 49 43 32 25 48 28 48 38 25 48 25 42 50 49 24 49  0]xS 
3287 5211 M ( )S 
: N 587 5007 4 4 rp C 
 L ; : N 591 5007 588 4 rp C 
 L ; : N 1179 5007 4 4 rp C 
 L ; : N 1183 5007 2996 4 rp C 
 L ; : N 4179 5007 3 4 rp C 
 L ; : N 587 5011 4 224 rp C 
 L ; : N 1179 5011 4 224 rp C 
 L ; : N 4179 5011 3 224 rp C 
 L ; 633 5327 M (10MHz)[48 49 86 71  0]xS 
930 5327 M ( )S 
633 5439 M (20MHz)[48 49 86 71  0]xS 
930 5439 M ( )S 
1224 5327 M (Always set the 20MHz jumper. View board with front panel pointing to )
[71 27 70 45 46 38 25 38 42 28 24 27 49 43 24 49 49 86 70 43 24 28 49 75 49 43 32 24 25 70 28 43
70 24 49 49 43 32 49 24 70 28 27 48 25 32 33 49 48 28 24 49 42 49 43 27 25 48 49 27 49 27 27 50
47 24 27 49  0]xS 
1224 5439 M (the right.  Connect the top two pins.)[28 48 43 25 32 28 47 48 28 24 24 25 65 48 49 49 44 42 28 24 27 49 43 24 27 49 49 24 27 70 49 24
49 27 49 38  0]xS 
2622 5439 M ( )S 
: N 587 5235 4 4 rp C 
 L ; : N 591 5235 588 4 rp C 
 L ; : N 1179 5235 4 4 rp C 
 L ; : N 1183 5235 2996 4 rp C 
 L ; : N 4179 5235 3 4 rp C 
 L ; : N 587 5239 4 224 rp C 
 L ; : N 587 5463 4 3 rp C 
 L ; : N 587 5463 4 3 rp C 
 L ; : N 591 5463 588 3 rp C 
 L ; : N 1179 5239 4 224 rp C 
 L ; : N 1179 5463 4 3 rp C 
 L ; : N 1183 5463 2996 3 rp C 
 L ; : N 4179 5239 3 224 rp C 
 L ; : N 4179 5463 3 3 rp C 
 L ; : N 4179 5463 3 3 rp C 
 L ; F2S50 Ji 
633 5589 M (Table )[53 41 45 23 36  0]xS 
852 5589 M (24)[41  0]xS 
933 5589 M (: Miscellaneous jumper settings for revision)[28 19 77 22 33 36 35 22 23 41 45 36 41 45 31 20 28 44 67 45 36 36 21 32 36 27 26 24 45 40 33 19
27 41 36 21 36 35 41 22 31 23 41  0]xS 
2445 5589 M (-)S 
2472 5589 M (C modules.)[59 20 66 41 45 45 23 36 32  0]xS 
2860 5589 M ( )S 
F3S61 Ji 
633 5745 M ( )S 
633 5857 M ( )S 
633 5969 M ( )S 
LH
(%%[Page: 37]%%) = 
%%PageTrailer

%%Page: 38 38
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (38)[49  0]xS 
; 633 865 M (Jumpers related t)[38 48 75 49 43 32 38 25 32 43 27 43 27 43 49 24  0]xS 
1297 865 M (o the auxiliary bus differ between DGF)[48 25 27 48 43 26 42 50 50 27 26 27 43 33 47 24 49 49 38 24 49 27 32 33 43 32 24 49 43 27 71 43
44 49 24 70 71  0]xS 
2827 865 M (-)S 
2859 865 M (4C modules with serial numbers )[48 66 25 75 49 48 49 27 43 38 24 70 28 27 48 26 38 43 32 27 43 27 24 49 49 75 49 43 32 38  0]xS 
633 977 M (from C0100 through C0124, and modules C0125 through C0150.)[32 32 49 75 24 65 49 48 49 49 24 27 49 32 49 49 48 49 24 65 49 50 48 49 24 25 43 48 49 24 75 49
48 49 27 43 38 24 66 48 49 49 48 25 28 49 32 48 50 47 48 25 65 49 48 49 49  0]xS 
3179 977 M ( )S 
633 1089 M ( )S 
F2S61 Ji 
633 1207 M (Auxiliary Bus Jumper for modules earlier than C0125 :)[70 53 49 27 28 27 48 43 49 24 65 54 38 24 49 55 80 55 43 42 25 33 49 42 26 79 49 55 53 27 43 38
25 42 50 43 27 27 43 43 24 33 54 50 54 24 71 48 49 49 48 25  0]xS 
2936 1207 M ( )S 
: N 587 1113 4 4 rp C 
 L ; : N 587 1113 4 4 rp C 
 L ; : N 591 1113 3588 4 rp C 
 L ; : N 4179 1113 3 4 rp C 
 L ; : N 4179 1113 3 4 rp C 
 L ; : N 587 1117 4 112 rp C 
 L ; : N 4179 1117 3 112 rp C 
 L ; F3S61 Ji 
633 1320 M (JP1, JP2)[38 53 49 24 25 38 53  0]xS 
962 1320 M ( )S 
1224 1320 M (Connect local clock oscillator to the DGF board.  Set jumpers )
[66 48 49 49 43 42 28 24 27 49 43 42 28 24 43 27 49 44 47 25 48 39 43 27 28 27 43 27 49 32 24 27
49 24 28 48 43 24 70 72 52 24 49 50 43 32 48 25 24 25 54 43 27 24 27 49 75 50 43 32 38  0]xS 
3651 1320 M (in a )[27 49 24 43  0]xS 
1224 1432 M (1)S 
1273 1432 M (-)S 
1305 1432 M (module system.  In a multi)[75 49 49 48 27 43 25 40 46 38 27 44 75 25 24 25 31 49 25 43 25 76 49 27 28  0]xS 
2345 1432 M (-)S 
2377 1432 M (module system set these jumpers only for the )[75 49 48 49 27 43 24 40 46 38 28 43 75 24 39 43 27 25 27 48 43 38 43 24 28 48 75 50 43 32 38 24
49 49 29 46 25 32 49 32 24 27 49 43  0]xS 
1224 1544 M (clock master, which resides on one end of the clock distribution bus.)
[43 28 48 44 48 24 76 43 38 27 43 32 24 25 70 48 29 42 49 24 33 42 38 28 49 43 38 24 49 49 24 49
48 43 24 43 49 49 24 49 32 24 27 50 43 24 43 27 49 44 47 25 48 28 38 27 32 27 49 49 27 27 49 48
25 48 49 38  0]xS 
3892 1544 M ( )S 
: N 587 1229 4 3 rp C 
 L ; : N 591 1229 588 3 rp C 
 L ; : N 1179 1229 4 3 rp C 
 L ; : N 1183 1229 2996 3 rp C 
 L ; : N 4179 1229 3 3 rp C 
 L ; : N 587 1232 4 336 rp C 
 L ; : N 1179 1232 4 336 rp C 
 L ; : N 4179 1232 3 336 rp C 
 L ; 633 1660 M (JP3, JP4)[38 53 49 24 25 38 53  0]xS 
962 1660 M ( )S 
1224 1660 M (Connect DGF clock input to auxiliary bus.  Always set.)[66 48 49 49 43 42 28 24 70 71 53 25 43 27 49 43 48 24 28 48 49 50 27 24 28 48 25 42 49 50 27 26
27 43 33 47 24 49 49 38 24 24 25 70 27 71 45 48 38 24 38 43 27  0]xS 
3385 1660 M ( )S 
: N 587 1568 4 4 rp C 
 L ; : N 591 1568 588 4 rp C 
 L ; : N 1179 1568 4 4 rp C 
 L ; : N 1183 1568 2996 4 rp C 
 L ; : N 4179 1568 3 4 rp C 
 L ; : N 587 1572 4 112 rp C 
 L ; : N 1179 1572 4 112 rp C 
 L ; : N 4179 1572 3 112 rp C 
 L ; 633 1776 M (JP5, JP6)[38 53 49 24 25 38 53  0]xS 
962 1776 M ( )S 
1224 1784 M (100)[49 49  0]xS 
F7S61 Ji 
1370 1783 M (W)S 
F3S61 Ji 
1446 1784 M ( terminators for clock lines)[25 27 43 32 75 27 49 43 27 49 32 38 24 32 49 32 24 43 27 50 43 47 25 27 27 49 43  0]xS 
2493 1784 M ( on the auxiliary bus.  Always set in a )[24 49 48 25 27 49 42 26 43 48 50 27 27 28 42 34 46 26 48 49 38 24 25 24 70 27 70 45 46 38 24 39
43 27 24 28 48 25 43  0]xS 
1224 1896 M (1)S 
1273 1896 M (-)S 
1305 1896 M (module system. In a multi)[75 49 49 48 27 43 25 40 46 38 27 44 75 25 25 31 49 25 43 25 76 49 27 27  0]xS 
2320 1896 M (-)S 
2353 1896 M (module system set these jumpers only for the )[75 48 49 49 27 43 24 40 46 38 28 43 75 24 39 43 27 24 28 48 43 38 43 24 27 49 75 50 42 33 38 24
49 48 29 47 24 33 48 32 25 27 49 42  0]xS 
1224 2008 M (module which resides at the far end of the clock distribution bus, away )
[75 49 49 48 28 42 25 70 49 27 43 48 26 32 43 38 27 48 43 38 25 42 28 24 28 49 43 24 32 43 32 25
43 49 49 24 49 32 24 27 49 43 25 43 27 49 44 47 25 48 29 38 27 32 27 49 48 28 27 49 48 25 48 49
38 24 25 42 71 43 47  0]xS 
1224 2120 M (from the clock master.)[33 32 48 75 25 27 50 42 25 43 27 48 44 48 25 75 43 38 27 44 32  0]xS 
2100 2120 M ( )S 
: N 587 1684 4 4 rp C 
 L ; : N 591 1684 588 4 rp C 
 L ; : N 1179 1684 4 4 rp C 
 L ; : N 1183 1684 2996 4 rp C 
 L ; : N 4179 1684 3 4 rp C 
 L ; : N 587 1688 4 455 rp C 
 L ; : N 1179 1688 4 455 rp C 
 L ; : N 4179 1688 3 455 rp C 
 L ; 633 2235 M (JP7)[38 53  0]xS 
773 2235 M ( )S 
1224 2235 M (Connect fast trigger out to fast trigger in)[66 48 49 49 43 42 28 24 32 43 38 27 24 28 32 28 49 47 43 32 25 48 49 27 25 28 48 25 32 43 38 27
24 28 32 28 48 47 44 32 25 27  0]xS 
2794 2235 M (.  Always set this jumper.)[25 24 24 71 27 70 45 46 38 26 38 42 28 24 27 49 27 38 24 28 48 75 49 43 32  0]xS 
3786 2235 M ( )S 
: N 587 2143 4 4 rp C 
 L ; : N 591 2143 588 4 rp C 
 L ; : N 1179 2143 4 4 rp C 
 L ; : N 1183 2143 2996 4 rp C 
 L ; : N 4179 2143 3 4 rp C 
 L ; : N 587 2147 4 112 rp C 
 L ; : N 1179 2147 4 112 rp C 
 L ; : N 4179 2147 3 112 rp C 
 L ; 633 2351 M (JP8)[38 53  0]xS 
773 2351 M ( )S 
1224 2359 M (100)[49 49  0]xS 
F7S61 Ji 
1370 2358 M (W)S 
F3S61 Ji 
1446 2359 M ( terminator for fast trigger line on auxiliary bus.  Set for first and last )
[25 27 43 32 75 27 49 43 27 49 32 24 32 49 32 24 33 43 38 27 25 27 32 28 48 48 43 33 24 27 27 49
43 24 49 49 24 43 48 50 27 28 27 43 33 46 25 49 49 38 24 25 24 54 42 28 24 32 49 32 25 32 28 32
38 27 24 43 49 48 25 27 43 38 27  0]xS 
1224 2471 M (module on the fast trigger bus line.  Always set in a 1)[75 49 49 48 28 42 25 48 49 24 28 48 43 25 33 42 38 28 24 27 32 29 47 48 45 32 24 49 49 38 24 27
27 49 43 24 25 24 70 27 70 45 47 38 24 38 43 27 24 28 48 26 43 24  0]xS 
3304 2471 M (-)S 
3336 2471 M (module system.)[75 48 49 49 28 43 24 40 47 38 27 43 75  0]xS 
3946 2471 M ( )S 
: N 587 2259 4 4 rp C 
 L ; : N 591 2259 588 4 rp C 
 L ; : N 1179 2259 4 4 rp C 
 L ; : N 1183 2259 2996 4 rp C 
 L ; : N 4179 2259 3 4 rp C 
 L ; : N 587 2263 4 232 rp C 
 L ; : N 1179 2263 4 232 rp C 
 L ; : N 4179 2263 3 232 rp C 
 L ; 633 2587 M (JP9)[38 53  0]xS 
773 2587 M ( )S 
1224 2594 M (100)[49 49  0]xS 
F7S61 Ji 
1370 2594 M (W)S 
F3S61 Ji 
1446 2594 M ( terminator for event trigger line on auxiliary bus. Set for fir)
[25 27 43 32 75 27 49 43 27 49 32 24 32 49 32 24 43 50 44 48 27 25 27 32 28 48 48 43 32 24 27 28
48 43 24 49 49 25 43 48 50 27 28 27 43 32 47 25 49 48 38 24 26 53 43 27 25 32 49 32 25 32 27  0]xS 
3780 2594 M (st and )[38 28 24 43 49 48  0]xS 
1224 2705 M (last module on the event trigger bus line.  Always set in a 1)
[28 43 38 27 24 75 49 48 49 27 43 24 49 49 24 27 49 43 24 43 50 42 49 27 26 27 32 28 48 48 44 32
24 49 48 38 25 27 27 49 43 24 24 25 70 27 70 45 46 38 26 38 43 27 24 27 49 24 43 25  0]xS 
3533 2705 M (-)S 
3565 2705 M (module )[75 49 49 48 29 42  0]xS 
1224 2817 M (system.)[39 47 38 27 44 75  0]xS 
1518 2817 M ( )S 
: N 587 2495 4 4 rp C 
 L ; : N 591 2495 588 4 rp C 
 L ; : N 1179 2495 4 4 rp C 
 L ; : N 1183 2495 2996 4 rp C 
 L ; : N 4179 2495 3 4 rp C 
 L ; : N 587 2499 4 343 rp C 
 L ; : N 587 2842 4 4 rp C 
 L ; : N 587 2842 4 4 rp C 
 L ; : N 591 2842 588 4 rp C 
 L ; : N 1179 2499 4 343 rp C 
 L ; : N 1179 2842 4 4 rp C 
 L ; : N 1183 2842 2996 4 rp C 
 L ; : N 4179 2499 3 343 rp C 
 L ; : N 4179 2842 3 4 rp C 
 L ; : N 4179 2842 3 4 rp C 
 L ; 633 2934 M ( )S 
633 3046 M ( )S 
F2S61 Ji 
633 3164 M (Auxiliary Bus Jumper for modules C0125)[70 53 49 27 28 27 48 43 49 24 65 54 38 24 49 55 80 55 43 42 25 33 49 42 26 79 49 55 53 27 43 38
25 70 48 49 49  0]xS 
2365 3164 M (-)S 
2397 3164 M (C0150 :)[70 49 50 48 49 24  0]xS 
2720 3164 M ( )S 
: N 587 3070 4 4 rp C 
 L ; : N 587 3070 4 4 rp C 
 L ; : N 591 3070 3588 4 rp C 
 L ; : N 4179 3070 3 4 rp C 
 L ; : N 4179 3070 3 4 rp C 
 L ; : N 587 3074 4 112 rp C 
 L ; : N 4179 3074 3 112 rp C 
 L ; F3S61 Ji 
633 3278 M (JP1, JP2)[38 53 49 24 25 38 53  0]xS 
962 3278 M ( )S 
1224 3278 M (Connect local clock oscillator to the DGF board.  Set jumpers in a )
[66 48 49 49 43 42 28 24 27 49 43 42 28 24 43 27 49 44 47 25 48 39 43 27 28 27 43 27 49 32 24 27
49 24 28 48 43 24 70 72 52 24 49 50 43 32 48 25 24 25 54 43 27 24 27 49 75 50 43 32 38 24 27 49
24 43  0]xS 
1224 3390 M (1)S 
1273 3390 M (-)S 
1305 3390 M (module system.  In a multi)[75 49 49 48 27 43 25 40 46 38 27 44 75 25 24 25 31 49 25 43 25 76 49 27 28  0]xS 
2345 3390 M (-)S 
2377 3390 M (module system se)[75 49 48 49 27 43 24 40 46 38 28 43 75 24 39  0]xS 
3068 3390 M (t these jumpers only for the )[27 25 27 48 43 38 43 24 28 48 75 50 43 32 38 24 49 49 29 46 25 32 49 32 24 27 49 43  0]xS 
1224 3502 M (clock master, which resides on one end of the clock distribution bus.)
[43 28 48 44 48 24 76 43 38 27 43 32 24 25 70 48 29 42 49 24 33 42 38 28 49 43 38 24 49 49 24 49
48 43 24 43 49 49 24 49 32 24 27 50 43 24 43 27 49 44 47 25 48 28 38 27 32 27 49 49 27 27 49 48
25 48 49 38  0]xS 
3892 3502 M ( )S 
: N 587 3186 4 4 rp C 
 L ; : N 591 3186 588 4 rp C 
 L ; : N 1179 3186 4 4 rp C 
 L ; : N 1183 3186 2996 4 rp C 
 L ; : N 4179 3186 3 4 rp C 
 L ; : N 587 3190 4 336 rp C 
 L ; : N 1179 3190 4 336 rp C 
 L ; : N 4179 3190 3 336 rp C 
 L ; 633 3617 M (JP3, JP4)[38 53 49 24 25 38 53  0]xS 
962 3617 M ( )S 
1224 3617 M (Connect DGF clock input to auxiliary bus.  Always set.)[66 48 49 49 43 42 28 24 70 71 53 25 43 27 49 43 48 24 28 48 49 50 27 24 28 48 25 42 49 50 27 26
27 43 33 47 24 49 49 38 24 24 25 70 27 71 45 48 38 24 38 43 27  0]xS 
3385 3617 M ( )S 
: N 587 3526 4 3 rp C 
 L ; : N 591 3526 588 3 rp C 
 L ; : N 1179 3526 4 3 rp C 
 L ; : N 1183 3526 2996 3 rp C 
 L ; : N 4179 3526 3 3 rp C 
 L ; : N 587 3529 4 112 rp C 
 L ; : N 1179 3529 4 112 rp C 
 L ; : N 4179 3529 3 112 rp C 
 L ; 633 3733 M (JP5, JP6)[38 53 49 24 25 38 53  0]xS 
962 3733 M ( )S 
1224 3741 M (100)[49 49  0]xS 
F7S61 Ji 
1370 3740 M (W)S 
F3S61 Ji 
1446 3741 M ( terminators for clock lines on the auxiliary bus.  Always set in a )
[25 27 43 32 75 27 49 43 27 49 32 38 24 32 49 32 24 43 27 50 43 47 25 27 27 49 43 38 24 49 48 25
27 49 42 26 43 48 50 27 27 28 43 33 46 26 48 49 38 24 25 24 70 27 70 45 46 38 24 39 43 27 24 28
48 25 43  0]xS 
1224 3853 M (1)S 
1273 3853 M (-)S 
1305 3853 M (module s)[75 49 49 48 27 43 25  0]xS 
1661 3853 M (ystem. In a multi)[46 38 27 44 75 25 25 31 49 25 43 25 76 49 27 27  0]xS 
2320 3853 M (-)S 
2353 3853 M (module system set these jumpers only for the )[75 48 49 49 27 43 24 40 46 38 28 43 75 24 39 43 27 24 28 48 43 38 43 24 27 49 75 50 42 33 38 24
49 48 29 47 24 33 48 32 25 27 49 42  0]xS 
1224 3965 M (module which resides at the far end of the clock distribution bus, away )
[75 49 49 48 28 42 25 70 49 27 43 48 26 32 43 38 27 48 43 38 25 42 28 24 28 49 43 24 32 43 32 25
43 49 49 24 49 32 24 27 49 43 25 43 27 49 44 47 25 48 29 38 27 32 27 49 48 28 27 49 48 25 48 49
38 24 25 42 71 43 47  0]xS 
1224 4077 M (from the clock master.)[33 32 48 75 25 27 50 42 25 43 27 48 44 48 25 75 43 38 27 44 32  0]xS 
2100 4077 M ( )S 
: N 587 3641 4 4 rp C 
 L ; : N 591 3641 588 4 rp C 
 L ; : N 1179 3641 4 4 rp C 
 L ; : N 1183 3641 2996 4 rp C 
 L ; : N 4179 3641 3 4 rp C 
 L ; : N 587 3645 4 456 rp C 
 L ; : N 1179 3645 4 456 rp C 
 L ; : N 4179 3645 3 456 rp C 
 L ; 633 4193 M (JP7)[38 53  0]xS 
773 4193 M ( )S 
1224 4193 M (Connect fast trigger to its bus line.)[66 48 49 49 43 42 28 24 32 43 38 27 24 28 32 28 49 47 43 32 25 27 49 24 27 27 39 25 48 49 38 24
28 27 48 43  0]xS 
2569 4193 M ( )S 
: N 587 4101 4 4 rp C 
 L ; : N 591 4101 588 4 rp C 
 L ; : N 1179 4101 4 4 rp C 
 L ; : N 1183 4101 2996 4 rp C 
 L ; : N 4179 4101 3 4 rp C 
 L ; : N 587 4105 4 112 rp C 
 L ; : N 1179 4105 4 112 rp C 
 L ; : N 4179 4105 3 112 rp C 
 L ; 633 4309 M (JP8)[38 53  0]xS 
773 4309 M ( )S 
1224 4316 M (100)[49 49  0]xS 
F7S61 Ji 
1370 4316 M (W)S 
F3S61 Ji 
1446 4316 M ( terminator for fast trigger line on auxiliary)[25 27 43 32 75 27 49 43 27 49 32 24 32 49 32 24 33 43 38 27 25 27 32 28 48 48 43 33 24 27 27 49
43 24 49 49 24 43 48 50 27 28 27 43 33  0]xS 
3122 4316 M ( bus.  Set for first and last )[25 49 49 38 24 25 24 54 42 28 24 32 49 32 25 32 28 32 38 27 24 43 49 48 25 27 43 38 27  0]xS 
1224 4427 M (module on the fast trigger bus line.  Always set in a 1)[75 49 49 48 28 42 25 48 49 24 28 48 43 25 33 42 38 28 24 27 32 29 47 48 45 32 24 49 49 38 24 27
27 49 43 24 25 24 70 27 70 45 47 38 24 38 43 27 24 28 48 26 43 24  0]xS 
3304 4427 M (-)S 
3336 4427 M (module system.)[75 48 49 49 28 43 24 40 47 38 27 43 75  0]xS 
3946 4427 M ( )S 
: N 587 4217 4 4 rp C 
 L ; : N 591 4217 588 4 rp C 
 L ; : N 1179 4217 4 4 rp C 
 L ; : N 1183 4217 2996 4 rp C 
 L ; : N 4179 4217 3 4 rp C 
 L ; : N 587 4221 4 231 rp C 
 L ; : N 1179 4221 4 231 rp C 
 L ; : N 4179 4221 3 231 rp C 
 L ; 633 4544 M (JP9)[38 53  0]xS 
773 4544 M ( )S 
1224 4552 M (100)[49 49  0]xS 
F7S61 Ji 
1370 4551 M (W)S 
F3S61 Ji 
1446 4552 M ( terminator for event trigger line on auxiliary bus. Set for first and )
[25 27 43 32 75 27 49 43 27 49 32 24 32 49 32 24 43 50 44 48 27 25 27 32 28 48 48 43 32 24 27 28
48 43 24 49 49 25 43 48 50 27 28 27 43 32 47 25 49 48 38 24 26 53 43 27 25 32 49 32 25 32 27 32
38 28 24 43 48 49  0]xS 
1224 4663 M (last module on the event trigger bus line.  Always set in a 1)
[28 43 38 27 24 75 49 48 49 27 43 24 49 49 24 27 49 43 24 43 50 42 49 27 26 27 32 28 48 48 44 32
24 49 48 38 25 27 27 49 43 24 24 25 70 27 70 45 46 38 26 38 43 27 24 27 49 24 43 25  0]xS 
3533 4663 M (-)S 
3565 4663 M (module )[75 49 49 48 29 42  0]xS 
1224 4775 M (system)[39 47 38 27 44  0]xS 
1494 4775 M (.)S 
1518 4775 M ( )S 
: N 587 4452 4 4 rp C 
 L ; : N 591 4452 588 4 rp C 
 L ; : N 1179 4452 4 4 rp C 
 L ; : N 1183 4452 2996 4 rp C 
 L ; : N 4179 4452 3 4 rp C 
 L ; : N 587 4456 4 343 rp C 
 L ; : N 1179 4456 4 343 rp C 
 L ; : N 4179 4456 3 343 rp C 
 L ; 633 4891 M (JP10)[38 53 49  0]xS 
822 4891 M ( )S 
1224 4891 M (Connect event trigger to its bus line.)[66 48 49 49 43 42 28 24 43 48 43 49 27 24 28 32 28 49 47 43 32 25 27 49 24 28 27 38 25 48 49 38
24 28 27 49 42  0]xS 
2639 4891 M ( )S 
: N 587 4799 4 4 rp C 
 L ; : N 591 4799 588 4 rp C 
 L ; : N 1179 4799 4 4 rp C 
 L ; : N 1183 4799 2996 4 rp C 
 L ; : N 4179 4799 3 4 rp C 
 L ; : N 587 4803 4 113 rp C 
 L ; : N 587 4916 4 3 rp C 
 L ; : N 587 4916 4 3 rp C 
 L ; : N 591 4916 588 3 rp C 
 L ; : N 1179 4803 4 113 rp C 
 L ; : N 1179 4916 4 3 rp C 
 L ; : N 1183 4916 2996 3 rp C 
 L ; : N 4179 4803 3 113 rp C 
 L ; : N 4179 4916 3 3 rp C 
 L ; : N 4179 4916 3 3 rp C 
 L ; F2S50 Ji 
633 5042 M (Table )[53 41 45 23 36  0]xS 
852 5042 M (25)[41  0]xS 
933 5042 M (: Jumper settings for the clock and trigger distribution bus, for revision)
[28 19 41 45 67 45 36 36 20 32 36 28 26 23 45 41 31 20 28 40 36 20 27 45 36 21 36 23 41 36 45 19
41 45 45 20 27 36 24 40 40 36 36 21 45 22 32 27 35 23 45 44 28 23 41 45 20 45 45 32 20 20 28 41
36 20 35 36 40 24 31 23 41  0]xS 
3408 5042 M (-)S 
3435 5042 M (C modules.)[58 21 66 41 45 44 24 36 32  0]xS 
3822 5042 M ( )S 
LH
(%%[Page: 38]%%) = 
%%PageTrailer

%%Page: 39 39
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (39)[49  0]xS 
; F0S61 Ji 
633 964 M (5.1.2)[53 28 53 27  0]xS 
849 964 M ( )S 
925 964 M (Pinout of the auxiliary connector in the back for modules C0100 through )
[65 22 54 53 54 27 27 54 28 27 28 53 54 27 55 53 49 22 22 22 53 34 46 28 49 54 54 54 53 49 28 54
32 27 22 54 27 27 55 54 27 54 54 48 49 27 28 53 32 28 81 54 54 54 22 54 48 28 70 54 55 53 54 27
27 55 32 55 53 55 53  0]xS 
925 1076 M (C0150)[70 53 55 54  0]xS 
1211 1076 M ( )S 
F3S61 Ji 
633 1210 M (When the DG)[89 50 44 48 25 27 49 42 25 70  0]xS 
1174 1210 M (F is inserted into the CAMAC crate, pin no. 10 is at the top end and closest )
[52 25 27 38 24 28 48 38 43 32 27 44 49 24 27 49 27 49 24 28 48 43 24 66 70 85 70 66 24 43 33 43
27 43 25 24 49 27 49 24 49 49 24 24 49 49 24 27 38 25 42 28 24 27 49 43 24 27 49 49 24 43 48 49
24 43 49 49 24 43 27 49 38 43 37 28  0]xS 
633 1322 M (to the PC board.  The connector is a bus connector, branching off at every module.)
[27 49 24 27 49 43 24 54 65 24 49 48 43 32 49 24 25 24 59 49 43 25 43 50 48 49 43 43 27 49 32 24
27 38 25 42 25 48 49 38 24 43 49 49 49 43 43 27 50 32 24 25 48 32 43 49 43 48 28 49 48 24 50 32
32 24 43 28 24 43 49 43 34 47 25 75 49 49 48 27 43  0]xS 
3849 1322 M ( )S 
633 1434 M ( )S 
633 1550 M (Pin #)[53 28 48 25  0]xS 
: 835 1463 43 110 rc 835 1550 M ( )S 
; 924 1550 M (Description)[70 43 38 42 33 27 48 28 27 49  0]xS 
1377 1550 M ( )S 
2254 1550 M (Auxiliary bus section)[70 49 50 27 27 27 43 33 46 24 49 49 38 24 39 43 43 27 27 49  0]xS 
3086 1550 M ( )S 
: N 587 1458 4 4 rp C 
 L ; : N 587 1458 4 4 rp C 
 L ; : N 591 1458 287 4 rp C 
 L ; : N 878 1458 4 4 rp C 
 L ; : N 882 1458 1327 4 rp C 
 L ; : N 2209 1458 3 4 rp C 
 L ; : N 2212 1458 1220 4 rp C 
 L ; : N 3432 1458 4 4 rp C 
 L ; : N 3432 1458 4 4 rp C 
 L ; : N 587 1462 4 112 rp C 
 L ; : N 878 1462 4 112 rp C 
 L ; : N 2209 1462 3 112 rp C 
 L ; : N 3432 1462 4 112 rp C 
 L ; 633 1666 M (1)S 
681 1666 M ( )S 
924 1666 M (PECL clock)[53 60 66 58 25 42 28 48 44  0]xS 
1396 1666 M ( )S 
2254 1666 M (Clock bus)[65 28 48 43 48 24 49 49  0]xS 
2646 1666 M ( )S 
: N 587 1574 4 4 rp C 
 L ; : N 591 1574 287 4 rp C 
 L ; : N 878 1574 4 4 rp C 
 L ; : N 882 1574 1327 4 rp C 
 L ; : N 2209 1574 3 4 rp C 
 L ; : N 2212 1574 1220 4 rp C 
 L ; : N 3432 1574 4 4 rp C 
 L ; : N 587 1578 4 112 rp C 
 L ; : N 878 1578 4 112 rp C 
 L ; : N 2209 1578 3 112 rp C 
 L ; : N 3432 1578 4 112 rp C 
 L ; 633 1778 M (2)S 
681 1778 M ( )S 
924 1778 M (PECL clock*)[53 60 66 58 25 42 28 48 44 48  0]xS 
1444 1778 M ( )S 
2254 1778 M ( )S 
: N 587 1690 4 112 rp C 
 L ; : N 878 1690 4 112 rp C 
 L ; : N 2209 1690 3 112 rp C 
 L ; : N 3432 1690 4 112 rp C 
 L ; 633 1894 M (3)S 
681 1894 M ( )S 
924 1894 M (Ground)[70 32 49 48 49  0]xS 
1221 1894 M ( )S 
2254 1894 M (Trigg)[60 32 28 48  0]xS 
2469 1894 M (er bus)[44 32 25 48 49  0]xS 
2705 1894 M ( )S 
: N 587 1802 4 4 rp C 
 L ; : N 591 1802 287 4 rp C 
 L ; : N 878 1802 4 4 rp C 
 L ; : N 882 1802 1327 4 rp C 
 L ; : N 2209 1802 3 4 rp C 
 L ; : N 2212 1802 1220 4 rp C 
 L ; : N 3432 1802 4 4 rp C 
 L ; : N 587 1806 4 112 rp C 
 L ; : N 878 1806 4 112 rp C 
 L ; : N 2209 1806 3 112 rp C 
 L ; : N 3432 1806 4 112 rp C 
 L ; 633 2006 M (4)S 
681 2006 M ( )S 
924 2006 M (Ground)[70 32 49 48 49  0]xS 
1221 2006 M ( )S 
2254 2006 M ( )S 
: N 587 1918 4 112 rp C 
 L ; : N 878 1918 4 112 rp C 
 L ; : N 2209 1918 3 112 rp C 
 L ; : N 3432 1918 4 112 rp C 
 L ; 633 2118 M (5)S 
681 2118 M ( )S 
924 2118 M (Not Connected)[70 48 28 24 65 49 49 48 43 43 27 43  0]xS 
1510 2118 M ( )S 
2254 2118 M ( )S 
: N 587 2030 4 112 rp C 
 L ; : N 878 2030 4 112 rp C 
 L ; : N 2209 2030 3 112 rp C 
 L ; : N 3432 2030 4 112 rp C 
 L ; 633 2229 M (6)S 
681 2229 M ( )S 
924 2229 M (Fast Trigger)[52 44 38 27 25 59 32 28 49 48 44  0]xS 
1402 2229 M ( )S 
2254 2229 M ( )S 
: N 587 2142 4 111 rp C 
 L ; : N 878 2142 4 111 rp C 
 L ; : N 2209 2142 3 111 rp C 
 L ; : N 3432 2142 4 111 rp C 
 L ; 633 2341 M (7)S 
681 2341 M ( )S 
924 2341 M (Not Connected)[70 48 28 24 65 49 49 48 43 43 27 43  0]xS 
1510 2341 M ( )S 
2254 2341 M ( )S 
: N 587 2253 4 112 rp C 
 L ; : N 878 2253 4 112 rp C 
 L ; : N 2209 2253 3 112 rp C 
 L ; : N 3432 2253 4 112 rp C 
 L ; 633 2453 M (8)S 
681 2453 M ( )S 
924 2453 M (DSP Trigger)[70 53 54 25 60 32 28 49 47 43  0]xS 
1417 2453 M ( )S 
2254 2453 M ( )S 
: N 587 2365 4 112 rp C 
 L ; : N 878 2365 4 112 rp C 
 L ; : N 2209 2365 3 112 rp C 
 L ; : N 3432 2365 4 112 rp C 
 L ; 633 2565 M (9)S 
681 2565 M ( )S 
924 2565 M (Not Connected)[70 48 28 24 65 49 49 48 43 43 27 43  0]xS 
1510 2565 M ( )S 
2254 2565 M ( )S 
: N 587 2477 4 112 rp C 
 L ; : N 878 2477 4 112 rp C 
 L ; : N 2209 2477 3 112 rp C 
 L ; : N 3432 2477 4 112 rp C 
 L ; 633 2677 M (10)[48  0]xS 
730 2677 M ( )S 
924 2677 M (Not Connected)[70 48 28 24 65 49 49 48 43 43 27 43  0]xS 
1510 2677 M ( )S 
2254 2677 M ( )S 
: N 587 2589 4 113 rp C 
 L ; : N 587 2702 4 4 rp C 
 L ; : N 587 2702 4 4 rp C 
 L ; : N 591 2702 287 4 rp C 
 L ; : N 878 2589 4 113 rp C 
 L ; : N 878 2702 4 4 rp C 
 L ; : N 882 2702 1327 4 rp C 
 L ; : N 2209 2589 3 113 rp C 
 L ; : N 2209 2702 3 4 rp C 
 L ; : N 2212 2702 1220 4 rp C 
 L ; : N 3432 2589 4 113 rp C 
 L ; : N 3432 2702 4 4 rp C 
 L ; : N 3432 2702 4 4 rp C 
 L ; 633 2794 M ( )S 
633 2955 M ( )S 
633 3114 M ( )S 
F0S61 Ji 
633 3374 M (5.1.3)[53 28 53 27  0]xS 
849 3374 M ( )S 
925 3374 M (Jumpers for revision)[48 54 82 53 54 32 49 27 28 54 32 27 33 54 48 23 48 23 53  0]xS 
1801 3374 M (-)S 
1833 3374 M (D and revision)[71 27 54 54 54 27 32 54 48 23 48 23 53  0]xS 
2455 3374 M (-)S 
2487 3374 M (E modules:)[65 27 82 54 54 54 22 55 48  0]xS 
2976 3374 M ( )S 
F3S61 Ji 
633 3508 M ( )S 
633 3620 M (For )[52 50 32  0]xS 
F2S61 Ji 
791 3620 M (revision)[44 43 49 27 38 27 49  0]xS 
1121 3620 M (-)S 
1153 3620 M (D)S 
F3S61 Ji 
1224 3620 M ( and )[25 43 48 49  0]xS 
F2S61 Ji 
1413 3620 M (revision)[44 43 49 27 38 27 49  0]xS 
1743 3620 M (-)S 
1775 3620 M (E)S 
F3S61 Ji 
1841 3620 M ( modules, the jumpers for the auxiliary bus are as )[24 75 49 48 49 27 43 38 24 25 27 49 42 25 27 50 75 49 43 32 38 24 33 48 32 25 27 49 42 26 43 48
50 27 27 28 42 33 47 25 48 49 38 24 44 32 43 24 43 38  0]xS 
3783 3620 M (follows )[33 48 27 28 48 70 38  0]xS 
633 3732 M (\(JP3 and JP4 are located directly next to the back connector\):)
[32 38 53 49 24 43 49 48 25 39 53 49 24 43 33 43 24 28 48 43 43 28 43 49 25 49 27 32 43 43 27 28
47 24 50 43 49 28 24 27 49 24 27 49 43 24 49 43 43 47 26 42 49 49 48 43 43 27 49 33 32  0]xS 
3016 3732 M ( )S 
633 3844 M ( )S 
F2S61 Ji 
633 3962 M (Auxiliary Bus Jumper for revision)[70 53 49 27 28 27 48 43 49 24 65 54 38 24 49 55 80 55 43 42 25 33 49 42 25 42 43 49 27 38 27 49
 0]xS 
2060 3962 M (-)S 
2092 3962 M (D)S 
F3S61 Ji 
2162 3962 M ( )S 
F2S61 Ji 
2187 3962 M (modules:)[80 50 53 54 28 43 38  0]xS 
2566 3962 M ( )S 
: N 587 3868 4 4 rp C 
 L ; : N 587 3868 4 4 rp C 
 L ; : N 591 3868 3588 4 rp C 
 L ; : N 4179 3868 3 4 rp C 
 L ; : N 4179 3868 3 4 rp C 
 L ; : N 587 3872 4 113 rp C 
 L ; : N 4179 3872 3 113 rp C 
 L ; F3S61 Ji 
633 4077 M (JP1, JP2)[38 53 49 24 25 38 53  0]xS 
962 4077 M ( )S 
1224 4077 M (Connect local clock oscillator to the DGF board.  Set jumpers in a )
[66 48 49 49 43 42 28 24 27 49 43 42 28 24 43 27 49 44 47 25 48 39 43 27 28 27 43 27 49 32 24 27
49 24 28 48 43 24 70 72 52 24 49 50 43 32 48 25 24 25 54 43 27 24 27 49 75 50 43 32 38 24 27 49
24 43  0]xS 
1224 4189 M (1)S 
1273 4189 M (-)S 
1305 4189 M (module system.  In a multi)[75 49 49 48 27 43 25 40 46 38 27 44 75 25 24 25 31 49 25 43 25 76 49 27 28  0]xS 
2345 4189 M (-)S 
2377 4189 M (module system set these jumpers o)[75 49 48 49 27 43 24 40 46 38 28 43 75 24 39 43 27 25 27 48 43 38 43 24 28 48 75 50 43 32 38 24
 0]xS 
3730 4189 M (nly for the )[49 29 46 25 32 49 32 24 27 49 43  0]xS 
1224 4301 M (clock master, which resides on one end of the clock distribution bus.)
[43 28 48 44 48 24 76 43 38 27 43 32 24 25 70 48 29 42 49 24 33 42 38 28 49 43 38 24 49 49 24 49
48 43 24 43 49 49 24 49 32 24 27 50 43 24 43 27 49 44 47 25 48 28 38 27 32 27 49 49 27 27 49 48
25 48 49 38  0]xS 
3892 4301 M ( )S 
: N 587 3985 4 4 rp C 
 L ; : N 591 3985 588 4 rp C 
 L ; : N 1179 3985 4 4 rp C 
 L ; : N 1183 3985 2996 4 rp C 
 L ; : N 4179 3985 3 4 rp C 
 L ; : N 587 3989 4 336 rp C 
 L ; : N 1179 3989 4 336 rp C 
 L ; : N 4179 3989 3 336 rp C 
 L ; 633 4417 M (JP3, JP4)[38 53 49 24 25 38 53  0]xS 
962 4417 M ( )S 
1224 4417 M (Connect DGF clock input to auxiliary bus, i.e. to the even pins on the back )
[66 48 49 49 43 42 28 24 70 71 53 25 43 27 49 43 48 24 28 48 49 50 27 24 28 48 25 42 49 50 27 26
27 43 33 47 24 49 49 38 24 24 28 24 43 24 24 28 48 25 28 49 42 25 43 48 43 49 24 49 27 49 38 24
49 48 25 27 49 42 25 48 44 44 48  0]xS 
1224 4529 M (connector for signals coming from the right neighboring module \(seen )
[43 49 49 48 43 43 27 49 32 25 32 49 32 25 37 29 47 49 43 27 38 24 43 50 75 27 50 47 25 32 32 50
75 24 27 49 43 24 32 28 48 49 27 24 49 43 28 49 48 49 49 32 27 50 46 26 75 48 49 49 27 43 24 32
39 43 43 48  0]xS 
1224 4640 M (from the front\) )[33 32 48 75 25 27 50 42 25 32 32 49 48 28 32  0]xS 
1826 4640 M ( )S 
: N 587 4325 4 4 rp C 
 L ; : N 591 4325 588 4 rp C 
 L ; : N 1179 4325 4 4 rp C 
 L ; : N 1183 4325 2996 4 rp C 
 L ; : N 4179 4325 3 4 rp C 
 L ; : N 587 4329 4 335 rp C 
 L ; : N 1179 4329 4 335 rp C 
 L ; : N 4179 4329 3 335 rp C 
 L ; 633 4756 M (J)S 
671 4756 M (P5, JP6)[53 49 24 25 37 54  0]xS 
962 4756 M ( )S 
1224 4764 M (100)[49 49  0]xS 
F7S61 Ji 
1370 4763 M (W)S 
F3S61 Ji 
1446 4764 M ( terminators for clock lines on the auxiliary bus.  Always set in a )
[25 27 43 32 75 27 49 43 27 49 32 38 24 32 49 32 24 43 27 50 43 47 25 27 27 49 43 38 24 49 48 25
27 49 42 26 43 48 50 27 27 28 43 33 46 26 48 49 38 24 25 24 70 27 70 45 46 38 24 39 43 27 24 28
48 25 43  0]xS 
1224 4875 M (1)S 
1273 4875 M (-)S 
1305 4875 M (module system. In a multi)[75 49 49 48 27 43 25 40 46 38 27 44 75 25 25 31 49 25 43 25 76 49 27 27  0]xS 
2320 4875 M (-)S 
2353 4875 M (module system set these jumpers only for the )[75 48 49 49 27 43 24 40 46 38 28 43 75 24 39 43 27 24 28 48 43 38 43 24 27 49 75 50 42 33 38 24
49 48 29 47 24 33 48 32 25 27 49 42  0]xS 
1224 4987 M (module which resides at the far end of the clock distribution bus, away )
[75 49 49 48 28 42 25 70 49 27 43 48 26 32 43 38 27 48 43 38 25 42 28 24 28 49 43 24 32 43 32 25
43 49 49 24 49 32 24 27 49 43 25 43 27 49 44 47 25 48 29 38 27 32 27 49 48 28 27 49 48 25 48 49
38 24 25 42 71 43 47  0]xS 
1224 5099 M (from the clock master.)[33 32 48 75 25 27 50 42 25 43 27 48 44 48 25 75 43 38 27 44 32  0]xS 
2100 5099 M ( )S 
: N 587 4664 4 4 rp C 
 L ; : N 591 4664 588 4 rp C 
 L ; : N 1179 4664 4 4 rp C 
 L ; : N 1183 4664 2996 4 rp C 
 L ; : N 4179 4664 3 4 rp C 
 L ; : N 587 4668 4 456 rp C 
 L ; : N 587 5124 4 4 rp C 
 L ; : N 587 5124 4 4 rp C 
 L ; : N 591 5124 588 4 rp C 
 L ; : N 1179 4668 4 456 rp C 
 L ; : N 1179 5124 4 4 rp C 
 L ; : N 1183 5124 2996 4 rp C 
 L ; : N 4179 4668 3 456 rp C 
 L ; : N 4179 5124 3 4 rp C 
 L ; : N 4179 5124 3 4 rp C 
 L ; F2S50 Ji 
633 5250 M (Table )[53 41 45 23 36  0]xS 
852 5250 M (26)[41  0]xS 
933 5250 M (:  Jumper settings for the clock and trigger distribution bus, for revision)
[28 19 21 41 44 67 45 36 36 21 32 36 27 26 24 44 40 33 19 27 41 36 21 27 45 36 20 36 22 41 36 45
21 40 45 45 20 28 36 22 41 41 36 36 20 44 23 32 26 36 23 45 45 27 22 41 45 21 44 45 32 21 19 28
41 36 21 36 35 40 23 31 23 41  0]xS 
3427 5250 M (-)S 
3454 5250 M (D  modules.)[59 20 20 67 41 45 44 24 36 32  0]xS 
3862 5250 M ( )S 
F3S61 Ji 
633 5405 M ( )S 
633 5517 M ( )S 
633 5629 M ( )S 
633 5741 M ( )S 
633 5853 M ( )S 
633 5965 M ( )S 
LH
(%%[Page: 39]%%) = 
%%PageTrailer

%%Page: 40 40
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (40)[49  0]xS 
; F2S61 Ji 
633 871 M (Auxiliary Bus Jumper for revision)[70 53 49 27 28 27 48 43 49 24 65 54 38 24 49 55 80 55 43 42 25 33 49 42 25 42 43 49 27 38 27 49
 0]xS 
2060 871 M (-)S 
2092 871 M (E)S 
F3S61 Ji 
2157 871 M ( )S 
F2S61 Ji 
2182 871 M (modules:)[80 49 54 54 27 43 38  0]xS 
2559 871 M ( )S 
: N 587 777 4 4 rp C 
 L ; : N 587 777 4 4 rp C 
 L ; : N 591 777 3588 4 rp C 
 L ; : N 4179 777 3 4 rp C 
 L ; : N 4179 777 3 4 rp C 
 L ; : N 587 781 4 112 rp C 
 L ; : N 4179 781 3 112 rp C 
 L ; F3S61 Ji 
633 985 M (JP1, JP2, )[38 53 49 24 25 38 53 49 24  0]xS 
633 1097 M (JP5)[38 53  0]xS 
773 1097 M ( )S 
1224 985 M (Select local clock oscillator or distributed clock.)[54 43 27 44 43 27 24 28 48 43 43 27 24 43 28 48 44 48 24 49 39 42 28 27 27 43 27 49 32 24 49 32
25 48 27 38 28 32 27 49 48 28 42 49 24 43 28 48 44 48  0]xS 
3102 985 M ( )S 
1224 1097 M (Install jumpers JP1 and J)[32 48 38 27 43 28 27 24 27 50 75 49 42 33 38 24 39 53 49 24 43 49 49 24  0]xS 
2198 1097 M (P2, and set JP5 to \223board clock\224 in a 1)[53 49 24 25 43 48 49 24 38 43 27 25 39 53 49 24 27 49 25 42 49 48 44 32 50 24 43 27 49 44 48 42
25 27 49 24 43 24  0]xS 
3695 1097 M (-)S 
3728 1097 M (module )[75 49 48 49 27 43  0]xS 
1224 1208 M (system.  In a multi)[39 47 38 27 44 75 24 25 25 31 49 25 43 24 75 49 27 27  0]xS 
1946 1208 M (-)S 
1979 1208 M (module system set these jumpers only for the clock )[75 48 49 50 27 43 24 39 47 38 27 44 75 24 38 43 27 24 28 48 43 39 43 24 28 48 75 50 44 32 38 24
49 48 29 46 25 32 49 33 24 27 49 43 24 43 27 49 44 47  0]xS 
1224 1320 M (master, which resides on one end of the clock distribution bus. For the )
[75 43 38 27 44 32 25 24 70 49 27 43 49 24 33 43 38 27 49 42 38 25 48 49 25 49 49 43 24 43 48 49
24 49 32 25 27 48 43 26 42 28 48 44 48 24 49 27 38 27 33 28 48 49 27 27 49 49 24 49 48 38 25 25
52 48 32 25 27 49 43  0]xS 
1224 1432 M (other modules, remove JP1 and JP2, and set JP5 to \223external\224.)
[49 27 49 43 32 24 75 49 49 48 28 42 38 25 25 32 44 75 48 49 43 24 39 54 48 25 43 48 49 24 39 54
48 25 24 43 49 48 25 38 42 28 24 39 53 49 24 28 48 25 42 43 50 27 43 32 49 43 27 43  0]xS 
3648 1432 M ( )S 
: N 587 893 4 4 rp C 
 L ; : N 591 893 588 4 rp C 
 L ; : N 1179 893 4 4 rp C 
 L ; : N 1183 893 2996 4 rp C 
 L ; : N 4179 893 3 4 rp C 
 L ; : N 587 897 4 559 rp C 
 L ; : N 1179 897 4 559 rp C 
 L ; : N 4179 897 3 559 rp C 
 L ; 633 1548 M (JP3)[38 53  0]xS 
773 1548 M (, JP4)[24 25 37 54  0]xS 
962 1548 M ( )S 
1224 1556 M (100)[49 49  0]xS 
F7S61 Ji 
1370 1555 M (W)S 
F3S61 Ji 
1446 1556 M ( terminators for incoming clock lines on the auxiliary bus.  No effect )
[25 27 43 32 75 27 49 43 27 49 32 38 24 32 49 32 24 27 49 44 49 75 27 49 48 24 43 28 48 44 48 24
27 28 48 43 38 24 49 49 24 27 49 43 25 43 49 49 27 28 27 43 33 46 24 49 48 38 25 24 25 70 49 24
43 33 32 43 43 27  0]xS 
1224 1668 M (for a single module or the clock master in a multi)[33 48 32 25 43 24 38 27 50 47 28 42 26 75 48 49 49 27 43 24 49 32 24 28 49 43 24 43 27 49 44 48
25 75 43 38 27 44 32 24 27 49 24 43 26 74 49 27 28  0]xS 
3144 1668 M (-)S 
3176 1668 M (module system. Always )[75 49 48 49 27 43 24 40 47 38 27 44 75 24 25 70 27 70 45 47 38  0]xS 
1224 1780 M (set for repeater \(middle\) modules and terminator \(far end\) module. Also )
[38 43 28 24 32 49 32 24 32 43 50 42 43 28 43 32 25 33 75 27 49 48 28 43 32 25 75 49 48 49 27 43
38 24 43 49 48 25 27 44 33 75 27 49 43 27 49 32 24 33 32 43 32 24 43 49 50 32 24 75 49 48 49 28
43 24 25 70 27 38 49  0]xS 
1224 1892 M (terminates clocks coming in th)[28 43 32 75 27 49 42 29 42 38 25 43 27 48 44 48 38 24 43 50 75 27 50 48 25 27 48 25 27  0]xS 
2420 1892 M (rough the 4pin Firewire connector.)[32 49 49 47 49 24 27 49 43 24 49 48 28 48 26 52 28 32 44 70 28 32 42 25 43 48 49 49 43 43 28 48
32  0]xS 
3773 1892 M ( )S 
: N 587 1456 4 4 rp C 
 L ; : N 591 1456 588 4 rp C 
 L ; : N 1179 1456 4 4 rp C 
 L ; : N 1183 1456 2996 4 rp C 
 L ; : N 4179 1456 3 4 rp C 
 L ; : N 587 1460 4 456 rp C 
 L ; : N 587 1916 4 4 rp C 
 L ; : N 587 1916 4 4 rp C 
 L ; : N 591 1916 588 4 rp C 
 L ; : N 1179 1460 4 456 rp C 
 L ; : N 1179 1916 4 4 rp C 
 L ; : N 1183 1916 2996 4 rp C 
 L ; : N 4179 1460 3 456 rp C 
 L ; : N 4179 1916 3 4 rp C 
 L ; : N 4179 1916 3 4 rp C 
 L ; F2S50 Ji 
633 2042 M (Table )[53 41 45 23 36  0]xS 
852 2042 M (27)[41  0]xS 
933 2042 M (:  Jumper settings for the clock and trigger distribution bus, for revision)
[28 19 21 41 44 67 45 36 36 21 32 36 27 26 24 44 40 33 19 27 41 36 21 27 45 36 20 36 22 41 36 45
21 40 45 45 20 28 36 22 41 41 36 36 20 44 23 32 26 36 23 45 45 27 22 41 45 21 44 45 32 21 19 28
41 36 21 36 35 40 23 31 23 41  0]xS 
3427 2042 M (-)S 
3454 2042 M (E modules.)[54 19 68 40 45 45 23 36 32  0]xS 
3837 2042 M ( )S 
F3S61 Ji 
633 2198 M ( )S 
633 2310 M ( )S 
633 2422 M (At the front of the DGF)[70 27 24 28 48 43 24 33 32 48 49 27 25 48 32 25 27 49 42 25 71 71  0]xS 
1553 2422 M (-)S 
1587 2422 M (4C modules there are four sets of 4 jumpers, one set for each )
[48 65 25 75 48 49 49 27 43 38 24 27 49 43 32 43 25 43 33 43 24 32 49 50 32 24 38 43 27 38 24 49
32 25 48 25 27 48 75 50 43 32 38 24 25 48 49 43 24 39 43 27 24 33 48 32 25 44 42 43 49  0]xS 
633 2542 M (channel, to s)[43 48 43 49 48 43 27 25 24 27 49 24  0]xS 
1121 2542 M (elect the input impedance and attenuation. Jumper JPx00 bypasses a 1k)
[43 27 44 43 27 25 27 48 43 25 27 49 48 49 27 24 28 75 48 43 49 43 49 43 43 24 43 49 48 26 43 27
27 43 49 48 44 27 28 48 49 24 25 38 48 75 49 43 32 24 39 54 49 49 49 24 50 46 49 44 38 38 42 38
25 43 24 50  0]xS 
F7S61 Ji 
3897 2541 M (W)S 
F3S61 Ji 
3973 2542 M ( )S 
633 2661 M (attenuation resistor; Jumpers JPx01, JPx02 and JPx03 connect to ground via 1k)
[43 27 27 43 49 48 43 27 28 48 49 24 32 43 38 27 38 28 48 32 28 24 38 49 76 48 43 32 38 24 38 54
50 48 49 24 25 38 53 50 48 49 24 43 49 49 24 38 54 50 49 48 25 42 49 49 48 43 43 27 25 27 49 25
47 32 48 49 49 48 25 48 29 42 25 48  0]xS 
F7S61 Ji 
3719 2660 M (W)S 
F3S61 Ji 
3795 2661 M (, 250)[24 25 48 49  0]xS 
F7S61 Ji 
3990 2660 M (W)S 
F3S61 Ji 
4066 2661 M ( )S 
633 2780 M (and 50)[43 48 49 24 49  0]xS 
F7S61 Ji 
895 2780 M (W)S 
F3S61 Ji 
970 2780 M (, respectively. )[25 24 32 43 38 49 43 42 28 27 49 42 29 46 25  0]xS 
1536 2780 M ( )S 
633 2891 M (Thus the jumper settings are as follows:)[59 49 48 38 25 27 49 42 25 27 49 75 48 43 32 25 39 42 28 27 27 50 46 38 26 43 32 43 24 43 38 25
32 49 27 27 49 70 38  0]xS 
2184 2891 M ( )S 
633 3003 M ( )S 
633 3115 M ( )S 
F2S61 Ji 
633 3233 M (Channel input jumpers for revisio)[70 53 49 55 53 43 27 24 29 53 55 53 32 26 32 54 80 55 43 43 38 26 33 48 43 24 43 43 49 27 38 27
 0]xS 
2050 3233 M (n)S 
2103 3233 M (-)S 
2136 3233 M (D)S 
F3S61 Ji 
2206 3233 M ( )S 
F2S61 Ji 
2230 3233 M (and)[50 53  0]xS 
F3S61 Ji 
2387 3233 M ( )S 
F2S61 Ji 
2412 3233 M (revision)[43 43 48 28 38 28 48  0]xS 
2742 3233 M (-)S 
2774 3233 M (E)S 
F3S61 Ji 
2839 3233 M ( )S 
F2S61 Ji 
2865 3233 M (modules:)[79 49 55 53 27 43 38  0]xS 
3241 3233 M ( )S 
: N 587 3139 4 4 rp C 
 L ; : N 587 3139 4 4 rp C 
 L ; : N 591 3139 3588 4 rp C 
 L ; : N 4179 3139 3 4 rp C 
 L ; : N 4179 3139 3 4 rp C 
 L ; : N 587 3143 4 113 rp C 
 L ; : N 4179 3143 3 113 rp C 
 L ; F3S61 Ji 
633 3348 M (JPx00)[38 53 50 49  0]xS 
871 3348 M ( )S 
1224 3348 M (Remove only if you require attenuation. Attenuation will be )[66 43 74 49 49 43 24 49 48 29 47 25 27 32 26 47 49 48 25 33 42 49 50 27 32 43 24 43 27 28 42 49
49 43 27 27 49 48 25 24 70 27 28 43 48 49 43 27 28 49 49 24 70 27 27 28 24 49 43  0]xS 
3582 3348 M ( )S 
1224 3459 M (            1:2   if JPx01 is set)[25 24 24 25 24 24 25 24 24 25 24 24 49 27 49 24 25 24 27 32 25 38 53 50 49 48 25 27 38 24 37 43
 0]xS 
2257 3459 M ( )S 
1224 3571 M (            1:5   if JPx02 is set)[25 24 24 25 24 24 25 24 24 25 24 24 49 27 49 24 25 24 27 32 25 38 53 50 49 48 25 27 38 24 37 43
 0]xS 
2257 3571 M ( )S 
1224 3683 M (            1:21 if JPx03 is set)[25 24 24 25 24 24 25 24 24 25 24 24 49 27 49 49 24 27 32 25 38 53 50 49 48 25 27 38 24 37 43  0]xS 
2257 3683 M ( )S 
: N 587 3256 4 4 rp C 
 L ; : N 591 3256 588 4 rp C 
 L ; : N 1179 3256 4 4 rp C 
 L ; : N 1183 3256 2996 4 rp C 
 L ; : N 4179 3256 3 4 rp C 
 L ; : N 587 3260 4 448 rp C 
 L ; : N 1179 3260 4 448 rp C 
 L ; : N 4179 3260 3 448 rp C 
 L ; 633 3799 M (JPx01)[38 53 50 49  0]xS 
871 3799 M ( )S 
1224 3807 M (Set for input impedance of 1k)[54 43 27 24 33 48 32 25 27 49 48 49 27 24 29 75 48 43 49 43 49 43 43 25 49 32 24 49  0]xS 
F7S61 Ji 
2383 3807 M (W)S 
F3S61 Ji 
2459 3807 M (,)S 
2483 3807 M ( )S 
: N 587 3708 4 4 rp C 
 L ; : N 591 3708 588 4 rp C 
 L ; : N 1179 3708 4 4 rp C 
 L ; : N 1183 3708 2996 4 rp C 
 L ; : N 4179 3708 3 4 rp C 
 L ; : N 587 3712 4 118 rp C 
 L ; : N 1179 3712 4 118 rp C 
 L ; : N 4179 3712 3 118 rp C 
 L ; 633 3922 M (JPx02)[38 53 50 49  0]xS 
871 3922 M ( )S 
1224 3930 M (Set for input)[54 43 27 24 33 48 32 25 27 49 48 49  0]xS 
1710 3930 M ( impedance of 250)[24 29 75 48 43 49 43 49 43 43 25 49 32 24 49 49  0]xS 
F7S61 Ji 
2432 3929 M (W)S 
F3S61 Ji 
2508 3930 M ( )S 
: N 587 3830 4 4 rp C 
 L ; : N 591 3830 588 4 rp C 
 L ; : N 1179 3830 4 4 rp C 
 L ; : N 1183 3830 2996 4 rp C 
 L ; : N 4179 3830 3 4 rp C 
 L ; : N 587 3834 4 120 rp C 
 L ; : N 1179 3834 4 120 rp C 
 L ; : N 4179 3834 3 120 rp C 
 L ; 633 4046 M (JPx03)[38 53 50 49  0]xS 
871 4046 M ( )S 
1224 4054 M (Set for input impedance of 50)[54 43 27 24 33 48 32 25 27 49 48 49 27 24 29 75 48 43 49 43 49 43 43 25 49 32 24 49  0]xS 
F7S61 Ji 
2384 4053 M (W)S 
F3S61 Ji 
2460 4054 M ( )S 
: N 587 3954 4 4 rp C 
 L ; : N 591 3954 588 4 rp C 
 L ; : N 1179 3954 4 4 rp C 
 L ; : N 1183 3954 2996 4 rp C 
 L ; : N 4179 3954 3 4 rp C 
 L ; : N 587 3958 4 119 rp C 
 L ; : N 587 4077 4 4 rp C 
 L ; : N 587 4077 4 4 rp C 
 L ; : N 591 4077 588 4 rp C 
 L ; : N 1179 3958 4 119 rp C 
 L ; : N 1179 4077 4 4 rp C 
 L ; : N 1183 4077 2996 4 rp C 
 L ; : N 4179 3958 3 119 rp C 
 L ; : N 4179 4077 3 4 rp C 
 L ; : N 4179 4077 3 4 rp C 
 L ; F2S50 Ji 
633 4204 M (Table )[53 41 45 23 36  0]xS 
852 4204 M (28)[41  0]xS 
933 4204 M (:  Input impedance selection jumpers, revision)[28 19 21 32 45 44 45 27 21 23 67 45 36 45 41 44 37 36 20 32 36 23 36 36 26 23 41 45 20 27 45 67
45 36 36 32 21 20 36 36 40 24 31 22 41  0]xS 
2531 4204 M (-)S 
2557 4204 M (D and revision)[58 21 41 44 45 21 36 36 41 22 32 22 41  0]xS 
3062 4204 M (-)S 
3089 4204 M (E modules.)[54 20 68 40 45 45 23 36 32  0]xS 
3473 4204 M ( )S 
F3S61 Ji 
633 4360 M ( )S 
633 4472 M ( )S 
F2S61 Ji 
633 4590 M (Additional jumpers for revision)[70 53 54 28 32 27 49 54 48 28 24 33 55 79 55 43 42 38 25 33 49 42 26 43 42 49 27 38 27 49  0]xS 
1949 4590 M (-)S 
1981 4590 M (D)S 
F3S61 Ji 
2051 4590 M ( )S 
F2S61 Ji 
2075 4590 M (and)[50 54  0]xS 
F3S61 Ji 
2233 4590 M ( )S 
F2S61 Ji 
2257 4590 M (revision)[43 43 49 27 38 27 50  0]xS 
2588 4590 M (-)S 
2620 4590 M (E)S 
F3S61 Ji 
2685 4590 M ( )S 
F2S61 Ji 
2711 4590 M (modules:)[79 49 55 53 28 42 38  0]xS 
F3S61 Ji 
3087 4590 M ( )S 
: N 587 4496 4 4 rp C 
 L ; : N 587 4496 4 4 rp C 
 L ; : N 591 4496 3588 4 rp C 
 L ; : N 4179 4496 3 4 rp C 
 L ; : N 4179 4496 3 4 rp C 
 L ; : N 587 4500 4 112 rp C 
 L ; : N 4179 4500 3 112 rp C 
 L ; 633 4704 M (JP10)[38 53 49  0]xS 
822 4704 M (-)S 
854 4704 M (JP13)[38 53 49  0]xS 
1042 4704 M ( )S 
1224 4704 M (Connect if channel sho)[66 48 49 49 43 42 28 24 27 32 25 42 49 43 49 49 43 27 25 38 48  0]xS 
2119 4704 M (uld contribute to analog sum.)[49 27 49 24 43 48 49 27 32 28 48 49 27 43 24 28 48 25 43 48 43 27 50 48 24 38 50 74  0]xS 
3257 4704 M ( )S 
: N 587 4612 4 4 rp C 
 L ; : N 591 4612 588 4 rp C 
 L ; : N 1179 4612 4 4 rp C 
 L ; : N 1183 4612 2996 4 rp C 
 L ; : N 4179 4612 3 4 rp C 
 L ; : N 587 4616 4 112 rp C 
 L ; : N 1179 4616 4 112 rp C 
 L ; : N 4179 4616 3 112 rp C 
 L ; 633 4820 M (JP14)[38 53 49  0]xS 
822 4820 M (-)S 
854 4820 M (JP17)[38 53 49  0]xS 
1042 4820 M ( )S 
1224 4820 M (Connect if channel might contribute to multiplicity sum.)[66 48 49 49 43 42 28 24 27 32 25 42 49 43 49 49 43 27 25 75 28 48 48 28 25 43 48 49 27 32 28 48
49 27 43 24 28 48 25 74 49 27 28 27 49 27 27 43 27 27 47 25 38 50 75  0]xS 
3419 4820 M ( )S 
: N 587 4728 4 4 rp C 
 L ; : N 591 4728 588 4 rp C 
 L ; : N 1179 4728 4 4 rp C 
 L ; : N 1183 4728 2996 4 rp C 
 L ; : N 4179 4728 3 4 rp C 
 L ; : N 587 4732 4 111 rp C 
 L ; : N 1179 4732 4 111 rp C 
 L ; : N 4179 4732 3 111 rp C 
 L ; 633 4935 M ( )S 
1224 4935 M ( )S 
: N 587 4843 4 4 rp C 
 L ; : N 591 4843 588 4 rp C 
 L ; : N 1179 4843 4 4 rp C 
 L ; : N 1183 4843 2996 4 rp C 
 L ; : N 4179 4843 3 4 rp C 
 L ; : N 587 4847 4 112 rp C 
 L ; : N 1179 4847 4 112 rp C 
 L ; : N 4179 4847 3 112 rp C 
 L ; 633 5051 M (JP19)[38 53 49  0]xS 
822 5051 M ( )S 
1224 5051 M (Set to connect Firewire Vcc to main boardVcc)[54 43 27 24 28 48 25 42 49 49 48 44 43 27 26 52 27 34 42 70 28 32 43 25 70 43 43 24 27 49 25 75
43 27 49 24 49 49 42 33 49 70 43  0]xS 
3031 5051 M ( )S 
: N 587 4959 4 4 rp C 
 L ; : N 591 4959 588 4 rp C 
 L ; : N 1179 4959 4 4 rp C 
 L ; : N 1183 4959 2996 4 rp C 
 L ; : N 4179 4959 3 4 rp C 
 L ; : N 587 4963 4 112 rp C 
 L ; : N 1179 4963 4 112 rp C 
 L ; : N 4179 4963 3 112 rp C 
 L ; 633 5167 M (JP20)[38 53 49  0]xS 
822 5167 M ( )S 
1224 5167 M (Set to connect Firewire GND to main board GND)[54 43 27 24 28 48 25 42 49 49 48 44 43 27 26 52 27 34 42 70 28 32 43 25 70 70 70 25 27 48 25 76
43 27 48 25 48 49 43 32 49 24 71 71  0]xS 
3165 5167 M ( )S 
: N 587 5075 4 4 rp C 
 L ; : N 591 5075 588 4 rp C 
 L ; : N 1179 5075 4 4 rp C 
 L ; : N 1183 5075 2996 4 rp C 
 L ; : N 4179 5075 3 4 rp C 
 L ; : N 587 5079 4 113 rp C 
 L ; : N 1179 5079 4 113 rp C 
 L ; : N 4179 5079 3 113 rp C 
 L ; 633 5284 M (JP21)[38 53 49  0]xS 
822 5284 M ( )S 
1224 5284 M (Set to connect Firewire Vcc to power from pin)[54 43 27 24 28 48 25 42 49 49 48 44 43 27 26 52 27 34 42 70 28 32 43 25 70 43 43 24 27 49 24 49
49 70 44 32 24 32 32 50 75 24 49 27  0]xS 
3040 5284 M (-)S 
3072 5284 M (6 of the Firewire connector)[49 25 48 33 24 27 49 43 25 53 27 33 43 70 27 32 43 25 43 49 48 49 43 43 27 50  0]xS 
: 4133 5197 46 110 rc 4133 5284 M ( )S 
; : N 587 5192 4 4 rp C 
 L ; : N 591 5192 588 4 rp C 
 L ; : N 1179 5192 4 4 rp C 
 L ; : N 1183 5192 2996 4 rp C 
 L ; : N 4179 5192 3 4 rp C 
 L ; : N 587 5196 4 112 rp C 
 L ; : N 587 5308 4 4 rp C 
 L ; : N 587 5308 4 4 rp C 
 L ; : N 591 5308 588 4 rp C 
 L ; : N 1179 5196 4 112 rp C 
 L ; : N 1179 5308 4 4 rp C 
 L ; : N 1183 5308 2996 4 rp C 
 L ; : N 4179 5196 3 112 rp C 
 L ; : N 4179 5308 3 4 rp C 
 L ; : N 4179 5308 3 4 rp C 
 L ; F2S50 Ji 
633 5434 M (Table )[53 41 45 23 36  0]xS 
852 5434 M (29)[41  0]xS 
933 5434 M (: Miscellaneous jumpers for revision)[28 19 77 22 33 36 35 22 23 41 45 36 41 45 31 20 28 44 67 45 36 36 32 20 28 41 36 20 36 35 41 23
31 23 41  0]xS 
2195 5434 M (-)S 
2222 5434 M (D and revision)[59 20 41 45 44 21 36 36 40 22 31 24 41  0]xS 
2726 5434 M (-)S 
2754 5434 M (E modules.)[53 21 67 41 44 45 24 36 32  0]xS 
3137 5434 M ( )S 
F3S61 Ji 
633 5590 M ( )S 
633 5702 M ( )S 
633 5814 M ( )S 
633 5926 M ( )S 
LH
(%%[Page: 40]%%) = 
%%PageTrailer

%%Page: 41 41
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (41)[49  0]xS 
; F0S61 Ji 
633 867 M (5.1.4)[53 28 53 27  0]xS 
849 867 M ( )S 
925 867 M (Pinout of the auxiliary connector in the back for modules D1100 and later)
[65 22 54 53 54 27 27 54 28 27 28 53 54 27 55 53 49 22 22 22 53 34 46 28 49 54 54 54 53 49 28 54
32 27 22 54 27 27 55 54 27 54 54 48 49 27 28 53 32 28 81 54 54 54 22 54 48 28 70 54 55 53 54 28
54 54 55 27 22 54 27 54  0]xS 
4063 867 M ( )S 
F3S61 Ji 
633 1001 M ( )S 
633 1113 M (When the DGF is inserted into the CAMAC crate, pin no)[89 50 44 48 25 27 49 42 25 70 72 52 25 27 38 24 28 48 38 43 32 27 44 49 24 27 49 27 49 24 28 48
43 24 66 70 85 70 66 24 43 33 43 27 43 25 25 48 27 49 24 49  0]xS 
2858 1113 M (. 16 is at the top end and closest )[24 24 49 49 24 27 38 25 42 28 24 27 49 43 24 27 49 49 24 43 49 48 25 42 49 49 24 43 27 49 38 43
37 28  0]xS 
633 1225 M (to the PC board.  The connector is a daisy chain connector and can be thought of as )
[27 49 24 27 49 43 24 54 65 24 49 48 43 32 49 24 25 24 59 49 43 25 43 50 48 49 43 43 27 49 32 24
27 38 25 42 25 48 43 28 39 47 24 43 50 43 27 49 24 44 49 48 49 43 42 28 48 33 24 43 48 49 25 43
43 49 24 49 42 25 27 49 48 50 48 48 28 24 49 32 24 43 38  0]xS 
633 1337 M (consisting of two rows.  The row closest to the PC board consists of the even numbered )
[43 48 49 38 27 38 27 28 49 47 24 49 32 24 28 70 48 25 32 48 71 38 24 24 26 59 49 42 25 32 48 71
24 43 27 49 38 42 38 28 24 27 49 24 27 49 43 25 55 65 24 49 49 43 32 48 25 42 49 49 38 27 38 27
38 25 48 32 25 27 49 42 25 44 48 43 49 24 49 48 75 50 43 32 43 48  0]xS 
633 1449 M (pins and is called row)[48 28 48 38 25 42 49 49 24 27 38 25 42 43 28 27 43 48 25 32 48  0]xS 
1480 1449 M (-)S 
1514 1449 M (A.  The other row, row)[70 25 24 25 59 49 43 24 49 27 48 43 32 25 32 49 71 24 24 32 49  0]xS 
2408 1449 M (-)S 
2440 1449 M (B, h)[65 25 24  0]xS 
2604 1449 M (as the odd numbered pins. For clocks )[43 38 24 27 49 43 24 49 48 49 24 49 49 75 49 43 32 43 49 24 49 27 49 38 25 25 53 48 32 25 43 27
49 43 48 38  0]xS 
633 1561 M (and triggers, row)[43 48 49 24 27 33 28 48 47 44 32 38 24 25 32 49  0]xS 
1295 1561 M (-)S 
1327 1561 M (A and row)[70 24 43 49 48 26 33 48  0]xS 
1738 1561 M (-)S 
1771 1561 M (B pins of the same signal are connected on the board )[65 24 49 27 49 38 24 49 32 24 27 49 43 24 38 44 75 43 24 38 28 48 49 42 28 25 43 32 43 25 43 49
48 49 43 43 28 43 48 25 48 49 24 27 49 44 24 49 49 42 33 48  0]xS 
3850 1561 M ( )S 
633 1673 M ( )S 
633 1789 M (Pin #)[53 28 48 25  0]xS 
: 835 1702 43 110 rc 835 1789 M ( )S 
; 924 1789 M (Row)[65 49  0]xS 
: 1108 1702 42 110 rc 1108 1789 M ( )S 
; 1195 1789 M (Description)[70 43 38 43 32 27 49 27 28 48  0]xS 
1649 1789 M ( )S 
2526 1789 M (Auxiliary bus section)[70 49 49 27 28 27 43 33 46 24 49 48 38 25 39 42 43 27 28 48  0]xS 
3358 1789 M ( )S 
: N 587 1697 4 4 rp C 
 L ; : N 587 1697 4 4 rp C 
 L ; : N 591 1697 287 4 rp C 
 L ; : N 878 1697 4 4 rp C 
 L ; : N 882 1697 268 4 rp C 
 L ; : N 1150 1697 3 4 rp C 
 L ; : N 1153 1697 1327 4 rp C 
 L ; : N 2480 1697 4 4 rp C 
 L ; : N 2484 1697 1220 4 rp C 
 L ; : N 3704 1697 3 4 rp C 
 L ; : N 3704 1697 3 4 rp C 
 L ; : N 587 1701 4 112 rp C 
 L ; : N 878 1701 4 112 rp C 
 L ; : N 1150 1701 3 112 rp C 
 L ; : N 2480 1701 4 112 rp C 
 L ; : N 3704 1701 3 112 rp C 
 L ; 633 1904 M (1)S 
681 1904 M ( )S 
924 1904 M (B)S 
989 1904 M ( )S 
1195 1904 M (Nearest Neighbor Signal B )[70 43 43 33 43 38 27 24 71 42 29 47 49 49 48 32 26 53 28 48 49 43 27 25 65  0]xS 
2272 1904 M ( )S 
2526 1904 M (Nearest Neighbor logic)[70 43 43 33 42 38 28 24 70 43 28 48 49 48 49 32 24 28 49 48 27  0]xS 
3433 1904 M ( )S 
: N 587 1813 4 3 rp C 
 L ; : N 591 1813 287 3 rp C 
 L ; : N 878 1813 4 3 rp C 
 L ; : N 882 1813 268 3 rp C 
 L ; : N 1150 1813 3 3 rp C 
 L ; : N 1153 1813 1327 3 rp C 
 L ; : N 2480 1813 4 3 rp C 
 L ; : N 2484 1813 1220 3 rp C 
 L ; : N 3704 1813 3 3 rp C 
 L ; : N 587 1816 4 112 rp C 
 L ; : N 878 1816 4 112 rp C 
 L ; : N 1150 1816 3 112 rp C 
 L ; : N 2480 1816 4 112 rp C 
 L ; : N 3704 1816 3 112 rp C 
 L ; 633 2016 M (2)S 
681 2016 M ( )S 
924 2016 M (A)S 
994 2016 M ( )S 
1195 2016 M (Nearest Neighbor Signal A )[70 43 43 33 43 38 27 24 71 42 29 47 49 49 48 32 26 53 28 48 49 43 27 25 70  0]xS 
2277 2016 M ( )S 
2526 2016 M (NOT Y)[70 70 59 25  0]xS 
2820 2016 M (ET IMPLEMENTED)[59 60 25 32 87 54 58 61 85 60 71 59 60  0]xS 
: 3661 1929 43 110 rc 3661 2016 M ( )S 
; : N 587 1928 4 112 rp C 
 L ; : N 878 1928 4 112 rp C 
 L ; : N 1150 1928 3 112 rp C 
 L ; : N 2480 1928 4 112 rp C 
 L ; : N 3704 1928 3 112 rp C 
 L ; 633 2128 M (3)S 
681 2128 M ( )S 
924 2128 M (B)S 
989 2128 M ( )S 
1195 2128 M (Nearest_Neighbor Validation B)[70 43 43 33 43 38 27 49 70 43 28 48 48 49 49 32 24 71 43 27 27 49 43 27 27 49 49 24  0]xS 
: 2433 2041 47 110 rc 2433 2128 M ( )S 
; 2526 2128 M ( )S 
: N 587 2040 4 112 rp C 
 L ; : N 878 2040 4 112 rp C 
 L ; : N 1150 2040 3 112 rp C 
 L ; : N 2480 2040 4 112 rp C 
 L ; : N 3704 2040 3 112 rp C 
 L ; 633 2240 M (4)S 
681 2240 M ( )S 
924 2240 M (A)S 
994 2240 M ( )S 
1195 2240 M (Nearest_Neighbor Validation A)[70 43 43 33 43 38 27 49 70 43 28 48 48 49 49 32 24 71 43 27 27 49 43 27 27 49 49 24  0]xS 
: 2438 2153 42 110 rc 2438 2240 M ( )S 
; 2526 2240 M ( )S 
: N 587 2152 4 112 rp C 
 L ; : N 878 2152 4 112 rp C 
 L ; : N 1150 2152 3 112 rp C 
 L ; : N 2480 2152 4 112 rp C 
 L ; : N 3704 2152 3 112 rp C 
 L ; 633 2356 M (5)S 
681 2356 M ( )S 
924 2356 M (B)S 
989 2356 M ( )S 
1195 2356 M (Ground)[70 32 49 49 48  0]xS 
1492 2356 M ( )S 
2526 2356 M (Trigger bus)[59 32 29 47 48 44 32 24 49 49  0]xS 
2976 2356 M ( )S 
: N 587 2264 4 4 rp C 
 L ; : N 591 2264 287 4 rp C 
 L ; : N 878 2264 4 4 rp C 
 L ; : N 882 2264 268 4 rp C 
 L ; : N 1150 2264 3 4 rp C 
 L ; : N 1153 2264 1327 4 rp C 
 L ; : N 2480 2264 4 4 rp C 
 L ; : N 2484 2264 1220 4 rp C 
 L ; : N 3704 2264 3 4 rp C 
 L ; : N 587 2268 4 112 rp C 
 L ; : N 878 2268 4 112 rp C 
 L ; : N 1150 2268 3 112 rp C 
 L ; : N 2480 2268 4 112 rp C 
 L ; : N 3704 2268 3 112 rp C 
 L ; 633 2468 M (6)S 
681 2468 M ( )S 
924 2468 M (A)S 
994 2468 M ( )S 
1195 2468 M (Ground)[70 32 49 49 48  0]xS 
1492 2468 M ( )S 
2526 2468 M ( )S 
: N 587 2380 4 112 rp C 
 L ; : N 878 2380 4 112 rp C 
 L ; : N 1150 2380 3 112 rp C 
 L ; : N 2480 2380 4 112 rp C 
 L ; : N 3704 2380 3 112 rp C 
 L ; 633 2580 M (7)S 
681 2580 M ( )S 
924 2580 M (B)S 
989 2580 M ( )S 
1195 2580 M (Fast_Trigger_B)[53 44 38 27 49 59 32 28 49 48 43 33 48  0]xS 
1811 2580 M ( )S 
2526 2580 M ( )S 
: N 587 2492 4 112 rp C 
 L ; : N 878 2492 4 112 rp C 
 L ; : N 1150 2492 3 112 rp C 
 L ; : N 2480 2492 4 112 rp C 
 L ; : N 3704 2492 3 112 rp C 
 L ; 633 2692 M (8)S 
681 2692 M ( )S 
924 2692 M (A)S 
994 2692 M ( )S 
1195 2692 M (Fast_Trigger_A)[53 44 38 27 49 59 32 28 49 48 43 33 48  0]xS 
1816 2692 M ( )S 
2526 2692 M ( )S 
: N 587 2604 4 112 rp C 
 L ; : N 878 2604 4 112 rp C 
 L ; : N 1150 2604 3 112 rp C 
 L ; : N 2480 2604 4 112 rp C 
 L ; : N 3704 2604 3 112 rp C 
 L ; 633 2804 M (9)S 
681 2804 M ( )S 
924 2804 M (B)S 
989 2804 M ( )S 
1195 2804 M (DSP_Trigger_B)[70 54 53 50 59 33 28 48 48 43 32 49  0]xS 
1827 2804 M ( )S 
2526 2804 M ( )S 
: N 587 2716 4 112 rp C 
 L ; : N 878 2716 4 112 rp C 
 L ; : N 1150 2716 3 112 rp C 
 L ; : N 2480 2716 4 112 rp C 
 L ; : N 3704 2716 3 112 rp C 
 L ; 633 2916 M (10)[48  0]xS 
730 2916 M ( )S 
924 2916 M (A)S 
994 2916 M ( )S 
1195 2916 M (DSP_Trigger_A)[70 54 53 50 59 33 28 48 48 43 32 50  0]xS 
1833 2916 M ( )S 
2526 2916 M ( )S 
: N 587 2828 4 112 rp C 
 L ; : N 878 2828 4 112 rp C 
 L ; : N 1150 2828 3 112 rp C 
 L ; : N 2480 2828 4 112 rp C 
 L ; : N 3704 2828 3 112 rp C 
 L ; 633 3028 M (11)[48  0]xS 
730 3028 M ( )S 
924 3028 M (B)S 
989 3028 M ( )S 
1195 3028 M (Ground)[70 32 49 49 48  0]xS 
1492 3028 M ( )S 
2526 3028 M ( )S 
: N 587 2940 4 112 rp C 
 L ; : N 878 2940 4 112 rp C 
 L ; : N 1150 2940 3 112 rp C 
 L ; : N 2480 2940 4 112 rp C 
 L ; : N 3704 2940 3 112 rp C 
 L ; 633 3140 M (12)[48  0]xS 
730 3140 M ( )S 
924 3140 M (A)S 
994 3140 M ( )S 
1195 3140 M (Ground)[70 32 49 49 48  0]xS 
1492 3140 M ( )S 
2526 3140 M ( )S 
: N 587 3052 4 112 rp C 
 L ; : N 878 3052 4 112 rp C 
 L ; : N 1150 3052 3 112 rp C 
 L ; : N 2480 3052 4 112 rp C 
 L ; : N 3704 3052 3 112 rp C 
 L ; 633 3255 M (13)[48  0]xS 
730 3255 M ( )S 
924 3255 M (B)S 
989 3255 M ( )S 
1195 3255 M (PECL clock)[54 59 66 59 24 43 27 49 44  0]xS 
1667 3255 M ( )S 
2526 3255 M (Cloc)[65 27 49  0]xS 
2710 3255 M (k bus)[47 25 48 49  0]xS 
2917 3255 M ( )S 
: N 587 3164 4 3 rp C 
 L ; : N 591 3164 287 3 rp C 
 L ; : N 878 3164 4 3 rp C 
 L ; : N 882 3164 268 3 rp C 
 L ; : N 1150 3164 3 3 rp C 
 L ; : N 1153 3164 1327 3 rp C 
 L ; : N 2480 3164 4 3 rp C 
 L ; : N 2484 3164 1220 3 rp C 
 L ; : N 3704 3164 3 3 rp C 
 L ; : N 587 3167 4 112 rp C 
 L ; : N 878 3167 4 112 rp C 
 L ; : N 1150 3167 3 112 rp C 
 L ; : N 2480 3167 4 112 rp C 
 L ; : N 3704 3167 3 112 rp C 
 L ; 633 3367 M (14)[48  0]xS 
730 3367 M ( )S 
924 3367 M (A)S 
994 3367 M ( )S 
1195 3367 M (PECL clock)[54 59 66 59 24 43 27 49 44  0]xS 
1667 3367 M ( )S 
2526 3367 M ( )S 
: N 587 3279 4 112 rp C 
 L ; : N 878 3279 4 112 rp C 
 L ; : N 1150 3279 3 112 rp C 
 L ; : N 2480 3279 4 112 rp C 
 L ; : N 3704 3279 3 112 rp C 
 L ; 633 3479 M (15)[48  0]xS 
730 3479 M ( )S 
924 3479 M (B)S 
989 3479 M ( )S 
1195 3479 M (PECL clock*)[54 59 66 59 24 43 27 49 44 47  0]xS 
1716 3479 M ( )S 
2526 3479 M ( )S 
: N 587 3391 4 112 rp C 
 L ; : N 878 3391 4 112 rp C 
 L ; : N 1150 3391 3 112 rp C 
 L ; : N 2480 3391 4 112 rp C 
 L ; : N 3704 3391 3 112 rp C 
 L ; 633 3591 M (16)[48  0]xS 
730 3591 M ( )S 
924 3591 M (A)S 
994 3591 M ( )S 
1195 3591 M (PECL clock*)[54 59 66 59 24 43 27 49 44 47  0]xS 
1716 3591 M ( )S 
2526 3591 M ( )S 
: N 587 3503 4 113 rp C 
 L ; : N 587 3616 4 4 rp C 
 L ; : N 587 3616 4 4 rp C 
 L ; : N 591 3616 287 4 rp C 
 L ; : N 878 3503 4 113 rp C 
 L ; : N 878 3616 4 4 rp C 
 L ; : N 882 3616 268 4 rp C 
 L ; : N 1150 3503 3 113 rp C 
 L ; : N 1150 3616 3 4 rp C 
 L ; : N 1153 3616 1327 4 rp C 
 L ; : N 2480 3503 4 113 rp C 
 L ; : N 2480 3616 4 4 rp C 
 L ; : N 2484 3616 1220 4 rp C 
 L ; : N 3704 3503 3 113 rp C 
 L ; : N 3704 3616 3 4 rp C 
 L ; : N 3704 3616 3 4 rp C 
 L ; 633 3708 M ( )S 
LH
(%%[Page: 41]%%) = 
%%PageTrailer

%%Page: 42 42
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol 633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (42)[49  0]xS 
; 633 865 M ( )S 
F1S61 Ji 
633 1075 M (5.2)[53 28  0]xS 
768 1075 M ( )S 
866 1075 M (Control and Status Register Bits)[70 60 59 32 38 60 27 27 54 59 59 28 65 32 54 33 60 53 28 71 53 60 27 53 34 53 38 27 70 28 33  0]xS 
2364 1075 M ( )S 
F2S61 Ji 
633 1212 M ( )S 
633 1328 M (CSR, Modules C0100 through C0150)[70 53 70 25 24 93 48 55 53 28 42 38 25 70 48 49 49 48 25 33 53 43 50 53 49 54 24 70 49 48 49  0]xS 
F3S61 Ji 
2170 1328 M ( )S 
: N 587 1234 4 4 rp C 
 L ; : N 587 1234 4 4 rp C 
 L ; : N 591 1234 3588 4 rp C 
 L ; : N 4179 1234 3 4 rp C 
 L ; : N 4179 1234 3 4 rp C 
 L ; : N 587 1238 4 112 rp C 
 L ; : N 4179 1238 3 112 rp C 
 L ; 633 1442 M (0x0001)[48 50 49 48 49  0]xS 
926 1442 M ( )S 
1224 1442 M (Run Enable)[66 48 49 24 60 48 43 49 27  0]xS 
1681 1442 M ( )S 
: N 587 1350 4 4 rp C 
 L ; : N 591 1350 588 4 rp C 
 L ; : N 1179 1350 4 4 rp C 
 L ; : N 1183 1350 2996 4 rp C 
 L ; : N 4179 1350 3 4 rp C 
 L ; : N 587 1354 4 112 rp C 
 L ; : N 1179 1354 4 112 rp C 
 L ; : N 4179 1354 3 112 rp C 
 L ; 633 1554 M (0x0002)[48 50 49 48 49  0]xS 
926 1554 M ( )S 
1224 1554 M (New Run)[71 42 70 25 65 49  0]xS 
1594 1554 M ( )S 
: N 587 1466 4 112 rp C 
 L ; : N 1179 1466 4 112 rp C 
 L ; : N 4179 1466 3 112 rp C 
 L ; 633 1666 M (0x0004)[48 50 49 48 49  0]xS 
926 1666 M ( )S 
1224 1666 M (Unused, clear using CamacClear\(\))[71 48 49 38 43 48 25 24 43 27 43 44 32 24 49 38 27 50 47 25 65 43 76 42 43 66 27 43 42 34 32  0]xS 
2564 1666 M ( )S 
: N 587 1578 4 112 rp C 
 L ; : N 1179 1578 4 112 rp C 
 L ; : N 4179 1578 3 112 rp C 
 L ; 633 1778 M (0x0008)[48 50 49 48 49  0]xS 
926 1778 M ( )S 
1224 1778 M (LAM Enable)[59 71 86 24 59 50 43 48 28  0]xS 
1735 1778 M ( )S 
: N 587 1690 4 112 rp C 
 L ; : N 1179 1690 4 112 rp C 
 L ; : N 4179 1690 3 112 rp C 
 L ; 633 1894 M (0x0010)[48 50 49 48 49  0]xS 
926 1894 M ( )S 
1224 1894 M (DSP Reset)[71 53 54 24 66 43 38 43  0]xS 
1643 1894 M ( )S 
: N 587 1802 4 4 rp C 
 L ; : N 591 1802 588 4 rp C 
 L ; : N 1179 1802 4 4 rp C 
 L ; : N 1183 1802 2996 4 rp C 
 L ; : N 4179 1802 3 4 rp C 
 L ; : N 587 1806 4 112 rp C 
 L ; : N 1179 1806 4 112 rp C 
 L ; : N 4179 1806 3 112 rp C 
 L ; 633 2006 M (0x0020)[48 50 49 48 49  0]xS 
926 2006 M ( )S 
1224 2006 M (FP)[53  0]xS 
1332 2006 M (GA Reset)[71 70 24 65 43 38 43  0]xS 
1713 2006 M ( )S 
: N 587 1918 4 112 rp C 
 L ; : N 1179 1918 4 112 rp C 
 L ; : N 4179 1918 3 112 rp C 
 L ; 633 2118 M (0x0040)[48 50 49 48 49  0]xS 
926 2118 M ( )S 
1224 2118 M (Unused, clear using CamacClear\(\))[71 48 49 38 43 48 25 24 43 27 43 44 32 24 49 38 27 50 47 25 65 43 76 42 43 66 27 43 42 34 32  0]xS 
2564 2118 M ( )S 
: N 587 2030 4 112 rp C 
 L ; : N 1179 2030 4 112 rp C 
 L ; : N 4179 2030 3 112 rp C 
 L ; 633 2229 M (0x0080)[48 50 49 48 49  0]xS 
926 2229 M ( )S 
1224 2229 M (Synch Flag)[56 47 48 43 49 26 52 28 44  0]xS 
1664 2229 M ( )S 
: N 587 2142 4 111 rp C 
 L ; : N 1179 2142 4 111 rp C 
 L ; : N 4179 2142 3 111 rp C 
 L ; 633 2345 M (0x0100)[48 50 49 48 49  0]xS 
926 2345 M ( )S 
1224 2345 M (FPGA Download Error in channel 0)[53 55 71 70 24 70 49 70 48 28 48 43 49 24 61 32 32 48 33 24 28 49 24 43 49 42 49 49 43 27 24  0]xS 
2632 2345 M ( )S 
: N 587 2253 4 4 rp C 
 L ; : N 591 2253 588 4 rp C 
 L ; : N 1179 2253 4 4 rp C 
 L ; : N 1183 2253 2996 4 rp C 
 L ; : N 4179 2253 3 4 rp C 
 L ; : N 587 2257 4 113 rp C 
 L ; : N 1179 2257 4 113 rp C 
 L ; : N 4179 2257 3 113 rp C 
 L ; 633 2458 M (0x0200)[48 50 49 48 49  0]xS 
926 2458 M ( )S 
1224 2458 M (FPGA Download Error in channel 1)[53 55 71 70 24 70 49 70 48 28 48 43 49 24 61 32 32 48 33 24 28 49 24 43 49 42 49 49 43 27 24  0]xS 
2632 2458 M ( )S 
: N 587 2370 4 112 rp C 
 L ; : N 1179 2370 4 112 rp C 
 L ; : N 4179 2370 3 112 rp C 
 L ; 633 2570 M (0x0400)[48 50 49 48 49  0]xS 
926 2570 M ( )S 
1224 2570 M (FPGA Download Error in channel 2)[53 55 71 70 24 70 49 70 48 28 48 43 49 24 61 32 32 48 33 24 28 49 24 43 49 42 49 49 43 27 24  0]xS 
2632 2570 M ( )S 
: N 587 2482 4 112 rp C 
 L ; : N 1179 2482 4 112 rp C 
 L ; : N 4179 2482 3 112 rp C 
 L ; 633 2682 M (0x0800)[48 50 49 48 49  0]xS 
926 2682 M ( )S 
1224 2682 M (FPGA Download Error in channel 3)[53 55 71 70 24 70 49 70 48 28 48 43 49 24 61 32 32 48 33 24 28 49 24 43 49 42 49 49 43 27 24  0]xS 
2632 2682 M ( )S 
: N 587 2594 4 112 rp C 
 L ; : N 1179 2594 4 112 rp C 
 L ; : N 4179 2594 3 112 rp C 
 L ; 633 2798 M (0x1000)[48 50 49 48 49  0]xS 
926 2798 M ( )S 
1224 2798 M (DSP Error)[71 53 54 25 59 32 33 48  0]xS 
1631 2798 M ( )S 
: N 587 2706 4 4 rp C 
 L ; : N 591 2706 588 4 rp C 
 L ; : N 1179 2706 4 4 rp C 
 L ; : N 1183 2706 2996 4 rp C 
 L ; : N 4179 2706 3 4 rp C 
 L ; : N 587 2710 4 112 rp C 
 L ; : N 1179 2710 4 112 rp C 
 L ; : N 4179 2710 3 112 rp C 
 L ; 633 2910 M (0x20)[48 50 49  0]xS 
828 2910 M (00)[49  0]xS 
926 2910 M ( )S 
1224 2910 M (Run Active)[66 48 49 24 70 43 28 27 48  0]xS 
1670 2910 M ( )S 
: N 587 2822 4 112 rp C 
 L ; : N 1179 2822 4 112 rp C 
 L ; : N 4179 2822 3 112 rp C 
 L ; 633 3022 M (0x4000)[48 50 49 48 49  0]xS 
926 3022 M ( )S 
1224 3022 M (LAM Request, cleared by reading the word count register)[59 71 86 24 65 43 49 49 43 38 27 25 24 43 27 43 44 32 43 48 25 49 47 25 33 43 43 49 27 50 47 25
27 49 42 25 70 49 33 48 25 42 49 49 48 29 24 32 44 47 27 38 28 43  0]xS 
3470 3022 M ( )S 
: N 587 2934 4 112 rp C 
 L ; : N 1179 2934 4 112 rp C 
 L ; : N 4179 2934 3 112 rp C 
 L ; 633 3134 M (0x8000)[48 50 49 48 49  0]xS 
926 3134 M ( )S 
1224 3134 M (DGF)[71 71  0]xS 
1418 3134 M (-)S 
1450 3134 M (4C Live)[49 65 25 59 27 49  0]xS 
1767 3134 M ( )S 
: N 587 3046 4 112 rp C 
 L ; : N 587 3158 4 4 rp C 
 L ; : N 587 3158 4 4 rp C 
 L ; : N 591 3158 588 4 rp C 
 L ; : N 1179 3046 4 112 rp C 
 L ; : N 1179 3158 4 4 rp C 
 L ; : N 1183 3158 2996 4 rp C 
 L ; : N 4179 3046 3 112 rp C 
 L ; : N 4179 3158 3 4 rp C 
 L ; : N 4179 3158 3 4 rp C 
 L ; F2S50 Ji 
633 3284 M (Table )[53 41 45 23 36  0]xS 
852 3284 M (30)[41  0]xS 
933 3284 M (: Map of the Control and status register \(CSR\) of the revision)
[28 19 77 41 45 20 40 27 21 27 45 36 20 59 41 44 28 36 39 24 20 41 45 45 20 31 28 40 28 44 32 20
36 36 40 23 31 28 36 36 20 27 59 45 58 27 21 40 28 19 28 44 36 21 36 36 40 23 31 24 40  0]xS 
3058 3284 M (-)S 
3085 3284 M (C modules.)[59 20 67 41 45 45 23 35 32  0]xS 
3473 3284 M ( )S 
F3S61 Ji 
633 3440 M ( )S 
633 3552 M ( )S 
F2S61 Ji 
633 3670 M (CSR, revision)[70 53 70 25 24 44 43 48 28 38 27 49  0]xS 
1205 3670 M (-)S 
1237 3670 M (D)S 
F3S61 Ji 
1307 3670 M ( )S 
F2S61 Ji 
1332 3670 M (and)[49 55  0]xS 
F3S61 Ji 
1489 3670 M ( )S 
F2S61 Ji 
1514 3670 M (revision)[43 44 49 27 38 27 49  0]xS 
1844 3670 M (-)S 
1877 3670 M (E)S 
F3S61 Ji 
1942 3670 M ( )S 
F2S61 Ji 
1967 3670 M (modules:)[79 50 54 54 27 43 38  0]xS 
F3S61 Ji 
2344 3670 M ( )S 
: N 587 3576 4 4 rp C 
 L ; : N 587 3576 4 4 rp C 
 L ; : N 591 3576 3588 4 rp C 
 L ; : N 4179 3576 3 4 rp C 
 L ; : N 4179 3576 3 4 rp C 
 L ; : N 587 3580 4 112 rp C 
 L ; : N 4179 3580 3 112 rp C 
 L ; 633 3784 M (0x0001)[48 50 49 48 49  0]xS 
926 3784 M ( )S 
1041 3784 M (R)S 
1107 3784 M (unEna )[48 49 59 49 43  0]xS 
1379 3784 M ( )S 
1552 3784 M (Set to 1 to start data acquisition or 0 to stop.)[54 43 27 24 28 48 25 48 25 27 49 24 38 27 43 32 27 25 48 43 27 43 26 42 43 49 50 27 38 27 27 27
49 49 24 49 32 24 49 24 28 48 25 37 28 48 49  0]xS 
3270 3784 M ( )S 
1552 3896 M (Automatically cleared when DSP de)[71 48 27 49 75 43 27 27 44 43 27 29 46 26 42 28 42 43 33 43 49 24 71 49 43 48 25 70 54 54 24 49
 0]xS 
2969 3896 M (-)S 
3001 3896 M (asserts Active to end run.)[43 38 38 42 33 27 38 24 71 43 27 27 49 43 24 28 48 25 42 49 49 24 32 49 48  0]xS 
3987 3896 M ( )S 
: N 587 3692 4 4 rp C 
 L ; : N 591 3692 405 4 rp C 
 L ; : N 996 3692 4 4 rp C 
 L ; : N 1000 3692 507 4 rp C 
 L ; : N 1507 3692 4 4 rp C 
 L ; : N 1511 3692 2668 4 rp C 
 L ; : N 4179 3692 3 4 rp C 
 L ; : N 587 3696 4 224 rp C 
 L ; : N 996 3696 4 224 rp C 
 L ; : N 1507 3696 4 224 rp C 
 L ; : N 4179 3696 3 224 rp C 
 L ; 633 4008 M (0x0002)[48 50 49 48 49  0]xS 
926 4008 M ( )S 
1041 4008 M (NewRun)[71 42 70 66 48  0]xS 
1387 4008 M ( )S 
1552 4008 M (Set to 1 to perform run start)[54 43 27 24 28 48 25 48 25 27 49 24 49 42 33 32 49 32 75 26 32 48 49 24 38 28 42 33  0]xS 
2633 4008 M (-)S 
2665 4008 M (up actions such as clearing MCA )[49 48 25 43 43 28 27 48 49 38 24 38 49 43 49 24 43 38 24 43 27 44 43 32 27 50 46 26 85 66 70  0]xS 
1552 4120 M (spectra and statistics, 0 to resume run without clearing.)[38 49 43 43 27 32 43 25 43 49 48 25 38 27 43 27 27 38 28 27 43 38 24 24 49 24 27 49 24 33 42 38
49 76 43 24 32 49 49 24 70 27 27 49 49 48 28 24 43 27 44 43 32 27 50 47  0]xS 
3692 4120 M ( )S 
: N 587 3920 4 224 rp C 
 L ; : N 996 3920 4 224 rp C 
 L ; : N 1507 3920 4 224 rp C 
 L ; : N 4179 3920 3 224 rp C 
 L ; 633 4232 M (0x0)[48 50  0]xS 
780 4232 M (004)[48 49  0]xS 
926 4232 M ( )S 
1041 4232 M (Unused)[71 48 49 38 43  0]xS 
1338 4232 M ( )S 
1552 4232 M (Reserved for future use. )[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24  0]xS 
2512 4232 M ( )S 
: N 587 4144 4 112 rp C 
 L ; : N 996 4144 4 112 rp C 
 L ; : N 1507 4144 4 112 rp C 
 L ; : N 4179 4144 3 112 rp C 
 L ; 633 4344 M (0x0008)[48 50 49 48 49  0]xS 
926 4344 M ( )S 
1041 4344 M (EnaLAM)[60 49 43 59 71  0]xS 
1408 4344 M ( )S 
1552 4344 M (Set to enable LAM interrupts.  )[54 43 27 24 28 48 25 42 49 43 49 28 43 25 58 71 86 24 28 48 28 42 33 33 48 49 27 38 25 24  0]xS 
2766 4344 M ( )S 
: N 587 4256 4 112 rp C 
 L ; : N 996 4256 4 112 rp C 
 L ; : N 1507 4256 4 112 rp C 
 L ; : N 4179 4256 3 112 rp C 
 L ; 633 4459 M (0x0010)[48 50 49 48 49  0]xS 
926 4459 M ( )S 
1041 4459 M (DSPReset)[71 53 54 66 43 38 42  0]xS 
1436 4459 M ( )S 
1552 4459 M (Write only.  )[91 32 27 29 42 25 48 49 28 47 24 25  0]xS 
2043 4459 M ( )S 
1552 4571 M (Set to reset DSP processor to initiate program download)[54 43 27 24 28 48 25 32 43 39 42 28 24 70 55 53 24 49 32 50 43 42 38 39 49 32 25 27 48 25 27 49
27 27 27 43 28 42 25 48 32 50 47 33 44 75 24 49 49 70 49 27 49 43  0]xS 
3742 4571 M ( )S 
: N 587 4368 4 3 rp C 
 L ; : N 591 4368 405 3 rp C 
 L ; : N 996 4368 4 3 rp C 
 L ; : N 1000 4368 507 3 rp C 
 L ; : N 1507 4368 4 3 rp C 
 L ; : N 1511 4368 2668 3 rp C 
 L ; : N 4179 4368 3 3 rp C 
 L ; : N 587 4371 4 224 rp C 
 L ; : N 996 4371 4 224 rp C 
 L ; : N 1507 4371 4 224 rp C 
 L ; : N 4179 4371 3 224 rp C 
 L ; 633 4683 M (0x0020)[48 50 49 48 49  0]xS 
926 4683 M ( )S 
1041 4683 M (Unused)[71 48 49 38 43  0]xS 
1338 4683 M ( )S 
1552 4683 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3847 4683 M ( )S 
: N 587 4595 4 112 rp C 
 L ; : N 996 4595 4 112 rp C 
 L ; : N 1507 4595 4 112 rp C 
 L ; : N 4179 4595 3 112 rp C 
 L ; 633 4795 M (0x0040)[48 50 49 48 49  0]xS 
926 4795 M ( )S 
1041 4795 M (Un)[71  0]xS 
1160 4795 M (used)[49 38 43  0]xS 
1338 4795 M ( )S 
1552 4795 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3847 4795 M ( )S 
: N 587 4707 4 112 rp C 
 L ; : N 996 4707 4 112 rp C 
 L ; : N 1507 4707 4 112 rp C 
 L ; : N 4179 4707 3 112 rp C 
 L ; 633 4907 M (0x0080)[48 50 49 48 49  0]xS 
926 4907 M ( )S 
1041 4907 M (Unused)[71 48 49 38 43  0]xS 
1338 4907 M ( )S 
1552 4907 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3847 4907 M ( )S 
: N 587 4819 4 112 rp C 
 L ; : N 996 4819 4 112 rp C 
 L ; : N 1507 4819 4 112 rp C 
 L ; : N 4179 4819 3 112 rp C 
 L ; 633 5023 M (0x0100)[48 50 49 48 49  0]xS 
926 5023 M ( )S 
1041 5023 M (Unused)[71 48 49 38 43  0]xS 
1338 5023 M ( )S 
1552 5023 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3847 5023 M ( )S 
: N 587 4931 4 4 rp C 
 L ; : N 591 4931 405 4 rp C 
 L ; : N 996 4931 4 4 rp C 
 L ; : N 1000 4931 507 4 rp C 
 L ; : N 1507 4931 4 4 rp C 
 L ; : N 1511 4931 2668 4 rp C 
 L ; : N 4179 4931 3 4 rp C 
 L ; : N 587 4935 4 112 rp C 
 L ; : N 996 4935 4 112 rp C 
 L ; : N 1507 4935 4 112 rp C 
 L ; : N 4179 4935 3 112 rp C 
 L ; 633 5135 M (0x0200)[48 50 49 48 49  0]xS 
926 5135 M ( )S 
1041 5135 M (Unused)[71 48 49 38 43  0]xS 
1338 5135 M ( )S 
1552 5135 M (Reserved for future use. N)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25  0]xS 
2582 5135 M (ote difference to earlier modules)[49 27 43 24 49 27 32 33 42 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43
 0]xS 
3847 5135 M ( )S 
: N 587 5047 4 112 rp C 
 L ; : N 996 5047 4 112 rp C 
 L ; : N 1507 5047 4 112 rp C 
 L ; : N 4179 5047 3 112 rp C 
 L ; 633 5247 M (0x0400)[48 50 49 48 49  0]xS 
926 5247 M ( )S 
1041 5247 M (Unused)[71 48 49 38 43  0]xS 
1338 5247 M ( )S 
1552 5247 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3847 5247 M ( )S 
: N 587 5159 4 112 rp C 
 L ; : N 996 5159 4 112 rp C 
 L ; : N 1507 5159 4 112 rp C 
 L ; : N 4179 5159 3 112 rp C 
 L ; 633 5359 M (0x0800)[48 50 49 48 49  0]xS 
926 5359 M ( )S 
1041 5359 M (Unused)[71 48 49 38 43  0]xS 
1338 5359 M ( )S 
1552 5359 M (Reserved for future use. Note difference to earlier modules)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43 24 25 70 49 27 43 24 49 27
32 32 43 33 43 49 44 43 24 27 49 24 43 44 32 27 27 43 33 25 75 48 49 49 27 43  0]xS 
3847 5359 M ( )S 
: N 587 5271 4 112 rp C 
 L ; : N 996 5271 4 112 rp C 
 L ; : N 1507 5271 4 112 rp C 
 L ; : N 4179 5271 3 112 rp C 
 L ; 633 5475 M (0x1000)[48 50 49 48 49  0]xS 
926 5475 M ( )S 
1041 5475 M (DSPErr)[71 53 55 59 32  0]xS 
1343 5475 M ( )S 
1552 5475 M (Read only.  If set DSP has raised error flag.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 25 71 53 54 24 50 43 38 25 32 43 27 38 43
48 25 43 33 32 48 33 24 32 27 44 48  0]xS 
3247 5475 M ( )S 
: N 587 5383 4 4 rp C 
 L ; : N 591 5383 405 4 rp C 
 L ; : N 996 5383 4 4 rp C 
 L ; : N 1000 5383 507 4 rp C 
 L ; : N 1507 5383 4 4 rp C 
 L ; : N 1511 5383 2668 4 rp C 
 L ; : N 4179 5383 3 4 rp C 
 L ; : N 587 5387 4 112 rp C 
 L ; : N 996 5387 4 112 rp C 
 L ; : N 1507 5387 4 112 rp C 
 L ; : N 4179 5387 3 112 rp C 
 L ; 633 5587 M (0x2000)[48 50 49 48 49  0]xS 
926 5587 M ( )S 
1041 5587 M (Act)[71 42  0]xS 
1182 5587 M (ive)[27 49  0]xS 
1300 5587 M ( )S 
1552 5587 M (Read only.  If set there is a run in progress.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 25 27 48 43 33 43 25 27 39 24 43 24 32 49
49 24 27 49 24 49 32 50 47 33 43 38 38  0]xS 
3229 5587 M ( )S 
: N 587 5499 4 111 rp C 
 L ; : N 996 5499 4 111 rp C 
 L ; : N 1507 5499 4 111 rp C 
 L ; : N 4179 5499 3 111 rp C 
 L ; 633 5698 M (0x4000)[48 50 49 48 49  0]xS 
926 5698 M ( )S 
1041 5698 M (LAMState)[59 71 87 53 27 43 27  0]xS 
1451 5698 M ( )S 
1552 5698 M (Read only.  If set LAM is set internally.)[66 43 42 49 24 49 49 28 47 24 24 26 32 32 24 38 43 27 26 58 71 86 24 28 38 24 38 43 28 24 27 49
27 43 32 49 42 28 28 47  0]xS 
3103 5698 M ( )S 
: N 587 5610 4 112 rp C 
 L ; : N 996 5610 4 112 rp C 
 L ; : N 1507 5610 4 112 rp C 
 L ; : N 4179 5610 3 112 rp C 
 L ; 633 5810 M (0x8000)[48 50 49 48 49  0]xS 
926 5810 M ( )S 
1041 5810 M (Unused)[71 48 49 38 43  0]xS 
1338 5810 M ( )S 
1552 5810 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2487 5810 M ( )S 
: N 587 5722 4 112 rp C 
 L ; : N 587 5834 4 4 rp C 
 L ; : N 587 5834 4 4 rp C 
 L ; : N 591 5834 405 4 rp C 
 L ; : N 996 5722 4 112 rp C 
 L ; : N 996 5834 4 4 rp C 
 L ; : N 1000 5834 507 4 rp C 
 L ; : N 1507 5722 4 112 rp C 
 L ; : N 1507 5834 4 4 rp C 
 L ; : N 1511 5834 2668 4 rp C 
 L ; : N 4179 5722 3 112 rp C 
 L ; : N 4179 5834 3 4 rp C 
 L ; : N 4179 5834 3 4 rp C 
 L ; F2S50 Ji 
633 5961 M (Table )[53 41 45 23 36  0]xS 
852 5961 M (31)[41  0]xS 
933 5961 M (:  Map of the Control and status register \(CSR\) of the revision)
[28 19 20 78 40 45 21 40 27 20 27 45 36 21 58 41 45 27 35 41 23 20 41 44 45 21 32 27 40 27 45 32
20 36 37 39 23 32 27 36 36 21 27 58 45 58 28 19 40 28 21 27 45 36 20 36 36 40 23 32 22 41  0]xS 
3078 5961 M (-)S 
3105 5961 M (D and rev)[58 21 41 44 45 21 36 36  0]xS 
3447 5961 M (ision)[23 31 23 40  0]xS 
3609 5961 M (-)S 
3636 5961 M (E modules.)[54 20 68 40 45 45 23 36 32  0]xS 
4020 5961 M ( )S 
LH
(%%[Page: 42]%%) = 
%%PageTrailer

%%Page: 43 43
%%PageBoundingBox: 12 12 582 829
%%EndPageComments
%%BeginPageSetup
/DeviceRGB dup setcolorspace /colspABC exch def
mysetup concat colspRefresh
%%EndPageSetup

/DeviceGray dup setcolorspace /colspABC exch def
0 0 scol F3S61 Ji 
633 6301 M ( )S 
: 2336 6214 97 110 rc 2336 6301 M (43)[49  0]xS 
; F2S61 Ji 
633 867 M ( )S 
633 983 M (ICSR, revision)[38 70 53 70 25 24 44 43 48 28 38 27 48  0]xS 
1243 983 M (-)S 
1275 983 M (D)S 
F3S61 Ji 
1345 983 M ( )S 
F2S61 Ji 
1370 983 M (and)[49 55  0]xS 
F3S61 Ji 
1527 983 M ( )S 
F2S61 Ji 
1552 983 M (revision)[43 43 49 27 38 27 49  0]xS 
1881 983 M (-)S 
1914 983 M (E)S 
F3S61 Ji 
1979 983 M ( )S 
F2S61 Ji 
2004 983 M (modules:)[80 49 54 54 27 43 38  0]xS 
F3S61 Ji 
2381 983 M ( )S 
: N 587 889 4 4 rp C 
 L ; : N 587 889 4 4 rp C 
 L ; : N 591 889 3588 4 rp C 
 L ; : N 4179 889 3 4 rp C 
 L ; : N 4179 889 3 4 rp C 
 L ; : N 587 893 4 112 rp C 
 L ; : N 4179 893 3 112 rp C 
 L ; 633 1097 M (0x0001)[48 50 49 48 49  0]xS 
926 1097 M ( )S 
1114 1097 M (SystemFPGA)[56 47 38 27 44 76 52 55 70  0]xS 
1649 1097 M ( )S 
1808 1097 M (Set to reset/configure system FPGA. )[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 40 47 39 27 43 75 26 52 54
71 70 24  0]xS 
3257 1097 M ( )S 
1808 1208 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3232 1208 M ( )S 
: N 587 1005 4 4 rp C 
 L ; : N 591 1005 478 4 rp C 
 L ; : N 1069 1005 4 4 rp C 
 L ; : N 1073 1005 690 4 rp C 
 L ; : N 1763 1005 4 4 rp C 
 L ; : N 1767 1005 2412 4 rp C 
 L ; : N 4179 1005 3 4 rp C 
 L ; : N 587 1009 4 223 rp C 
 L ; : N 1069 1009 4 223 rp C 
 L ; : N 1763 1009 4 223 rp C 
 L ; : N 4179 1009 3 223 rp C 
 L ; 633 1320 M (0x0002)[48 50 49 48 49  0]xS 
926 1320 M ( )S 
1114 1320 M (Unused)[71 48 49 38 43  0]xS 
1411 1320 M ( )S 
1808 1320 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2743 1320 M ( )S 
: N 587 1232 4 112 rp C 
 L ; : N 1069 1232 4 112 rp C 
 L ; : N 1763 1232 4 112 rp C 
 L ; : N 4179 1232 3 112 rp C 
 L ; 633 1432 M ( )S 
657 1432 M ( )S 
1114 1432 M (Unused)[71 48 49 38 43  0]xS 
1411 1432 M ( )S 
1808 1432 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2743 1432 M ( )S 
: N 587 1344 4 112 rp C 
 L ; : N 1069 1344 4 112 rp C 
 L ; : N 1763 1344 4 112 rp C 
 L ; : N 4179 1344 3 112 rp C 
 L ; 633 1544 M (0x0008)[48 50 49 48 49  0]xS 
926 1544 M ( )S 
1114 1544 M (Unused)[71 48 49 38 43  0]xS 
1411 1544 M ( )S 
1808 1544 M (Reserved for f)[66 43 37 43 32 49 43 49 24 32 50 32 24  0]xS 
2364 1544 M (uture use.)[49 27 49 33 43 24 49 38 43  0]xS 
2743 1544 M ( )S 
: N 587 1456 4 112 rp C 
 L ; : N 1069 1456 4 112 rp C 
 L ; : N 1763 1456 4 112 rp C 
 L ; : N 4179 1456 3 112 rp C 
 L ; 633 1660 M (0x0010)[48 50 49 48 49  0]xS 
926 1660 M ( )S 
1114 1660 M (Fippi FPGA0)[53 27 49 49 27 26 53 54 70 70  0]xS 
1641 1660 M ( )S 
1808 1660 M (Set to reset/configure trigger/filter FPGA of channel0. )[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48 25  0]xS 
3944 1660 M ( )S 
1808 1772 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3232 1772 M ( )S 
: N 587 1568 4 4 rp C 
 L ; : N 591 1568 478 4 rp C 
 L ; : N 1069 1568 4 4 rp C 
 L ; : N 1073 1568 690 4 rp C 
 L ; : N 1763 1568 4 4 rp C 
 L ; : N 1767 1568 2412 4 rp C 
 L ; : N 4179 1568 3 4 rp C 
 L ; : N 587 1572 4 224 rp C 
 L ; : N 1069 1572 4 224 rp C 
 L ; : N 1763 1572 4 224 rp C 
 L ; : N 4179 1572 3 224 rp C 
 L ; 633 1884 M (0x0020)[48 50 49 48 49  0]xS 
926 1884 M ( )S 
1114 1884 M (Fippi FPGA1)[53 27 49 49 27 26 53 54 70 70  0]xS 
1641 1884 M ( )S 
1808 1884 M (Set to reset/configure trigger/filter FPGA of channel1.)[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48  0]xS 
3920 1884 M ( )S 
1808 1996 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3232 1996 M ( )S 
: N 587 1796 4 224 rp C 
 L ; : N 1069 1796 4 224 rp C 
 L ; : N 1763 1796 4 224 rp C 
 L ; : N 4179 1796 3 224 rp C 
 L ; 633 2108 M (0x0040)[48 50 49 48 49  0]xS 
926 2108 M ( )S 
1114 2108 M (Fippi FPGA2)[53 27 49 49 27 26 53 54 70 70  0]xS 
1641 2108 M ( )S 
1808 2108 M (Set to reset/configure trigger/filter FPGA of channel2.)[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48  0]xS 
3920 2108 M ( )S 
1808 2220 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3232 2220 M ( )S 
: N 587 2020 4 224 rp C 
 L ; : N 1069 2020 4 224 rp C 
 L ; : N 1763 2020 4 224 rp C 
 L ; : N 4179 2020 3 224 rp C 
 L ; 633 2332 M (0x0080)[48 50 49 48 49  0]xS 
926 2332 M ( )S 
1114 2332 M (Fippi FPGA3)[53 27 49 49 27 26 53 54 70 70  0]xS 
1641 2332 M ( )S 
1808 2332 M (Set to reset/configure trigger/filter FPGA of channel3.)[54 43 27 24 28 48 25 32 43 39 42 28 27 43 48 49 32 28 48 49 32 43 24 27 32 29 48 48 44 32 27 32
28 27 27 43 32 25 53 54 71 70 25 48 33 24 43 49 43 49 50 42 28 48  0]xS 
3920 2332 M ( )S 
1808 2444 M (Changes to 0 if download successful)[66 48 43 50 47 42 38 25 27 49 24 49 24 27 32 25 48 50 70 49 27 49 43 49 24 38 49 43 43 42 38 38
33 48  0]xS 
3232 2444 M ( )S 
: N 587 2244 4 224 rp C 
 L ; : N 1069 2244 4 224 rp C 
 L ; : N 1763 2244 4 224 rp C 
 L ; : N 4179 2244 3 224 rp C 
 L ; 633 2559 M (0x0100)[48 50 49 48 49  0]xS 
926 2559 M ( )S 
1114 2559 M (Switchbus0)[54 70 27 28 42 49 49 48 38  0]xS 
1568 2559 M ( )S 
1808 2559 M (Reserved)[66 43 37 43 32 49 43  0]xS 
2170 2559 M ( )S 
: N 587 2468 4 3 rp C 
 L ; : N 591 2468 478 3 rp C 
 L ; : N 1069 2468 4 3 rp C 
 L ; : N 1073 2468 690 3 rp C 
 L ; : N 1763 2468 4 3 rp C 
 L ; : N 1767 2468 2412 3 rp C 
 L ; : N 4179 2468 3 3 rp C 
 L ; : N 587 2471 4 113 rp C 
 L ; : N 1069 2471 4 113 rp C 
 L ; : N 1763 2471 4 113 rp C 
 L ; : N 4179 2471 3 113 rp C 
 L ; 633 2672 M (0x0200)[48 50 49 48 49  0]xS 
926 2672 M ( )S 
1114 2672 M (Switchbus1)[54 70 27 28 42 49 49 48 38  0]xS 
1568 2672 M ( )S 
1808 2672 M (Reser)[66 43 37 43  0]xS 
2029 2672 M (ved)[49 43  0]xS 
2170 2672 M ( )S 
: N 587 2584 4 112 rp C 
 L ; : N 1069 2584 4 112 rp C 
 L ; : N 1763 2584 4 112 rp C 
 L ; : N 4179 2584 3 112 rp C 
 L ; 633 2784 M (0x0400)[48 50 49 48 49  0]xS 
926 2784 M ( )S 
1114 2784 M (Switchbus2)[54 70 27 28 42 49 49 48 38  0]xS 
1568 2784 M ( )S 
1808 2784 M (Set to terminate DSP trigger bus with 100 Ohm)[54 43 27 24 28 48 25 27 43 33 75 27 49 43 27 43 24 71 55 53 24 28 32 28 49 47 44 32 25 48 49 38
24 70 28 27 48 25 48 49 49 24 70 49  0]xS 
3657 2784 M ( )S 
: N 587 2696 4 111 rp C 
 L ; : N 1069 2696 4 111 rp C 
 L ; : N 1763 2696 4 111 rp C 
 L ; : N 4179 2696 3 111 rp C 
 L ; 633 2895 M (0x0800)[48 50 49 48 49  0]xS 
926 2895 M ( )S 
1114 2895 M (Switchbus3)[54 70 27 28 42 49 49 48 38  0]xS 
1568 2895 M ( )S 
1808 2895 M (Reserved)[66 43 37 43 32 49 43  0]xS 
2170 2895 M ( )S 
: N 587 2807 4 112 rp C 
 L ; : N 1069 2807 4 112 rp C 
 L ; : N 1763 2807 4 112 rp C 
 L ; : N 4179 2807 3 112 rp C 
 L ; 633 3011 M (0x1000)[48 50 49 48 49  0]xS 
926 3011 M ( )S 
1114 3011 M (Switchbus4)[54 70 27 28 42 49 49 48 38  0]xS 
1568 3011 M ( )S 
1808 3011 M (Reserved)[66 43 37 43 32 49 43  0]xS 
2170 3011 M ( )S 
: N 587 2919 4 4 rp C 
 L ; : N 591 2919 478 4 rp C 
 L ; : N 1069 2919 4 4 rp C 
 L ; : N 1073 2919 690 4 rp C 
 L ; : N 1763 2919 4 4 rp C 
 L ; : N 1767 2919 2412 4 rp C 
 L ; : N 4179 2919 3 4 rp C 
 L ; : N 587 2923 4 113 rp C 
 L ; : N 1069 2923 4 113 rp C 
 L ; : N 1763 2923 4 113 rp C 
 L ; : N 4179 2923 3 113 rp C 
 L ; 633 3124 M (0x2000)[48 50 49 48 49  0]xS 
926 3124 M ( )S 
1114 3124 M (Switchbus5)[54 70 27 28 42 49 49 48 38  0]xS 
1568 3124 M ( )S 
1808 3124 M (Set to terminate fast trigger bus with 100 Ohm)[54 43 27 24 28 48 25 27 43 33 75 27 49 43 27 43 25 32 43 38 27 24 28 32 28 48 48 43 32 25 48 49
38 24 70 28 27 49 24 49 48 49 24 70 49  0]xS 
3618 3124 M ( )S 
: N 587 3036 4 112 rp C 
 L ; : N 1069 3036 4 112 rp C 
 L ; : N 1763 3036 4 112 rp C 
 L ; : N 4179 3036 3 112 rp C 
 L ; 633 3236 M (0x4000)[48 50 49 48 49  0]xS 
926 3236 M ( )S 
1114 3236 M (Unused)[71 48 49 38 43  0]xS 
1411 3236 M ( )S 
1808 3236 M (Reserved for future use.)[66 43 37 43 32 49 43 49 24 32 50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2743 3236 M ( )S 
: N 587 3148 4 112 rp C 
 L ; : N 1069 3148 4 112 rp C 
 L ; : N 1763 3148 4 112 rp C 
 L ; : N 4179 3148 3 112 rp C 
 L ; 633 3348 M (0x8000)[48 50 49 48 49  0]xS 
926 3348 M ( )S 
1114 3348 M (Unused)[71 48 49 38 43  0]xS 
1411 3348 M ( )S 
1808 3348 M (Reserved f)[66 43 37 43 32 49 43 49 24  0]xS 
2226 3348 M (or future use.)[50 32 24 32 49 27 49 33 43 24 49 38 43  0]xS 
2743 3348 M ( )S 
: N 587 3260 4 112 rp C 
 L ; : N 587 3372 4 4 rp C 
 L ; : N 587 3372 4 4 rp C 
 L ; : N 591 3372 478 4 rp C 
 L ; : N 1069 3260 4 112 rp C 
 L ; : N 1069 3372 4 4 rp C 
 L ; : N 1073 3372 690 4 rp C 
 L ; : N 1763 3260 4 112 rp C 
 L ; : N 1763 3372 4 4 rp C 
 L ; : N 1767 3372 2412 4 rp C 
 L ; : N 4179 3260 3 112 rp C 
 L ; : N 4179 3372 3 4 rp C 
 L ; : N 4179 3372 3 4 rp C 
 L ; F2S50 Ji 
633 3498 M (Table )[53 41 45 23 36  0]xS 
852 3498 M (32)[41  0]xS 
933 3498 M (:  Map of the Interface Control and status register \(ICSR\) of the revision)
[28 19 20 78 40 45 21 40 27 20 27 45 36 20 32 45 27 36 35 27 41 36 36 21 58 41 45 27 36 40 23 21
40 45 45 20 32 27 41 27 45 32 20 36 35 40 24 32 26 36 36 20 28 32 58 45 58 28 20 40 28 20 27 45
36 20 36 36 40 23 32 23 41  0]xS 
3446 3498 M (-)S 
3473 3498 M (D and revision)[58 20 41 44 45 21 36 36 41 22 32 22 41  0]xS 
3977 3498 M (-)S 
4004 3498 M (E )[54  0]xS 
633 3592 M (modules.)[67 41 45 44 24 36 32  0]xS 
942 3592 M ( )S 
F3S61 Ji 
633 3747 M ( )S 
LH
(%%[Page: 43]%%) = 
%%PageTrailer

%%Trailer
%%BoundingBox: 12 12 582 829
%%DocumentNeededResources: 
%%+ font Helvetica
%%+ font Helvetica-Bold
%%+ font Times-Bold
%%+ font Times-Roman
%%+ font Courier
%%+ font Times-Italic
%%+ font Symbol
%%+ font Palatino-Roman
%%DocumentSuppliedResources: 
%%+ procset Pscript_WinNT_ErrorHandler 5.0 0
%%+ procset Pscript_FatalError 5.0 0
%%+ procset Pscript_Win_Basic 5.0 0
%%+ procset Pscript_Win_Utils_L2 5.0 0
%%+ procset Pscript_Text 5.0 0
%%+ procset Pscript_Encoding256 5.0 0
%%+ procset Pscript_Win_Euro_L2 5.0 0
%%+ procset Pscript_Win_Dib_L2 5.0 0
%%+ procset Pscript_Win_GdiObject 5.0 0
%%+ procset Pscript_Win_GdiObject_L2 5.0 0
%%+ procset Pscript_T42Hdr 5.0 0
Pscript_WinNT_Incr dup /terminate get exec
ehsave restore
%%Pages: 43
(%%[LastPage]%%) = 
%%EOF
%-12345X@PJL EOJ
