Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: topLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topLevel"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : topLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd" into library work
Parsing entity <registerFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/programMemory.vhd" into library work
Parsing entity <programMemory>.
Parsing architecture <Behavioral> of entity <programmemory>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/programCounter.vhd" into library work
Parsing entity <programCounter>.
Parsing architecture <Behavioral> of entity <programcounter>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/pcIncrementor.vhd" into library work
Parsing entity <pcIncrementor>.
Parsing architecture <Behavioral> of entity <pcincrementor>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/opcodeDecode.vhd" into library work
Parsing entity <opcodeDecode>.
Parsing architecture <Behavioral> of entity <opcodedecode>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/immExtender.vhd" into library work
Parsing entity <immExtender>.
Parsing architecture <Behavioral> of entity <immextender>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/dataMemory.vhd" into library work
Parsing entity <dataMemory>.
Parsing architecture <Behavioral> of entity <datamemory>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd" into library work
Parsing entity <topLevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topLevel> (architecture <Behavioral>) from library <work>.

Elaborating entity <programCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <pcIncrementor> (architecture <Behavioral>) from library <work>.

Elaborating entity <programMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <dataMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <immExtender> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <opcodeDecode> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topLevel>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/topLevel.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <rdIn> created at line 29.
    Summary:
	inferred   7 Multiplexer(s).
Unit <topLevel> synthesized.

Synthesizing Unit <programCounter>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/programCounter.vhd".
    Found 32-bit register for signal <Output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <programCounter> synthesized.

Synthesizing Unit <pcIncrementor>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/pcIncrementor.vhd".
    Found 32-bit adder for signal <Input[31]_imm[31]_add_0_OUT> created at line 22.
    Found 32-bit adder for signal <Input[31]_GND_6_o_add_1_OUT> created at line 1253.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <pcIncrementor> synthesized.

Synthesizing Unit <programMemory>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/programMemory.vhd".
    Found 64x32-bit Read Only RAM for signal <_n0049>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <programMemory> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/registerFile.vhd".
    Found 32x32-bit dual-port RAM <Mram_x> for signal <x>.
    Summary:
	inferred   2 RAM(s).
Unit <registerFile> synthesized.

Synthesizing Unit <dataMemory>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/dataMemory.vhd".
    Found 32-bit register for signal <mem1>.
    Found 32-bit register for signal <mem2>.
    Found 32-bit register for signal <mem3>.
    Found 32-bit register for signal <mem4>.
    Found 32-bit register for signal <mem5>.
    Found 32-bit register for signal <mem6>.
    Found 32-bit register for signal <mem7>.
    Found 32-bit register for signal <mem8>.
    Found 32-bit register for signal <mem9>.
    Found 32-bit register for signal <mem10>.
    Found 32-bit register for signal <mem11>.
    Found 32-bit register for signal <mem12>.
    Found 32-bit register for signal <mem13>.
    Found 32-bit register for signal <mem14>.
    Found 32-bit register for signal <mem15>.
    Found 32-bit register for signal <mem0>.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <dataMemory> synthesized.

Synthesizing Unit <immExtender>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/immExtender.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <immExtender> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/ALU.vhd".
    Found 32-bit adder for signal <Input1[31]_Input2[31]_add_13_OUT> created at line 67.
    Found 32-bit subtractor for signal <Input1[31]_Input2[31]_sub_15_OUT<31:0>> created at line 69.
    Found 32-bit shifter logical left for signal <Input1[31]_Input2[4]_shift_left_17_OUT> created at line 2955
    Found 32-bit shifter logical right for signal <Input1[31]_Input2[4]_shift_right_27_OUT> created at line 2964
    Found 32-bit shifter logical left for signal <Input1[31]_Input2[3]_shift_left_28_OUT> created at line 2973
    Found 1-bit 7-to-1 multiplexer for signal <GND_11_o_Input2[31]_MUX_70_o> created at line 24.
    Found 32-bit 8-to-1 multiplexer for signal <GND_11_o_Input1[31]_mux_41_OUT> created at line 65.
    Found 32-bit comparator equal for signal <Input2[31]_Input1[31]_equal_2_o> created at line 25
    Found 32-bit comparator greater for signal <n0003> created at line 43
    Found 32-bit comparator greater for signal <n0005> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <opcodeDecode>.
    Related source file is "/home/Alex/Documents/dailyprojects/RV32Icore/opcodeDecode.vhd".
WARNING:Xst:647 - Input <func7<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <func7<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x2-bit Read Only RAM for signal <rdInMult>
    Summary:
	inferred   1 RAM(s).
	inferred  24 Multiplexer(s).
Unit <opcodeDecode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x2-bit single-port Read Only RAM                   : 1
 32x32-bit dual-port RAM                               : 2
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 17
 32-bit register                                       : 17
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 7-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 29
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <opcodeDecode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rdInMult> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 2-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rdInMult>      |          |
    -----------------------------------------------------------------------
Unit <opcodeDecode> synthesized (advanced).

Synthesizing (advanced) Unit <programMemory>.
INFO:Xst:3231 - The small RAM <Mram__n0049> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc<5:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <programMemory> synthesized (advanced).

Synthesizing (advanced) Unit <registerFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <rd>            |          |
    |     diA            | connected to signal <dataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs1>           |          |
    |     doB            | connected to signal <rd1>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <rd>            |          |
    |     diA            | connected to signal <dataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs2>           |          |
    |     doB            | connected to signal <rd2>           |          |
    -----------------------------------------------------------------------
Unit <registerFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x2-bit single-port distributed Read Only RAM       : 1
 32x32-bit dual-port distributed RAM                   : 2
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 544
 Flip-Flops                                            : 544
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 7-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 29
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topLevel> ...

Optimizing unit <dataMemory> ...

Optimizing unit <ALU> ...

Optimizing unit <opcodeDecode> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topLevel, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 544
 Flip-Flops                                            : 544

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1225
#      GND                         : 1
#      LUT1                        : 21
#      LUT2                        : 29
#      LUT3                        : 82
#      LUT4                        : 143
#      LUT5                        : 160
#      LUT6                        : 595
#      MUXCY                       : 91
#      MUXF7                       : 38
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 544
#      FDE                         : 544
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             544  out of  11440     4%  
 Number of Slice LUTs:                 1078  out of   5720    18%  
    Number used as Logic:              1030  out of   5720    18%  
    Number used as Memory:               48  out of   1440     3%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1571
   Number with an unused Flip Flop:    1027  out of   1571    65%  
   Number with an unused LUT:           493  out of   1571    31%  
   Number of fully used LUT-FF pairs:    51  out of   1571     3%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 558   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 17.611ns (Maximum Frequency: 56.783MHz)
   Minimum input arrival time before clock: 3.149ns
   Maximum output required time after clock: 12.729ns
   Maximum combinational path delay: 7.569ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.611ns (frequency: 56.783MHz)
  Total number of paths / destination ports: 78327891 / 1176
-------------------------------------------------------------------------
Delay:               17.611ns (Levels of Logic = 12)
  Source:            INSTANCE_PC/Output_3 (FF)
  Destination:       INSTANCE_REGFILE/Mram_x5 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: INSTANCE_PC/Output_3 to INSTANCE_REGFILE/Mram_x5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.637  INSTANCE_PC/Output_3 (INSTANCE_PC/Output_3)
     LUT6:I0->O           36   0.254   1.815  INSTANCE_PROGMEM/Mram__n004951 (INSTANCE_PROGMEM/_n0049<27>)
     LUT3:I0->O            1   0.235   0.682  INSTANCE_DECODE/Mmux_aluSecMult11_SW0 (N242)
     LUT6:I5->O           14   0.254   1.127  INSTANCE_DECODE/Mmux_aluSecMult11 (aluSecMult)
     LUT5:I4->O            1   0.254   0.790  Mmux_aluSecond11_SW1 (N247)
     LUT6:I4->O            1   0.250   0.000  INSTANCE_ALU/Maddsub_Input1[31]_Input1[31]_mux_15_OUT_lut<0> (INSTANCE_ALU/Maddsub_Input1[31]_Input1[31]_mux_15_OUT_lut<0>)
     XORCY:LI->O         102   0.149   2.215  INSTANCE_ALU/Maddsub_Input1[31]_Input1[31]_mux_15_OUT_xor<0> (INSTANCE_ALU/Input1[31]_Input1[31]_mux_15_OUT<0>)
     LUT6:I5->O            1   0.254   0.000  INSTANCE_ALU/Mmux_Output11_lut1 (INSTANCE_ALU/Mmux_Output11_lut1)
     MUXCY:S->O           71   0.427   1.984  INSTANCE_ALU/Mmux_Output11_cy1 (aluResult<0>)
     LUT6:I5->O           16   0.254   1.182  INSTANCE_DATAMEM/_n0855<5>1_1 (INSTANCE_DATAMEM/_n0855<5>1)
     LUT6:I5->O            2   0.254   0.725  Mmux_rdIn1711 (Mmux_rdIn1710)
     MUXF7:S->O            1   0.185   0.790  Mmux_rdIn1712_SW0_SW0 (N627)
     LUT6:I4->O            2   0.250   0.725  Mmux_rdIn1712 (rdIn<24>)
     RAM32M:DIA0               0.394          INSTANCE_REGFILE/Mram_x6
    ----------------------------------------
    Total                     17.611ns (3.939ns logic, 13.672ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.149ns (Levels of Logic = 1)
  Source:            enable (PAD)
  Destination:       INSTANCE_PC/Output_0 (FF)
  Destination Clock: clk rising

  Data Path: enable to INSTANCE_PC/Output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.328   1.519  enable_IBUF (enable_IBUF)
     FDE:CE                    0.302          INSTANCE_PC/Output_0
    ----------------------------------------
    Total                      3.149ns (1.630ns logic, 1.519ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 282 / 8
-------------------------------------------------------------------------
Offset:              12.729ns (Levels of Logic = 7)
  Source:            INSTANCE_PC/Output_31 (FF)
  Destination:       test<7> (PAD)
  Source Clock:      clk rising

  Data Path: INSTANCE_PC/Output_31 to test<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   1.259  INSTANCE_PC/Output_31 (INSTANCE_PC/Output_31)
     LUT6:I0->O            6   0.254   1.152  INSTANCE_PROGMEM/_n0050<31>1 (INSTANCE_PROGMEM/_n0050<31>)
     LUT6:I2->O           58   0.254   1.883  INSTANCE_PROGMEM/_n0050<31>5 (INSTANCE_PROGMEM/_n0050)
     LUT2:I1->O           19   0.254   1.260  INSTANCE_PROGMEM/Mmux_instruction101 (instr<18>)
     RAM32X1D:DPRA3->DPO    3   0.235   0.874  INSTANCE_REGFILE/Mram_x71 (rd1<30>)
     LUT4:I2->O            1   0.250   0.682  Mmux_test71 (Mmux_test7)
     LUT6:I5->O            1   0.254   0.681  Mmux_test72 (test_6_OBUF)
     OBUF:I->O                 2.912          test_6_OBUF (test<6>)
    ----------------------------------------
    Total                     12.729ns (4.938ns logic, 7.791ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Delay:               7.569ns (Levels of Logic = 4)
  Source:            btn3 (PAD)
  Destination:       test<7> (PAD)

  Data Path: btn3 to test<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.458  btn3_IBUF (btn3_IBUF)
     LUT4:I0->O            1   0.254   0.682  Mmux_test81 (Mmux_test8)
     LUT6:I5->O            1   0.254   0.681  Mmux_test82 (test_7_OBUF)
     OBUF:I->O                 2.912          test_7_OBUF (test<7>)
    ----------------------------------------
    Total                      7.569ns (4.748ns logic, 2.821ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.611|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.40 secs
 
--> 


Total memory usage is 377868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    5 (   0 filtered)

