// Seed: 1517421804
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_3;
  assign id_1 = (1 | !id_2 | 1'b0);
endmodule
