xpm_cdc.sv,systemverilog,xpm,../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_2_clk_wiz.v,verilog,xil_defaultlib,../../../../250606_TOP_VGA_Project_v2_0851.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_2.v,verilog,xil_defaultlib,../../../../250606_TOP_VGA_Project_v2_0851.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
