git clone --depth 1 --no-tags https://github.com/Danielbsb/Projeto_Processador_Programavel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90526468
git clone --depth 1 --no-tags https://github.com/hgeisse/flashprog-DE2-115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87689974
git clone --depth 1 --no-tags https://github.com/bqwer/lightpwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88249432
git clone --depth 1 --no-tags https://github.com/RadioDegustador/Digital_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89374846
git clone --depth 1 --no-tags https://github.com/mohabamroo/MIPS-processor-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88344345
git clone --depth 1 --no-tags https://github.com/Estebanelm/FPGASnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87362123
git clone --depth 1 --no-tags https://github.com/xuanyudo/Asembling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87457182
git clone --depth 1 --no-tags https://github.com/dr-ecker/attocore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87593844
git clone --depth 1 --no-tags https://github.com/SerEs35/FIR-Highpass-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93358238
git clone --depth 1 --no-tags https://github.com/John-JT/Proyecto-3-Grupo-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92595188
git clone --depth 1 --no-tags https://github.com/sappy5678/Digital_Project_Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92590428
git clone --depth 1 --no-tags https://github.com/YujiToshinaga/SMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90473115
git clone --depth 1 --no-tags https://github.com/vinamarora8/LCD-Spartan3E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89898683
git clone --depth 1 --no-tags https://github.com/evanbowman/SubBytes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89756924
git clone --depth 1 --no-tags https://github.com/k-leong/125lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91393914
git clone --depth 1 --no-tags https://github.com/juermili/getadi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90829660
git clone --depth 1 --no-tags https://github.com/billwang2012/myUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91064707
git clone --depth 1 --no-tags https://github.com/JuanSantacoloma/ProjectDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91181476
git clone --depth 1 --no-tags https://github.com/QDSNALEXWU/FROGGER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89551198
git clone --depth 1 --no-tags https://github.com/raibu/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89612671
git clone --depth 1 --no-tags https://github.com/trembelas95/lab06_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89615065
git clone --depth 1 --no-tags https://github.com/hikalium/fpga-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91894717
git clone --depth 1 --no-tags https://github.com/chan0123/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92639596
git clone --depth 1 --no-tags https://github.com/turtle11311/ICCAD_Contest_2017_CYC-D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92651920
git clone --depth 1 --no-tags https://github.com/rcjobson1/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93524938
git clone --depth 1 --no-tags https://github.com/bebrian458/YBSnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93796868
git clone --depth 1 --no-tags https://github.com/JerryLife/Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94079130
git clone --depth 1 --no-tags https://github.com/gusboling/COEN122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92468119
git clone --depth 1 --no-tags https://github.com/GovanifY/literate-broccoli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94120937
git clone --depth 1 --no-tags https://github.com/saphraxaeris/arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93669134
git clone --depth 1 --no-tags https://github.com/abdulkhan94/ASIC-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92132619
git clone --depth 1 --no-tags https://github.com/dgit200/Alu-and-Multiplexors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87471778
git clone --depth 1 --no-tags https://github.com/hau-tao/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89192367
git clone --depth 1 --no-tags https://github.com/ProdigiousMelon/Verilog-SingleCyle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87828379
git clone --depth 1 --no-tags https://github.com/sudumon/ColourBlockDetectorIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88011726
git clone --depth 1 --no-tags https://github.com/HanByulKim/SingleCycledCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87957428
git clone --depth 1 --no-tags https://github.com/ycjungSubhuman/Archhw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88346184
git clone --depth 1 --no-tags https://github.com/dsantamaria1/bist_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88386499
git clone --depth 1 --no-tags https://github.com/biyoknateesuwan/CacheImplementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89882833
git clone --depth 1 --no-tags https://github.com/michaelreda/MIPS-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87545537
git clone --depth 1 --no-tags https://github.com/drodriguez802/ICOM4215-Computer-Arcuitechture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87834239
git clone --depth 1 --no-tags https://github.com/fungb/Misc..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87869764
git clone --depth 1 --no-tags https://github.com/bsheridan94/AES-Core-Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88060860
git clone --depth 1 --no-tags https://github.com/gershtein/dtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94140197
git clone --depth 1 --no-tags https://github.com/dreamtalen/Bist_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92791872
git clone --depth 1 --no-tags https://github.com/Joseph2795/Proyecto-3-Grupo-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92364645
git clone --depth 1 --no-tags https://github.com/bleachwhb/eecs303.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91301386
git clone --depth 1 --no-tags https://github.com/visasu/Simon_Encryption_ASIC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92229042
git clone --depth 1 --no-tags https://github.com/AndressAndrade/ufba-verilog-laboratorioi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91967488
git clone --depth 1 --no-tags https://github.com/navidkhoshavi/Python-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93077179
git clone --depth 1 --no-tags https://github.com/MinHyeonPark/tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93119661
git clone --depth 1 --no-tags https://github.com/TuanGCS/bir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88832144
git clone --depth 1 --no-tags https://github.com/jmelchert/ECE551-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88878344
git clone --depth 1 --no-tags https://github.com/vighneshiyer/ee241b_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89104948
git clone --depth 1 --no-tags https://github.com/mpleonard/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89377788
git clone --depth 1 --no-tags https://github.com/jorgeibarra13/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90316463
git clone --depth 1 --no-tags https://github.com/TianyangChen/Xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90407272
git clone --depth 1 --no-tags https://github.com/OluwoleOyetoke/Verilog_Three_Lane_Junction_Traffic_Control_Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91089998
git clone --depth 1 --no-tags https://github.com/danomahoney/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91109972
git clone --depth 1 --no-tags https://github.com/steindaian/I2C-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90543893
git clone --depth 1 --no-tags https://github.com/Linqing-Fu/CPU-MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90644172
git clone --depth 1 --no-tags https://github.com/pepitoenpeligro/Digital-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90467758
git clone --depth 1 --no-tags https://github.com/manarsherif/Single-Cycle-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91260859
git clone --depth 1 --no-tags https://github.com/divayprakash/assign12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91726202
git clone --depth 1 --no-tags https://github.com/Estebanelm/MipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93265890
git clone --depth 1 --no-tags https://github.com/elvinlife/MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93923583
git clone --depth 1 --no-tags https://github.com/jitian40/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93924507
git clone --depth 1 --no-tags https://github.com/Davbs94/Proyecto_3_TallerDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93570517
git clone --depth 1 --no-tags https://github.com/yeyMelexis/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88541114
git clone --depth 1 --no-tags https://github.com/THTBa/5stage-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88587793
git clone --depth 1 --no-tags https://github.com/ydengxue/FloatAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88429004
git clone --depth 1 --no-tags https://github.com/yonhyun/Computer-Design-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88672401
git clone --depth 1 --no-tags https://github.com/eLimones/temp_verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88709563
git clone --depth 1 --no-tags https://github.com/zhoushanjinjie/green-NetFPGA-router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88027296
git clone --depth 1 --no-tags https://github.com/Shantanu25/FPAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88318613
git clone --depth 1 --no-tags https://github.com/IElgohary/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88074747
git clone --depth 1 --no-tags https://github.com/weizhangccnu/FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89114546
git clone --depth 1 --no-tags https://github.com/hypp/ledgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89791545
git clone --depth 1 --no-tags https://github.com/zgrankin/DD1_Project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88955799
git clone --depth 1 --no-tags https://github.com/mangakoji/BIN2BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89138327
git clone --depth 1 --no-tags https://github.com/hoanghuumanh95/Moore-1011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89675446
git clone --depth 1 --no-tags https://github.com/qingzengsong/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91182948
git clone --depth 1 --no-tags https://github.com/shashikedissanayake/Risk_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93921562
git clone --depth 1 --no-tags https://github.com/nyt15/ex10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94021501
git clone --depth 1 --no-tags https://github.com/MitaliBhiwande/Collision_Detection_of_3D-Printer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93446458
git clone --depth 1 --no-tags https://github.com/jgb218/digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93581040
git clone --depth 1 --no-tags https://github.com/jerin-tomy/Sudoku-For-FPGA-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87791980
git clone --depth 1 --no-tags https://github.com/nayakan/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87462764
git clone --depth 1 --no-tags https://github.com/jjose3/convnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87252840
git clone --depth 1 --no-tags https://github.com/Seifalla/Multi-Cycle-Implementation-of-a-Stack-Machine-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87645548
git clone --depth 1 --no-tags https://github.com/Want100Cookies/pingpong-o-matic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90243092
git clone --depth 1 --no-tags https://github.com/KoheiYamamoto/MultiCoreCPU-CountUp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90508365
git clone --depth 1 --no-tags https://github.com/chaitanyanivsarkar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91872756
git clone --depth 1 --no-tags https://github.com/enverbashirov/Basys-2.0-Assembly-Functionality.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92446444
git clone --depth 1 --no-tags https://github.com/tomtomtomtomtomtomtom/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92788126
git clone --depth 1 --no-tags https://github.com/haaguileraa/peripheral-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92551839
git clone --depth 1 --no-tags https://github.com/noclive32/5k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93150845
git clone --depth 1 --no-tags https://github.com/NRISC/NRISC-Aurora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91961879
git clone --depth 1 --no-tags https://github.com/Anusha-Vijay/double-buff-i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90703695
git clone --depth 1 --no-tags https://github.com/unfamiliar-tropic/architecture_pipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90768568
