============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:26:42 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5836 instances
RUN-0007 : 2445 luts, 1985 seqs, 791 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6974 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4753 nets have 2 pins
RUN-1001 : 1413 nets have [3 - 5] pins
RUN-1001 : 620 nets have [6 - 10] pins
RUN-1001 : 107 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5834 instances, 2445 luts, 1985 seqs, 1234 slices, 239 macros(1233 instances: 790 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27525, tnet num: 6972, tinst num: 5834, tnode num: 34002, tedge num: 45562.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.107965s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (100.1%)

RUN-1004 : used memory is 263 MB, reserved memory is 241 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.249739s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.66144e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5834.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13052e+06, overlap = 44
PHY-3002 : Step(2): len = 973432, overlap = 44.625
PHY-3002 : Step(3): len = 575971, overlap = 62.9375
PHY-3002 : Step(4): len = 528273, overlap = 67.9062
PHY-3002 : Step(5): len = 415549, overlap = 70.2188
PHY-3002 : Step(6): len = 378749, overlap = 96.9688
PHY-3002 : Step(7): len = 328804, overlap = 115.062
PHY-3002 : Step(8): len = 299443, overlap = 170.156
PHY-3002 : Step(9): len = 250900, overlap = 176.281
PHY-3002 : Step(10): len = 229809, overlap = 187.344
PHY-3002 : Step(11): len = 219096, overlap = 195.75
PHY-3002 : Step(12): len = 199593, overlap = 211.25
PHY-3002 : Step(13): len = 188279, overlap = 233.594
PHY-3002 : Step(14): len = 173263, overlap = 231.5
PHY-3002 : Step(15): len = 165854, overlap = 240.094
PHY-3002 : Step(16): len = 161023, overlap = 246.781
PHY-3002 : Step(17): len = 151944, overlap = 263.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04029e-05
PHY-3002 : Step(18): len = 161851, overlap = 197.531
PHY-3002 : Step(19): len = 167249, overlap = 184.531
PHY-3002 : Step(20): len = 166227, overlap = 168.625
PHY-3002 : Step(21): len = 174718, overlap = 157
PHY-3002 : Step(22): len = 182516, overlap = 127.5
PHY-3002 : Step(23): len = 191666, overlap = 105.75
PHY-3002 : Step(24): len = 187966, overlap = 109.406
PHY-3002 : Step(25): len = 181704, overlap = 108.25
PHY-3002 : Step(26): len = 179103, overlap = 99.4062
PHY-3002 : Step(27): len = 174590, overlap = 98.9062
PHY-3002 : Step(28): len = 169156, overlap = 89.0312
PHY-3002 : Step(29): len = 160241, overlap = 103.344
PHY-3002 : Step(30): len = 159203, overlap = 99.25
PHY-3002 : Step(31): len = 153670, overlap = 101.844
PHY-3002 : Step(32): len = 152644, overlap = 102.969
PHY-3002 : Step(33): len = 151251, overlap = 95
PHY-3002 : Step(34): len = 146449, overlap = 90.2188
PHY-3002 : Step(35): len = 146257, overlap = 90.0312
PHY-3002 : Step(36): len = 143092, overlap = 83.8125
PHY-3002 : Step(37): len = 142444, overlap = 86.3438
PHY-3002 : Step(38): len = 142237, overlap = 83.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08058e-05
PHY-3002 : Step(39): len = 141984, overlap = 79.9688
PHY-3002 : Step(40): len = 142342, overlap = 78.8438
PHY-3002 : Step(41): len = 143933, overlap = 76.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.16117e-05
PHY-3002 : Step(42): len = 146653, overlap = 75.7188
PHY-3002 : Step(43): len = 148378, overlap = 70.9375
PHY-3002 : Step(44): len = 158220, overlap = 57.5
PHY-3002 : Step(45): len = 165515, overlap = 53.6875
PHY-3002 : Step(46): len = 165731, overlap = 55.8438
PHY-3002 : Step(47): len = 166678, overlap = 57.3438
PHY-3002 : Step(48): len = 166231, overlap = 49.5938
PHY-3002 : Step(49): len = 164751, overlap = 47.625
PHY-3002 : Step(50): len = 164306, overlap = 49.5
PHY-3002 : Step(51): len = 165907, overlap = 46.875
PHY-3002 : Step(52): len = 166796, overlap = 55.2812
PHY-3002 : Step(53): len = 167113, overlap = 49.9062
PHY-3002 : Step(54): len = 164005, overlap = 48.9688
PHY-3002 : Step(55): len = 162768, overlap = 47.8125
PHY-3002 : Step(56): len = 163398, overlap = 42.75
PHY-3002 : Step(57): len = 162293, overlap = 43.9375
PHY-3002 : Step(58): len = 161582, overlap = 42.8125
PHY-3002 : Step(59): len = 160517, overlap = 40.2812
PHY-3002 : Step(60): len = 160170, overlap = 40.0312
PHY-3002 : Step(61): len = 158415, overlap = 36.7188
PHY-3002 : Step(62): len = 157704, overlap = 37.0312
PHY-3002 : Step(63): len = 157445, overlap = 38.8125
PHY-3002 : Step(64): len = 155497, overlap = 32.3125
PHY-3002 : Step(65): len = 154564, overlap = 36.6875
PHY-3002 : Step(66): len = 153946, overlap = 34.6875
PHY-3002 : Step(67): len = 154053, overlap = 32.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.32233e-05
PHY-3002 : Step(68): len = 154634, overlap = 32.3125
PHY-3002 : Step(69): len = 154919, overlap = 27.75
PHY-3002 : Step(70): len = 155095, overlap = 27.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000137446
PHY-3002 : Step(71): len = 155808, overlap = 32.125
PHY-3002 : Step(72): len = 155994, overlap = 32.125
PHY-3002 : Step(73): len = 159880, overlap = 31.625
PHY-3002 : Step(74): len = 164407, overlap = 28.625
PHY-3002 : Step(75): len = 163260, overlap = 26.375
PHY-3002 : Step(76): len = 163088, overlap = 21.875
PHY-3002 : Step(77): len = 162864, overlap = 21.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020497s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (609.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 204416, over cnt = 786(2%), over = 3634, worst = 38
PHY-1001 : End global iterations;  0.366169s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (192.0%)

PHY-1001 : Congestion index: top1 = 54.44, top5 = 39.00, top10 = 31.17, top15 = 26.55.
PHY-3001 : End congestion estimation;  0.469253s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (169.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155093s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.70743e-06
PHY-3002 : Step(78): len = 171592, overlap = 32.0938
PHY-3002 : Step(79): len = 172227, overlap = 34.5
PHY-3002 : Step(80): len = 160908, overlap = 51.875
PHY-3002 : Step(81): len = 160865, overlap = 52.5312
PHY-3002 : Step(82): len = 156474, overlap = 55.9062
PHY-3002 : Step(83): len = 156078, overlap = 55.875
PHY-3002 : Step(84): len = 154533, overlap = 59.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14149e-05
PHY-3002 : Step(85): len = 152767, overlap = 58.3125
PHY-3002 : Step(86): len = 152752, overlap = 59.0312
PHY-3002 : Step(87): len = 152850, overlap = 58.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.28297e-05
PHY-3002 : Step(88): len = 155260, overlap = 52.5938
PHY-3002 : Step(89): len = 155522, overlap = 52.5938
PHY-3002 : Step(90): len = 162320, overlap = 37.0625
PHY-3002 : Step(91): len = 164606, overlap = 30.5312
PHY-3002 : Step(92): len = 166648, overlap = 31.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 655/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 192944, over cnt = 758(2%), over = 3436, worst = 33
PHY-1001 : End global iterations;  0.319655s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (180.9%)

PHY-1001 : Congestion index: top1 = 52.35, top5 = 37.54, top10 = 30.33, top15 = 25.88.
PHY-3001 : End congestion estimation;  0.424959s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (161.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154872s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.67784e-05
PHY-3002 : Step(93): len = 166209, overlap = 213
PHY-3002 : Step(94): len = 166938, overlap = 207.125
PHY-3002 : Step(95): len = 168286, overlap = 178.906
PHY-3002 : Step(96): len = 168769, overlap = 174.938
PHY-3002 : Step(97): len = 169980, overlap = 144.188
PHY-3002 : Step(98): len = 171423, overlap = 133.25
PHY-3002 : Step(99): len = 172925, overlap = 112.812
PHY-3002 : Step(100): len = 170147, overlap = 109.469
PHY-3002 : Step(101): len = 169921, overlap = 109.844
PHY-3002 : Step(102): len = 169276, overlap = 106.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.35568e-05
PHY-3002 : Step(103): len = 171378, overlap = 103.469
PHY-3002 : Step(104): len = 171695, overlap = 103.25
PHY-3002 : Step(105): len = 176418, overlap = 88.0938
PHY-3002 : Step(106): len = 180146, overlap = 76.0312
PHY-3002 : Step(107): len = 175336, overlap = 82.5938
PHY-3002 : Step(108): len = 174650, overlap = 76.625
PHY-3002 : Step(109): len = 174650, overlap = 76.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107114
PHY-3002 : Step(110): len = 182803, overlap = 62.375
PHY-3002 : Step(111): len = 185612, overlap = 57.125
PHY-3002 : Step(112): len = 193401, overlap = 48.9062
PHY-3002 : Step(113): len = 192779, overlap = 48.2188
PHY-3002 : Step(114): len = 192689, overlap = 44.2188
PHY-3002 : Step(115): len = 191284, overlap = 41.5625
PHY-3002 : Step(116): len = 191189, overlap = 43.9062
PHY-3002 : Step(117): len = 191493, overlap = 44.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214227
PHY-3002 : Step(118): len = 195925, overlap = 42.25
PHY-3002 : Step(119): len = 198394, overlap = 40.3125
PHY-3002 : Step(120): len = 203498, overlap = 39.1562
PHY-3002 : Step(121): len = 205838, overlap = 38.2812
PHY-3002 : Step(122): len = 205222, overlap = 34.3438
PHY-3002 : Step(123): len = 204845, overlap = 34.6875
PHY-3002 : Step(124): len = 205067, overlap = 31.5
PHY-3002 : Step(125): len = 205242, overlap = 31.0938
PHY-3002 : Step(126): len = 204818, overlap = 34.0625
PHY-3002 : Step(127): len = 203979, overlap = 30.8125
PHY-3002 : Step(128): len = 203764, overlap = 30.4375
PHY-3002 : Step(129): len = 203828, overlap = 29.5
PHY-3002 : Step(130): len = 203381, overlap = 29.6562
PHY-3002 : Step(131): len = 203042, overlap = 27.25
PHY-3002 : Step(132): len = 202829, overlap = 27.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000428455
PHY-3002 : Step(133): len = 204989, overlap = 27
PHY-3002 : Step(134): len = 206391, overlap = 29.3438
PHY-3002 : Step(135): len = 208485, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000730184
PHY-3002 : Step(136): len = 209222, overlap = 28.375
PHY-3002 : Step(137): len = 210533, overlap = 27.2188
PHY-3002 : Step(138): len = 215569, overlap = 25.4062
PHY-3002 : Step(139): len = 219747, overlap = 22.7812
PHY-3002 : Step(140): len = 220752, overlap = 23.2188
PHY-3002 : Step(141): len = 221392, overlap = 22.625
PHY-3002 : Step(142): len = 221917, overlap = 23.9375
PHY-3002 : Step(143): len = 222011, overlap = 25.0312
PHY-3002 : Step(144): len = 222218, overlap = 23.9375
PHY-3002 : Step(145): len = 222205, overlap = 23.375
PHY-3002 : Step(146): len = 222030, overlap = 19.625
PHY-3002 : Step(147): len = 222055, overlap = 20.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00146037
PHY-3002 : Step(148): len = 223280, overlap = 20.3438
PHY-3002 : Step(149): len = 224512, overlap = 21.1875
PHY-3002 : Step(150): len = 225745, overlap = 22.2812
PHY-3002 : Step(151): len = 227902, overlap = 21.4688
PHY-3002 : Step(152): len = 229661, overlap = 21.2812
PHY-3002 : Step(153): len = 230461, overlap = 21.5312
PHY-3002 : Step(154): len = 231105, overlap = 19.6562
PHY-3002 : Step(155): len = 231295, overlap = 19.5938
PHY-3002 : Step(156): len = 230979, overlap = 19.0625
PHY-3002 : Step(157): len = 230867, overlap = 19.3438
PHY-3002 : Step(158): len = 231130, overlap = 18.0938
PHY-3002 : Step(159): len = 231228, overlap = 17.4375
PHY-3002 : Step(160): len = 231119, overlap = 17.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00286256
PHY-3002 : Step(161): len = 231769, overlap = 18.3438
PHY-3002 : Step(162): len = 232927, overlap = 18.7188
PHY-3002 : Step(163): len = 234095, overlap = 19.2188
PHY-3002 : Step(164): len = 235253, overlap = 19.1562
PHY-3002 : Step(165): len = 236760, overlap = 18.375
PHY-3002 : Step(166): len = 238536, overlap = 17.2188
PHY-3002 : Step(167): len = 238983, overlap = 17.2188
PHY-3002 : Step(168): len = 239062, overlap = 18.0312
PHY-3002 : Step(169): len = 239198, overlap = 18.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00484717
PHY-3002 : Step(170): len = 239468, overlap = 18.75
PHY-3002 : Step(171): len = 240018, overlap = 18.5625
PHY-3002 : Step(172): len = 240494, overlap = 18.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27525, tnet num: 6972, tinst num: 5834, tnode num: 34002, tedge num: 45562.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.183385s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.0%)

RUN-1004 : used memory is 300 MB, reserved memory is 280 MB, peak memory is 314 MB
OPT-1001 : Total overflow 152.75 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 78/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301072, over cnt = 838(2%), over = 2470, worst = 19
PHY-1001 : End global iterations;  0.481444s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (178.5%)

PHY-1001 : Congestion index: top1 = 37.74, top5 = 30.47, top10 = 26.98, top15 = 24.65.
PHY-1001 : End incremental global routing;  0.595951s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (162.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.179966s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.889918s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (142.2%)

OPT-1001 : Current memory(MB): used = 308, reserve = 289, peak = 314.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5820/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301072, over cnt = 838(2%), over = 2470, worst = 19
PHY-1002 : len = 308272, over cnt = 500(1%), over = 1292, worst = 12
PHY-1002 : len = 314944, over cnt = 187(0%), over = 406, worst = 10
PHY-1002 : len = 316928, over cnt = 33(0%), over = 82, worst = 10
PHY-1002 : len = 317744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.383498s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (175.2%)

PHY-1001 : Congestion index: top1 = 33.36, top5 = 27.40, top10 = 24.73, top15 = 22.95.
OPT-1001 : End congestion update;  0.503453s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (158.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136380s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.639995s wall, 0.875000s user + 0.062500s system = 0.937500s CPU (146.5%)

OPT-1001 : Current memory(MB): used = 311, reserve = 292, peak = 314.
OPT-1001 : End physical optimization;  2.770200s wall, 3.531250s user + 0.109375s system = 3.640625s CPU (131.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2445 LUT to BLE ...
SYN-4008 : Packed 2445 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 570 SEQ with LUT/SLICE
SYN-4006 : 1013 single LUT's are left
SYN-4006 : 393 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2838/5262 primitive instances ...
PHY-3001 : End packing;  0.267338s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3036 instances
RUN-1001 : 1432 mslices, 1432 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6015 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3754 nets have 2 pins
RUN-1001 : 1433 nets have [3 - 5] pins
RUN-1001 : 643 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3034 instances, 2864 slices, 239 macros(1233 instances: 790 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 239686, Over = 34.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3007/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 308952, over cnt = 330(0%), over = 466, worst = 4
PHY-1002 : len = 310144, over cnt = 209(0%), over = 261, worst = 4
PHY-1002 : len = 312296, over cnt = 70(0%), over = 87, worst = 4
PHY-1002 : len = 312992, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 313152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.558398s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (159.5%)

PHY-1001 : Congestion index: top1 = 32.46, top5 = 26.89, top10 = 24.11, top15 = 22.24.
PHY-3001 : End congestion estimation;  0.701005s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24281, tnet num: 6013, tinst num: 3034, tnode num: 29095, tedge num: 41866.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.341410s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.2%)

RUN-1004 : used memory is 318 MB, reserved memory is 299 MB, peak memory is 318 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.504036s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.22786e-05
PHY-3002 : Step(173): len = 227392, overlap = 32.5
PHY-3002 : Step(174): len = 219551, overlap = 35.75
PHY-3002 : Step(175): len = 211350, overlap = 44.25
PHY-3002 : Step(176): len = 207306, overlap = 46
PHY-3002 : Step(177): len = 205326, overlap = 49
PHY-3002 : Step(178): len = 202968, overlap = 50.25
PHY-3002 : Step(179): len = 202193, overlap = 50.5
PHY-3002 : Step(180): len = 201492, overlap = 48.5
PHY-3002 : Step(181): len = 200621, overlap = 47.25
PHY-3002 : Step(182): len = 200182, overlap = 49
PHY-3002 : Step(183): len = 199505, overlap = 47.75
PHY-3002 : Step(184): len = 199235, overlap = 49
PHY-3002 : Step(185): len = 198962, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104557
PHY-3002 : Step(186): len = 203683, overlap = 46.5
PHY-3002 : Step(187): len = 205275, overlap = 45.5
PHY-3002 : Step(188): len = 209200, overlap = 42.25
PHY-3002 : Step(189): len = 211303, overlap = 40.75
PHY-3002 : Step(190): len = 213749, overlap = 37.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000209114
PHY-3002 : Step(191): len = 217367, overlap = 31.5
PHY-3002 : Step(192): len = 220288, overlap = 30.25
PHY-3002 : Step(193): len = 229219, overlap = 21.5
PHY-3002 : Step(194): len = 228282, overlap = 24.5
PHY-3002 : Step(195): len = 227933, overlap = 24.75
PHY-3002 : Step(196): len = 226517, overlap = 24.5
PHY-3002 : Step(197): len = 226925, overlap = 24.75
PHY-3002 : Step(198): len = 227789, overlap = 27.75
PHY-3002 : Step(199): len = 228754, overlap = 26.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000418229
PHY-3002 : Step(200): len = 235550, overlap = 25.5
PHY-3002 : Step(201): len = 240860, overlap = 23.75
PHY-3002 : Step(202): len = 242949, overlap = 22.25
PHY-3002 : Step(203): len = 243578, overlap = 21
PHY-3002 : Step(204): len = 244345, overlap = 22
PHY-3002 : Step(205): len = 245455, overlap = 21.75
PHY-3002 : Step(206): len = 246947, overlap = 20
PHY-3002 : Step(207): len = 247648, overlap = 18.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000836458
PHY-3002 : Step(208): len = 250679, overlap = 17.75
PHY-3002 : Step(209): len = 255518, overlap = 15
PHY-3002 : Step(210): len = 258875, overlap = 15.25
PHY-3002 : Step(211): len = 261416, overlap = 13.5
PHY-3002 : Step(212): len = 263806, overlap = 12.25
PHY-3002 : Step(213): len = 264570, overlap = 13
PHY-3002 : Step(214): len = 265256, overlap = 14.5
PHY-3002 : Step(215): len = 265516, overlap = 15
PHY-3002 : Step(216): len = 265216, overlap = 14.75
PHY-3002 : Step(217): len = 265214, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00140403
PHY-3002 : Step(218): len = 267505, overlap = 14.25
PHY-3002 : Step(219): len = 269630, overlap = 15.25
PHY-3002 : Step(220): len = 273401, overlap = 12.75
PHY-3002 : Step(221): len = 275439, overlap = 11.5
PHY-3002 : Step(222): len = 275909, overlap = 11.75
PHY-3002 : Step(223): len = 276521, overlap = 11.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00230687
PHY-3002 : Step(224): len = 278115, overlap = 12.25
PHY-3002 : Step(225): len = 279857, overlap = 12.25
PHY-3002 : Step(226): len = 284296, overlap = 11.25
PHY-3002 : Step(227): len = 286939, overlap = 9.75
PHY-3002 : Step(228): len = 287658, overlap = 9
PHY-3002 : Step(229): len = 288489, overlap = 9.25
PHY-3002 : Step(230): len = 289695, overlap = 7.75
PHY-3002 : Step(231): len = 290587, overlap = 8.25
PHY-3002 : Step(232): len = 291412, overlap = 8.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00403654
PHY-3002 : Step(233): len = 292100, overlap = 8.25
PHY-3002 : Step(234): len = 293297, overlap = 8.25
PHY-3002 : Step(235): len = 294317, overlap = 8.5
PHY-3002 : Step(236): len = 295468, overlap = 8.5
PHY-3002 : Step(237): len = 297152, overlap = 8.75
PHY-3002 : Step(238): len = 298932, overlap = 8
PHY-3002 : Step(239): len = 299900, overlap = 8.75
PHY-3002 : Step(240): len = 300437, overlap = 8.75
PHY-3002 : Step(241): len = 301148, overlap = 8.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00660226
PHY-3002 : Step(242): len = 301534, overlap = 8.75
PHY-3002 : Step(243): len = 302783, overlap = 8.5
PHY-3002 : Step(244): len = 303718, overlap = 9
PHY-3002 : Step(245): len = 304339, overlap = 9.25
PHY-3002 : Step(246): len = 304910, overlap = 9.75
PHY-3002 : Step(247): len = 305713, overlap = 9.5
PHY-3002 : Step(248): len = 306456, overlap = 9.5
PHY-3002 : Step(249): len = 307315, overlap = 9.5
PHY-3002 : Step(250): len = 307831, overlap = 9.25
PHY-3002 : Step(251): len = 308408, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.874567s wall, 0.796875s user + 1.562500s system = 2.359375s CPU (269.8%)

PHY-3001 : Trial Legalized: Len = 314993
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 385760, over cnt = 402(1%), over = 634, worst = 8
PHY-1002 : len = 388024, over cnt = 225(0%), over = 304, worst = 5
PHY-1002 : len = 390304, over cnt = 59(0%), over = 72, worst = 3
PHY-1002 : len = 390728, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 391048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.900528s wall, 1.390625s user + 0.062500s system = 1.453125s CPU (161.4%)

PHY-1001 : Congestion index: top1 = 35.43, top5 = 30.11, top10 = 27.14, top15 = 25.08.
PHY-3001 : End congestion estimation;  1.050175s wall, 1.531250s user + 0.062500s system = 1.593750s CPU (151.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156750s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014628
PHY-3002 : Step(252): len = 287203, overlap = 5.75
PHY-3002 : Step(253): len = 273565, overlap = 11
PHY-3002 : Step(254): len = 268353, overlap = 8.5
PHY-3002 : Step(255): len = 266516, overlap = 7.5
PHY-3002 : Step(256): len = 264290, overlap = 5.75
PHY-3002 : Step(257): len = 263775, overlap = 6.25
PHY-3002 : Step(258): len = 262582, overlap = 6.5
PHY-3002 : Step(259): len = 262184, overlap = 7
PHY-3002 : Step(260): len = 261808, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009182s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.2%)

PHY-3001 : Legalized: Len = 266341, Over = 0
PHY-3001 : Spreading special nets. 23 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020283s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.1%)

PHY-3001 : 28 instances has been re-located, deltaX = 2, deltaY = 23, maxDist = 1.
PHY-3001 : Final: Len = 266635, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24281, tnet num: 6013, tinst num: 3034, tnode num: 29095, tedge num: 41866.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.387978s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (100.2%)

RUN-1004 : used memory is 319 MB, reserved memory is 301 MB, peak memory is 327 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1320/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 335952, over cnt = 395(1%), over = 610, worst = 7
PHY-1002 : len = 338184, over cnt = 209(0%), over = 285, worst = 7
PHY-1002 : len = 340120, over cnt = 91(0%), over = 114, worst = 5
PHY-1002 : len = 341304, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 341560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.768342s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (142.4%)

PHY-1001 : Congestion index: top1 = 33.81, top5 = 28.53, top10 = 25.60, top15 = 23.63.
PHY-1001 : End incremental global routing;  0.916473s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (134.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174471s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.207689s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (126.8%)

OPT-1001 : Current memory(MB): used = 323, reserve = 305, peak = 327.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5144/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043312s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.2%)

PHY-1001 : Congestion index: top1 = 33.81, top5 = 28.53, top10 = 25.60, top15 = 23.63.
OPT-1001 : End congestion update;  0.172463s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122492s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.0%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.295094s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 324, reserve = 306, peak = 327.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124420s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5144/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040821s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.6%)

PHY-1001 : Congestion index: top1 = 33.81, top5 = 28.53, top10 = 25.60, top15 = 23.63.
PHY-1001 : End incremental global routing;  0.160183s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.153280s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5144/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044909s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.4%)

PHY-1001 : Congestion index: top1 = 33.81, top5 = 28.53, top10 = 25.60, top15 = 23.63.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113371s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.657440s wall, 4.000000s user + 0.031250s system = 4.031250s CPU (110.2%)

RUN-1003 : finish command "place" in  23.259933s wall, 40.625000s user + 11.656250s system = 52.281250s CPU (224.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 281 MB, peak memory is 327 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3036 instances
RUN-1001 : 1432 mslices, 1432 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6015 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3754 nets have 2 pins
RUN-1001 : 1433 nets have [3 - 5] pins
RUN-1001 : 643 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24281, tnet num: 6013, tinst num: 3034, tnode num: 29095, tedge num: 41866.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.245021s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.4%)

RUN-1004 : used memory is 318 MB, reserved memory is 299 MB, peak memory is 352 MB
PHY-1001 : 1432 mslices, 1432 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329184, over cnt = 443(1%), over = 717, worst = 8
PHY-1002 : len = 331928, over cnt = 271(0%), over = 389, worst = 7
PHY-1002 : len = 334336, over cnt = 120(0%), over = 181, worst = 7
PHY-1002 : len = 336296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.766043s wall, 1.187500s user + 0.125000s system = 1.312500s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 33.81, top5 = 28.44, top10 = 25.58, top15 = 23.57.
PHY-1001 : End global routing;  0.895163s wall, 1.312500s user + 0.125000s system = 1.437500s CPU (160.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 349, reserve = 331, peak = 352.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 604, reserve = 589, peak = 604.
PHY-1001 : End build detailed router design. 3.912789s wall, 3.859375s user + 0.062500s system = 3.921875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.221045s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 637, reserve = 623, peak = 637.
PHY-1001 : End phase 1; 4.227294s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2393 net; 4.145340s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (99.9%)

PHY-1022 : len = 854992, over cnt = 127(0%), over = 127, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 641, reserve = 627, peak = 641.
PHY-1001 : End initial routed; 12.242570s wall, 23.031250s user + 0.312500s system = 23.343750s CPU (190.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4938(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.574991s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 648, reserve = 634, peak = 648.
PHY-1001 : End phase 2; 13.817624s wall, 24.593750s user + 0.312500s system = 24.906250s CPU (180.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 854992, over cnt = 127(0%), over = 127, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023917s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 854336, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.222562s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (126.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 854288, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.109706s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 854296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.074678s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4938(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.578267s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.740105s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 680, reserve = 667, peak = 680.
PHY-1001 : End phase 3; 2.921672s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (102.1%)

PHY-1003 : Routed, final wirelength = 854296
PHY-1001 : Current memory(MB): used = 681, reserve = 669, peak = 681.
PHY-1001 : End export database. 0.022192s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.8%)

PHY-1001 : End detail routing;  25.177692s wall, 35.937500s user + 0.390625s system = 36.328125s CPU (144.3%)

RUN-1003 : finish command "route" in  27.567267s wall, 38.718750s user + 0.531250s system = 39.250000s CPU (142.4%)

RUN-1004 : used memory is 616 MB, reserved memory is 602 MB, peak memory is 681 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5013   out of  19600   25.58%
#reg                     1988   out of  19600   10.14%
#le                      5406
  #lut only              3418   out of   5406   63.23%
  #reg only               393   out of   5406    7.27%
  #lut&reg               1595   out of   5406   29.50%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                        Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                             894
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                          191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                          45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                          37
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_32.q0                  21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_35.q0                  18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_22.f0     14
#8        u_image_process/wrreq                                      GCLK               lslice             u_camera_init/u_i2c_write/sel6_syn_1620.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                              9
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                          0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                          0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5406   |3779    |1234    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |795    |543     |173     |380     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |43      |0       |0       |
|    control1                          |control_interface                          |102    |67      |24      |47      |0       |0       |
|    data_path1                        |sdr_data_path                              |15     |15      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |66      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |66      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |24      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |26     |18      |0       |26      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |121    |86      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |121    |86      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |29      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |33      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |6      |6       |0       |3       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |62      |44      |35      |0       |0       |
|  u_camera_init                       |camera_init                                |584    |568     |9       |91      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |167    |166     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |53      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3561   |2315    |981     |1349    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |171    |116     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |160    |111     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |167    |110     |45      |76      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |101     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |917    |645     |251     |251     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |164    |107     |45      |63      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |2       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |154    |105     |45      |53      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |751    |456     |235     |281     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |520    |330     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |95     |65      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |101    |71      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |82     |52      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |58     |38      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |231    |126     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |763    |478     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |535    |345     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |91     |61      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |92     |62      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |102    |72      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |133     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |86     |39      |14      |62      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |346    |211     |92      |150     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |99      |47      |42      |0       |0       |
|      u_three_martix_2                |three_martix                               |199    |112     |45      |108     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |64     |64      |0       |35      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |172    |151     |10      |33      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3673  
    #2          2       629   
    #3          3       554   
    #4          4       202   
    #5        5-10      659   
    #6        11-50     142   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.87            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3034
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6015, pip num: 58411
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3104 valid insts, and 176327 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.548984s wall, 68.625000s user + 0.734375s system = 69.359375s CPU (1249.9%)

RUN-1004 : used memory is 640 MB, reserved memory is 638 MB, peak memory is 803 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_192642.log"
