Analysis & Synthesis report for hdmi_colorbar_top
Wed Oct 29 09:20:09 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated
 16. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 17. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 18. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 19. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 20. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 21. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 22. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 23. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 24. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 25. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 26. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 28. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 29. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 30. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 31. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated
 32. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: rom_bmp:u_rom_bmp|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: video_driver:u_video_driver
 35. Parameter Settings for User Entity Instance: video_display:u_video_display
 36. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b
 37. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g
 38. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r
 39. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 40. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 41. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 42. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 43. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 44. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 45. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 46. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 47. altpll Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk"
 50. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r"
 51. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g"
 52. Port Connectivity Checks: "video_driver:u_video_driver"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 29 09:20:09 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; hdmi_colorbar_top                               ;
; Top-level Entity Name              ; hdmi_colorbar_top                               ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 444                                             ;
;     Total combinational functions  ; 426                                             ;
;     Dedicated logic registers      ; 192                                             ;
; Total registers                    ; 208                                             ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 196,608                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL006YU256C8G    ;                    ;
; Top-level entity name                                            ; hdmi_colorbar_top  ; hdmi_colorbar_top  ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; ipcore/pll_clk/pll_clk.v         ; yes             ; User Wizard-Generated File   ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v   ;         ;
; ipcore/ddio_out/ddio_out.v       ; yes             ; User Wizard-Generated File   ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v ;         ;
; ipcore/rom_bmp.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/rom_bmp.v           ;         ;
; ../rtl/video_driver.v            ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_driver.v                   ;         ;
; ../rtl/video_display.v           ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_display.v                  ;         ;
; ../rtl/serializer_10_to_1.v      ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/serializer_10_to_1.v             ;         ;
; ../rtl/hdmi_colorbar_top.v       ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v              ;         ;
; ../rtl/dvi_transmitter_top.v     ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_transmitter_top.v            ;         ;
; ../rtl/dvi_encoder.v             ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v                    ;         ;
; ../rtl/asyn_rst_syn.v            ; yes             ; User Verilog HDL File        ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/asyn_rst_syn.v                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                      ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;         ;
; db/pll_clk_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/pll_clk_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;         ;
; db/altsyncram_3691.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/altsyncram_3691.tdf     ;         ;
; db/decode_88a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/decode_88a.tdf          ;         ;
; db/mux_tmb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/mux_tmb.tdf             ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                 ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                               ;         ;
; db/ddio_out_i9j.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/ddio_out_i9j.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 444                                                                                      ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 426                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 133                                                                                      ;
;     -- 3 input functions                    ; 124                                                                                      ;
;     -- <=2 input functions                  ; 169                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 293                                                                                      ;
;     -- arithmetic mode                      ; 133                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 208                                                                                      ;
;     -- Dedicated logic registers            ; 192                                                                                      ;
;     -- I/O registers                        ; 32                                                                                       ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 10                                                                                       ;
; Total memory bits                           ; 196608                                                                                   ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 226                                                                                      ;
; Total fan-out                               ; 2172                                                                                     ;
; Average fan-out                             ; 3.21                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |hdmi_colorbar_top                              ; 426 (1)             ; 192 (0)                   ; 196608      ; 0            ; 0       ; 0         ; 10   ; 0            ; |hdmi_colorbar_top                                                                                                                                                       ; hdmi_colorbar_top   ; work         ;
;    |dvi_transmitter_top:u_rgb2dvi_0|            ; 244 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0                                                                                                                       ; dvi_transmitter_top ; work         ;
;       |asyn_rst_syn:reset_syn|                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn                                                                                                ; asyn_rst_syn        ; work         ;
;       |dvi_encoder:encoder_b|                   ; 67 (67)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b                                                                                                 ; dvi_encoder         ; work         ;
;       |dvi_encoder:encoder_g|                   ; 67 (67)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g                                                                                                 ; dvi_encoder         ; work         ;
;       |dvi_encoder:encoder_r|                   ; 68 (68)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r                                                                                                 ; dvi_encoder         ; work         ;
;       |serializer_10_to_1:serializer_b|         ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                       ; serializer_10_to_1  ; work         ;
;          |ddio_out:u_ddio_out_n|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                 ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                               ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated   ; ddio_out_i9j        ; work         ;
;          |ddio_out:u_ddio_out_p|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                 ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                               ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated   ; ddio_out_i9j        ; work         ;
;       |serializer_10_to_1:serializer_clk|       ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                     ; serializer_10_to_1  ; work         ;
;          |ddio_out:u_ddio_out_n|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ; ddio_out_i9j        ; work         ;
;          |ddio_out:u_ddio_out_p|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ; ddio_out_i9j        ; work         ;
;       |serializer_10_to_1:serializer_g|         ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                       ; serializer_10_to_1  ; work         ;
;          |ddio_out:u_ddio_out_n|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                 ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                               ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated   ; ddio_out_i9j        ; work         ;
;          |ddio_out:u_ddio_out_p|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                 ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                               ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated   ; ddio_out_i9j        ; work         ;
;       |serializer_10_to_1:serializer_r|         ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                       ; serializer_10_to_1  ; work         ;
;          |ddio_out:u_ddio_out_n|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                 ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                               ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated   ; ddio_out_i9j        ; work         ;
;          |ddio_out:u_ddio_out_p|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                 ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                               ; altddio_out         ; work         ;
;                |ddio_out_i9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated   ; ddio_out_i9j        ; work         ;
;    |pll_clk:u_pll_clk|                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|pll_clk:u_pll_clk                                                                                                                                     ; pll_clk             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                             ; altpll              ; work         ;
;          |pll_clk_altpll:auto_generated|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                               ; pll_clk_altpll      ; work         ;
;    |rom_bmp:u_rom_bmp|                          ; 16 (0)              ; 4 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|rom_bmp:u_rom_bmp                                                                                                                                     ; rom_bmp             ; work         ;
;       |altsyncram:altsyncram_component|         ; 16 (0)              ; 4 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|rom_bmp:u_rom_bmp|altsyncram:altsyncram_component                                                                                                     ; altsyncram          ; work         ;
;          |altsyncram_3691:auto_generated|       ; 16 (0)              ; 4 (4)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated                                                                      ; altsyncram_3691     ; work         ;
;             |decode_88a:rden_decode|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated|decode_88a:rden_decode                                               ; decode_88a          ; work         ;
;             |mux_tmb:mux2|                      ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated|mux_tmb:mux2                                                         ; mux_tmb             ; work         ;
;    |video_display:u_video_display|              ; 50 (50)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|video_display:u_video_display                                                                                                                         ; video_display       ; work         ;
;    |video_driver:u_video_driver|                ; 115 (115)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar_top|video_driver:u_video_driver                                                                                                                           ; video_driver        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+
; rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32768        ; 6            ; --           ; --           ; 196608 ; logo.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                            ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|pll_clk:u_pll_clk                                                                       ; ipcore/pll_clk/pll_clk.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p   ; ipcore/ddio_out/ddio_out.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |hdmi_colorbar_top|rom_bmp:u_rom_bmp                                                                       ; ipcore/rom_bmp.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                                 ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[4] ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|de_q                             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_q                             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_reg                           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                           ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|de_reg                           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                           ;
; video_display:u_video_display|pixel_data[1..3]                                         ; Merged with video_display:u_video_display|pixel_data[0]                                            ;
; video_display:u_video_display|pixel_data[20..22]                                       ; Merged with video_display:u_video_display|pixel_data[23]                                           ;
; video_display:u_video_display|pixel_data[16..18]                                       ; Merged with video_display:u_video_display|pixel_data[19]                                           ;
; video_display:u_video_display|pixel_data[12..14]                                       ; Merged with video_display:u_video_display|pixel_data[15]                                           ;
; video_display:u_video_display|pixel_data[8..10]                                        ; Merged with video_display:u_video_display|pixel_data[11]                                           ;
; video_display:u_video_display|pixel_data[4..6]                                         ; Merged with video_display:u_video_display|pixel_data[7]                                            ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[2]           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[2]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[2]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[1]           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[1]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[1]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[0]           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[0]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[0]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[3] ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[1..3]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[1..3]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5..7]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[1..3]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5..7]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[5..7]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[2]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3,5,7,8]                 ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[2]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3,5,7,8]                 ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[6]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[2]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3,5,7,8]                 ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[0]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1,3,5]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[0]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1,3,5]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[0]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1,3,5]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                         ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0,1]                         ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                         ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[0,1]                         ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                         ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[0,1]                         ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                         ;
; Total Number of Removed Registers = 104                                                ;                                                                                                    ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                       ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 192   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 105   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; 33      ;
; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; 1       ;
; Total number of inverted registers = 2                         ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdmi_colorbar_top|video_display:u_video_display|pixel_data[11]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add16 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add16 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add16 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                               ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                            ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                             ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                               ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                            ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                             ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 15                        ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 3                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone 10 LP             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_bmp:u_rom_bmp|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 6                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; logo.mif             ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_3691      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:u_video_driver ;
+----------------+-------------+-------------------------------------------+
; Parameter Name ; Value       ; Type                                      ;
+----------------+-------------+-------------------------------------------+
; H_SYNC         ; 00000101000 ; Unsigned Binary                           ;
; H_BACK         ; 00011011100 ; Unsigned Binary                           ;
; H_DISP         ; 10100000000 ; Unsigned Binary                           ;
; H_FRONT        ; 00001101110 ; Unsigned Binary                           ;
; H_TOTAL        ; 11001110010 ; Unsigned Binary                           ;
; V_SYNC         ; 00000000101 ; Unsigned Binary                           ;
; V_BACK         ; 00000010100 ; Unsigned Binary                           ;
; V_DISP         ; 01011010000 ; Unsigned Binary                           ;
; V_FRONT        ; 00000000101 ; Unsigned Binary                           ;
; V_TOTAL        ; 01011101110 ; Unsigned Binary                           ;
+----------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_display:u_video_display ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; H_DISP         ; 01100100000 ; Unsigned Binary                             ;
; V_DISP         ; 01001011000 ; Unsigned Binary                             ;
; IMG_WIDTH      ; 00100000000 ; Unsigned Binary                             ;
; IMG_HEIGHT     ; 00010000000 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                      ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                      ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                      ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                     ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                     ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                     ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                     ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                     ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                     ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                     ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                     ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                     ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                     ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                        ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                              ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                              ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                     ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                     ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                     ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                                ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                       ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                       ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                       ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                ;
; WIDTH                  ; 1             ; Signed Integer                                                                                                                ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                                       ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                                       ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_i9j  ; Untyped                                                                                                                       ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; rom_bmp:u_rom_bmp|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 6                                                 ;
;     -- NUMWORDS_A                         ; 32768                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk" ;
+---------------------+-------+----------+------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                              ;
+---------------------+-------+----------+------------------------------------------------------+
; paralell_data[9..5] ; Input ; Info     ; Stuck at VCC                                         ;
; paralell_data[4..0] ; Input ; Info     ; Stuck at GND                                         ;
+---------------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                            ;
; c1   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                            ;
; c1   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "video_driver:u_video_driver" ;
+----------+--------+----------+--------------------------+
; Port     ; Type   ; Severity ; Details                  ;
+----------+--------+----------+--------------------------+
; data_req ; Output ; Info     ; Explicitly unconnected   ;
+----------+--------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 192                         ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 45                          ;
;     CLR SLD           ; 5                           ;
;     ENA CLR           ; 12                          ;
;     plain             ; 87                          ;
; cycloneiii_lcell_comb ; 432                         ;
;     arith             ; 133                         ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 51                          ;
;     normal            ; 299                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 133                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 3.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Oct 29 09:20:00 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_colorbar_top -c hdmi_colorbar_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk/pll_clk.v
    Info (12023): Found entity 1: pll_clk File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v
    Info (12023): Found entity 1: ddio_out File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_bmp.v
    Info (12023): Found entity 1: rom_bmp File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/rom_bmp.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/video_driver.v
    Info (12023): Found entity 1: video_driver File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_driver.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/video_display.v
    Info (12023): Found entity 1: video_display File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_display.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/serializer_10_to_1.v
    Info (12023): Found entity 1: serializer_10_to_1 File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/serializer_10_to_1.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/hdmi_colorbar_top.v
    Info (12023): Found entity 1: hdmi_colorbar_top File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/dvi_transmitter_top.v
    Info (12023): Found entity 1: dvi_transmitter_top File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_transmitter_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_2_hdmi/rtl/asyn_rst_syn.v
    Info (12023): Found entity 1: asyn_rst_syn File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/asyn_rst_syn.v Line: 23
Info (12127): Elaborating entity "hdmi_colorbar_top" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v Line: 62
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v Line: 107
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/pll_clk/pll_clk.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "15"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/pll_clk_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rom_bmp" for hierarchy "rom_bmp:u_rom_bmp" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_bmp:u_rom_bmp|altsyncram:altsyncram_component" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/rom_bmp.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom_bmp:u_rom_bmp|altsyncram:altsyncram_component" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/rom_bmp.v Line: 81
Info (12133): Instantiated megafunction "rom_bmp:u_rom_bmp|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/rom_bmp.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "logo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3691.tdf
    Info (12023): Found entity 1: altsyncram_3691 File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/altsyncram_3691.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_3691" for hierarchy "rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_88a.tdf
    Info (12023): Found entity 1: decode_88a File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/decode_88a.tdf Line: 22
Info (12128): Elaborating entity "decode_88a" for hierarchy "rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated|decode_88a:rden_decode" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/altsyncram_3691.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf
    Info (12023): Found entity 1: mux_tmb File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/mux_tmb.tdf Line: 22
Info (12128): Elaborating entity "mux_tmb" for hierarchy "rom_bmp:u_rom_bmp|altsyncram:altsyncram_component|altsyncram_3691:auto_generated|mux_tmb:mux2" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/altsyncram_3691.tdf Line: 41
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:u_video_driver" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v Line: 85
Warning (10230): Verilog HDL assignment warning at video_driver.v(95): truncated value with size 12 to match size of target (11) File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_driver.v Line: 95
Warning (10230): Verilog HDL assignment warning at video_driver.v(105): truncated value with size 12 to match size of target (11) File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_driver.v Line: 105
Info (12128): Elaborating entity "video_display" for hierarchy "video_display:u_video_display" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v Line: 97
Warning (10230): Verilog HDL assignment warning at video_display.v(32): truncated value with size 32 to match size of target (11) File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_display.v Line: 32
Warning (10230): Verilog HDL assignment warning at video_display.v(33): truncated value with size 32 to match size of target (11) File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/video_display.v Line: 33
Info (12128): Elaborating entity "dvi_transmitter_top" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/hdmi_colorbar_top.v Line: 114
Info (12128): Elaborating entity "asyn_rst_syn" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_transmitter_top.v Line: 60
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_transmitter_top.v Line: 72
Info (12128): Elaborating entity "serializer_10_to_1" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_transmitter_top.v Line: 103
Info (12128): Elaborating entity "ddio_out" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/serializer_10_to_1.v Line: 80
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v Line: 64
Info (12130): Elaborated megafunction instantiation "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v Line: 64
Info (12133): Instantiated megafunction "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/ipcore/ddio_out/ddio_out.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_i9j.tdf
    Info (12023): Found entity 1: ddio_out_i9j File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/prj_1006B/db/ddio_out_i9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_i9j" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_i9j:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (13000): Registers with preset signals will power-up high File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/asyn_rst_syn.v Line: 46
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add15~8" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 125
    Info (17048): Logic cell "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add17~8" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 125
    Info (17048): Logic cell "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add15~8" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 125
    Info (17048): Logic cell "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add17~8" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 125
    Info (17048): Logic cell "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add15~8" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 125
    Info (17048): Logic cell "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add17~8" File: C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_2_HDMI/rtl/dvi_encoder.v Line: 125
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 452 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Wed Oct 29 09:20:09 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:14


