// Seed: 229879966
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial
    if (1 !== 1) id_2 <= -1'h0;
    else id_4 <= -1;
  bit id_12, id_13;
  wire id_14;
  assign id_10 = id_3 - -1'b0;
  wire id_15;
  id_16(
      1
  );
  assign id_13 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_5, id_6, id_7 = -1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_1,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_4 = 1'b0;
  assign id_4 = id_6;
  reg  id_8 = id_5;
  wire id_9;
  wire id_10, id_11;
  assign id_8 = id_3(id_1);
  always @(posedge -1'h0) id_4 <= id_7;
endmodule
