

================================================================
== Vitis HLS Report for 'word_width_manual_Pipeline_WRITE'
================================================================
* Date:           Mon Jun  3 15:16:42 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409603|   409603|  4.096 ms|  4.096 ms|  409603|  409603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409601|   409601|         3|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      795|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      591|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      591|      876|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln70_1_fu_435_p2       |         +|   0|  0|   19|           8|           8|
    |add_ln70_fu_429_p2         |         +|   0|  0|   19|           8|           8|
    |add_ln885_1_fu_307_p2      |         +|   0|  0|    9|           2|           1|
    |add_ln885_2_fu_351_p2      |         +|   0|  0|    9|           2|           1|
    |add_ln885_fu_269_p2        |         +|   0|  0|    9|           2|           1|
    |i_fu_229_p2                |         +|   0|  0|   26|          19|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |ap_condition_430           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1064_1_fu_289_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1064_2_fu_313_p2    |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln1064_3_fu_327_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1064_4_fu_357_p2    |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln1064_5_fu_405_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln1064_fu_275_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln20_fu_223_p2        |      icmp|   0|  0|   14|          19|          18|
    |icmp_ln22_fu_244_p2        |      icmp|   0|  0|   10|           6|           2|
    |or_ln1064_1_fu_369_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1064_2_fu_375_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1064_fu_363_p2        |        or|   0|  0|    2|           1|           1|
    |p_Val2_1_fu_281_p3         |    select|   0|  0|   24|           1|          24|
    |p_Val2_2_fu_319_p3         |    select|   0|  0|   24|           1|          24|
    |p_Val2_3_fu_397_p3         |    select|   0|  0|   24|           1|          24|
    |select_ln1064_1_fu_389_p3  |    select|   0|  0|   24|           1|          24|
    |select_ln1064_fu_381_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln22_3_fu_487_p3    |    select|   0|  0|  492|           1|           1|
    |select_ln22_fu_411_p3      |    select|   0|  0|    2|           1|           1|
    |t_V_1_fu_295_p3            |    select|   0|  0|    2|           1|           1|
    |t_V_2_fu_333_p3            |    select|   0|  0|    2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  795|          94|         181|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1    |   9|          2|   19|         38|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_V_fu_112                |   9|          2|   19|         38|
    |p_Val2_s_fu_116           |   9|          2|   24|         48|
    |phi_ln22_fu_104           |   9|          2|  504|       1008|
    |t_V_fu_108                |   9|          2|    2|          4|
    |x_read3_V_flag_0_reg_184  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|  572|       1144|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln70_1_reg_573                |    8|   0|    8|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_V_fu_112                        |   19|   0|   19|          0|
    |icmp_ln20_reg_549                 |    1|   0|    1|          0|
    |icmp_ln20_reg_549_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln22_reg_558                 |    1|   0|    1|          0|
    |icmp_ln22_reg_558_pp0_iter1_reg   |    1|   0|    1|          0|
    |p_Val2_s_fu_116                   |   24|   0|   24|          0|
    |phi_ln22_fu_104                   |  504|   0|  504|          0|
    |t_V_fu_108                        |    2|   0|    2|          0|
    |x_read3_V_flag_0_reg_184          |    1|   0|    1|          0|
    |x_read3_V_new_0_fu_120            |   24|   0|   24|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  591|   0|  591|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA             |  out|  512|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA             |   in|  512|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|    9|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                              gmem|       pointer|
|x_read3_V_load               |   in|   24|     ap_none|                    x_read3_V_load|        scalar|
|x_sel_rd_V_load              |   in|    2|     ap_none|                   x_sel_rd_V_load|        scalar|
|sext_ln20                    |   in|   58|     ap_none|                         sext_ln20|        scalar|
|x_read3_V_flag_0_out         |  out|    1|      ap_vld|              x_read3_V_flag_0_out|       pointer|
|x_read3_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|              x_read3_V_flag_0_out|       pointer|
|x_read3_V_new_0_out          |  out|   24|      ap_vld|               x_read3_V_new_0_out|       pointer|
|x_read3_V_new_0_out_ap_vld   |  out|    1|      ap_vld|               x_read3_V_new_0_out|       pointer|
|t_V_out                      |  out|    2|      ap_vld|                           t_V_out|       pointer|
|t_V_out_ap_vld               |  out|    1|      ap_vld|                           t_V_out|       pointer|
|x_x_V_address0               |  out|   19|   ap_memory|                             x_x_V|         array|
|x_x_V_ce0                    |  out|    1|   ap_memory|                             x_x_V|         array|
|x_x_V_q0                     |   in|   24|   ap_memory|                             x_x_V|         array|
+-----------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln22 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 7 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 8 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 9 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read3_V_new_0 = alloca i32 1"   --->   Operation 10 'alloca' 'x_read3_V_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln20_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln20"   --->   Operation 11 'read' 'sext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_sel_rd_V_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_sel_rd_V_load"   --->   Operation 12 'read' 'x_sel_rd_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x_read3_V_load"   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln20_cast = sext i58 %sext_ln20_read"   --->   Operation 14 'sext' 'sext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %x_x_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i24 %x_read, i24 %p_Val2_s"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %i_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 %x_sel_rd_V_load_read, i2 %t_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i504 0, i504 %phi_ln22"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_V_1 = load i19 %i_V" [../src/word_width_manual.cpp:20]   --->   Operation 22 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "%icmp_ln20 = icmp_eq  i19 %i_V_1, i19 409600" [../src/word_width_manual.cpp:20]   --->   Operation 23 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "%i = add i19 %i_V_1, i19 1" [../src/word_width_manual.cpp:22]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split7_ifconv, void %.loopexit.loopexit95.exitStub" [../src/word_width_manual.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i19 %i_V_1" [../src/word_width_manual.cpp:20]   --->   Operation 26 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i19 %i_V_1"   --->   Operation 27 'zext' 'zext_ln587' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_x_V_addr = getelementptr i24 %x_x_V, i64 0, i64 %zext_ln587" [../src/ww_read_mem.hpp:20]   --->   Operation 28 'getelementptr' 'x_x_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%x_x_V_load = load i19 %x_x_V_addr" [../src/ww_read_mem.hpp:20]   --->   Operation 29 'load' 'x_x_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 409600> <RAM>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%icmp_ln22 = icmp_eq  i6 %trunc_ln20, i6 63" [../src/word_width_manual.cpp:22]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge, void" [../src/word_width_manual.cpp:22]   --->   Operation 31 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln22 = store i19 %i, i19 %i_V" [../src/word_width_manual.cpp:22]   --->   Operation 32 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_read3_V_flag_0 = phi i1 0, void %newFuncRoot, i1 %or_ln1064_2, void %_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge"   --->   Operation 33 'phi' 'x_read3_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln20_cast" [../src/word_width_manual.cpp:20]   --->   Operation 35 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%t_V_load = load i2 %t_V"   --->   Operation 37 'load' 't_V_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_load = load i24 %p_Val2_s"   --->   Operation 38 'load' 'p_Val2_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_read3_V_new_0_load_1 = load i24 %x_read3_V_new_0"   --->   Operation 39 'load' 'x_read3_V_new_0_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.62ns)   --->   "%add_ln885 = add i2 %t_V_load, i2 1"   --->   Operation 40 'add' 'add_ln885' <Predicate = (!icmp_ln20)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%icmp_ln1064 = icmp_eq  i2 %t_V_load, i2 0"   --->   Operation 41 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (1.29ns)   --->   "%x_x_V_load = load i19 %x_x_V_addr" [../src/ww_read_mem.hpp:20]   --->   Operation 42 'load' 'x_x_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 409600> <RAM>
ST_2 : Operation 43 [1/1] (0.31ns)   --->   "%p_Val2_1 = select i1 %icmp_ln1064, i24 %x_x_V_load, i24 %p_Val2_load"   --->   Operation 43 'select' 'p_Val2_1' <Predicate = (!icmp_ln20)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%icmp_ln1064_1 = icmp_eq  i2 %add_ln885, i2 3"   --->   Operation 44 'icmp' 'icmp_ln1064_1' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.34ns)   --->   "%t_V_1 = select i1 %icmp_ln1064_1, i2 0, i2 %add_ln885" [../src/ww_read_mem.hpp:22]   --->   Operation 45 'select' 't_V_1' <Predicate = (!icmp_ln20)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V = trunc i24 %p_Val2_1"   --->   Operation 46 'trunc' 'tmp_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.62ns)   --->   "%add_ln885_1 = add i2 %t_V_1, i2 1"   --->   Operation 47 'add' 'add_ln885_1' <Predicate = (!icmp_ln20)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.39ns)   --->   "%icmp_ln1064_2 = icmp_eq  i2 %t_V_1, i2 0"   --->   Operation 48 'icmp' 'icmp_ln1064_2' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.31ns)   --->   "%p_Val2_2 = select i1 %icmp_ln1064_2, i24 %x_x_V_load, i24 %p_Val2_1"   --->   Operation 49 'select' 'p_Val2_2' <Predicate = (!icmp_ln20)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%icmp_ln1064_3 = icmp_eq  i2 %add_ln885_1, i2 3"   --->   Operation 50 'icmp' 'icmp_ln1064_3' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.34ns)   --->   "%t_V_2 = select i1 %icmp_ln1064_3, i2 0, i2 %add_ln885_1" [../src/ww_read_mem.hpp:22]   --->   Operation 51 'select' 't_V_2' <Predicate = (!icmp_ln20)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_2, i32 8, i32 15"   --->   Operation 52 'partselect' 'tmp_V_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.62ns)   --->   "%add_ln885_2 = add i2 %t_V_2, i2 1"   --->   Operation 53 'add' 'add_ln885_2' <Predicate = (!icmp_ln20)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.39ns)   --->   "%icmp_ln1064_4 = icmp_eq  i2 %t_V_2, i2 0"   --->   Operation 54 'icmp' 'icmp_ln1064_4' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.14ns)   --->   "%or_ln1064 = or i1 %icmp_ln1064_2, i1 %icmp_ln1064_4"   --->   Operation 55 'or' 'or_ln1064' <Predicate = (!icmp_ln20)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln1064_2)   --->   "%or_ln1064_1 = or i1 %or_ln1064, i1 %icmp_ln1064"   --->   Operation 56 'or' 'or_ln1064_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln1064_2 = or i1 %x_read3_V_flag_0, i1 %or_ln1064_1"   --->   Operation 57 'or' 'or_ln1064_2' <Predicate = (!icmp_ln20)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%select_ln1064 = select i1 %icmp_ln1064, i24 %x_x_V_load, i24 %x_read3_V_new_0_load_1"   --->   Operation 58 'select' 'select_ln1064' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.31ns) (out node of the LUT)   --->   "%select_ln1064_1 = select i1 %or_ln1064, i24 %x_x_V_load, i24 %select_ln1064"   --->   Operation 59 'select' 'select_ln1064_1' <Predicate = (!icmp_ln20)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.31ns)   --->   "%p_Val2_3 = select i1 %icmp_ln1064_4, i24 %x_x_V_load, i24 %p_Val2_2"   --->   Operation 60 'select' 'p_Val2_3' <Predicate = (!icmp_ln20)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.39ns)   --->   "%icmp_ln1064_5 = icmp_eq  i2 %add_ln885_2, i2 3"   --->   Operation 61 'icmp' 'icmp_ln1064_5' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.34ns)   --->   "%select_ln22 = select i1 %icmp_ln1064_5, i2 0, i2 %add_ln885_2" [../src/ww_read_mem.hpp:22]   --->   Operation 62 'select' 'select_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_3, i32 16, i32 23"   --->   Operation 63 'partselect' 'tmp_V_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V_1, i8 %tmp_V"   --->   Operation 64 'add' 'add_ln70' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_2"   --->   Operation 65 'add' 'add_ln70_1' <Predicate = (!icmp_ln20)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln1064 = store i24 %select_ln1064_1, i24 %x_read3_V_new_0"   --->   Operation 66 'store' 'store_ln1064' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln1064 = store i24 %p_Val2_3, i24 %p_Val2_s"   --->   Operation 67 'store' 'store_ln1064' <Predicate = (!icmp_ln20)> <Delay = 0.46>
ST_2 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln22 = store i2 %select_ln22, i2 %t_V" [../src/ww_read_mem.hpp:22]   --->   Operation 68 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.46>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i2 %t_V"   --->   Operation 81 'load' 't_V_load_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%x_read3_V_new_0_load = load i24 %x_read3_V_new_0"   --->   Operation 82 'load' 'x_read3_V_new_0_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln1064 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_read3_V_flag_0_out, i1 %x_read3_V_flag_0"   --->   Operation 83 'write' 'write_ln1064' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %x_read3_V_new_0_out, i24 %x_read3_V_new_0_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %t_V_out, i2 %t_V_load_1"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln22_load_1 = load i504 %phi_ln22" [../src/word_width_manual.cpp:22]   --->   Operation 69 'load' 'phi_ln22_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 70 'specpipeline' 'specpipeline_ln321' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 71 'specloopname' 'specloopname_ln321' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %add_ln70_1, i504 %phi_ln22_load_1" [../src/word_width_manual.cpp:22]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [../src/word_width_manual.cpp:22]   --->   Operation 73 'write' 'write_ln22' <Predicate = (icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge" [../src/word_width_manual.cpp:22]   --->   Operation 74 'br' 'br_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%phi_ln22_load = load i504 %phi_ln22"   --->   Operation 75 'load' 'phi_ln22_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %phi_ln22_load, i32 8, i32 503"   --->   Operation 76 'partselect' 'tmp' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %add_ln70_1, i496 %tmp"   --->   Operation 77 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.60ns)   --->   "%select_ln22_3 = select i1 %icmp_ln22, i504 0, i504 %tmp_1" [../src/word_width_manual.cpp:22]   --->   Operation 78 'select' 'select_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.46ns)   --->   "%store_ln22 = store i504 %select_ln22_3, i504 %phi_ln22" [../src/word_width_manual.cpp:22]   --->   Operation 79 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.46>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_read3_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_sel_rd_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_read3_V_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_read3_V_new_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln22               (alloca           ) [ 0111]
t_V                    (alloca           ) [ 0110]
i_V                    (alloca           ) [ 0100]
p_Val2_s               (alloca           ) [ 0110]
x_read3_V_new_0        (alloca           ) [ 0110]
sext_ln20_read         (read             ) [ 0000]
x_sel_rd_V_load_read   (read             ) [ 0000]
x_read                 (read             ) [ 0000]
sext_ln20_cast         (sext             ) [ 0110]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i_V_1                  (load             ) [ 0000]
icmp_ln20              (icmp             ) [ 0111]
i                      (add              ) [ 0000]
br_ln20                (br               ) [ 0000]
trunc_ln20             (trunc            ) [ 0000]
zext_ln587             (zext             ) [ 0000]
x_x_V_addr             (getelementptr    ) [ 0110]
icmp_ln22              (icmp             ) [ 0111]
br_ln22                (br               ) [ 0000]
store_ln22             (store            ) [ 0000]
x_read3_V_flag_0       (phi              ) [ 0110]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
gmem_addr              (getelementptr    ) [ 0101]
empty                  (speclooptripcount) [ 0000]
t_V_load               (load             ) [ 0000]
p_Val2_load            (load             ) [ 0000]
x_read3_V_new_0_load_1 (load             ) [ 0000]
add_ln885              (add              ) [ 0000]
icmp_ln1064            (icmp             ) [ 0000]
x_x_V_load             (load             ) [ 0000]
p_Val2_1               (select           ) [ 0000]
icmp_ln1064_1          (icmp             ) [ 0000]
t_V_1                  (select           ) [ 0000]
tmp_V                  (trunc            ) [ 0000]
add_ln885_1            (add              ) [ 0000]
icmp_ln1064_2          (icmp             ) [ 0000]
p_Val2_2               (select           ) [ 0000]
icmp_ln1064_3          (icmp             ) [ 0000]
t_V_2                  (select           ) [ 0000]
tmp_V_1                (partselect       ) [ 0000]
add_ln885_2            (add              ) [ 0000]
icmp_ln1064_4          (icmp             ) [ 0000]
or_ln1064              (or               ) [ 0000]
or_ln1064_1            (or               ) [ 0000]
or_ln1064_2            (or               ) [ 0111]
select_ln1064          (select           ) [ 0000]
select_ln1064_1        (select           ) [ 0000]
p_Val2_3               (select           ) [ 0000]
icmp_ln1064_5          (icmp             ) [ 0000]
select_ln22            (select           ) [ 0000]
tmp_V_2                (partselect       ) [ 0000]
add_ln70               (add              ) [ 0000]
add_ln70_1             (add              ) [ 0101]
store_ln1064           (store            ) [ 0000]
store_ln1064           (store            ) [ 0000]
store_ln22             (store            ) [ 0000]
phi_ln22_load_1        (load             ) [ 0000]
specpipeline_ln321     (specpipeline     ) [ 0000]
specloopname_ln321     (specloopname     ) [ 0000]
or_ln                  (bitconcatenate   ) [ 0000]
write_ln22             (write            ) [ 0000]
br_ln22                (br               ) [ 0000]
phi_ln22_load          (load             ) [ 0000]
tmp                    (partselect       ) [ 0000]
tmp_1                  (bitconcatenate   ) [ 0000]
select_ln22_3          (select           ) [ 0000]
store_ln22             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
t_V_load_1             (load             ) [ 0000]
x_read3_V_new_0_load   (load             ) [ 0000]
write_ln1064           (write            ) [ 0000]
write_ln0              (write            ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_read3_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_sel_rd_V_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_rd_V_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln20">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_read3_V_flag_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_read3_V_new_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V_new_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="t_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i8.i504"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i504.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i504.i8.i496"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="phi_ln22_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln22/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="t_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_read3_V_new_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_read3_V_new_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln20_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="58" slack="0"/>
<pin id="126" dir="0" index="1" bw="58" slack="0"/>
<pin id="127" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln20_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_sel_rd_V_load_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sel_rd_V_load_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln22_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="512" slack="1"/>
<pin id="145" dir="0" index="2" bw="512" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln1064_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1064/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="0"/>
<pin id="160" dir="0" index="2" bw="24" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_x_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="19" slack="0"/>
<pin id="175" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x_V_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="19" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x_V_load/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="x_read3_V_flag_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_read3_V_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_read3_V_flag_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_read3_V_flag_0/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln20_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="58" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="19" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="504" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_V_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="19" slack="0"/>
<pin id="222" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln20_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="19" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="19" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln20_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="19" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln587_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln22_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln22_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="19" slack="0"/>
<pin id="252" dir="0" index="1" bw="19" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="gmem_addr_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="1"/>
<pin id="258" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="t_V_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Val2_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="1"/>
<pin id="265" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_read3_V_new_0_load_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="24" slack="1"/>
<pin id="268" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_new_0_load_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln885_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln1064_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Val2_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="24" slack="0"/>
<pin id="284" dir="0" index="2" bw="24" slack="0"/>
<pin id="285" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln1064_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="t_V_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="0" index="2" bw="2" slack="0"/>
<pin id="299" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln885_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1064_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Val2_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="24" slack="0"/>
<pin id="322" dir="0" index="2" bw="24" slack="0"/>
<pin id="323" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln1064_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="t_V_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="0" index="2" bw="2" slack="0"/>
<pin id="337" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_V_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="24" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="0" index="3" bw="5" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln885_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln1064_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_4/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln1064_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1064/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln1064_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1064_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln1064_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1064_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln1064_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="24" slack="0"/>
<pin id="384" dir="0" index="2" bw="24" slack="0"/>
<pin id="385" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln1064_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="24" slack="0"/>
<pin id="392" dir="0" index="2" bw="24" slack="0"/>
<pin id="393" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Val2_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="24" slack="0"/>
<pin id="400" dir="0" index="2" bw="24" slack="0"/>
<pin id="401" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln1064_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_5/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln22_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="0" index="2" bw="2" slack="0"/>
<pin id="415" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_V_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="24" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln70_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln70_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln1064_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="1"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1064/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln1064_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="0"/>
<pin id="448" dir="0" index="1" bw="24" slack="1"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1064/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln22_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="1"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="phi_ln22_load_1_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="504" slack="2"/>
<pin id="458" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_load_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="512" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="1"/>
<pin id="462" dir="0" index="2" bw="504" slack="0"/>
<pin id="463" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="phi_ln22_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="504" slack="2"/>
<pin id="469" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_load/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="496" slack="0"/>
<pin id="472" dir="0" index="1" bw="504" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="0" index="3" bw="10" slack="0"/>
<pin id="475" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="504" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="0" index="2" bw="496" slack="0"/>
<pin id="484" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln22_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="2"/>
<pin id="489" dir="0" index="1" bw="504" slack="0"/>
<pin id="490" dir="0" index="2" bw="504" slack="0"/>
<pin id="491" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln22_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="504" slack="0"/>
<pin id="496" dir="0" index="1" bw="504" slack="2"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="t_V_load_1_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="1"/>
<pin id="501" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="x_read3_V_new_0_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="24" slack="1"/>
<pin id="505" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_new_0_load/2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="phi_ln22_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="504" slack="0"/>
<pin id="509" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln22 "/>
</bind>
</comp>

<comp id="515" class="1005" name="t_V_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_V_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="19" slack="0"/>
<pin id="525" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_Val2_s_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="24" slack="0"/>
<pin id="532" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="537" class="1005" name="x_read3_V_new_0_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="24" slack="1"/>
<pin id="539" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_read3_V_new_0 "/>
</bind>
</comp>

<comp id="544" class="1005" name="sext_ln20_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20_cast "/>
</bind>
</comp>

<comp id="549" class="1005" name="icmp_ln20_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="553" class="1005" name="x_x_V_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="19" slack="1"/>
<pin id="555" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x_V_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="icmp_ln22_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="563" class="1005" name="gmem_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="512" slack="1"/>
<pin id="565" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="or_ln1064_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln1064_2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln70_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="1"/>
<pin id="575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="98" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="100" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="199"><net_src comp="124" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="136" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="130" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="220" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="220" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="248"><net_src comp="235" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="229" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="260" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="178" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="269" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="269" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="281" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="295" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="295" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="178" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="281" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="307" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="307" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="319" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="76" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="355"><net_src comp="333" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="333" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="313" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="275" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="188" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="275" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="178" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="266" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="363" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="178" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="381" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="357" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="178" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="319" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="351" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="351" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="397" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="341" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="303" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="419" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="389" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="397" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="411" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="466"><net_src comp="459" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="476"><net_src comp="92" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="94" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="485"><net_src comp="96" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="470" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="480" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="510"><net_src comp="104" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="518"><net_src comp="108" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="526"><net_src comp="112" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="533"><net_src comp="116" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="540"><net_src comp="120" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="547"><net_src comp="196" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="552"><net_src comp="223" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="171" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="561"><net_src comp="244" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="566"><net_src comp="255" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="571"><net_src comp="375" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="576"><net_src comp="435" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="480" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: x_read3_V_flag_0_out | {2 }
	Port: x_read3_V_new_0_out | {2 }
	Port: t_V_out | {2 }
	Port: x_x_V | {}
 - Input state : 
	Port: word_width_manual_Pipeline_WRITE : x_read3_V_load | {1 }
	Port: word_width_manual_Pipeline_WRITE : x_sel_rd_V_load | {1 }
	Port: word_width_manual_Pipeline_WRITE : gmem | {}
	Port: word_width_manual_Pipeline_WRITE : sext_ln20 | {1 }
	Port: word_width_manual_Pipeline_WRITE : x_x_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln20 : 2
		i : 2
		br_ln20 : 3
		trunc_ln20 : 2
		zext_ln587 : 2
		x_x_V_addr : 3
		x_x_V_load : 4
		icmp_ln22 : 3
		br_ln22 : 4
		store_ln22 : 3
	State 2
		add_ln885 : 1
		icmp_ln1064 : 1
		p_Val2_1 : 2
		icmp_ln1064_1 : 2
		t_V_1 : 3
		tmp_V : 3
		add_ln885_1 : 4
		icmp_ln1064_2 : 4
		p_Val2_2 : 5
		icmp_ln1064_3 : 5
		t_V_2 : 6
		tmp_V_1 : 6
		add_ln885_2 : 7
		icmp_ln1064_4 : 7
		or_ln1064 : 8
		or_ln1064_1 : 8
		or_ln1064_2 : 8
		select_ln1064 : 2
		select_ln1064_1 : 8
		p_Val2_3 : 8
		icmp_ln1064_5 : 8
		select_ln22 : 9
		tmp_V_2 : 9
		add_ln70 : 7
		add_ln70_1 : 10
		store_ln1064 : 9
		store_ln1064 : 9
		store_ln22 : 10
		write_ln1064 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		or_ln : 1
		write_ln22 : 2
		tmp : 1
		tmp_1 : 2
		select_ln22_3 : 3
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          p_Val2_1_fu_281         |    0    |    24   |
|          |           t_V_1_fu_295           |    0    |    2    |
|          |          p_Val2_2_fu_319         |    0    |    24   |
|          |           t_V_2_fu_333           |    0    |    2    |
|  select  |       select_ln1064_fu_381       |    0    |    24   |
|          |      select_ln1064_1_fu_389      |    0    |    24   |
|          |          p_Val2_3_fu_397         |    0    |    24   |
|          |        select_ln22_fu_411        |    0    |    2    |
|          |       select_ln22_3_fu_487       |    0    |   492   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_229             |    0    |    26   |
|          |         add_ln885_fu_269         |    0    |    9    |
|    add   |        add_ln885_1_fu_307        |    0    |    9    |
|          |        add_ln885_2_fu_351        |    0    |    9    |
|          |          add_ln70_fu_429         |    0    |    19   |
|          |         add_ln70_1_fu_435        |    0    |    19   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln20_fu_223         |    0    |    14   |
|          |         icmp_ln22_fu_244         |    0    |    10   |
|          |        icmp_ln1064_fu_275        |    0    |    8    |
|   icmp   |       icmp_ln1064_1_fu_289       |    0    |    8    |
|          |       icmp_ln1064_2_fu_313       |    0    |    8    |
|          |       icmp_ln1064_3_fu_327       |    0    |    8    |
|          |       icmp_ln1064_4_fu_357       |    0    |    8    |
|          |       icmp_ln1064_5_fu_405       |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |         or_ln1064_fu_363         |    0    |    2    |
|    or    |        or_ln1064_1_fu_369        |    0    |    2    |
|          |        or_ln1064_2_fu_375        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |    sext_ln20_read_read_fu_124    |    0    |    0    |
|   read   | x_sel_rd_V_load_read_read_fu_130 |    0    |    0    |
|          |        x_read_read_fu_136        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln22_write_fu_142     |    0    |    0    |
|   write  |     write_ln1064_write_fu_150    |    0    |    0    |
|          |      write_ln0_write_fu_157      |    0    |    0    |
|          |      write_ln0_write_fu_164      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |       sext_ln20_cast_fu_196      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln20_fu_235        |    0    |    0    |
|          |           tmp_V_fu_303           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln587_fu_239        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_V_1_fu_341          |    0    |    0    |
|partselect|          tmp_V_2_fu_419          |    0    |    0    |
|          |            tmp_fu_470            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           or_ln_fu_459           |    0    |    0    |
|          |           tmp_1_fu_480           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   787   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln70_1_reg_573   |    8   |
|    gmem_addr_reg_563   |   512  |
|       i_V_reg_523      |   19   |
|    icmp_ln20_reg_549   |    1   |
|    icmp_ln22_reg_558   |    1   |
|   or_ln1064_2_reg_568  |    1   |
|    p_Val2_s_reg_530    |   24   |
|    phi_ln22_reg_507    |   504  |
| sext_ln20_cast_reg_544 |   64   |
|       t_V_reg_515      |    2   |
|x_read3_V_flag_0_reg_184|    1   |
| x_read3_V_new_0_reg_537|   24   |
|   x_x_V_addr_reg_553   |   19   |
+------------------------+--------+
|          Total         |  1180  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_178 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   787  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1180  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1180  |   796  |
+-----------+--------+--------+--------+
