<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx_8h" xml:lang="tr">
<title>Core_BlackPill/stm32f4xx.h Dosya Referansı</title>
<indexterm><primary>Core_BlackPill/stm32f4xx.h</primary></indexterm>
<para>

<para>CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register&apos;s definitions, bits definitions and memory mapping for STM32F4xx devices. <?linebreak?> </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;core_cm4.h&quot;<?linebreak?>#include &quot;system_stm32f4xx.h&quot;<?linebreak?>#include &lt;stdint.h&gt;<?linebreak?></programlisting><simplesect>
    <title>Veri Yapıları    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link></para>

<para>Analog to Digital Converter <?linebreak?> </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link></para>

<para>Controller Area Network TxMailBox. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link></para>

<para>Controller Area Network FIFOMailBox. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link></para>

<para>Controller Area Network FilterRegister. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link></para>

<para>Controller Area Network. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link></para>

<para>CRC calculation unit. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link></para>

<para>Digital to Analog Converter. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link></para>

<para>Debug MCU. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link></para>

<para>DCMI. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link></para>

<para>DMA Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a2_d___type_def">DMA2D_TypeDef</link></para>

<para>DMA2D Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link></para>

<para>Ethernet MAC. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link></para>

<para>External Interrupt/Event Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link></para>

<para>FLASH Registers. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link></para>

<para>General Purpose I/O. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link></para>

<para>System configuration controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i2_c___type_def">I2C_TypeDef</link></para>

<para>Inter-integrated Circuit Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link></para>

<para>Independent WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_l_t_d_c___type_def">LTDC_TypeDef</link></para>

<para>LCD-TFT Display Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_l_t_d_c___layer___type_def">LTDC_Layer_TypeDef</link></para>

<para>LCD-TFT Display layer x Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link></para>

<para>Power Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link></para>

<para>Reset and Clock Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link></para>

<para>Real-Time Clock. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_a_i___type_def">SAI_TypeDef</link></para>

<para>Serial Audio Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_a_i___block___type_def">SAI_Block_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link></para>

<para>SD host Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link></para>

<para>Serial Peripheral Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link></para>

<para>TIM. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link></para>

<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link></para>

<para>Window WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_r_y_p___type_def">CRYP_TypeDef</link></para>

<para>Crypto Processor. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_h_a_s_h___type_def">HASH_TypeDef</link></para>

<para>HASH. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_h_a_s_h___d_i_g_e_s_t___type_def">HASH_DIGEST_TypeDef</link></para>

<para>HASH_DIGEST. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link></para>

<para>RNG. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Makrolar    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</link>&#160;&#160;&#160;((uint16_t)0x05000)</para>

<para>Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</link>&#160;&#160;&#160;((uint32_t)16000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gab16ffe03509714c63d5e530131c494f4">__STM32F4XX_STDPERIPH_VERSION_MAIN</link>&#160;&#160;&#160;(0x01)</para>

<para>STM32F4XX Standard Peripherals Library version number V1.8.0. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gadce716e810a51b042298fb21b63e5366">__STM32F4XX_STDPERIPH_VERSION_SUB1</link>&#160;&#160;&#160;(0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1ga4b16607e43a35289dc5ebb608b1261d4">__STM32F4XX_STDPERIPH_VERSION_SUB2</link>&#160;&#160;&#160;(0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1gad5bec5e54ac96b9238a6363f2088f85c">__STM32F4XX_STDPERIPH_VERSION_RC</link>&#160;&#160;&#160;(0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___library__configuration__section_1ga2e0157b17c803dbc58b024ec8b2942e1">__STM32F4XX_STDPERIPH_VERSION</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</link>&#160;&#160;&#160;0x0001</para>

<para>Configuration of the Cortex-M4 Processor and Core Peripherals. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</link>&#160;&#160;&#160;1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</link>&#160;&#160;&#160;4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</link>&#160;&#160;&#160;0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</link>&#160;&#160;&#160;1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x12000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x22000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x42000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x42480000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x1400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x1800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x1C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4265e665d56225412e57a61d87417022">RTC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x6400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x6800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x7400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3150e4b10ec876c0b20f22de12a8fa40">UART7_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x7800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac9c6cd59a248941d9d2462ab21a2346e">UART8_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x7C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga64b2f176e780697154032c4bb1699571">UART9_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1800U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9bca806fe1f6787fc437cf5c59f7c23f">UART10_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1C00U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga92ae902be7902560939223dd765ece08">TIM9_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf69c602bd348dc0aa1b4e829e40ebb70">SPI6_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x5400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga24c1053b754946b512f9c31123e09d21">SAI1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x5800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga31f72e5e5d7aea23bc8a5191bc32e900">SAI1_Block_A_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga24c1053b754946b512f9c31123e09d21">SAI1_BASE</link> + 0x004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gacdb59b321830def8c7a57c154178bc48">SAI1_Block_B_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga24c1053b754946b512f9c31123e09d21">SAI1_BASE</link> + 0x024)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac6e45c39fafa3e82cdedbf447b461704">LTDC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x6800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga81a2641d0a8e698f32b160b2d20d070b">LTDC_Layer1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gac6e45c39fafa3e82cdedbf447b461704">LTDC_BASE</link> + 0x84)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga696614b764a3820d9f9560a0eec1e111">LTDC_Layer2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gac6e45c39fafa3e82cdedbf447b461704">LTDC_BASE</link> + 0x104)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaee4716389f3a1c727495375b76645608">GPIOH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga73f5a4e42f41acc614ee82c8ebfe0b85">GPIOJ_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x2400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga46d3f8cd7c045b5e13cd7395b8e936e5">GPIOK_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x2800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x028)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x058)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x088)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x0A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x0B8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x6400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x028)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x058)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x088)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x0A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x0B8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3cf7005808feb61bff1fee01e50a711a">ETH_MAC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4946f2b3b03f7998343ac1778fbcf725">ETH_MMC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link> + 0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa0f60b922aeb7275c785cbaa8f94ecf0">ETH_PTP_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link> + 0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gace2114e1b37c1ba88d60f3e831b67e93">ETH_DMA_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link> + 0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gacec66385fd1604e69584eb19a0aaa303">DMA2D_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0xB000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga55b794507e021135486de57129a2505c">DCMI_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x50000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga019f3ad3b3212e56b45984efd8b8efef">CRYP_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga398d121ca28c3f0f90a140b62184e242">HASH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga41efdf0e6db11dad3003d01882ee8bcb">HASH_DIGEST_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60710)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>&#160;&#160;&#160;((uint32_t )0xE0042000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga61ee4c391385607d7af432b63905fcc9">TIM3</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac7b4ed55f9201b498b38c962cca97314">TIM6</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga49267c49946fd61db6af8b49bcf16394">TIM7</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5a959a833074d59bf6cc7fb437c65b18">TIM13</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5359a088f5d8b20ce74d920e46059304">RTC</link>&#160;&#160;&#160;((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga4265e665d56225412e57a61d87417022">RTC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9821fd01757986612ddb8982e2fe27f1">WWDG</link>&#160;&#160;&#160;((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad16b79dd94ee85d261d08a8ee94187e7">IWDG</link>&#160;&#160;&#160;((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gab2339cbf25502bf562b19208b1b257fc">SPI3</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf114a9eab03ca08a6fb720e511595930">USART2</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7c035f6f443c999fc043b2b7fb598800">UART4</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gab45d257574da6fe1f091cc45b7eda6cc">I2C1</link>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</link>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga1489b37ed2bca9d9c659119590583bda">I2C3</link>&#160;&#160;&#160;((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</link>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac5e4c86ed487dc91418b156e24808033">CAN2</link>&#160;&#160;&#160;((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e">PWR</link>&#160;&#160;&#160;((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</link>&#160;&#160;&#160;((<link linkend="_struct_d_a_c___type_def">DAC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga20bc10f5b73e8b51724b2f23c5b2e785">UART7</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3150e4b10ec876c0b20f22de12a8fa40">UART7_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2fe70804956e53dcbdc82dbacbbbfabc">UART8</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac9c6cd59a248941d9d2462ab21a2346e">UART8_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga71a1040f1375b0c4963cb4502de1de09">UART9</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga64b2f176e780697154032c4bb1699571">UART9_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga0e7fc8acff8e61a31e0c93170dd81d5f">UART10</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga9bca806fe1f6787fc437cf5c59f7c23f">UART10_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9a3660400b17735e91331f256095810e">TIM8</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga92871691058ff7ccffd7635930cb08da">USART1</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</link>&#160;&#160;&#160;((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga54d148b91f3d356713f7e367a2243bea">ADC</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac5503ae96c26b4475226f96715a1bf1e">ADC2</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae917784606daf6b04c9b7b96b40c2f74">ADC3</link>&#160;&#160;&#160;((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga8149aa2760fffac16bc75216d5fd9331">SDIO</link>&#160;&#160;&#160;((<link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad483be344a28ac800be8f03654a9612f">SPI1</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2a2e6edef68cfe1946f39a5033da2301">SPI4</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</link>&#160;&#160;&#160;((<link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga9189e770cd9b63dadd36683eb9843cac">EXTI</link>&#160;&#160;&#160;((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf52b4b4c36110a0addfa98059f54a50e">TIM9</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga92ae902be7902560939223dd765ece08">TIM9_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</link>&#160;&#160;&#160;((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5e676c061e19ced149b7c6de6b8985e5">SPI5</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac1c58d33414e167d478ecd0e31331dfa">SPI5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga0f05da7f4b924ab39c1f8afcea225074">SPI6</link>&#160;&#160;&#160;((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf69c602bd348dc0aa1b4e829e40ebb70">SPI6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaa878b214698fcf74a3268d07562abbb2">SAI1</link>&#160;&#160;&#160;((<link linkend="_struct_s_a_i___type_def">SAI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga24c1053b754946b512f9c31123e09d21">SAI1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaa29e42155e075c03d156d759b4e69c5c">SAI1_Block_A</link>&#160;&#160;&#160;((<link linkend="_struct_s_a_i___block___type_def">SAI_Block_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1ga31f72e5e5d7aea23bc8a5191bc32e900">SAI1_Block_A_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaaa4ab9bf6de588a9309acd4bf007c4e0">SAI1_Block_B</link>&#160;&#160;&#160;((<link linkend="_struct_s_a_i___block___type_def">SAI_Block_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1gacdb59b321830def8c7a57c154178bc48">SAI1_Block_B_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4459673012beca799917db0644a908c1">LTDC</link>&#160;&#160;&#160;((<link linkend="_struct_l_t_d_c___type_def">LTDC_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1gac6e45c39fafa3e82cdedbf447b461704">LTDC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga6f3ddebb027d7bdf4e8636e67a42ad17">LTDC_Layer1</link>&#160;&#160;&#160;((<link linkend="_struct_l_t_d_c___layer___type_def">LTDC_Layer_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1ga81a2641d0a8e698f32b160b2d20d070b">LTDC_Layer1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gada57137d7b85a1223b5bf289e158e363">LTDC_Layer2</link>&#160;&#160;&#160;((<link linkend="_struct_l_t_d_c___layer___type_def">LTDC_Layer_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1ga696614b764a3820d9f9560a0eec1e111">LTDC_Layer2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac485358099728ddae050db37924dd6b7">GPIOA</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08">GPIOC</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414">GPIOG</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285">GPIOH</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaee4716389f3a1c727495375b76645608">GPIOH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7d3020a351195b6600a5d64c01c461fa">GPIOJ</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga73f5a4e42f41acc614ee82c8ebfe0b85">GPIOJ_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga273d78d198f0221223b3e9d7798f1649">GPIOK</link>&#160;&#160;&#160;((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga46d3f8cd7c045b5e13cd7395b8e936e5">GPIOK_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1">CRC</link>&#160;&#160;&#160;((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>&#160;&#160;&#160;((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</link>&#160;&#160;&#160;((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9">DMA1</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac95127480470900755953f1cfe68567d">DMA1_Stream6</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d">DMA2</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gac40f58718761251875b5a897287efd83">DMA2_Stream5</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga3a3f60de4318afbd0b3318e7a416aadc">ETH</link>&#160;&#160;&#160;((<link linkend="_struct_e_t_h___type_def">ETH_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga46ffe4de9c874b15e9adb93a448d0778">DMA2D</link>&#160;&#160;&#160;((<link linkend="_struct_d_m_a2_d___type_def">DMA2D_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1gacec66385fd1604e69584eb19a0aaa303">DMA2D_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga049d9f61cb078d642e68f3c22bb6d90c">DCMI</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_m_i___type_def">DCMI_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga55b794507e021135486de57129a2505c">DCMI_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf8c417168aefe66429b5f1b6adc9effa">CRYP</link>&#160;&#160;&#160;((<link linkend="_struct_c_r_y_p___type_def">CRYP_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga019f3ad3b3212e56b45984efd8b8efef">CRYP_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga7172fe24d1ffc31d15b20a77ea9f34dd">HASH</link>&#160;&#160;&#160;((<link linkend="_struct_h_a_s_h___type_def">HASH_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga398d121ca28c3f0f90a140b62184e242">HASH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1gaf3fca8c1cf565b0422dd4cfae7709bde">HASH_DIGEST</link>&#160;&#160;&#160;((<link linkend="_struct_h_a_s_h___d_i_g_e_s_t___type_def">HASH_DIGEST_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga41efdf0e6db11dad3003d01882ee8bcb">HASH_DIGEST_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga5b0885b8b55bbc13691092b704d9309f">RNG</link>&#160;&#160;&#160;((<link linkend="_struct_r_n_g___type_def">RNG_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__declaration_1ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</link>&#160;&#160;&#160;((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *) <link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</link>&#160;&#160;&#160;((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</link>&#160;&#160;&#160;((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</link>&#160;&#160;&#160;((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</link>&#160;&#160;&#160;((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</link>&#160;&#160;&#160;((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</link>&#160;&#160;&#160;((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</link>&#160;&#160;&#160;((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</link>&#160;&#160;&#160;((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</link>&#160;&#160;&#160;((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</link>&#160;&#160;&#160;((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</link>&#160;&#160;&#160;((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</link>&#160;&#160;&#160;((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</link>&#160;&#160;&#160;((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</link>&#160;&#160;&#160;((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</link>&#160;&#160;&#160;((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038">ADC_DR_DATA</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d8090a99ec65807ed831fea0d5524c">ADC_CSR_AWD2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga411d79254769bbb4eeb14964abad497a">ADC_CSR_EOC2</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca65d6d580299518fb7491e1cebac1d">ADC_CSR_JSTRT2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e79005049b17d08c28aeca86677655">ADC_CSR_STRT2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b0e80da58202660466f6916c0bbb9da">ADC_CSR_OVR2</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8883de33c5a7b30c611db11340fec6d">ADC_CSR_AWD3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a94c410343ba459146b2bb17833a795">ADC_CSR_EOC3</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94140d21b4c83d9f401cc459a7ec6060">ADC_CSR_JSTRT3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13ca665cc575b64588475723f5289d4a">ADC_CSR_STRT3</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab76495b35a2bc7fc5f1b51ab1ee92384">ADC_CSR_OVR3</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e2a30df5568b5663e9f016743b3a35">ADC_CSR_DOVR2</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga3b0e80da58202660466f6916c0bbb9da">ADC_CSR_OVR2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga396513974cf26f2a4aa0f36e755e227c">ADC_CSR_DOVR3</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gab76495b35a2bc7fc5f1b51ab1ee92384">ADC_CSR_OVR3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</link>&#160;&#160;&#160;((uint32_t)0x1C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</link>&#160;&#160;&#160;((uint32_t)0xE0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</link>&#160;&#160;&#160;((uint32_t)0x000003FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</link>&#160;&#160;&#160;((uint32_t)0x00700000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4992301536d388de215273769708b843">CAN_F5R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d0b1fad863e32d3bd9b95ecc7082e43">CRYP_CR_ALGODIR</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40666a9903ed0e307b0f97ae7473f7fe">CRYP_CR_ALGOMODE</link>&#160;&#160;&#160;((uint32_t)0x00080038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf63b47c94b9fc9dad1382b9eabddb3a7">CRYP_CR_ALGOMODE_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b1c1d672a3959c76b36321a17b9bfaf">CRYP_CR_ALGOMODE_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac04af940f21f9f865aaf43fc1c352331">CRYP_CR_ALGOMODE_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac63bb6a7288f4287842acc3b82a5252e">CRYP_CR_ALGOMODE_TDES_ECB</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaff78552081418931926c17802e4e3bb">CRYP_CR_ALGOMODE_TDES_CBC</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30e3cb1cae9167a9548d91baee97ec35">CRYP_CR_ALGOMODE_DES_ECB</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e84254439a55f626512f909c1182f2e">CRYP_CR_ALGOMODE_DES_CBC</link>&#160;&#160;&#160;((uint32_t)0x00000018)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad5ef5312e7abda965d91a542dbfb33f">CRYP_CR_ALGOMODE_AES_ECB</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c8b2e0fc771fafb1c9194a8bc4fe9ef">CRYP_CR_ALGOMODE_AES_CBC</link>&#160;&#160;&#160;((uint32_t)0x00000028)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03eb6f14043a083c78fd0b27d1432530">CRYP_CR_ALGOMODE_AES_CTR</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga122cc878a5d8a4cee1185acb84e6bb51">CRYP_CR_ALGOMODE_AES_KEY</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74666b00f58b456a15c19e8614ae1854">CRYP_CR_DATATYPE</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0e6c625b9ac13ed14230e5d9361522">CRYP_CR_DATATYPE_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf52b335e410455efe82e65fd1bfdd790">CRYP_CR_DATATYPE_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc5c522813daf4eaffdf6f8be153125b">CRYP_CR_KEYSIZE</link>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f21ce543e31df15cd17c59376620ce">CRYP_CR_KEYSIZE_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b74eda84734e53cf2a947eb04d2deb">CRYP_CR_KEYSIZE_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a359cd42efacc743ee2dedc39880f8a">CRYP_CR_FFLUSH</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25df318843643ead955eca7609b28d73">CRYP_CR_CRYPEN</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf61fd2f9d1f47ec7ea3d2e10f0b57f3d">CRYP_CR_GCM_CCMPH</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44f12cbb1f370dad12d1ba31362182d8">CRYP_CR_GCM_CCMPH_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d3cddffd085eb0f93412c7816ad357e">CRYP_CR_GCM_CCMPH_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab949a7e6ddad78b872c50d610f203b93">CRYP_CR_ALGOMODE_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d87f1dbfad020facc86ee16d252e8b4">CRYP_SR_IFEM</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0660e3027e8beb744e899a8aa84a01e">CRYP_SR_IFNF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d771e3eecaee296480a963f6401fda8">CRYP_SR_OFNE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d5c4f860a950322b174617da6d4c87">CRYP_SR_OFFU</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb845ce0da21442b692233390fb9ec0">CRYP_SR_BUSY</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ec62fd5243301ec46f39704fa87d2b0">CRYP_DMACR_DIEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a958dc3179d0b1af43041573182bf02">CRYP_DMACR_DOEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga823629d5a10df713041ca2cbca436324">CRYP_IMSCR_INIM</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04ca7302961b816f45a629b858794276">CRYP_IMSCR_OUTIM</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga191ad1ada022ccbcb0cee1200eea8cf8">CRYP_RISR_OUTRIS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46c6f8f9f70420f0cd1d9df6d89d77d3">CRYP_RISR_INRIS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5760130c56f24263ac1a51b5db5598e">CRYP_MISR_INMIS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbfecc9bb7988213f9d72282c2bbebb0">CRYP_MISR_OUTMIS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</link>&#160;&#160;&#160;((uint32_t)0x00380000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</link>&#160;&#160;&#160;((uint32_t)0x20000000U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</link>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</link>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</link>&#160;&#160;&#160;((uint32_t)0xFFF00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f8b54f16f7e17b3da807b6dae1d649e">DCMI_CR_CAPTURE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47bacab13c750dc0ecc9aaf935d1f435">DCMI_CR_CM</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb929e7d3b4ea62e80ba66c7bc5c216">DCMI_CR_CROP</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd10a1f9c5a588f468e550bb56051b03">DCMI_CR_JPEG</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46851e2b6011a84ecdfc5218a855ad78">DCMI_CR_ESS</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00769f93cbcc2693c8fd42f0e8aa31ad">DCMI_CR_PCKPOL</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2042d3da2719b7c9c6708e0566e46c5">DCMI_CR_HSPOL</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga497c7c4bf6fcc842ffc45eedc876ffdb">DCMI_CR_VSPOL</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13263970b396f75e00278ff7b78b313d">DCMI_CR_FCRC_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1658bed43e7d0c3579151498104d5747">DCMI_CR_FCRC_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9efa61252be662ff473d14156f09d32c">DCMI_CR_EDM_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga884b51a3e5bf0d615944f46b1751a97c">DCMI_CR_EDM_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79e4190a772dc07958573a110106db69">DCMI_CR_CRE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fa2461ca2f0629c2ddd77fea94bbd06">DCMI_CR_ENABLE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb10174e5a89c32d6413ecf77e6610a0">DCMI_SR_HSYNC</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9608c2fdd5feb3c8c022545f8d7e6adf">DCMI_SR_VSYNC</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990aaedf052bc3b9ebd115f06aa43ab2">DCMI_SR_FNE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga188d7dafa72efe56f8363ffee4b0662b">DCMI_RIS_FRAME_RIS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeb2e93438e3aa6b72a2f897c3ed86bc">DCMI_RIS_OVR_RIS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60312c64ac11224348e6817b16b38ace">DCMI_RIS_ERR_RIS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57777e4dfeb6df63ffc1eee8e1fd51e9">DCMI_RIS_VSYNC_RIS</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df083b857fd655d11a90a7a1ee94d66">DCMI_RIS_LINE_RIS</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99308f49b63dd49db671a2a26d0d07fa">DCMI_RISR_FRAME_RIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga188d7dafa72efe56f8363ffee4b0662b">DCMI_RIS_FRAME_RIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae893218ce7d16540e5af7c3afb03bc98">DCMI_RISR_OVR_RIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaaeb2e93438e3aa6b72a2f897c3ed86bc">DCMI_RIS_OVR_RIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf03ca1f0e5e1a7868c07c8237d7e33a3">DCMI_RISR_ERR_RIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga60312c64ac11224348e6817b16b38ace">DCMI_RIS_ERR_RIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08625c101d8419ca58cc7032f4a936ec">DCMI_RISR_VSYNC_RIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga57777e4dfeb6df63ffc1eee8e1fd51e9">DCMI_RIS_VSYNC_RIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf06b386a61d97e046a7f0546478b91b8">DCMI_RISR_LINE_RIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga7df083b857fd655d11a90a7a1ee94d66">DCMI_RIS_LINE_RIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga510c3f423fdddf8a41b6b69d55b6c66d">DCMI_RISR_OVF_RIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaaeb2e93438e3aa6b72a2f897c3ed86bc">DCMI_RIS_OVR_RIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78d30c219bf7b5ebe0f8ee74cbdae61d">DCMI_IER_FRAME_IE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3526fa00f78f05a35551294374134d81">DCMI_IER_OVR_IE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc9d64d6edc4e8ff9452db0065c12831">DCMI_IER_ERR_IE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2f335c69d18e49ffb5314e85ac1f4fc">DCMI_IER_VSYNC_IE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a06c700c5e779551834862a2d14612e">DCMI_IER_LINE_IE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f313352a86f6b09726e63f89e161187">DCMI_IER_OVF_IE</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga3526fa00f78f05a35551294374134d81">DCMI_IER_OVR_IE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga941155c6f476426df918e806a0f32e4e">DCMI_MIS_FRAME_MIS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf479b833da567f2ee940d570a54517">DCMI_MIS_OVR_MIS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46deae49ce6acb93a2c9827b7de125ed">DCMI_MIS_ERR_MIS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8559771f71aa7c77eec58339c628f26a">DCMI_MIS_VSYNC_MIS</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga340adf786e70c8b9ebc2deef9aa30ced">DCMI_MIS_LINE_MIS</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73b7d7359389df61668089920ed5b28e">DCMI_MISR_FRAME_MIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga941155c6f476426df918e806a0f32e4e">DCMI_MIS_FRAME_MIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacaced5931c5790bdf6fc9ede4591496">DCMI_MISR_OVF_MIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga2bf479b833da567f2ee940d570a54517">DCMI_MIS_OVR_MIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117dd3b10b1c7a03016fce867a6a8281">DCMI_MISR_ERR_MIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga46deae49ce6acb93a2c9827b7de125ed">DCMI_MIS_ERR_MIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a02749de4576d3631cf35dbb4e4bf5c">DCMI_MISR_VSYNC_MIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga8559771f71aa7c77eec58339c628f26a">DCMI_MIS_VSYNC_MIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77aad6389ea95913c34b2ba3a14cfdca">DCMI_MISR_LINE_MIS</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga340adf786e70c8b9ebc2deef9aa30ced">DCMI_MIS_LINE_MIS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ce2decf4166be0a5376ea2810403030">DCMI_ICR_FRAME_ISC</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9d9f8083bf587a6e6d6f5470fb29a88">DCMI_ICR_OVR_ISC</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8da69cdd9d4f4c280279fa05fdf235bc">DCMI_ICR_ERR_ISC</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedd101bdda4f13c30d7af5a85156a047">DCMI_ICR_VSYNC_ISC</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae64182a042ceb8275c54819458b1ca9c">DCMI_ICR_LINE_ISC</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0318fb46a8594834640d08a9ae06f79e">DCMI_ICR_OVF_ISC</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaf9d9f8083bf587a6e6d6f5470fb29a88">DCMI_ICR_OVR_ISC</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga822e9340b78048f18504488c6af07b17">DCMI_ESCR_FSC</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f673b3dfe4d73c36ec941780cc91ce5">DCMI_ESCR_LSC</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga174d7f3b7ae442fa4fa8a95bc551d7fe">DCMI_ESCR_LEC</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab398e0b4ccde3ef98da25a420ad0d47d">DCMI_ESCR_FEC</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07da26e3445ad620bf9f79853f521985">DCMI_ESUR_FSU</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef06107788d6ef1164cca2eec17ccd82">DCMI_ESUR_LSU</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e5d6c1fa10262d9deb97e557fd294c">DCMI_ESUR_LEU</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71824df64b1b6626e66e5a83d4663a6e">DCMI_ESUR_FEU</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae099a5f83a683df21addd2efd2d9400a">DCMI_CWSTRT_HOFFCNT</link>&#160;&#160;&#160;((uint32_t)0x00003FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1f7a07e86f5331bd024197bf986f7fb">DCMI_CWSTRT_VST</link>&#160;&#160;&#160;((uint32_t)0x1FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c31745cc8efc121ae47c30cc42b384f">DCMI_CWSIZE_CAPCNT</link>&#160;&#160;&#160;((uint32_t)0x00003FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c87e423cc974fce1a8a50213e47af8">DCMI_CWSIZE_VLINE</link>&#160;&#160;&#160;((uint32_t)0x3FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0910a5a593672f96d201adc561a04b9">DCMI_DR_BYTE0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab01aefc5cd095660ac49a2b7b9180c82">DCMI_DR_BYTE1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1bfbeeca97efa76992487f3c22d6aff">DCMI_DR_BYTE2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa63e80a5e9f30b03e3b01b0c597a5cf">DCMI_DR_BYTE3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad01643e1b9fdae24a6e4a21200a123e6">DFSDM_CHCFGR1_DFSDMEN</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19d9ddb99bfc5103f56ebd76b7003c0b">DFSDM_CHCFGR1_CKOUTSRC</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf06aaca33a4f9803b8f4a0715ad3a400">DFSDM_CHCFGR1_CKOUTDIV</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaceec63c5f0918035568b8382bbe3b69">DFSDM_CHCFGR1_DATPACK</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72594a0b7fa5bba4708544faab5d63aa">DFSDM_CHCFGR1_DATPACK_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d437e63b9045a12c8d6cc4e7569a25d">DFSDM_CHCFGR1_DATPACK_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddaae3662409a67c8afed0579489c332">DFSDM_CHCFGR1_DATMPX</link>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73beb77478ce011631a5c6a8e4aac694">DFSDM_CHCFGR1_DATMPX_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ab9eaa035906ed0db6e805fd15cc82c">DFSDM_CHCFGR1_DATMPX_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab5f1e1631f818f4fc1bc9a8d46194e8">DFSDM_CHCFGR1_CHINSEL</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaced1f34e12333509a41e0420e11f47c3">DFSDM_CHCFGR1_CHEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73dd15825afa4601a44a52a76db4b609">DFSDM_CHCFGR1_CKABEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacae1e26bd51dcf6a84368c2ab13ec146">DFSDM_CHCFGR1_SCDEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafda8d5f5f6edfb7b82bdc0f81ca4770">DFSDM_CHCFGR1_SPICKSEL</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7e3ef13cbb13f469828ca44fec4b0b2">DFSDM_CHCFGR1_SPICKSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3976592ef1c4da4d90f27909c739ea2">DFSDM_CHCFGR1_SPICKSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd51ddd93fce6cd6882930ee01336a2d">DFSDM_CHCFGR1_SITP</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9f748cfec9d7387461e9a4f97b9b04">DFSDM_CHCFGR1_SITP_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7933bb2955416be37aee87784d8654c">DFSDM_CHCFGR1_SITP_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5a863edf94aab965cadfb5efb41e83">DFSDM_CHCFGR2_OFFSET</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63ce7c4229cb5c8593ecdb946e241960">DFSDM_CHCFGR2_DTRBS</link>&#160;&#160;&#160;((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc422e62db991d6b8a9e85a60c13d869">DFSDM_CHAWSCDR_AWFORD</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3f65079f14f0285ce310d4f790af31">DFSDM_CHAWSCDR_AWFORD_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada87005ab384a75acde342c8f36c4a64">DFSDM_CHAWSCDR_AWFORD_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4189ea28ed783a22d4479308380e3fa8">DFSDM_CHAWSCDR_AWFOSR</link>&#160;&#160;&#160;((uint32_t)0x001F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df2260c99dfca1da5577fbc7deb45b8">DFSDM_CHAWSCDR_BKSCD</link>&#160;&#160;&#160;((uint32_t)0x0000F000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b5bd00a908d74debd89428f0959bd03">DFSDM_CHAWSCDR_SCDT</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d4c3e69b19e7720e91296726126500d">DFSDM_CHWDATR_WDATA</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab924bfb56de163df51c169055a1e697f">DFSDM_CHDATINR_INDAT0</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b4f2a5fb81740ac4dcd996c1deb7b37">DFSDM_CHDATINR_INDAT1</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafdd462a56f4759072952dcf6fdd0a0c">DFSDM_FLTCR1_AWFSEL</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b26a11d686215c40b86124618c4e1d6">DFSDM_FLTCR1_FAST</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a337800ee02a94301bff8989f867c9b">DFSDM_FLTCR1_RCH</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b896809b8973be7d72fce31769f5be0">DFSDM_FLTCR1_RDMAEN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga444f7086b0d5aed04d1786e6e01509f3">DFSDM_FLTCR1_RSYNC</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7443f54c7b9002fa10bec57635baae0">DFSDM_FLTCR1_RCONT</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9380339b702b5de8ba81b8e5a35f4ce">DFSDM_FLTCR1_RSWSTART</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga790186025b6086595574861cbb4a7be6">DFSDM_FLTCR1_JEXTEN</link>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e8554da2e4bf0f5038050718add647">DFSDM_FLTCR1_JEXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15a4218d7b4b428d7c8691e90d36620e">DFSDM_FLTCR1_JEXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58de73c06e689135c3645bc5fbd7f1bf">DFSDM_FLTCR1_JEXTSEL</link>&#160;&#160;&#160;((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1ac3399e765498c905f2ed3366fca39">DFSDM_FLTCR1_JEXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d560e4921ea3f15f5bc41d71cfa617">DFSDM_FLTCR1_JEXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2">DFSDM_FLTCR1_JEXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fe0de7b362971df2a458926ee30b50b">DFSDM_FLTCR1_JDMAEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga529b30384947f752a33dcad4c42996b4">DFSDM_FLTCR1_JSCAN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16dd2807004f72158df0ab76f5d71cdf">DFSDM_FLTCR1_JSYNC</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4fbc194f6878cb1810b86848c53d588">DFSDM_FLTCR1_JSWSTART</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423ecc4eddc6b34c15fa994850bf708d">DFSDM_FLTCR1_DFEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19bd17ef9448e6495d84f898a9b8f90f">DFSDM_FLTCR2_AWDCH</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a1a13644cd06762ad4451c2dd29923d">DFSDM_FLTCR2_EXCH</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga670875be1c00d4cc34b2871252b7b35e">DFSDM_FLTCR2_CKABIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca2bef8aaed0842cd1ebf7254cd0c021">DFSDM_FLTCR2_SCDIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade1e86493b61d14fae73457b1eae7b9d">DFSDM_FLTCR2_AWDIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad44298bb6ea8ed2251517165c4363797">DFSDM_FLTCR2_ROVRIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41d725e8f2c98f510955a1894cd3396c">DFSDM_FLTCR2_JOVRIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827fa1c77ef1817ffaa6994ae337502c">DFSDM_FLTCR2_REOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6598008195ecf24e5d1bea4a254c0a2">DFSDM_FLTCR2_JEOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b220f1486225a65cbae55901f0bfb03">DFSDM_FLTISR_SCDF</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabcf9b44ec742a2d0ab08eb665e6b382">DFSDM_FLTISR_CKABF</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ff907ddcf8d00cd88f3a3fe79ff8105">DFSDM_FLTISR_RCIP</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24b0a726264f800cf6741a998944b5ab">DFSDM_FLTISR_JCIP</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga157092712e166161c3f56799cff7b8f7">DFSDM_FLTISR_AWDF</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2df1657fd8272295989e2eaabc641aaa">DFSDM_FLTISR_ROVRF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacae30cffa9451c3ab16ad15ed9cb23e7">DFSDM_FLTISR_JOVRF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91c8ad1d385ff6f8874eefee32245627">DFSDM_FLTISR_REOCF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ef1e6dc513e78d71a1e0e3d10dee0dd">DFSDM_FLTISR_JEOCF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38a676458954a7307e46991c98865bd4">DFSDM_FLTICR_CLRSCSDF</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga708aeeb25ba642e772c59095c80d2c18">DFSDM_FLTICR_CLRCKABF</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8466d67e9efb261a8a1dfa50238ee0ec">DFSDM_FLTICR_CLRROVRF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga671d4ade002807420d4f07ad3d1a82d3">DFSDM_FLTICR_CLRJOVRF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf4b96059d73144172cf2340b6619dd7">DFSDM_FLTJCHGR_JCHG</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91433a380778edd3d7ea1d051e81a62a">DFSDM_FLTFCR_FORD</link>&#160;&#160;&#160;((uint32_t)0xE0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f9adcd54c6ca0808b83d99d1cfd5185">DFSDM_FLTFCR_FORD_2</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab67197a4a282b8fea2f7538cc3f1ea1f">DFSDM_FLTFCR_FORD_1</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c8da4224aef759de753f06831872c84">DFSDM_FLTFCR_FORD_0</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f06d2770c0ebe51576fa82820483454">DFSDM_FLTFCR_FOSR</link>&#160;&#160;&#160;((uint32_t)0x03FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8128b32ae58ba065c9edb1d9e9531c6f">DFSDM_FLTFCR_IOSR</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a36a61fd972100bc59a763ed2f33904">DFSDM_FLTJDATAR_JDATA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cb962b42a9e2c8755471999a7f6e69b">DFSDM_FLTJDATAR_JDATACH</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee28fc90dfb6656fc39d7947300e619d">DFSDM_FLTRDATAR_RDATA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7942e51fce347d2d933a2fcbad01f4c">DFSDM_FLTRDATAR_RPEND</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff35e147c720b6add837974fcc3bbf09">DFSDM_FLTRDATAR_RDATACH</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c544e94da40907dc8a12f31fef5127d">DFSDM_FLTAWHTR_AWHT</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5407027129a700d61b1928163e60d027">DFSDM_FLTAWHTR_BKAWH</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb2ee6dffc9b12b173b4e7e8f7e3e931">DFSDM_FLTAWLTR_AWLT</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga167cde3da03aa0e79ac5dd7a97956ebf">DFSDM_FLTAWLTR_BKAWL</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61d739fd7df7251e6acf32636e8664a9">DFSDM_FLTAWSR_AWHTF</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd4a07ca25156e5cc903cdd6d8b94de9">DFSDM_FLTAWSR_AWLTF</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ae85655dfb066469073cf652fb85284">DFSDM_FLTAWCFR_CLRAWHTF</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc761f0ff79dc3659db1ec4d9920fba3">DFSDM_FLTAWCFR_CLRAWLTF</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9189c2aeb0cbc28231f67b991bd127d9">DFSDM_FLTEXMAX_EXMAX</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd2a135d52cd00623d77280160610107">DFSDM_FLTEXMAX_EXMAXCH</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a839013d37fce60c0c151c7a3317ca4">DFSDM_FLTEXMIN_EXMIN</link>&#160;&#160;&#160;((uint32_t)0xFFFFFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf588faa4a8fa60c29431030ccfd4f601">DFSDM_FLTEXMIN_EXMINCH</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3925ad7c3718a33374e66e2e203de2c">DFSDM_FLTCNVTIMR_CNVCNT</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</link>&#160;&#160;&#160;((uint32_t)0x0E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d34dad5c7bdb97fdcadaebfed80d90">DMA_SxCR_CHSEL_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa59d7ef4d7e0895f18ca4ef1210edae">DMA_SxCR_CHSEL_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae001e60d3fd84c18bb5e2f96b695af38">DMA_SxCR_CHSEL_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</link>&#160;&#160;&#160;((uint32_t)0x01800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</link>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f597f58faf86d2b78ad931079f57305">DMA_SxCR_ACK</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</link>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</link>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ae52f0e22e621d60861143ca6027852">DMA_SxNDT_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c4223f0a871ccfee403988befa42d94">DMA_SxNDT_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4766cc41262f7b530351ecc5939fc222">DMA_SxNDT_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa43d96546fce4a436e4478a99ac0394">DMA_SxNDT_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81412c27b9d192be6c8c251b3a750e3c">DMA_SxNDT_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeff6beaa117fca4b6d1bbd87de34f674">DMA_SxNDT_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7533a77655a960f82d08edfd2f4bf7ee">DMA_SxNDT_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2791b19fcf8586ffd28204bab2f2b4">DMA_SxNDT_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6d77fc0aa9e027fc906f70f8e6a4aca">DMA_SxNDT_8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b4f096ed9b7f778e5b6beec36ca9698">DMA_SxNDT_9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64a0c2548db60b344bbbda72b53089ca">DMA_SxNDT_10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e37fe0da3a0c2e6ac94f999c8455187">DMA_SxNDT_11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa27c8ece8e904ef16ea45be9f7733103">DMA_SxNDT_12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f320a375482fe097d3f1579925013bb">DMA_SxNDT_13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8882d292259d683b075bf6c4e009b3ae">DMA_SxNDT_14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga386a1a2048a470bed80654cd548dea65">DMA_SxNDT_15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b5dd8e40fe393762866522caa0ab842">DMA_SxFCR_FS_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51558a53d17a6deeed3937c15787361c">DMA_SxFCR_FS_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad12973bf311ed4aa10e3f97766d589ca">DMA2D_CR_ABORT</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga615079079a7f8c65843b98ea13c89890">DMA2D_CR_TEIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf750d5a2ed4ca7f746777dbf6927149e">DMA2D_CR_TCIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6c26d2a790fef15f60efa32c442918f">DMA2D_CR_TWIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd16a66047d3972bc09c799fa5d83294">DMA2D_CR_CAEIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1799fced31c6fca2cde47755211f05dd">DMA2D_CR_CTCIE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f88086bf1cf446a499f39615eb595ce">DMA2D_CR_CEIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad8f10cbb0de796eb4a96448806ecf56">DMA2D_CR_MODE</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga797e73d0317c5351ebfa81fcec9ee74a">DMA2D_ISR_TEIF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebfdf3351d8b08d4e6cb20e53027f286">DMA2D_ISR_TCIF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2602aa4cf6d5ddc62a69221e81650f6d">DMA2D_ISR_TWIF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae12132e7245c4850274fcdd20bd1b1fd">DMA2D_ISR_CAEIF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bb26c8920a05593c5a4adf37859c8cc">DMA2D_ISR_CTCIF</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00b811475a96958284c17f32467a19a4">DMA2D_ISR_CEIF</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cdbdb20e91f692ab5a88bd14390fef6">DMA2D_IFCR_CTEIF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25202fe085a2364676d43a19f4ff5338">DMA2D_IFCR_CTCIF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa09a567e729b486217584e51d68c403c">DMA2D_IFCR_CTWIF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33acd3c0b766643e754c6eca065dbe38">DMA2D_IFCR_CAECIF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7581cf290760437ef949a3eef56e843f">DMA2D_IFCR_CCTCIF</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga266c7a5e127e3f4a88a4c0373a3ce2d5">DMA2D_IFCR_CCEIF</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga700ffb7c66ff9b6e587f54b4d6f9d409">DMA2D_IFSR_CTEIF</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga2cdbdb20e91f692ab5a88bd14390fef6">DMA2D_IFCR_CTEIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5ff825263374c6a82a940cef3f22def">DMA2D_IFSR_CTCIF</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga25202fe085a2364676d43a19f4ff5338">DMA2D_IFCR_CTCIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08d11dcc310801f1a21fa1621a911a69">DMA2D_IFSR_CTWIF</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaa09a567e729b486217584e51d68c403c">DMA2D_IFCR_CTWIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9331ca07d508ec2330248ead234e759">DMA2D_IFSR_CCAEIF</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga33acd3c0b766643e754c6eca065dbe38">DMA2D_IFCR_CAECIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603151f7582af8487dbca059b8c2797c">DMA2D_IFSR_CCTCIF</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga7581cf290760437ef949a3eef56e843f">DMA2D_IFCR_CCTCIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga037c3669077ab408fc19f9a56d85dbeb">DMA2D_IFSR_CCEIF</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga266c7a5e127e3f4a88a4c0373a3ce2d5">DMA2D_IFCR_CCEIF</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga040254533141c16e79385b1d53f5e200">DMA2D_FGMAR_MA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3994214fb7867cdd705a98306261d4d">DMA2D_FGOR_LO</link>&#160;&#160;&#160;((uint32_t)0x00003FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae232ec07c8af265cf273378b9bd1441">DMA2D_BGMAR_MA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52a7059b6f751d5c08c80f2685ad6ae0">DMA2D_BGOR_LO</link>&#160;&#160;&#160;((uint32_t)0x00003FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab96e4329f0cce1ff4939b86794ace4a5">DMA2D_FGPFCCR_CM</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae19d74a8747e3ff1d59bbf8281bef16">DMA2D_FGPFCCR_CM_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20389b903fceabce35ef86afbb195b8e">DMA2D_FGPFCCR_CM_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ee3da8a8b64107d1e2f9a78580133b1">DMA2D_FGPFCCR_CM_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32cf1cafe2d77d4287c13f9b35387471">DMA2D_FGPFCCR_CM_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91559d3b49cc6eabc6e5c56fed4d90df">DMA2D_FGPFCCR_CCM</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79281f18fe5f1d8f72bfc5493f7fa5f5">DMA2D_FGPFCCR_START</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499d209664516db6d8e51c156d297a64">DMA2D_FGPFCCR_CS</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga662bae660d091cd661ae03b7b83b9fff">DMA2D_FGPFCCR_AM</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9a0f72a3311c7addc80cb4b2a6dd606">DMA2D_FGPFCCR_AM_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad31741e936457f10c0018d17a668f8a7">DMA2D_FGPFCCR_AM_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31134d8c12473dc1a2993ae779c97764">DMA2D_FGPFCCR_ALPHA</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a5f83d5dbcacb5368cbd7b961eb681a">DMA2D_FGCOLR_BLUE</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga883726ad2d4c810d52f1488fb88fbee8">DMA2D_FGCOLR_GREEN</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d6b0972e557412c73e0f16f36fcb5c2">DMA2D_FGCOLR_RED</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68eb0acaf75ebd3ad3c91c09d1120f4e">DMA2D_BGPFCCR_CM</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90de47ab23a989fdcb87b80a2ba19e77">DMA2D_BGPFCCR_CM_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0775cf25afbe6b7c532cd1be3292ac4">DMA2D_BGPFCCR_CM_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4329cef34024ce9da66cc50742fa8664">DMA2D_BGPFCCR_CM_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32cf1cafe2d77d4287c13f9b35387471">DMA2D_FGPFCCR_CM_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7af16ab77cfa65b68d87955f8174c374">DMA2D_BGPFCCR_CCM</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a80d7360eacbea6bdaf6e9e917fcfb3">DMA2D_BGPFCCR_START</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6815a2ca2215068895c9a472d7ddda39">DMA2D_BGPFCCR_CS</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabed12e8c87f469181c517b5bf45dddf">DMA2D_BGPFCCR_AM</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b0b7efdbc0b6d9e79283513a8182e56">DMA2D_BGPFCCR_AM_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60d8adf261814b395b285745b3ed906f">DMA2D_BGPFCCR_AM_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bc612a1b1244f639b71a4d32951d0ed">DMA2D_BGPFCCR_ALPHA</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7eed8c8ec566069a0d09afb988562b85">DMA2D_BGCOLR_BLUE</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f2e6030b2805bc1317cf9a176128dd">DMA2D_BGCOLR_GREEN</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40b707327b395aa7ed5dcb17d5d63025">DMA2D_BGCOLR_RED</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44e06e669220bd1ec2684822441e98b3">DMA2D_FGCMAR_MA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc532dedbdffb9510e22260244a0559">DMA2D_BGCMAR_MA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6aab6b2bb5740ad6b5b79f5510eed4a">DMA2D_OPFCCR_CM</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed17ce29894511ebece5f982af327845">DMA2D_OPFCCR_CM_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeac900ad7b654976b210a5a3f3a1f95d">DMA2D_OPFCCR_CM_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga093ffc44792d3708c93ce6438870956d">DMA2D_OPFCCR_CM_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga164c96762ec6cbaac2bff45dd84b97cf">DMA2D_OCOLR_BLUE_1</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8545d0dcde8b511d0ec64eb0c338fe2c">DMA2D_OCOLR_GREEN_1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3928724c5937ffda60f29f272dda4fc">DMA2D_OCOLR_RED_1</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaada795f8e861c5a220054e78c31c512">DMA2D_OCOLR_ALPHA_1</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga302e4754b96470c3c0e1c42f7a513001">DMA2D_OCOLR_BLUE_2</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga885ce0eaadc6ca878568ff43ee710958">DMA2D_OCOLR_GREEN_2</link>&#160;&#160;&#160;((uint32_t)0x000007E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0af9cee2f3d6ab752e910249adb89816">DMA2D_OCOLR_RED_2</link>&#160;&#160;&#160;((uint32_t)0x0000F800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0aa0634e409fb6d9fc68ecf9533c8d9c">DMA2D_OCOLR_BLUE_3</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf4c97dc43e39e09956c2f4d8e092d17">DMA2D_OCOLR_GREEN_3</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea63157a41a08d213f6cb8395373b385">DMA2D_OCOLR_RED_3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc0bf21946366343cedce1a2e9b07259">DMA2D_OCOLR_ALPHA_3</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd2439915c875a33bf9119382276cb89">DMA2D_OCOLR_BLUE_4</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga801078def8b64717b6fa0688483e3b78">DMA2D_OCOLR_GREEN_4</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dd8ba291eeaec6bdf282570dc94699f">DMA2D_OCOLR_RED_4</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0b00eb37c77d6852cfbb731b603a9d5">DMA2D_OCOLR_ALPHA_4</link>&#160;&#160;&#160;((uint32_t)0x0000F000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4898744c8de9d7d0d59d7ff41653a04f">DMA2D_OMAR_MA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd4dae0dd24a62d5a70fce6d095761ab">DMA2D_OOR_LO</link>&#160;&#160;&#160;((uint32_t)0x00003FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7be9ed42e3543c13c9976a738470d2e">DMA2D_NLR_NL</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade633c0e602bb412837333b687b1619a">DMA2D_NLR_PL</link>&#160;&#160;&#160;((uint32_t)0x3FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ebac2dac47e0480401202c86c3dacd4">DMA2D_LWR_LW</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe04b2be922ba53ca5c46a4ab9f38d15">DMA2D_AMTCR_EN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e5dccef2a3b408c458365114ca277ac">DMA2D_AMTCR_DT</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063">FLASH_ACR_LATENCY_3WS</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3594f2a9e12213efe75cd7df646e1ad">FLASH_ACR_LATENCY_4WS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</link>&#160;&#160;&#160;((uint32_t)0x00000005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3019ff197b4fd698e9625c9abb67f4be">FLASH_ACR_LATENCY_6WS</link>&#160;&#160;&#160;((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa164c6e6fdfcae274a84dc87ca87b95e">FLASH_ACR_LATENCY_7WS</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f8078f5374cc3f5a03d32d820166d1">FLASH_ACR_LATENCY_8WS</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c1eb3fa1ed22b5eaf27127dbc595c94">FLASH_ACR_LATENCY_9WS</link>&#160;&#160;&#160;((uint32_t)0x00000009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cfa58b7a1ceac2a54a01c35183c606f">FLASH_ACR_LATENCY_10WS</link>&#160;&#160;&#160;((uint32_t)0x0000000A)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090b61ac30c669a4aa444e6ac8b1840d">FLASH_ACR_LATENCY_11WS</link>&#160;&#160;&#160;((uint32_t)0x0000000B)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab15fcf83d62d874c46a2693f2436e14e">FLASH_ACR_LATENCY_12WS</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac69dcbabace32e958f918bf10aaf3460">FLASH_ACR_LATENCY_13WS</link>&#160;&#160;&#160;((uint32_t)0x0000000D)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf4fe4205ceb9511137d1649849d3761">FLASH_ACR_LATENCY_14WS</link>&#160;&#160;&#160;((uint32_t)0x0000000E)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91adfcf84aadad50a0127d2865353683">FLASH_ACR_LATENCY_15WS</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga923ff88475799eea9285f77f5383ced5">FLASH_ACR_ICRST</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac53d7c85551a9829014d6027d67ce6c7">FLASH_ACR_DCRST</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277876cbec14426a7a70ed6b3ead6d49">FLASH_ACR_BYTE0_ADDRESS</link>&#160;&#160;&#160;((uint32_t)0x40023C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7c5712edb158a725d8647c6af19544e">FLASH_ACR_BYTE2_ADDRESS</link>&#160;&#160;&#160;((uint32_t)0x40023C03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab779aa8b88258e15c183041744a846ff">FLASH_SR_SOP</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2704724528be959f82089f67e3869">FLASH_SR_PGPERR</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d76ad3629a288bee0136b8b34f274f4">FLASH_SR_PGSERR</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0e561d67b381c4bd8714cd6a9c15f56">FLASH_CR_SER</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga035fdd19649827a4231d9e718fff67be">FLASH_CR_MER1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4375b021000bd1acdecab7f72240f57d">FLASH_CR_SNB</link>&#160;&#160;&#160;((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9937f2386c7127f9855f68e2ec121448">FLASH_CR_SNB_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c4abfe231ffeab3f34a97c171427b">FLASH_CR_SNB_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23c44361d3aaf062fc6b288b1d44b988">FLASH_CR_SNB_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga417708b5b7aabfe219fb671f2955af31">FLASH_CR_SNB_3</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga734972442e2704a86bfb69c5707b33a1">FLASH_CR_SNB_4</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948ebea4921be9f981292b6e6733b00f">FLASH_CR_PSIZE</link>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadbc673f47f1ed33ca4144e9eee91ad6">FLASH_CR_PSIZE_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga196dca8b265486bf05782e6bbe81d854">FLASH_CR_PSIZE_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eb5af925f8183d38a85dad10fc34528">FLASH_CR_MER2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0858d561d4790c86b64a60204a09a3b5">FLASH_OPTCR_OPTSTRT</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf842eaac29efd86925c9431a8eb99b27">FLASH_OPTCR_BOR_LEV_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2971824f63351f09ad3db521d6a5b212">FLASH_OPTCR_BOR_LEV_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62cadc42caa03753ab8733da2b957ead">FLASH_OPTCR_BOR_LEV</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9198e76e4af532cb78ba3d8d7b1b35a3">FLASH_OPTCR_BFB2</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf38cbe85e3a2c30dbe6ccb3b3e636504">FLASH_OPTCR_WDG_SW</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b1ec98e521815433b3eec1e4136fd2">FLASH_OPTCR_nRST_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82102d640fe1d3e6e9f9c6a3e0adb56f">FLASH_OPTCR_nRST_STDBY</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa180c5732c34b271618aa58695c8ff5a">FLASH_OPTCR_RDP</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd79ca0fb8dd121074f40b83b2313d12">FLASH_OPTCR_RDP_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga935fe4b6ea955b3dc26110f19e894e60">FLASH_OPTCR_RDP_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02ba844244e374fe8105a7cad59ad523">FLASH_OPTCR_RDP_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga844d4d62b7de476c90dd5f971f5e9041">FLASH_OPTCR_RDP_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73bffe5ebb8d12020ebf3f2875f4a709">FLASH_OPTCR_RDP_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fef54b7b6c44afcc50e4f20ba461fd">FLASH_OPTCR_RDP_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18946cdea0f463f1e5386f42986f7e67">FLASH_OPTCR_RDP_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad00a8584a84d18d76e147e4873740b4d">FLASH_OPTCR_RDP_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c2bbd885cff2e6c16662a014f3125e1">FLASH_OPTCR_nWRP</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga823e5c42b89e152a8394c3fa6c8811ca">FLASH_OPTCR_nWRP_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d0ef7c876b297706a26dda017441f9c">FLASH_OPTCR_nWRP_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96c5b96918f1871febfb31a026028522">FLASH_OPTCR_nWRP_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb0fa51cc0e95dcc79b74f451898f634">FLASH_OPTCR_nWRP_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad936542dd4c587babd790e92783d90fb">FLASH_OPTCR_nWRP_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20268ac71dad90ee983642bb328e8ca">FLASH_OPTCR_nWRP_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga947616eac2be3f26ae1a3d748e70cac8">FLASH_OPTCR_nWRP_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4d248e42a97e1c852cbea42b25598e1">FLASH_OPTCR_nWRP_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb38a3c5a67d67160a33d1762ed0f51f">FLASH_OPTCR_nWRP_8</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e186dbacd1587760b167b9ae4166c5c">FLASH_OPTCR_nWRP_9</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f22bae03f31d60f0c6aded7cd29ead">FLASH_OPTCR_nWRP_10</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac11ce7f6df6922142fc54fb8d376e239">FLASH_OPTCR_nWRP_11</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b7d9725eafd522586664407fb9fe905">FLASH_OPTCR_DB1M</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319a7b9c8e58943de71013d952264a16">FLASH_OPTCR_SPRMOD</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166b108d44b55fef7da25bb1a9696d4a">FLASH_OPTCR1_nWRP</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8704f7d9b4f2ed666a36fd524200393">FLASH_OPTCR1_nWRP_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dbe2ea161a6b8f8f9410097b56e7f37">FLASH_OPTCR1_nWRP_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95055e7aee08960157182164896ab53e">FLASH_OPTCR1_nWRP_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga215ec5e70d6f8e9bcfc23e808720b7b5">FLASH_OPTCR1_nWRP_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga552186f19bc88ebbceb4b20fd17fa15c">FLASH_OPTCR1_nWRP_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4370733a7b56759492f1af72272d086">FLASH_OPTCR1_nWRP_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeecb61b8efdc36c40fce01e4cd1d5907">FLASH_OPTCR1_nWRP_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e3446bcd7be06c230bc6cbceadae5cf">FLASH_OPTCR1_nWRP_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97aac6b31d856505401e3bef486df10f">FLASH_OPTCR1_nWRP_8</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ab067bd8ab9645c93e6acf3b839dd8d">FLASH_OPTCR1_nWRP_9</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf08f9db2b0ca30861faac54b6df672e">FLASH_OPTCR1_nWRP_10</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga244656eb3ca465d38aba14e92f8c5870">FLASH_OPTCR1_nWRP_11</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</link>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</link>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</link>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</link>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</link>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</link>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</link>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</link>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</link>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</link>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</link>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</link>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</link>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</link>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</link>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</link>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</link>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</link>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5485fbd720ed7ddb22eb3ec11245efbc">GPIO_OTYPER_IDR_0</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf13669e5ac3f49834766cd99be03a0d7">GPIO_OTYPER_IDR_1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3936b414ffd9d8a7a546ecf5bee71c3">GPIO_OTYPER_IDR_2</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba6136975598a69ca053a924534829f2">GPIO_OTYPER_IDR_3</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4b22966bfccc5de30156b87a60db42a">GPIO_OTYPER_IDR_4</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503034ab19d01c3c5535208dbdaa5160">GPIO_OTYPER_IDR_5</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b972f5d1e519823d58098533346aa2">GPIO_OTYPER_IDR_6</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1360495ee0a8ee3f1a6e858744b76693">GPIO_OTYPER_IDR_7</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0999b31939326c4558ff7383fb1d45c3">GPIO_OTYPER_IDR_8</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86496faba77364680e3abb58b99636b3">GPIO_OTYPER_IDR_9</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f82a10903250be4e628771b0276761">GPIO_OTYPER_IDR_10</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b3d81079aa482c4670efbe56da9c827">GPIO_OTYPER_IDR_11</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf53e6338143d8457b3db5c6846349910">GPIO_OTYPER_IDR_12</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afdc7a368dcf575096f85deaea5ef01">GPIO_OTYPER_IDR_13</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ecbcd9d656d45bb5de5da1506ed1234">GPIO_OTYPER_IDR_14</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63220a77d16ca7e1475c67cfdf1ad8fd">GPIO_OTYPER_IDR_15</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29dbb08cef82cec8fac9a0044f80d31b">GPIO_OTYPER_ODR_0</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b10e532cafe20fe2c2e7afa91150b3">GPIO_OTYPER_ODR_1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0d55284e587dfd6357e124fc8ab4014">GPIO_OTYPER_ODR_2</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f7272497c2d79c2651812c716f5f00">GPIO_OTYPER_ODR_3</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1b9031a6c8ae6e1c1b7f8affb5689e">GPIO_OTYPER_ODR_4</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd860ae29854fe80c9e410e7e6cc957">GPIO_OTYPER_ODR_5</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b2cd9cf5cae35759f2b38cc0020a06">GPIO_OTYPER_ODR_6</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6427032856cd00e7a0b87279cf8e85">GPIO_OTYPER_ODR_7</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f30b73464b5d452c0217349b5294fe2">GPIO_OTYPER_ODR_8</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20b3f0dd86d1dd8edbe20c09412e2297">GPIO_OTYPER_ODR_9</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf471b28dec1fdf0916e7beaa87d902a4">GPIO_OTYPER_ODR_10</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac73a7dd714babf1ab5894b4460dacc">GPIO_OTYPER_ODR_11</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabcfc202ec3ee578aee32375a092a23d">GPIO_OTYPER_ODR_12</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f9a8a4dcf381e58a0ab84c3744d063">GPIO_OTYPER_ODR_13</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38b35b661a670ae2afd11258398b7fb1">GPIO_OTYPER_ODR_14</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga267734cd2559e9cbf5c4041720e16d1e">GPIO_OTYPER_ODR_15</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7d828c238e95cab83f262fac028ec4e">HASH_CR_INIT</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacffa826f34e3997c3288ed568b391cb1">HASH_CR_DMAE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ad8c319a2f6bc2c050f18b370c495ee">HASH_CR_DATATYPE</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaadf76762e211dc840e3bac1204a59a">HASH_CR_DATATYPE_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b5f8d43cd72da03998d6557647bee9c">HASH_CR_DATATYPE_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fe7196086d41218655e176591247a48">HASH_CR_MODE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1790e5b64fce305c27c6bf50cdbd5fe9">HASH_CR_ALGO</link>&#160;&#160;&#160;((uint32_t)0x00040080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7735ddc6318823e55e2711500363e08">HASH_CR_ALGO_0</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga251f6a85e9f9642c58e9b6fdfe3345d3">HASH_CR_ALGO_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa21688b9c592b70eabe9ed4b6eeeac12">HASH_CR_NBW</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab132d9ddeca0aacfd27ba5ea3b19cdc9">HASH_CR_NBW_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee622ae1377f07d2419c360ae12ac563">HASH_CR_NBW_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac78ee752761beff6aba7294e5576c6a2">HASH_CR_NBW_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad07fc5ec331992aec05c4b064400f250">HASH_CR_NBW_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f5948a6978b477adba2964e542775c9">HASH_CR_DINNE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51177b66c52485050d090881c4e95e62">HASH_CR_MDMAT</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga476515115229baeb8ae7aa9996195e44">HASH_CR_LKEY</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf9d52ad29a5e3a891f533c04be625f">HASH_STR_NBW</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f5859fc7b0b2186423484cf79ff9c76">HASH_STR_NBW_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bcd7ffbaa01da2e88a180c32bd4ddcb">HASH_STR_NBW_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3442ec5aab7509a4e544b3067e7bf749">HASH_STR_NBW_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga038eee3a0a72e82555c0ed3eae038804">HASH_STR_NBW_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a131f1d3567bebcc782f38f5879f5eb">HASH_STR_NBW_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0728426e6f0324be8633a6b5a72ec185">HASH_STR_DCAL</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74b5495f1d0908e950ef88b8809f5762">HASH_IMR_DINIM</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b459bd9c09494f9a5c343b4e0d0476e">HASH_IMR_DCIM</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ea8072b709747ddb1a39818cb125d68">HASH_SR_DINIS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6784f29dbc4cc499725213509d3c453">HASH_SR_DCIS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9273a6086423312265eebb04d9c33f6">HASH_SR_DMAS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga593ce96817f5a30039f32960fb82488d">HASH_SR_BUSY</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</link>&#160;&#160;&#160;((uint16_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</link>&#160;&#160;&#160;((uint16_t)0x00FE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</link>&#160;&#160;&#160;((uint8_t)0xFE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</link>&#160;&#160;&#160;((uint8_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe4c34d459e53d73c92e0a6fd383795">I2C_FLTR_DNF</link>&#160;&#160;&#160;((uint8_t)0x0F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f312cebb37d3e5d0a690dc6fda86f32">I2C_FLTR_ANOFF</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</link>&#160;&#160;&#160;((uint8_t)0x07)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab89c121ca98d7b5ccc3f0f7febf4eece">LTDC_SSCR_VSH</link>&#160;&#160;&#160;((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga907f3558ae8795a88438115a0f4b9ea5">LTDC_SSCR_HSW</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga535b0212401c5e7d4ed501432785cdc6">LTDC_BPCR_AVBP</link>&#160;&#160;&#160;((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6935a2c30e44ad5c705ae26199f60782">LTDC_BPCR_AHBP</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fcf5508c9feeec2a3e17380a3a2f55e">LTDC_AWCR_AAH</link>&#160;&#160;&#160;((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a2a074b96e4a6f856d34efa93265baa">LTDC_AWCR_AAW</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab222ec4adc24cb96ba19ac718657980d">LTDC_TWCR_TOTALH</link>&#160;&#160;&#160;((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca9cb93332d3b62207e86bb7f3e126e0">LTDC_TWCR_TOTALW</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf55426883a15eeb7222f2afdb474078c">LTDC_GCR_LTDCEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1686ca70b7713b92388428cec667f3e1">LTDC_GCR_DBW</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeda36ed8fd82123f98869492dfa44ac">LTDC_GCR_DGW</link>&#160;&#160;&#160;((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0240de6352abcfc4efb15b7ebf576822">LTDC_GCR_DRW</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b39681c28f80712e4eef125eccc1e0">LTDC_GCR_DEN</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3718fea213202d0fd836bfa24b744a10">LTDC_GCR_PCPOL</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b52f55ad6c0d4755ea7555661362bd0">LTDC_GCR_DEPOL</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga997a434c558ff322253a50f971176433">LTDC_GCR_VSPOL</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8773e0967763b93c618099e9d173936e">LTDC_GCR_HSPOL</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae926ae4dfa16282de074099da8b22647">LTDC_GCR_DTEN</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaa5b39681c28f80712e4eef125eccc1e0">LTDC_GCR_DEN</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bee9f0d3252c465422ad42a3e748c33">LTDC_SRCR_IMR</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a469ec4989f09bd45c0fa1bcd8fbb0a">LTDC_SRCR_VBR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17515cc05bb25a491a9f27d6740c0169">LTDC_BCCR_BCBLUE</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8b89287c8bd118c951bf9466741561">LTDC_BCCR_BCGREEN</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cdd228eaac63eafbb44f5402f772495">LTDC_BCCR_BCRED</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga986f9c276c5c09d609099fb9df0466f0">LTDC_IER_LIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59e996a111de2bfbc7353ad721d23b62">LTDC_IER_FUIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae31521896ca3734d4ea2d8b0a8c53e6c">LTDC_IER_TERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8b81bb2975282a8c97904fb27f379b6">LTDC_IER_RRIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1430a5052fa2be26d885e6019326f374">LTDC_ISR_LIF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad25511dce2346382813fbb8f38ed0afe">LTDC_ISR_FUIF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78d78d256e92cc8fd7c9180c16fe845b">LTDC_ISR_TERRIF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8735819d356373cd4ee6f5fdb4889fc">LTDC_ISR_RRIF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15295bfc88388bbb0472e718dbb2e5e9">LTDC_ICR_CLIF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36d2e96e5ac6c5a269131c6eadf5f552">LTDC_ICR_CFUIF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45dfff9d309c4a9b094930d8a2ae259a">LTDC_ICR_CTERRIF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45709c66c8322628434d48bacdc9f92d">LTDC_ICR_CRRIF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1818ec63a734052e0b3652eb492a9cf3">LTDC_LIPCR_LIPOS</link>&#160;&#160;&#160;((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5688f0180e7bacd368194e582eea441d">LTDC_CPSR_CYPOS</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1056b9d14adcc3a2bd1057fcb71eec9">LTDC_CPSR_CXPOS</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e4c498e3baf6490c83ae67b7859b1ce">LTDC_CDSR_VDES</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea3bfe7426e5ee59e4a136f408a09716">LTDC_CDSR_HDES</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cb94c249cec7aaa63803eb9e4d56863">LTDC_CDSR_VSYNCS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9556e6ff6318d564c481fb022b9f254e">LTDC_CDSR_HSYNCS</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4137ed7793f1e0399d2d4184f73eceb">LTDC_LxCR_LEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20578c97851c63d3c356bd3452e447f3">LTDC_LxCR_COLKEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ed020e503cd29e946528c9ac63846d5">LTDC_LxCR_CLUTEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b9b7b4e2f5f9ea9d3ee20186d13623e">LTDC_LxWHPCR_WHSTPOS</link>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad75b147ab755274aa4baca5541a6993e">LTDC_LxWHPCR_WHSPPOS</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa83711c9cfc27570784e119b69f5acd2">LTDC_LxWVPCR_WVSTPOS</link>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8339caa7759f7159bb2aec90f6af49f9">LTDC_LxWVPCR_WVSPPOS</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fec067b174a76fcf8ee14b86addc7fa">LTDC_LxCKCR_CKBLUE</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga979f0d91c15471854b39dced9923631a">LTDC_LxCKCR_CKGREEN</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d0da8eeba215cd5327332a557b77c87">LTDC_LxCKCR_CKRED</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6badb297e740d959d1971c6109a7f417">LTDC_LxPFCR_PF</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad538e4df55b9d97c61bca14d93346a3">LTDC_LxCACR_CONSTA</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f017addde6d63278ed0872f95e9978">LTDC_LxDCCR_DCBLUE</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabab49201f0db066d5578b6a5e9cd3753">LTDC_LxDCCR_DCGREEN</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87bd39aae738ca9d3003a1fdb1805267">LTDC_LxDCCR_DCRED</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd6b290af2380f0e6d952200cc7b541">LTDC_LxDCCR_DCALPHA</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad28cd200b3c7cb36eeccff2c56fdd649">LTDC_LxBFCR_BF2</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a130d060626796428774293042188f2">LTDC_LxBFCR_BF1</link>&#160;&#160;&#160;((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga533aa67a63316950180faf61ef5b72a9">LTDC_LxCFBAR_CFBADD</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga010df13cba684fbf65e8d4e0200bc8b8">LTDC_LxCFBLR_CFBLL</link>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08649b490876b957949df5334c9bdafe">LTDC_LxCFBLR_CFBP</link>&#160;&#160;&#160;((uint32_t)0x1FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5209baf02f3685749b1f22ea9de5532">LTDC_LxCFBLNR_CFBLNBR</link>&#160;&#160;&#160;((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae00786e8173c10ab75d240557a384590">LTDC_LxCLUTWR_BLUE</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad69ebaef3fa5e207583c452383902745">LTDC_LxCLUTWR_GREEN</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94a21e31959c31fcf180c38bb6090043">LTDC_LxCLUTWR_RED</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5b936eefb3a3b537f4914a745d94a41">LTDC_LxCLUTWR_CLUTADD</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</link>&#160;&#160;&#160;((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link>&#160;&#160;&#160;((uint32_t)0x00000060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link>&#160;&#160;&#160;((uint32_t)0x000000A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link>&#160;&#160;&#160;((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1c7718e2c1a57985f79776683bb5464">PWR_CR_LPUDS</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59c516cad11a310e8c5b560b00220d45">PWR_CR_MRUDS</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga977b89f2739e32b704194a6995d3d33d">PWR_CR_ADCDC1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb849c6c4908d6f08f4fdc28d702522">PWR_CR_ODEN</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1e865d13e084ed53bded37c3cdea173">PWR_CR_ODSWEN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga150acdf90bcc4c040af0d1f5e1055f4a">PWR_CR_UDEN</link>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9c44f47475e9bf0bd6feae67b1cb12b">PWR_CR_UDEN_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab974d921fa98b211719002f5830bbae4">PWR_CR_UDEN_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a4454070b891307e331c97d342e35db">PWR_CR_FMSSR</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36967ef7baeaedfc30f125092ee59b30">PWR_CR_FISSR</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56b78f2f76a841d2e8ddd56299b8d3e2">PWR_CR_PMODE</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95285ed4947501c3847770cb400ce553">PWR_CSR_WUPP</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae35dfabd53bc335d95d330442cdfac6d">PWR_CSR_ODRDY</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb55eb15d71248b59e36a158039f9b54">PWR_CSR_ODSWRDY</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31f0172b9dcefa55d772d4cb0eed6687">PWR_CSR_UDSWRDY</link>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017220a84cc5ab813eee18edd6309827">PWR_CSR_REGRDY</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</link>&#160;&#160;&#160;((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</link>&#160;&#160;&#160;((uint32_t)0x00000008</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</link>&#160;&#160;&#160;((uint32_t)0x00000010</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</link>&#160;&#160;&#160;((uint32_t)0x00000020</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</link>&#160;&#160;&#160;((uint32_t)0x00000040</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</link>&#160;&#160;&#160;((uint32_t)0x00000080</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</link>&#160;&#160;&#160;((uint32_t)0x00000100</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</link>&#160;&#160;&#160;((uint32_t)0x00000200</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</link>&#160;&#160;&#160;((uint32_t)0x00000400</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</link>&#160;&#160;&#160;((uint32_t)0x00000800</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</link>&#160;&#160;&#160;((uint32_t)0x00001000</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</link>&#160;&#160;&#160;((uint32_t)0x00002000</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</link>&#160;&#160;&#160;((uint32_t)0x00004000</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</link>&#160;&#160;&#160;((uint32_t)0x00008000</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</link>&#160;&#160;&#160;((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</link>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade84dfb497ed82c0cbbc40049ef3da2c">RCC_PLLCFGR_PLLN_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad54b80f8edb3a1f34d390382580edaf3">RCC_PLLCFGR_PLLN_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c165a47d134f31f9dff12d1e6f709f3">RCC_PLLCFGR_PLLN_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b19e3e1f2dbe4c2327ebee7e9647365">RCC_PLLCFGR_PLLN_3</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb4707942496f45d3cf85acfdeb37475">RCC_PLLCFGR_PLLN_4</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb9ac3678faab95ddc7d42b2316b8ab">RCC_PLLCFGR_PLLN_5</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df4b12cec2263d6acec32015035fe54">RCC_PLLCFGR_PLLN_7</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff473b6dc417ef6fa361017b2f107c06">RCC_PLLCFGR_PLLN_8</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link>&#160;&#160;&#160;((uint32_t)0x00000090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link>&#160;&#160;&#160;((uint32_t)0x000000A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link>&#160;&#160;&#160;((uint32_t)0x000000B0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link>&#160;&#160;&#160;((uint32_t)0x000000D0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link>&#160;&#160;&#160;((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</link>&#160;&#160;&#160;((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link>&#160;&#160;&#160;((uint32_t)0x00001400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link>&#160;&#160;&#160;((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</link>&#160;&#160;&#160;((uint32_t)0x0000A000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</link>&#160;&#160;&#160;((uint32_t)0x001F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</link>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</link>&#160;&#160;&#160;((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83dfcd5a1ce89869c82723f7eb9223ed">RCC_CFGR_MCO2PRE_0</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e8d7cb746efc7511fa97ddfef2df793">RCC_CFGR_MCO2PRE_1</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</link>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33085822ed319bf2549742043e56f55f">RCC_CIR_PLLSAIRDYF</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73e79cc7236f5f76cb97c8012771e6bb">RCC_CIR_PLLI2SRDYC</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga425b11a624411ace33a1884128175f4f">RCC_CIR_PLLSAIRDYC</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab00b21dc4408295d374a4970ea5ae751">RCC_AHB1RSTR_GPIOFRST</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50322b0db25b2204aa114c4c29847051">RCC_AHB1RSTR_GPIOGRST</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5180658a02a87b501ab3f250593905b">RCC_AHB1RSTR_GPIOIRST</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7fbf13bedd2885311c00811bbfbf2fa">RCC_AHB1RSTR_GPIOJRST</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac47d8007c0dd310682062de13518751b">RCC_AHB1RSTR_GPIOKRST</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25aa9e4bf01883c7fbc224b925ee4fc7">RCC_AHB1RSTR_DMA2DRST</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e1dca7f08a971d2c3bf39a928c49586">RCC_AHB1RSTR_ETHMACRST</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga236682929d2641e851f175ab3aa1f520">RCC_AHB1RSTR_OTGHRST</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae909f90338c129e116b7d49bebfb31c5">RCC_AHB2RSTR_DCMIRST</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d6e7104329464a06beff679cc6988f8">RCC_AHB2RSTR_CRYPRST</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76abe5748945ac7fdcb1b7803156e9d0">RCC_AHB2RSTR_HASHRST</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002b712908eb99e0292afe35687773e1">RCC_AHB2RSTR_HSAHRST</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga76abe5748945ac7fdcb1b7803156e9d0">RCC_AHB2RSTR_HASHRST</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace46c6461c8b4ddd78510bc2c529c91b">RCC_AHB2RSTR_RNGRST</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga067deb756dd4100c901c6b25229678e4">RCC_APB1RSTR_TIM12RST</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad59f66b35bdc0953428eb8c345397a7f">RCC_APB1RSTR_TIM13RST</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86b5d7042e23d54c7ecfcef2fbedad6e">RCC_APB1RSTR_CAN2RST</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8082ea21d27919bf78784f4f5be8734">RCC_APB1RSTR_UART7RST</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6667dd4c4cd43641139966d6d455d71f">RCC_APB1RSTR_UART8RST</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa129b34dbaf6c5301f751410ab4668ca">RCC_APB2RSTR_TIM8RST</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00f377d5a72cf8c225084efc4733aad">RCC_APB2RSTR_UART9RST</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5139ac4bea1985cd19c130061b89440b">RCC_APB2RSTR_UART10RST</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a739f8154dffb6b14aa3338de8d2cfe">RCC_APB2RSTR_SPI5RST</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e554201b98c7594e5e59e93a6dff4b8">RCC_APB2RSTR_SPI6RST</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9d8a170e7d5198bcb82b35af0e38395">RCC_APB2RSTR_SAI1RST</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f3f9f5166053bfd3bd193ce9d97b4c8">RCC_APB2RSTR_LTDCRST</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f676c6c842fc9471d51a50584fbe91">RCC_APB2RSTR_SPI1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4149ae34073698300cc7f6cc11f68c0">RCC_APB2RSTR_DFSDMRST</link>&#160;&#160;&#160;RCC_APB2RSTR_DFSDM1RST</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefa8e0fbecedb4167a4d7ef51e2a48b5">RCC_AHB1ENR_GPIOFEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5304e897036391c916ef82258919a08b">RCC_AHB1ENR_GPIOGEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadee44347a6a62429ee74753fe1dea5d7">RCC_AHB1ENR_GPIOIEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41171e8e5a809e65856d4011c19f05c5">RCC_AHB1ENR_GPIOJEN</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa96ed213c5662ddd36feb20480137979">RCC_AHB1ENR_GPIOKEN</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bef4fb42adb3343f4f22b298cb9b1fd">RCC_AHB1ENR_DMA2DEN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga507020c3c3945dfbf3d628ffa42afdba">RCC_AHB1ENR_ETHMACEN</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001f617c29d950ee1aa91773331ae6f6">RCC_AHB1ENR_ETHMACTXEN</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8933482a90a769d0cdd332b170132b77">RCC_AHB1ENR_ETHMACRXEN</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf11a8d105bc59e4f509d91cbf05e0e">RCC_AHB1ENR_ETHMACPTPEN</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab18d15ea68876f7a42ee7350074b05f4">RCC_AHB1ENR_OTGHSEN</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga784be313f54862d3670723f2334fa51f">RCC_AHB1ENR_OTGHSULPIEN</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe6b7edde44307072327fcae3c15c8d0">RCC_AHB2ENR_DCMIEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82cbf1146f6135045d8c22db44ff2c12">RCC_AHB2ENR_CRYPEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67062297a8451ac49f18b44c974b4492">RCC_AHB2ENR_HASHEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea5123ece7df53e695697e3a7d11a6b">RCC_AHB2ENR_RNGEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecd88b56485ee4ee3e406b1d6c062081">RCC_APB1ENR_TIM12EN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a95079e68e7c76584ef0b3de371288a">RCC_APB1ENR_TIM13EN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae64f792b7a3401cff4d95e31d3867422">RCC_APB1ENR_CAN2EN</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b7a022fda0cc030a4450f16243711eb">RCC_APB1ENR_UART7EN</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c2f21176461a0d7c96fc6d80bee4b02">RCC_APB1ENR_UART8EN</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88352a6dfa264d459f5037e2083e4ea1">RCC_APB2ENR_UART9EN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4b1fb39b779dcd6ee6590e7637adf16">RCC_APB2ENR_UART10EN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5df23f931ddad97274ce7e2050b90a5a">RCC_APB2ENR_ADC3EN</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac685212159f74963ecf386e5e41417a1">RCC_APB2ENR_EXTIEN</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa03ceeb67bbc312dedb16ca516e0d1ea">RCC_APB2ENR_SPI5EN</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3a69871fe2c246de87d6330085f8fb2">RCC_APB2ENR_SPI6EN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31543bbdce9d1385c43dedde182f6aa9">RCC_APB2ENR_SAI1EN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga355bd72d57bef878611abbd68c5e2fa8">RCC_APB2ENR_LTDCEN</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab74296df157ab63437fbfd22c391e93f">RCC_AHB1LPENR_GPIOJLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fdc0a0df366953541eb273a2abddf80">RCC_AHB1LPENR_GPIOKLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee817715d402e9c41037a29e99e916c">RCC_AHB1LPENR_SRAM3LPEN</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eaf334d499a56654b4471dedcf07ab2">RCC_AHB1LPENR_DMA2DLPEN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421fd0aec3671e054ef18cd290bc164e">RCC_AHB1LPENR_ETHMACLPEN</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09935984b92821f18c3e00f7e4fbeb62">RCC_AHB1LPENR_ETHMACTXLPEN</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28dc3cec4693215c0db36dcfd8a55ee8">RCC_AHB1LPENR_ETHMACRXLPEN</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa04c4dfda05aebb5efe66518a28e29de">RCC_AHB1LPENR_ETHMACPTPLPEN</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9567cabb8058c53bae64ed4b77c05dd">RCC_AHB1LPENR_OTGHSULPILPEN</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36a5b2e07710be6b18bcf11b817a396d">RCC_AHB2LPENR_CRYPLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7959241184aefcd08cf78763b38a113">RCC_AHB2LPENR_HASHLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b47fde44967a5a600a042398a9cf3c6">RCC_APB1LPENR_TIM12LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9897d5f0033623a05997ca222d3a132b">RCC_APB1LPENR_TIM13LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd1af8912fedadb9edead5b31167a310">RCC_APB1LPENR_TIM14LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb93b42a94b988f4a03bed9ea78b4519">RCC_APB1LPENR_CAN1LPEN</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga167ad9fc43674d6993a9550ac3b6e70f">RCC_APB1LPENR_CAN2LPEN</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga880ef558dbbf424fb90c409b04c48226">RCC_APB1LPENR_UART7LPEN</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97752f7c9da5bfb81da7f1724b5e3192">RCC_APB1LPENR_UART8LPEN</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb332eb70df924a4b08b2906f2b15b08">RCC_APB2LPENR_UART9LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafca146ae12f743f169f8ceb37266bf43">RCC_APB2LPENR_UART10LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac216d0b83590cd7db06aa3dd9118a9bf">RCC_APB2LPENR_ADC2PEN</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12c8300ba9b1ce9b14fc8e0f3ec4c127">RCC_APB2LPENR_ADC3LPEN</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga328b8ccda77ab9f0ce965888646df17c">RCC_APB2LPENR_SPI5LPEN</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ff3ef243e422da69d9ab80e6c646da4">RCC_APB2LPENR_SPI6LPEN</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35b57d8d3404e6e7e2beed66a201e8fd">RCC_APB2LPENR_SAI1LPEN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9ec8b19c763bcab7af4e56cc5875799">RCC_APB2LPENR_LTDCLPEN</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe360ffbda460aef12c42651a2b17583">RCC_BDCR_LSEMOD</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf600bc53fc80265347f6c76c6b8b728a">RCC_CSR_PADRSTF</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1507e79ffc475547f2a9c9238965b57f">RCC_CSR_WDGRSTF</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</link>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</link>&#160;&#160;&#160;((uint32_t)0x0FFFE000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64eb00ab54985afe99fa12a467fb58e0">RCC_PLLI2SCFGR_PLLI2SM</link>&#160;&#160;&#160;((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9cae111b7f76a18c4d5fdd204f25290">RCC_PLLI2SCFGR_PLLI2SM_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73d9343c5adc189599178877e0a5b64c">RCC_PLLI2SCFGR_PLLI2SM_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6edd4557f941a4789359954eb628ca92">RCC_PLLI2SCFGR_PLLI2SM_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3063daafd0c680d2da46e10d59ce832">RCC_PLLI2SCFGR_PLLI2SM_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2970e64070393efae06ebb7b7b0e44">RCC_PLLI2SCFGR_PLLI2SM_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac92318270d153b4be34b3c762d82bd19">RCC_PLLI2SCFGR_PLLI2SM_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</link>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ea60de76e294b8ba23d229b2c8a1d">RCC_PLLI2SCFGR_PLLI2SN_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60eec842a298febfaadd7b5f79898b00">RCC_PLLI2SCFGR_PLLI2SN_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2be70f723d8e89b4566a9438a671f49">RCC_PLLI2SCFGR_PLLI2SN_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63743438e947f632c0757a6daf2838af">RCC_PLLI2SCFGR_PLLI2SN_3</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1f94003cdc00380b298b54c485ca743">RCC_PLLI2SCFGR_PLLI2SN_4</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03c368d0e6199b212e7c185663dd2aa8">RCC_PLLI2SCFGR_PLLI2SN_5</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d9931c3638779af7042d901a01aabf">RCC_PLLI2SCFGR_PLLI2SN_6</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc32ee35e426332598db98b5e0b230b">RCC_PLLI2SCFGR_PLLI2SN_7</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec1c1bad2b7126f36b2ba26e657e84a">RCC_PLLI2SCFGR_PLLI2SN_8</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c3d21c4f7d5bef1eff3f7e8184c5a78">RCC_PLLI2SCFGR_PLLI2SQ</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab00e8e8971e8964f0de6326323501b43">RCC_PLLI2SCFGR_PLLI2SQ_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5f7d35f943eefa64c93aaea53c129ca">RCC_PLLI2SCFGR_PLLI2SQ_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69a682cfa9545f071364f21be0b58f87">RCC_PLLI2SCFGR_PLLI2SQ_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9296ea9a977caf0d794104a7e79dc376">RCC_PLLI2SCFGR_PLLI2SQ_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</link>&#160;&#160;&#160;((uint32_t)0x70000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2b9c8dc6b0e853ace99e16818d55d12">RCC_PLLI2SCFGR_PLLI2SR_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2687fbf92acdf2984c142cd95ef4a2e4">RCC_PLLSAICFGR_PLLSAIN</link>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b5c1d110c1d2fde7ccd85624fb3a136">RCC_PLLSAICFGR_PLLSAIN_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa688a5654a7b9cb2701bf1ff9bb20b9f">RCC_PLLSAICFGR_PLLSAIN_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d2ca33b66272b488ae3f1343cbeb157">RCC_PLLSAICFGR_PLLSAIN_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbd473398038240a0ca595036dd802f4">RCC_PLLSAICFGR_PLLSAIN_3</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3f01cb1643b967ccea0c4bdfee8a5d2">RCC_PLLSAICFGR_PLLSAIN_4</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga842f52bbfa627ccdfdb2a8f84ca00384">RCC_PLLSAICFGR_PLLSAIN_5</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b5e107420b55cb461ac7010909c4c8b">RCC_PLLSAICFGR_PLLSAIN_6</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166ced33a990038256b643c0054b118b">RCC_PLLSAICFGR_PLLSAIN_7</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd342d1148729a6519b7e10823adaa4d">RCC_PLLSAICFGR_PLLSAIN_8</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga155627f8db4927361e1a1e6046b409dc">RCC_PLLSAICFGR_PLLSAIQ</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5043268b4da44b49fad35b7f94c811d">RCC_PLLSAICFGR_PLLSAIQ_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a88a20d3ff2d9eedad0f880e84fdb72">RCC_PLLSAICFGR_PLLSAIQ_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2faa0ef57b6622fc9f0171b13a51bfc">RCC_PLLSAICFGR_PLLSAIQ_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf449fd540823d6bc2b04ba85438f4974">RCC_PLLSAICFGR_PLLSAIQ_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebe89c42110c8e2deca3268b7a4d9af1">RCC_PLLSAICFGR_PLLSAIR</link>&#160;&#160;&#160;((uint32_t)0x70000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6aa6c88568cdf3203e7582829b99e3">RCC_PLLSAICFGR_PLLSAIR_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4474d725d50cc4c62e1e684d87384de">RCC_PLLSAICFGR_PLLSAIR_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e0fda8dc6c340dc993417a24006bc6">RCC_PLLSAICFGR_PLLSAIR_2</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18080f9f063307e69574aa540d77c4c1">RCC_DCKCFGR_PLLI2SDIVQ</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga881b528af3124735a1f78fad18b27f0f">RCC_DCKCFGR_PLLSAIDIVQ</link>&#160;&#160;&#160;((uint32_t)0x00001F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1847e94395a45ce60745fd743a03a7d3">RCC_DCKCFGR_PLLSAIDIVR</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1a161d956bb71f8bba6aba7deb168b7">RCC_DCKCFGR_SAI1ASRC</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29d8c90672d1d61ecaf1459b515f141f">RCC_DCKCFGR_SAI1ASRC_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3dd37fcf162cd5b9759fc1889fd7e92">RCC_DCKCFGR_SAI1ASRC_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff9ec8ec157168395df6b770775ead86">RCC_DCKCFGR_SAI1BSRC</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52027f4e12bb06bc7c75a84fc6e4c410">RCC_DCKCFGR_SAI1BSRC_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf438684bbeb0c6bdcfc2bd5a7b6663">RCC_DCKCFGR_SAI1BSRC_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78cc4107f023df9a3168daf04ba1c2da">RCC_DCKCFGR_TIMPRE</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee81827bb1d78e84e78a74449c8d56a">RNG_CR_RNGEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27424b682bcee7fff22f92a2dbcea57a">RNG_CR_IE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54434ed74bdb00fd0f13422d3e85a2fc">RNG_SR_DRDY</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bb49d327474c3c61877bb20290f51d0">RNG_SR_CECS</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5562bc13afe295893dc3997a4917fee2">RNG_SR_SECS</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b89a08bcc8a7a6078bd9f5f2f34bb53">RNG_SR_CEIS</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6b0e11930f20484f0d0aca79959d9b2">RNG_SR_SEIS</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</link>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7976972a5fc6705fede85536520367d6">RTC_ISR_ALRBF</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</link>&#160;&#160;&#160;((uint32_t)0x007F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</link>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63841fd7262fd307f211ee8e9e8a6f0">RTC_CALIBR_DCS</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5523cf582ebc0a987c6a2c2007bc10d">RTC_CALIBR_DC</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</link>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</link>&#160;&#160;&#160;((uint32_t)0x000001FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga872cbfe2e79e7fe2a4bfad6086f4ac49">RTC_TAFCR_TSINSEL</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989cde7332b2ec0b3934cb909514938d">RTC_TAFCR_TAMPINSEL</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</link>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</link>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</link>&#160;&#160;&#160;((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</link>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</link>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e8954ab0ead8bb788d5d8eebf2f5c4c">RTC_BKP5R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9ee9eb5d024ccd5809fcc20fd51f5b">RTC_BKP6R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0f1ae07f7b1815bf58b464dc7366731">RTC_BKP7R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bd10acb9e5ce5225af4ff895bd3bb82">RTC_BKP8R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">RTC_BKP9R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2179063a3078a211c3b697ce012ab5a0">RTC_BKP10R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab250f9423dee41b165aa8f02d2fc1fe7">RTC_BKP11R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefe1b6108ac49197b28c9bee31bbaf3b">RTC_BKP12R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e77435e16bdebf3491eb0e30bd10b0d">RTC_BKP13R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f07ee6d227deaa11e0ae035121185b0">RTC_BKP14R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae543b0dd58f03c2f70bb6b3b65232863">RTC_BKP15R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0add0c768094f0de71bb4e50fbcce6e">RTC_BKP16R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga059aaedb55963f39e8724d50d55d5282">RTC_BKP17R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66154eb091275e87a4bd53e87ef9214e">RTC_BKP18R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa4c31e33d851fde2715059ea28dac6f">RTC_BKP19R</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc29912477e15bf48a732a8a3b55ae81">SAI_GCR_SYNCIN</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d53daedcc93ebd30f9c358955cd3362">SAI_GCR_SYNCIN_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c65de3f7ddbf31c90da6b1453a2ff69">SAI_GCR_SYNCIN_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0b9aa1a30108cdfe3088c4cacaeb27e">SAI_GCR_SYNCOUT</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e3a859999059ec321655a71ff53440f">SAI_GCR_SYNCOUT_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2c03899faccbae6c741743eb032dedc">SAI_GCR_SYNCOUT_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51af4b787c1e5e049f3bb22b82902866">SAI_xCR1_MODE</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24269e60d3836bf6524a8e56b2f8bba1">SAI_xCR1_MODE_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c25169081899de44a05e793e46d7ca5">SAI_xCR1_MODE_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf8432db16a815678078cb1ffbd31a6f">SAI_xCR1_PRTCFG</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d920226316389ecf03b9854ddf9755">SAI_xCR1_PRTCFG_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8714977ece0c80ddb952222a0923d81d">SAI_xCR1_PRTCFG_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c1204482a8c5427bffe720848696097">SAI_xCR1_DS</link>&#160;&#160;&#160;((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb5dd23287a176f80d241f0dfb8fcc7d">SAI_xCR1_DS_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4148a11a2d9ac1a97da766bd585e5c8a">SAI_xCR1_DS_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab50b27e8638b16d12ef00e80bf0f097e">SAI_xCR1_DS_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86dbec701e43531946ca96792b63e5ff">SAI_xCR1_LSBFIRST</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2c0c68bf65088e0ddeb9a1759aff3f7">SAI_xCR1_CKSTR</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0179f00f5bd962763b6425d930d449db">SAI_xCR1_SYNCEN</link>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab62d1d3571fbfe85bdaa913b2911856e">SAI_xCR1_SYNCEN_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad59a87c05a0e147d3ed2364ccf91b18b">SAI_xCR1_SYNCEN_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37f2b989e1a54b2c4393cd222e54f4d2">SAI_xCR1_MONO</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c79a642d52f20f97ab575f655b1ddea">SAI_xCR1_OUTDRIV</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7916f81ebe07b5109b0ca405d41eb95b">SAI_xCR1_SAIEN</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed9d19f7ddcdf86b0db1843a1b0d6cd">SAI_xCR1_DMAEN</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98132c4a713c61f232c51b5c5e73622d">SAI_xCR1_NODIV</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47d3161434e2c4613f37ebe676735aaf">SAI_xCR1_MCKDIV</link>&#160;&#160;&#160;((uint32_t)0x00780000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga485a62dda2c1af628ead9fd7db830c69">SAI_xCR1_MCKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa253fffbd9bb4a514266afd305016485">SAI_xCR1_MCKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95fa7d8a7306afaacd841374f5baa3e9">SAI_xCR1_MCKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac064c863cb6d75c11728a4642079fe99">SAI_xCR1_MCKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga713102e56f4bb8c7c942662c82d04463">SAI_xCR2_FTH</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa71082a8712881f93ee19875609c699a">SAI_xCR2_FTH_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada48fb2897794cd0d5436909c9706046">SAI_xCR2_FTH_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2baa86fa37d7709b06a04664a52be0a1">SAI_xCR2_FFLUSH</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb67ecd983af1e4f8c9a5935c013752d">SAI_xCR2_TRIS</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga000d56139b0c8d823a8000c8c210b247">SAI_xCR2_MUTE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ba4ba2073e0737d432aeca306cc47e2">SAI_xCR2_MUTEVAL</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeea35e023c198d82d24fa64ab3081d9">SAI_xCR2_MUTECNT</link>&#160;&#160;&#160;((uint32_t)0x00001F80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga738aaa45d7140ea8adb69990c6b73f11">SAI_xCR2_MUTECNT_0</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8646398473c7b5d42ae6172796848562">SAI_xCR2_MUTECNT_1</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga008e089b87f5e7a0a63c565e1f59c206">SAI_xCR2_MUTECNT_2</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1271dbdafa65f001779fedc9c9320166">SAI_xCR2_MUTECNT_3</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64fa52897b581b1d2f36a23027f74770">SAI_xCR2_MUTECNT_4</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga296db2ad211b0c3b4330a4c3b1f0233f">SAI_xCR2_MUTECNT_5</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a8f6db7fd5fe5f0e264fa6c184d02e1">SAI_xCR2_CPL</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8732274be296455ea01ac0b95232c4d">SAI_xCR2_COMP</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e73ed73e3404aa41ae0edad8af036f8">SAI_xCR2_COMP_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07d441ea4c041f91e4879a5b32278128">SAI_xCR2_COMP_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7145cd48fe5f1135082db1dd5bab5697">SAI_xFRCR_FRL</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabeeb587d1dd769e9dba21d96c15b0a5d">SAI_xFRCR_FRL_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0c5bdfa2777ca5890798d7aaf7067b9">SAI_xFRCR_FRL_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e705e32fff1ba410938636af8b5bc38">SAI_xFRCR_FRL_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad568d991beac0d0f1970ec66731c974b">SAI_xFRCR_FRL_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c72db15f0f18329f497d1809be47298">SAI_xFRCR_FRL_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ef47f5def6ac6f7e18c52349e427a0a">SAI_xFRCR_FRL_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e4b5d4429a6b6558bf92565a16de6a">SAI_xFRCR_FRL_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a63a0bbb35ceb0fedbd1f32c0205544">SAI_xFRCR_FRL_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5da4d6d92e108bac869ca37a1d9510c">SAI_xFRCR_FSALL</link>&#160;&#160;&#160;((uint32_t)0x00007F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a6c7e235ee451ed574092b0ceb974e1">SAI_xFRCR_FSALL_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a74c00e149382365fa40c1fe4535794">SAI_xFRCR_FSALL_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3a7f33c72264a5adeb95cb02e413601">SAI_xFRCR_FSALL_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12a31862f1e9c31bf35e35eea8920f38">SAI_xFRCR_FSALL_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dcbbf60f36e99c371327f02a9d151ae">SAI_xFRCR_FSALL_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga520f01c1d1fa3f61c3b1acb5864cd6aa">SAI_xFRCR_FSALL_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga523a1caf60b37eb9cc56f19e7d0dd91a">SAI_xFRCR_FSALL_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b9e1700cf196e3dec87c1362023ca29">SAI_xFRCR_FSDEF</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01e8613bc470ec537f6ee8e93bf06324">SAI_xFRCR_FSPOL</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga250708d79ab12828bb6388390790a406">SAI_xFRCR_FSOFF</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a91a67abdf0da4d675611ec50a06d0">SAI_xFRCR_FSPO</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga01e8613bc470ec537f6ee8e93bf06324">SAI_xFRCR_FSPOL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7765ebf87061237afaa5995af169e52">SAI_xSLOTR_FBOFF</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b408483c0ead128ebc644ae18f56640">SAI_xSLOTR_FBOFF_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bccac768ad131f506077eb62bae5735">SAI_xSLOTR_FBOFF_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bd460f33d3668f3ff845d5bcdb09d1a">SAI_xSLOTR_FBOFF_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49d37e327ea19b508974044944370f67">SAI_xSLOTR_FBOFF_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4dc62365e1f26821a794a1d6d445e65">SAI_xSLOTR_FBOFF_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d5a75af6a1bddfb90900eb32a954b79">SAI_xSLOTR_SLOTSZ</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab43df0af67bd0155111e18bcecbdf7ad">SAI_xSLOTR_SLOTSZ_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf84f10c4f64d886eed350d7227f112a2">SAI_xSLOTR_SLOTSZ_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17cb9f8174d764be83e5317d3e1035d7">SAI_xSLOTR_NBSLOT</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e4da866d6d37aa5bf683719627e987d">SAI_xSLOTR_NBSLOT_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fa38bb50c74d9be58506d6254fcb9eb">SAI_xSLOTR_NBSLOT_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6583a05ab1fb085bd3a8efb549a66cd0">SAI_xSLOTR_NBSLOT_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbba380cbd21b4a615f3e3c6f5787f5b">SAI_xSLOTR_NBSLOT_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3be5abc4ae85eb99423ad87c2742813">SAI_xSLOTR_SLOTEN</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19cf98322a8a9297bf189674085a3c4d">SAI_xIMR_OVRUDRIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86d1812361eb7081a60d575fbc1c664e">SAI_xIMR_MUTEDETIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bce2334c9381068661356c84b947507">SAI_xIMR_WCKCFGIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0ddbd32ec7f069219827247614454f9">SAI_xIMR_FREQIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16c51a8eacd28e521cf3da6d3a427a32">SAI_xIMR_CNRDYIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5aef4af228a1ce820c6d83615aa5cd5c">SAI_xIMR_AFSDETIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ac59347c7f574af79b586a793b2160f">SAI_xIMR_LFSDETIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac935e26343913d548d1fa4a1d53d37df">SAI_xSR_OVRUDR</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92f97a8a22c3301d76e3704fb70d1234">SAI_xSR_MUTEDET</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac85199d384ead397bc7e5874b948e798">SAI_xSR_WCKCFG</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5530f57526edd6dc0d2774042f8f5cc">SAI_xSR_FREQ</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59176cbf38a7bf9913215ca9cc716da7">SAI_xSR_CNRDY</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5acc2e10428061bed46dc98ae7aa7f31">SAI_xSR_AFSDET</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2d45adbe2be27461e25ecbf736e0500">SAI_xSR_LFSDET</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59818375f1cff9c6f6f7236282786e05">SAI_xSR_FLVL</link>&#160;&#160;&#160;((uint32_t)0x00070000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga997ab54aae94ba235453fdfabd9d87ce">SAI_xSR_FLVL_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506ef457d3e6a1b29c0d2d823574d30a">SAI_xSR_FLVL_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09ba36509d0ee8a339bd65002529fe5d">SAI_xSR_FLVL_2</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2055a162a6d48320dd850efe26666986">SAI_xCLRFR_COVRUDR</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc93014165f8d5f1543f08ee91602b8">SAI_xCLRFR_CMUTEDET</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac253542238f77deb2ea84843653cb06b">SAI_xCLRFR_CWCKCFG</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6594324f23f4ead6abc8fec3b94e4606">SAI_xCLRFR_CFREQ</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef77e53ee176c9ba61416ca5503ac717">SAI_xCLRFR_CCNRDY</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dc76390a8daf386c8932b54957a6569">SAI_xCLRFR_CAFSDET</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf27f000890347520975d00db031f8998">SAI_xCLRFR_CLFSDET</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa01089cc7783e04655bd5cfbf25c6f52">SAI_xDR_DATA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</link>&#160;&#160;&#160;((uint16_t)0x1800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</link>&#160;&#160;&#160;((uint16_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</link>&#160;&#160;&#160;((uint8_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</link>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</link>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</link>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</link>&#160;&#160;&#160;((uint16_t)0x0038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42eb2e54640311449d074871dc352819">SYSCFG_MEMRMP_MEM_MODE_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd7765535faf23de1a7038d97d44f014">SYSCFG_MEMRMP_FB_MODE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fc9935984aa2d506eb568944cf4a45f">SYSCFG_MEMRMP_SWP_FMC</link>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276499965fb1684630220852279130a1">SYSCFG_MEMRMP_SWP_FMC_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb96fd21495e6aed7dee995c6e2bb47">SYSCFG_MEMRMP_SWP_FMC_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae44bae7ffc1cdebd5efbefbf679881df">SYSCFG_PMC_ADCxDC2</link>&#160;&#160;&#160;((uint32_t)0x00070000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69d0997434d521e50c9e7339d268482e">SYSCFG_PMC_ADC1DC2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2da0bee4d174489ae10478531aee6ee">SYSCFG_PMC_ADC2DC2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6d0af481dc291ff0419926ec1044bf5">SYSCFG_PMC_ADC3DC2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf7af9191fbf95433bc0a76454118ce9">SYSCFG_PMC_MII_RMII</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI0 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc4b69ff5f5d9b35bf01f26d6aa4e60">SYSCFG_EXTICR1_EXTI0_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e700a5f59f337d03c187fa0362b7e25">SYSCFG_EXTICR1_EXTI0_PJ</link>&#160;&#160;&#160;((uint16_t)0x0009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bc647540eb5508cb2ab48912d8109d6">SYSCFG_EXTICR1_EXTI0_PK</link>&#160;&#160;&#160;((uint16_t)0x000A)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI1 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga010784c7bdee3c742b48c500ee52e223">SYSCFG_EXTICR1_EXTI1_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1232102a76f0a0ccb0324f44e64f4319">SYSCFG_EXTICR1_EXTI1_PJ</link>&#160;&#160;&#160;((uint16_t)0x0090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabeafb8444f108af88702f80fb2e4e8b7">SYSCFG_EXTICR1_EXTI1_PK</link>&#160;&#160;&#160;((uint16_t)0x00A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI2 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00bc1224b7bfd46dcec32676a601de51">SYSCFG_EXTICR1_EXTI2_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53128c2b1f3e639d35a1f8e631fa2c13">SYSCFG_EXTICR1_EXTI2_PJ</link>&#160;&#160;&#160;((uint16_t)0x0900)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a107628f66d66e8df22fd6811a345bd">SYSCFG_EXTICR1_EXTI2_PK</link>&#160;&#160;&#160;((uint16_t)0x0A00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI3 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga337e37f58e8710ea8305a16c08e390b9">SYSCFG_EXTICR1_EXTI3_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdad8f490346214ec7b3d61b4ea1c7ad">SYSCFG_EXTICR1_EXTI3_PJ</link>&#160;&#160;&#160;((uint16_t)0x9000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c1bc7d66cef7e2c38001e533b5a2cb3">SYSCFG_EXTICR1_EXTI3_PK</link>&#160;&#160;&#160;((uint16_t)0xA000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI4 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad36a509bf6deabd5446a07c20964f83">SYSCFG_EXTICR2_EXTI4_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d44847f15e222328912aa17c89011ba">SYSCFG_EXTICR2_EXTI4_PJ</link>&#160;&#160;&#160;((uint16_t)0x0009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga725442e7062a50081e6cde9824ef8dda">SYSCFG_EXTICR2_EXTI4_PK</link>&#160;&#160;&#160;((uint16_t)0x000A)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI5 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f3c4ebe4d750f89465acd067ab0ee30">SYSCFG_EXTICR2_EXTI5_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46385d25f48fdde97f44899f2b4e575">SYSCFG_EXTICR2_EXTI5_PJ</link>&#160;&#160;&#160;((uint16_t)0x0090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dacedcac988ae8fdf497c8ffcd4abd6">SYSCFG_EXTICR2_EXTI5_PK</link>&#160;&#160;&#160;((uint16_t)0x00A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI6 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4222e7d9ed672ea2de3a038c23f9566b">SYSCFG_EXTICR2_EXTI6_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb3cdd7a752a460390d6ac94674d1ba0">SYSCFG_EXTICR2_EXTI6_PJ</link>&#160;&#160;&#160;((uint16_t)0x0900)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f0361d9e37199eea2e73bb113b7a48">SYSCFG_EXTICR2_EXTI6_PK</link>&#160;&#160;&#160;((uint16_t)0x0A00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI7 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68ca6758cf36232dd5ac63afae97cbc">SYSCFG_EXTICR2_EXTI7_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa22fad11dd80a70bfb0a91f56ff0e416">SYSCFG_EXTICR2_EXTI7_PJ</link>&#160;&#160;&#160;((uint16_t)0x9000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac51ba73786abb388c733ee96ee024de7">SYSCFG_EXTICR2_EXTI7_PK</link>&#160;&#160;&#160;((uint16_t)0xA000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI8 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0b679636c97041f5584012c78f6d7a3">SYSCFG_EXTICR3_EXTI8_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94bb21b628890c9cec186f42c7ead755">SYSCFG_EXTICR3_EXTI8_PJ</link>&#160;&#160;&#160;((uint16_t)0x0009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI9 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd8a0da1b9ede601094f6c651a499e4">SYSCFG_EXTICR3_EXTI9_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga344339c633d16052647ab51a275922fa">SYSCFG_EXTICR3_EXTI9_PJ</link>&#160;&#160;&#160;((uint16_t)0x0090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI10 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bee76cf4bed88ff7b51145393b2cd19">SYSCFG_EXTICR3_EXTI10_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59606bc6eef1b380640138cffd98979b">SYSCFG_EXTICR3_EXTI10_PJ</link>&#160;&#160;&#160;((uint16_t)0x0900)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI11 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafadb14df8764208abeeaf6197489f1b4">SYSCFG_EXTICR3_EXTI11_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8543b917331198709a24b7187dfb754f">SYSCFG_EXTICR3_EXTI11_PJ</link>&#160;&#160;&#160;((uint16_t)0x9000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI12 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b7baa5b844b78d3e05326607b2910a6">SYSCFG_EXTICR4_EXTI12_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58b0a128e5f877059ee8ca447e0baf64">SYSCFG_EXTICR4_EXTI12_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec7d68aea236bccd244e00c3fced03c4">SYSCFG_EXTICR4_EXTI12_PJ</link>&#160;&#160;&#160;((uint16_t)0x0009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI13 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61214ec3d87450f54b959aab49ea65b6">SYSCFG_EXTICR4_EXTI13_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae849a9a49305e7d6cbdf64843f689fe8">SYSCFG_EXTICR4_EXTI13_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab24991447f0782993e757f4b40f9a240">SYSCFG_EXTICR4_EXTI13_PJ</link>&#160;&#160;&#160;((uint16_t)0x0009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI14 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b38f38fa3957c6bc45ef4282b58377">SYSCFG_EXTICR4_EXTI14_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7eac0e4606773207d17bae55b9c98c48">SYSCFG_EXTICR4_EXTI14_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63a22133144911fc2a0f2f4ba3169978">SYSCFG_EXTICR4_EXTI14_PJ</link>&#160;&#160;&#160;((uint16_t)0x0900)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI15 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga701c1065ec215a34329017bae69046c3">SYSCFG_EXTICR4_EXTI15_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10744f0cf063194bad45f820287ade46">SYSCFG_EXTICR4_EXTI15_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffa9c5da4a6103fc4e5bded02646de74">SYSCFG_EXTICR4_EXTI15_PJ</link>&#160;&#160;&#160;((uint16_t)0x9000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link>&#160;&#160;&#160;((uint16_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</link>&#160;&#160;&#160;((uint16_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</link>&#160;&#160;&#160;((uint16_t)0x001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</link>&#160;&#160;&#160;((uint16_t)0x1F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7141f22c81a83134d9bb35cdeca5549">TIM_OR_ITR1_RMP_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</link>&#160;&#160;&#160;((uint16_t)0x01FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</link>&#160;&#160;&#160;((uint8_t)0x7F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</link>&#160;&#160;&#160;((uint16_t)0x007F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</link>&#160;&#160;&#160;((uint16_t)0x0180)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</link>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</link>&#160;&#160;&#160;((uint32_t)0x00000040</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</link>&#160;&#160;&#160;((uint32_t)0x00000080</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ca0e04ad8c94e5b7fe29d8b9c20ebff">DBGMCU_APB1_FZ_DBG_TIM12_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ef63b3c086ede54396596798553299">DBGMCU_APB1_FZ_DBG_TIM13_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd3acb3e632c74e326da7016073c7871">DBGMCU_APB1_FZ_DBG_TIM14_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f7e5c708387aa1ddae35b892811b4e9">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b404dcea4857bccabbb03d6cce6be8c">DBGMCU_APB1_FZ_DBG_CAN1_STOP</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadc3889d6b84d143c98ecbfd873a9a1a">DBGMCU_APB1_FZ_DBG_CAN2_STOP</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe48f858edb831fbcb8769421df7d8e9">DBGMCU_APB1_FZ_DBG_IWDEG_STOP</link>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37128bf689254919b07f64ee41cad1cf">DBGMCU_APB2_FZ_DBG_TIM8_STOP</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</link>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_TIM1_STOP</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37128bf689254919b07f64ee41cad1cf">DBGMCU_APB2_FZ_DBG_TIM8_STOP</link>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_TIM8_STOP</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</link>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_TIM9_STOP</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</link>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_TIM10_STOP</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</link>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_TIM11_STOP</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b90fbae827b1368b83cd9b0d9c64cc8">ETH_MACCR_WD</link>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Watchdog disable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ef1243e257142caa99c086b07fa5d42">ETH_MACCR_JD</link>&#160;&#160;&#160;((uint32_t)0x00400000)  /* Jabber disable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989c71f66d1361519d2b0586f30b148f">ETH_MACCR_IFG</link>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Inter-frame gap */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga004e9dab4a5e1ed4f165facca6fd80aa">ETH_MACCR_IFG_96Bit</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Minimum IFG between frames during transmission is 96Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0f2ad0cd583f00dd2739cbb3dbdeea">ETH_MACCR_IFG_88Bit</link>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Minimum IFG between frames during transmission is 88Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56adc3166c71f29d2d30efc6ed3a4369">ETH_MACCR_IFG_80Bit</link>&#160;&#160;&#160;((uint32_t)0x00040000)  /* Minimum IFG between frames during transmission is 80Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2e77bc6fa5effe78706bfda4a51d1e2">ETH_MACCR_IFG_72Bit</link>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Minimum IFG between frames during transmission is 72Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75c191358878ffd90ad6a6af336b935b">ETH_MACCR_IFG_64Bit</link>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Minimum IFG between frames during transmission is 64Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebea1ff24623d7ba11f9eea98cd5466b">ETH_MACCR_IFG_56Bit</link>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Minimum IFG between frames during transmission is 56Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8984fcb3cf6fb85c26878d9341324d77">ETH_MACCR_IFG_48Bit</link>&#160;&#160;&#160;((uint32_t)0x000C0000)  /* Minimum IFG between frames during transmission is 48Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc414a4c1360538a9ccbea64009d581">ETH_MACCR_IFG_40Bit</link>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Minimum IFG between frames during transmission is 40Bit */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad298d344663cc1213716b5981c61682c">ETH_MACCR_CSD</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Carrier sense disable (during transmission) */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafaa2d12a706f5c166e1ed620ec53177c">ETH_MACCR_FES</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Fast ethernet speed */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f0065edda127d3f1fb6e88ca6f465b">ETH_MACCR_ROD</link>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Receive own disable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38ad823b7d50c85fc620a9a93d250d54">ETH_MACCR_LM</link>&#160;&#160;&#160;((uint32_t)0x00001000)  /* loopback mode */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83e463b0497de6801773acd7984722b2">ETH_MACCR_DM</link>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Duplex mode */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbd6f6975a04c0ded0e1a9e98035e802">ETH_MACCR_IPCO</link>&#160;&#160;&#160;((uint32_t)0x00000400)  /* IP Checksum offload */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2771077782e2dcac94367e54353696e">ETH_MACCR_RD</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Retry disable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b5d2fe7260609d8186a7005f925dc28">ETH_MACCR_APCS</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Automatic Pad/<link linkend="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1">CRC</link> stripping */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fab432a0d01c8c1786b3d48489c0f9">ETH_MACCR_BL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bc0bcf13d6a51de76a67299ba40561f">ETH_MACCR_BL_10</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* k = min (n, 10) */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga135a78ac267e35d598ed17aa776a1505">ETH_MACCR_BL_8</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* k = min (n, 8) */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d5f35dc63a68792a4abfaf9d11a2feb">ETH_MACCR_BL_4</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* k = min (n, 4) */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf4db303c5f5822875770938f7cfb7c5">ETH_MACCR_BL_1</link>&#160;&#160;&#160;((uint32_t)0x00000060)  /* k = min (n, 1) */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90347f47e9623d4714e0631b1afbccc9">ETH_MACCR_DC</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Defferal check */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87c3818396ef51cad8be1f4c68fff164">ETH_MACCR_TE</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmitter enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77984e7a5202bdc300bccc9cc90fad3e">ETH_MACCR_RE</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receiver enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7970ce2fd938029f0a58cf668a82a0fb">ETH_MACFFR_RA</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Receive all */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b902b5561e392e47ce5d66275902e29">ETH_MACFFR_HPF</link>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Hash or perfect filter */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e710eda13cca42c8da46d5d37f34552">ETH_MACFFR_SAF</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Source address filter enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa351de2818df9599ce6b3378ca31f87">ETH_MACFFR_SAIF</link>&#160;&#160;&#160;((uint32_t)0x00000100)  /* SA inverse filtering */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25724ed070e5948cb5541d890d2af603">ETH_MACFFR_PCF</link>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* Pass control frames: 3 cases */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bcec681af42037508574944fe68d6ff">ETH_MACFFR_PCF_BlockAll</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MAC filters all control frames from reaching the application */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf694466716e26c52452e21ce2a76f2fe">ETH_MACFFR_PCF_ForwardAll</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* MAC forwards all control frames to application even if they fail the Address Filter */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3e83e62d864be50e58455719d6df217">ETH_MACFFR_PCF_ForwardPassedAddrFilter</link>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* MAC forwards control frames that pass the Address Filter. */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fea3f3e6b264e362a84675e09f33cbd">ETH_MACFFR_BFD</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Broadcast frame disable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafaa7da9e50e9ecf39bdc614c01bc22e">ETH_MACFFR_PAM</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pass all mutlicast */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f50c885917d6df63e6250a530a9ce0c">ETH_MACFFR_DAIF</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* DA Inverse filtering */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaab1e7a61949844d578d7580b9d2c143">ETH_MACFFR_HM</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Hash multicast */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d925e8aa55a6b07772f86abce601529">ETH_MACFFR_HU</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Hash unicast */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga168f5e4a3eb11474c65396d75c07e086">ETH_MACFFR_PM</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Promiscuous mode */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee61bc9033449996ae9f8f701b3bae23">ETH_MACHTHR_HTH</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table high */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac90cb3090f29ee9e5e7d935e8a3f2340">ETH_MACHTLR_HTL</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table low */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga712f44a77db4edfaf961e469153e34a4">ETH_MACMIIAR_PA</link>&#160;&#160;&#160;((uint32_t)0x0000F800)  /* Physical layer address */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2ab5db007b55dca29e98ba3b31f7e66">ETH_MACMIIAR_MR</link>&#160;&#160;&#160;((uint32_t)0x000007C0)  /* MII register in the selected PHY */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0747e464ca8bb685ee34d28eb2677c40">ETH_MACMIIAR_CR</link>&#160;&#160;&#160;((uint32_t)0x0000001C)  /* CR clock range: 6 cases */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fc1c108e8e7faa35839b3f72b5570d7">ETH_MACMIIAR_CR_Div42</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* HCLK:60-100 MHz; MDC clock= HCLK/42 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0002142eea07988f854915782bd691c9">ETH_MACMIIAR_CR_Div62</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* HCLK:100-150 MHz; MDC clock= HCLK/62 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49474ccdc05637adbc870989373c6535">ETH_MACMIIAR_CR_Div16</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* HCLK:20-35 MHz; MDC clock= HCLK/16 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69a9da5dbeb77d96a729afc82d4f246d">ETH_MACMIIAR_CR_Div26</link>&#160;&#160;&#160;((uint32_t)0x0000000C)  /* HCLK:35-60 MHz; MDC clock= HCLK/26 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga372d485677cd2e3a995dab470abe66b8">ETH_MACMIIAR_CR_Div102</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* HCLK:150-168 MHz; MDC clock= HCLK/102 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffdb940b35822107a5959cdd1ab06482">ETH_MACMIIAR_MW</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* MII write */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e3bd36fdbb97a3ec5b541997bf952aa">ETH_MACMIIAR_MB</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* MII busy */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c1226bcd1fc955b69191cd84c1ffe6e">ETH_MACMIIDR_MD</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MII data: read/write data from/to PHY */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b3bc8574eee69d1bf01d5ab91644bbc">ETH_MACFCR_PT</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)  /* Pause time */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf34f51c72bc9733694ca11993cc384e1">ETH_MACFCR_ZQPD</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Zero-quanta pause disable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa299b14f248991ea740c352c2e2ec1e5">ETH_MACFCR_PLT</link>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause low threshold: 4 cases */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23d3e1992eec79fe65413ab67d3a3850">ETH_MACFCR_PLT_Minus4</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Pause time minus 4 slot times */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga006139afdeadd79e8ead0233a202b3aa">ETH_MACFCR_PLT_Minus28</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pause time minus 28 slot times */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d71124fba7219f43938d8cc25ba4fad">ETH_MACFCR_PLT_Minus144</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Pause time minus 144 slot times */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf55b57c1a06e060afd934e7883a6ebca">ETH_MACFCR_PLT_Minus256</link>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause time minus 256 slot times */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50539e6dcdc828a70c91ab0cb0c1c27c">ETH_MACFCR_UPFD</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Unicast pause frame detect */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2eec52cb081cdba237e1195fe8c324b">ETH_MACFCR_RFCE</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receive flow control enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5cd88b7b637bef7a8022270ee02c64a">ETH_MACFCR_TFCE</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit flow control enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dccd98a15d90caf17bcaa6ae13d60a3">ETH_MACFCR_FCBBPA</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Flow control busy/backpressure activate */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd45480752cd22efecf0d7465bf49500">ETH_MACVLANTR_VLANTC</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* 12-bit VLAN tag comparison */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50874dc921fd523d84621a337aebc53d">ETH_MACVLANTR_VLANTI</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* VLAN tag identifier (for receive frames) */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae49a607f4dc4ba71c695b3aa2fc0968">ETH_MACRWUFFR_D</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Wake-up frame filter register data */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa7046c581aa1b663c819352930cdd8">ETH_MACPMTCSR_WFFRPR</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Wake-Up Frame Filter Register Pointer Reset */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c2d01faf67db27fb0b2cfeaf94242b4">ETH_MACPMTCSR_GU</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Global Unicast */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga597abfcc1408cb51980fa7a594a6cf30">ETH_MACPMTCSR_WFR</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Wake-Up Frame Received */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab855f00737fb7f828752e1353c3a1031">ETH_MACPMTCSR_MPR</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Magic Packet Received */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga998f1f5665f94008e39dfabb489faf8e">ETH_MACPMTCSR_WFE</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Wake-Up Frame Enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81540e67436a755a7692b32a33871f63">ETH_MACPMTCSR_MPE</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Magic Packet Enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab454be372dc141b6e515c4389cd18a12">ETH_MACPMTCSR_PD</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Power Down */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5e4af1a52a19f5b2d8f3ce74dd5c85e">ETH_MACSR_TSTS</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f628abfb1f1076cd89ac76a373d48d6">ETH_MACSR_MMCTS</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MMC transmit status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9faeaa8069b56260ffc8ed2daa06fcd">ETH_MACSR_MMMCRS</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC receive status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga764dd9b736867f6c5b590c7ca49017c2">ETH_MACSR_MMCS</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee99dd08ad3581436f53b7f22452dcb9">ETH_MACSR_PMTS</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f17c13903c30bc301c7897b93a16a24">ETH_MACIMR_TSTIM</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger interrupt mask */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2cdb4ba6c97aba3e82e8192ebddcb5f">ETH_MACIMR_PMTIM</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT interrupt mask */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga142dbcbb7da81e8549dde3c239ed8251">ETH_MACA0HR_MACA0H</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address0 high */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ed9dbd9711ee9c19f40c73d8f33be3">ETH_MACA0LR_MACA0L</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address0 low */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f88c5ead1109f1e0abac07bcb2e44ea">ETH_MACA1HR_AE</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3840a96465b73115d34360abf3704c5">ETH_MACA1HR_SA</link>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf2fe1242cce62c3fe1cc49ce513b6a">ETH_MACA1HR_MBC</link>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control: bits to mask for comparison of the MAC Address bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e731440906539ecb1c52a84df889c5">ETH_MACA1HR_MBC_HBits15_8</link>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ebf87cc6584613fea5a49a382b2d67">ETH_MACA1HR_MBC_HBits7_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fa211fa742d34dd8e8d2ca2ea5e865a">ETH_MACA1HR_MBC_LBits31_24</link>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3767ea17fd333409e63262ab5f6878">ETH_MACA1HR_MBC_LBits23_16</link>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3520a54e7e68617539b51885b7bb918">ETH_MACA1HR_MBC_LBits15_8</link>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3894de2dc133fd5e03e4d4817852adfd">ETH_MACA1HR_MBC_LBits7_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddd4d059d3d4734c2528ef12cadbd769">ETH_MACA1HR_MACA1H</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacce742aa0eabc2a8b23ba4f79f18409a">ETH_MACA1LR_MACA1L</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address1 low */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5713abb4f70f5514d2d44c44ea17254e">ETH_MACA2HR_AE</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c3f0a2b08321c5441a87b385bfe0c41">ETH_MACA2HR_SA</link>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga270c0bb939fd71e02a8d221caada1071">ETH_MACA2HR_MBC</link>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga656070d9cc36501e927908e2f3903332">ETH_MACA2HR_MBC_HBits15_8</link>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga322aa03bccdcb0b2e85119629e95be57">ETH_MACA2HR_MBC_HBits7_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9519b002d1e0c04b1d5989bf410d24cb">ETH_MACA2HR_MBC_LBits31_24</link>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cc71bd0499aaa5a76247a6bd6e5e79a">ETH_MACA2HR_MBC_LBits23_16</link>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga394acdc62df68dadb1190d4f83f6dbaa">ETH_MACA2HR_MBC_LBits15_8</link>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa87b47b25381694fdcc397cc63ea8810">ETH_MACA2HR_MBC_LBits7_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c73a460038c40e28b27fe0cfcd17cef">ETH_MACA2HR_MACA2H</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga757e0ceef1c6d529f28c7875ff3e88e7">ETH_MACA2LR_MACA2L</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address2 low */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3bb6d5c1237b2c573f22876a62dcaa9">ETH_MACA3HR_AE</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54c41346fd61170b413812a19fcac8db">ETH_MACA3HR_SA</link>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64ec855ed04aea21b400ae947b54a353">ETH_MACA3HR_MBC</link>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga019fe5bc7d94ee1ee4a605e06e777bb5">ETH_MACA3HR_MBC_HBits15_8</link>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33587cdbe844563e853e3815b63c7c47">ETH_MACA3HR_MBC_HBits7_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae147613a45eb3d13b84b66158217bb89">ETH_MACA3HR_MBC_LBits31_24</link>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b47f3fddf3dcd39b3af7785c1e5cced">ETH_MACA3HR_MBC_LBits23_16</link>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4744ba01934291f07b1b132b82cb1bd4">ETH_MACA3HR_MBC_LBits15_8</link>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f2f1ab81a02837ed96e5f92fe96181">ETH_MACA3HR_MBC_LBits7_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b5d9faa67c4cc6d1c42ec26ad99d57b">ETH_MACA3HR_MACA3H</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address3 high */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa08b4ccde1b7251ba6317e744b09a95f">ETH_MACA3LR_MACA3L</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address3 low */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb309947d400951235c17953254fbf8">ETH_MMCCR_MCFHP</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC counter Full-Half preset */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6eeda6ffcafe7d8ba531ccaa3abf90">ETH_MMCCR_MCP</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC counter preset */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17ab5fbe6c5189b3f98095f9adb1eeeb">ETH_MMCCR_MCF</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* MMC Counter Freeze */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243ae6b3acbbd295be6f76a84657a48d">ETH_MMCCR_ROR</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Reset on Read */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948b685211ced94ef5d4b8d2c94df78a">ETH_MMCCR_CSR</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Counter Stop Rollover */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cb520c80fc0b2f00304bb7f8f7c5d4e">ETH_MMCCR_CR</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Counters Reset */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4b78bde6602ca062513389b8bf43e17">ETH_MMCRIR_RGUFS</link>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Set when Rx good unicast frames counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d3859ff0eb6fff48fb98919fe72da15">ETH_MMCRIR_RFAES</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Set when Rx alignment error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac74e35d76820f3c2b0eb743f26023792">ETH_MMCRIR_RFCES</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Set when Rx crc error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5d5dcc69902946befc317ea5719a34c">ETH_MMCTIR_TGFS</link>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Set when Tx good frame count counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga796d834a29d0fc6fdc1908ba6db487c3">ETH_MMCTIR_TGFMSCS</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Set when Tx good multi col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe8e920b9e135d3e3ba61e0db758ff19">ETH_MMCTIR_TGFSCS</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Set when Tx good single col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga873a3b1c0a7756647be8455ea6bea8df">ETH_MMCRIMR_RGUFM</link>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c763ea4da19192ab30828971579400c">ETH_MMCRIMR_RFAEM</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3eb72a19c5a4bd34a9ec2c624bd8a8c">ETH_MMCRIMR_RFCEM</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Mask the interrupt when Rx crc error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae67e69315d2e64d3f4c9b7e65aacf8be">ETH_MMCTIMR_TGFM</link>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20b6f12c07d34bcc014eaa31c6719486">ETH_MMCTIMR_TGFMSCM</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f41666a525c61be9c88f3d54632ce34">ETH_MMCTIMR_TGFSCM</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Mask the interrupt when Tx good single col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga784008b2facbc9cab1982e0382057d1c">ETH_MMCTGFSCCR_TGFSCC</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4a8b771ec947fe2b944108f72e64fbf">ETH_MMCTGFMSCCR_TGFMSCC</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68b659b400b12fd5c539e24bc115dff2">ETH_MMCTGFCR_TGFC</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good frames transmitted. */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ed4e2c7449a522ecbc811252ba1f12b">ETH_MMCRFCECR_RFCEC</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with <link linkend="_group___peripheral__declaration_1ga4381bb54c2dbc34500521165aa7b89b1">CRC</link> error. */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac52a70effea67d543da0842e323d2123">ETH_MMCRFAECR_RFAEC</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with alignment (dribble) error */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dd42857738b46f748bc6a9109ab0f9e">ETH_MMCRGUFCR_RGUFC</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good unicast frames received. */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9d47a61f30e11b514ef0840f3a0fb91">ETH_PTPTSCR_TSCNT</link>&#160;&#160;&#160;((uint32_t)0x00030000)  /* Time stamp clock node type */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4fc513069f3282a3eb0882aed3bbfd1">ETH_PTPTSSR_TSSMRME</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Time stamp snapshot for message relevant to master enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eaf5fc7cc8783ac1ca9ace803bb0160">ETH_PTPTSSR_TSSEME</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Time stamp snapshot for event message enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2f42e1b4f3b0a00d0dce8d5bd59dee3">ETH_PTPTSSR_TSSIPV4FE</link>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Time stamp snapshot for IPv4 frames enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga428ee209868452ee95f36fe45d0a4b4f">ETH_PTPTSSR_TSSIPV6FE</link>&#160;&#160;&#160;((uint32_t)0x00001000)  /* Time stamp snapshot for IPv6 frames enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69cfe467495afe0d32ec28b909b3eb9b">ETH_PTPTSSR_TSSPTPOEFE</link>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Time stamp snapshot for PTP over ethernet frames enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga335a3940df21b9ee09ba00c46e2b161a">ETH_PTPTSSR_TSPTPPSV2E</link>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Time stamp PTP packet snooping for version2 format enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2037dd72baca0b1c16a560b8488d92c5">ETH_PTPTSSR_TSSSR</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp Sub-seconds rollover */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3b00141a354c03c06e49046cde7a7e5">ETH_PTPTSSR_TSSARFE</link>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Time stamp snapshot for all received frames enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19406b465c944a3e465a8077cbfbf39e">ETH_PTPTSCR_TSARU</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Addend register update */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44670d6793da45549fb7ea38c3523783">ETH_PTPTSCR_TSITE</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp interrupt trigger enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga589a3a200c3f68543f556432cdb98075">ETH_PTPTSCR_TSSTU</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Time stamp update */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad484f7a6e6df6b3f2131d3bfb3dba856">ETH_PTPTSCR_TSSTI</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Time stamp initialize */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e58e22d5668ebf118f67df5eb13e834">ETH_PTPTSCR_TSFCU</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Time stamp fine or coarse update */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1129b1d368bdef0c5c07d9acf8edd7">ETH_PTPTSCR_TSE</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Time stamp enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab51d59cd679f65a179fe5e271b63a22c">ETH_PTPSSIR_STSSI</link>&#160;&#160;&#160;((uint32_t)0x000000FF)  /* System time Sub-second increment value */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4e066e9342e4f16955c1506d64b26d5">ETH_PTPTSHR_STS</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* System Time second */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db7e66364e5d2022b53561fc6fcbfc6">ETH_PTPTSLR_STPNS</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* System Time Positive or negative time */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56d984d62fb4bfdc0677734863135ade">ETH_PTPTSLR_STSS</link>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* System Time sub-seconds */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga790cfc8e9a003b703e25d158e3490066">ETH_PTPTSHUR_TSUS</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp update seconds */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae03c675fcd71d14198665cb8c5956086">ETH_PTPTSLUR_TSUPNS</link>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Time stamp update Positive or negative time */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17fdf1f11b40e68b24a27eb2c60f50b1">ETH_PTPTSLUR_TSUSS</link>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* Time stamp update sub-seconds */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab944b9f1ceff57bb31beb689a19537c4">ETH_PTPTSAR_TSA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp addend */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21db9a6b88a17aef32ccce70f017329e">ETH_PTPTTHR_TTSH</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp high */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61e7a9592215e36a8db010374f57d210">ETH_PTPTTLR_TTSL</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp low */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga491e96ebf2d049900f049cead51f320a">ETH_PTPTSSR_TSTTR</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Time stamp target time reached */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa245035f820779346591bee91d96b473">ETH_PTPTSSR_TSSO</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp seconds overflow */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacec4fa12c34dc8fcacc2271f09ed0cbd">ETH_DMABMR_AAB</link>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Address-Aligned beats */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcb4414b6567f8b131712e0dc5c62beb">ETH_DMABMR_FPM</link>&#160;&#160;&#160;((uint32_t)0x01000000)  /* 4xPBL mode */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91e71c4054613222a8610bde0b191d00">ETH_DMABMR_USP</link>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Use separate PBL */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f8be5fad8f704e418e3d799d4c6d3d1">ETH_DMABMR_RDP</link>&#160;&#160;&#160;((uint32_t)0x007E0000)  /* RxDMA PBL */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac56caa9d3b3a4300bd1aa0405131d7b9">ETH_DMABMR_RDP_1Beat</link>&#160;&#160;&#160;((uint32_t)0x00020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 1 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf9bcd9870547bd6f454db6667ccdecb">ETH_DMABMR_RDP_2Beat</link>&#160;&#160;&#160;((uint32_t)0x00040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 2 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf514499cdf6581fdcff5eaad5e6ab12f">ETH_DMABMR_RDP_4Beat</link>&#160;&#160;&#160;((uint32_t)0x00080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5b0089dafe1c8c2410127e93ea40681">ETH_DMABMR_RDP_8Beat</link>&#160;&#160;&#160;((uint32_t)0x00100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ed1d26d7d55828eadcea86f774c5dd3">ETH_DMABMR_RDP_16Beat</link>&#160;&#160;&#160;((uint32_t)0x00200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3636f50cc2841e5a945f7e908420cbd5">ETH_DMABMR_RDP_32Beat</link>&#160;&#160;&#160;((uint32_t)0x00400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a8ea3f877aaa74f8ea2d1a788ae3180">ETH_DMABMR_RDP_4xPBL_4Beat</link>&#160;&#160;&#160;((uint32_t)0x01020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f0258c404d957601ae069a77c82d39b">ETH_DMABMR_RDP_4xPBL_8Beat</link>&#160;&#160;&#160;((uint32_t)0x01040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ebf97fad14c750a087ed09210e42a1b">ETH_DMABMR_RDP_4xPBL_16Beat</link>&#160;&#160;&#160;((uint32_t)0x01080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5e2d5606e920b57f303f032b0bad32b">ETH_DMABMR_RDP_4xPBL_32Beat</link>&#160;&#160;&#160;((uint32_t)0x01100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1eab5835a2d15d943d5a8fbed274478">ETH_DMABMR_RDP_4xPBL_64Beat</link>&#160;&#160;&#160;((uint32_t)0x01200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 64 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea2c20d00d2428c5f6a8fe4d7ebb392">ETH_DMABMR_RDP_4xPBL_128Beat</link>&#160;&#160;&#160;((uint32_t)0x01400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 128 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga717f163fe72c7e1c999123160dde4143">ETH_DMABMR_FB</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Fixed Burst */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae06b7c29931b088e66f13b055aaddcd6">ETH_DMABMR_RTPR</link>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478e7d5ec02db7237be51fa5b83b9e25">ETH_DMABMR_RTPR_1_1</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d9e5dda525076cc163bdc29f18e4055">ETH_DMABMR_RTPR_2_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9e4fd353c5a9ecee3feb428eb54ce2b">ETH_DMABMR_RTPR_3_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad6d57a1f21bc958fa0cfab0cfed02b1">ETH_DMABMR_RTPR_4_1</link>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e3daa2867b6d01e8eda765e77648599">ETH_DMABMR_PBL</link>&#160;&#160;&#160;((uint32_t)0x00003F00)  /* Programmable burst length */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefeb5f1c9376d0a0bc956aba567c7cb9">ETH_DMABMR_PBL_1Beat</link>&#160;&#160;&#160;((uint32_t)0x00000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a034f8cf671cba686e882172ad93949">ETH_DMABMR_PBL_2Beat</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55ff9b7cebc3489fcaab886a065d372c">ETH_DMABMR_PBL_4Beat</link>&#160;&#160;&#160;((uint32_t)0x00000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae920200ec813649824a20b434c1eecb5">ETH_DMABMR_PBL_8Beat</link>&#160;&#160;&#160;((uint32_t)0x00000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6351d1d02e94053527b8e18f393b1e82">ETH_DMABMR_PBL_16Beat</link>&#160;&#160;&#160;((uint32_t)0x00001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82d8ee65c1583f4ec9092bc45563d720">ETH_DMABMR_PBL_32Beat</link>&#160;&#160;&#160;((uint32_t)0x00002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89566024f4f6772d59592f5bacc7828d">ETH_DMABMR_PBL_4xPBL_4Beat</link>&#160;&#160;&#160;((uint32_t)0x01000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33acf850c7d6f97899f69d76d87a3dd6">ETH_DMABMR_PBL_4xPBL_8Beat</link>&#160;&#160;&#160;((uint32_t)0x01000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5c68f3a0a692fbd81bac47bfe2340bb">ETH_DMABMR_PBL_4xPBL_16Beat</link>&#160;&#160;&#160;((uint32_t)0x01000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21298fccc783e5c6d65b9d64960b4ca2">ETH_DMABMR_PBL_4xPBL_32Beat</link>&#160;&#160;&#160;((uint32_t)0x01000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a789fc58356a8084c5f1eeba366de2">ETH_DMABMR_PBL_4xPBL_64Beat</link>&#160;&#160;&#160;((uint32_t)0x01001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c90887a852a858c630ac388bec0b392">ETH_DMABMR_PBL_4xPBL_128Beat</link>&#160;&#160;&#160;((uint32_t)0x01002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf04f1ef51af153093743c190d25ea21b">ETH_DMABMR_EDE</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Enhanced Descriptor Enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1931fd959cb78283ab0cf0bd9804387">ETH_DMABMR_DSL</link>&#160;&#160;&#160;((uint32_t)0x0000007C)  /* Descriptor Skip Length */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd126734c36f2db46c51e73cef07afce">ETH_DMABMR_DA</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* DMA arbitration scheme */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e8dfe321aeaecaa87e290f4d6e710dc">ETH_DMABMR_SR</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Software reset */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef2d9dbefaa6940adf6422092fae2da6">ETH_DMATPDR_TPD</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Transmit poll demand */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83f1c5a5628c6e7dcd853e511eac49e8">ETH_DMARPDR_RPD</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Receive poll demand  */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e60ae1c7b80cf199c372b5e701b46e">ETH_DMARDLAR_SRL</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of receive list */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f9f12964bc4e019afface14df2dc87c">ETH_DMATDLAR_STL</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of transmit list */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac55027d33ea49f5498f5c9a0dab629d7">ETH_DMASR_TSTS</link>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Time-stamp trigger status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4792ff5cd86cdea1edf34ea90448b34a">ETH_DMASR_PMTS</link>&#160;&#160;&#160;((uint32_t)0x10000000)  /* PMT status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d6207fe0c8383456188e9bb1e2fb9fe">ETH_DMASR_MMCS</link>&#160;&#160;&#160;((uint32_t)0x08000000)  /* MMC status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga098b5395babfd8474a75a5a2034c94f2">ETH_DMASR_EBS</link>&#160;&#160;&#160;((uint32_t)0x03800000)  /* Error bits status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e1dfda0e23a1ae10c0c05c405e5c73">ETH_DMASR_EBS_DescAccess</link>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Error bits 0-data buffer, 1-desc. access */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315c68184fd0f0e510539dc8cd986393">ETH_DMASR_EBS_ReadTransf</link>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Error bits 0-write trnsf, 1-read transfr */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd56804ed872078d962ef5f01dc295e1">ETH_DMASR_EBS_DataTransfTx</link>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Error bits 0-Rx DMA, 1-Tx DMA */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga806073adcecb9139b1c1d7ed35a4f37c">ETH_DMASR_TPS</link>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Transmit process state */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c0d4830c8196127e9b26178b23b6f3e">ETH_DMASR_TPS_Stopped</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Tx Command issued  */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd9af883f17d4bbbdde6866ecf67afe2">ETH_DMASR_TPS_Fetching</link>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Running - fetching the Tx descriptor */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga351ab7003c342ab1b43f9fd158fdc00d">ETH_DMASR_TPS_Waiting</link>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Running - waiting for status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72af54920faf4b54e760c3784dccaf65">ETH_DMASR_TPS_Reading</link>&#160;&#160;&#160;((uint32_t)0x00300000)  /* Running - reading the data from host memory */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80b3558db79b5903dd3966ceed7bb1e8">ETH_DMASR_TPS_Suspended</link>&#160;&#160;&#160;((uint32_t)0x00600000)  /* Suspended - Tx Descriptor unavailabe */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6e95d2a805ec4d8e50de467825c86e0">ETH_DMASR_TPS_Closing</link>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Running - closing Rx descriptor */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae773175991a44530bcd26057a7b3819e">ETH_DMASR_RPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Receive process state */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a2dfc943902722a1bce1d0a24125e45">ETH_DMASR_RPS_Stopped</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Rx Command issued */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92a04f8a6f4c047967d38e4fd3f4bbb9">ETH_DMASR_RPS_Fetching</link>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Running - fetching the Rx descriptor */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5440bd06e487e3ca5d64afebc8b48bac">ETH_DMASR_RPS_Waiting</link>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Running - waiting for packet */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5e1406af058b582a7f60f8415edde15">ETH_DMASR_RPS_Suspended</link>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Suspended - Rx Descriptor unavailable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0976a4ba0b8dcbe42fdef38a8589fda8">ETH_DMASR_RPS_Closing</link>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Running - closing descriptor */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6aaf0193e4f15e2937cb18586567e43">ETH_DMASR_RPS_Queuing</link>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Running - queuing the recieve frame into host memory */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8585a6af3197e49831882373410d94c">ETH_DMASR_NIS</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cb15b33a997bec75b9c8750231ee411">ETH_DMASR_AIS</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga899d94d62f011fc56aa5814e528055f7">ETH_DMASR_ERS</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab28c0a99d8d2ff948096d06b6dfdab9c">ETH_DMASR_FBES</link>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb828d827c627f704a53dc486cec821c">ETH_DMASR_ETS</link>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ce8d0c087f96b2b5c3e1db45cd1ecf5">ETH_DMASR_RWTS</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70de31c814e36b7bb2b752e7b62bf840">ETH_DMASR_RPSS</link>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5569311c70d6ededf186d9a8af19d884">ETH_DMASR_RBUS</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40f33df77007eab0110e1ffef365a2df">ETH_DMASR_RS</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2597865c464586829cec4f8d26fb1f1">ETH_DMASR_TUS</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit underflow status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c2f1e3cb729230b1099026b6a53b867">ETH_DMASR_ROS</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive overflow status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c543637a7e9669b8bdb12265b5ff448">ETH_DMASR_TJTS</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26668ea80a2d794d72c0a441aa73d0d7">ETH_DMASR_TBUS</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad48c871e98a7794ce6cd8294baee114a">ETH_DMASR_TPSS</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aa47191609cba66df647cb7e8e10974">ETH_DMASR_TS</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit status */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade93bfc37c0b1fc371b2fa1278ee7dfd">ETH_DMAOMR_DTCEFD</link>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Disable Dropping of TCP/IP checksum error frames */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7132ff722841d431f9c6d3fc7e0c8912">ETH_DMAOMR_RSF</link>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Receive store and forward */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61cfaa51bb7973e7e3c4fd6d549c88b2">ETH_DMAOMR_DFRF</link>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Disable flushing of received frames */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga600b35b875335358746524e5f6760613">ETH_DMAOMR_TSF</link>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Transmit store and forward */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ba6031456a00e99638005b7af823a49">ETH_DMAOMR_FTF</link>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Flush transmit FIFO */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8af2f55493df254efed28cad7fb72651">ETH_DMAOMR_TTC</link>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* Transmit threshold control */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca0372554b5b8c2b816071ced929b30f">ETH_DMAOMR_TTC_64Bytes</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Transmit FIFO is 64 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a0af7e5f2074a30e33e4845b1c72155">ETH_DMAOMR_TTC_128Bytes</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* threshold level of the MTL Transmit FIFO is 128 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a29aa54f61418b0086bef0d8c9a4868">ETH_DMAOMR_TTC_192Bytes</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* threshold level of the MTL Transmit FIFO is 192 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d703eb56388097660839c0dbb2dcf4">ETH_DMAOMR_TTC_256Bytes</link>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* threshold level of the MTL Transmit FIFO is 256 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c6cd2f59e4f784ef22ca7873bcafe6">ETH_DMAOMR_TTC_40Bytes</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* threshold level of the MTL Transmit FIFO is 40 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e74522b40a38dbc62dca1cc87f7b13f">ETH_DMAOMR_TTC_32Bytes</link>&#160;&#160;&#160;((uint32_t)0x00014000)  /* threshold level of the MTL Transmit FIFO is 32 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2e990a61fd2ca6d1f5d9e0fddfc1a76">ETH_DMAOMR_TTC_24Bytes</link>&#160;&#160;&#160;((uint32_t)0x00018000)  /* threshold level of the MTL Transmit FIFO is 24 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c21df36ca8ecb3c2d016cd4c683aded">ETH_DMAOMR_TTC_16Bytes</link>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* threshold level of the MTL Transmit FIFO is 16 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f15d70215b151c4c151b7b8475939ce">ETH_DMAOMR_ST</link>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Start/stop transmission command */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ff2d7be55ac4e29a18d8490012d8d8f">ETH_DMAOMR_FEF</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Forward error frames */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fb0b48ffa17fb3c37e730e63790b95">ETH_DMAOMR_FUGF</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Forward undersized good frames */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00653932f863ff8c73752e4dea63283d">ETH_DMAOMR_RTC</link>&#160;&#160;&#160;((uint32_t)0x00000018)  /* receive threshold control */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29ec3c609bf796437bb50879be53974e">ETH_DMAOMR_RTC_64Bytes</link>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Receive FIFO is 64 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f4f5e1950abb65d6ed23e30994b7a26">ETH_DMAOMR_RTC_32Bytes</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* threshold level of the MTL Receive FIFO is 32 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf73706fb0cf9a03909a55e3bcd19c75c">ETH_DMAOMR_RTC_96Bytes</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* threshold level of the MTL Receive FIFO is 96 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7099f07f7c61fdc118cebe38db796e9">ETH_DMAOMR_RTC_128Bytes</link>&#160;&#160;&#160;((uint32_t)0x00000018)  /* threshold level of the MTL Receive FIFO is 128 Bytes */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a9e1270eefa558420deba526b7cd2c2">ETH_DMAOMR_OSF</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* operate on second frame */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf08aaa0c916bb56d2e4e71fdf0f034da">ETH_DMAOMR_SR</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Start/stop receive */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c12b833cb206d8bafa7d60faebea805">ETH_DMAIER_NISE</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ae9340fa928abb4664efbb5c8478756">ETH_DMAIER_AISE</link>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fe43c4432e0505a5509424665692807">ETH_DMAIER_ERIE</link>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92e94d1d37660b7cca9306ac020b4110">ETH_DMAIER_FBEIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b1c57b5102ca78372420b45a707b43e">ETH_DMAIER_ETIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa28e115ada97b2e6d793f9d542f93e35">ETH_DMAIER_RWTIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcfba49acf14e8a0194e1fef8b1837f7">ETH_DMAIER_RPSIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c349d0b4aa329d39fcfd10d59de7b26">ETH_DMAIER_RBUIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bce67fd8ee3363c1ab95b9f5324f745">ETH_DMAIER_RIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91a59aa3adff595051bdda2da948ec71">ETH_DMAIER_TUIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit Underflow interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3cdf8611ab9a0a7f4fc0e0090a33ba6">ETH_DMAIER_ROIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive Overflow interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9cd48115f0b32941ee3087e9c60ec9">ETH_DMAIER_TJTIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fc5c9c473407d77a379d7032147b59">ETH_DMAIER_TBUIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d4b2c3e0d50326adf0e8b3955aa9972">ETH_DMAIER_TPSIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a19f069ddf349de788130cefdbc4149">ETH_DMAIER_TIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit interrupt enable */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3793f0a194ff3a19a1559824a821fe61">ETH_DMAMFBOCR_OFOC</link>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Overflow bit for FIFO overflow counter */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9595307f4b9d38f6e0991fa54c4bae8f">ETH_DMAMFBOCR_MFA</link>&#160;&#160;&#160;((uint32_t)0x0FFE0000)  /* Number of frames missed by the application */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffc962868d2b5ed265e7bffd6881aab">ETH_DMAMFBOCR_OMFC</link>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Overflow bit for missed frame counter */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81aa193a52d5b3757a008b84eb0c6182">ETH_DMAMFBOCR_MFC</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* Number of frames missed by the controller */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae013d158ee1e13f61069722eff4d52ac">ETH_DMACHTDR_HTDAP</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit descriptor address pointer */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb91f0f377b2bb0bfffe7df0ad46c7d3">ETH_DMACHRDR_HRDAP</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive descriptor address pointer */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3524cdddc8525fe50c6754029011e12">ETH_DMACHTBAR_HTBAP</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit buffer address pointer */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cf1a9ed443f3498b67c658d26468212">ETH_DMACHRBAR_HRBAP</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive buffer address pointer */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</link>(REG,  BIT)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</link>(REG,  BIT)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</link>(REG,  BIT)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1ga1378fbdda39f40b85420df55f41460ef">CLEAR_REG</link>(REG)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</link>(REG,  VAL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1gae7f188a4d26c9e713a48414783421071">READ_REG</link>(REG)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___exported__macro_1ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</link>(REG,  CLEARMASK,  SETMASK)</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Typedef&apos;ler    </title>
        <itemizedlist>
            <listitem><para>typedef enum <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083">IRQn</link> <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</link></para>

<para>STM32F4XX Interrupt Number Definition, according to the selected device in <link linkend="_group___library__configuration__section">Library_configuration_section</link>. </para>
</listitem>
            <listitem><para>typedef int32_t <link linkend="_group___exported__types_1gae9b1af5c037e57a98884758875d3a7c4">s32</link></para>
</listitem>
            <listitem><para>typedef int16_t <link linkend="_group___exported__types_1gaa980e2c02ba2305e0f489d5650655425">s16</link></para>
</listitem>
            <listitem><para>typedef int8_t <link linkend="_group___exported__types_1ga9e382f207c65ca13ab4ae98363aeda80">s8</link></para>
</listitem>
            <listitem><para>typedef const int32_t <link linkend="_group___exported__types_1gad97679599f3791409523fdb1c6156a28">sc32</link></para>
</listitem>
            <listitem><para>typedef const int16_t <link linkend="_group___exported__types_1ga66ab742a0751bb4e7661b8e874f2ddda">sc16</link></para>
</listitem>
            <listitem><para>typedef const int8_t <link linkend="_group___exported__types_1ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</link></para>
</listitem>
            <listitem><para>typedef __IO int32_t <link linkend="_group___exported__types_1ga476e2cb441f8e689433350ae2eeee510">vs32</link></para>
</listitem>
            <listitem><para>typedef __IO int16_t <link linkend="_group___exported__types_1ga19c9450d60abff7c6d3d35f31c10f83e">vs16</link></para>
</listitem>
            <listitem><para>typedef __IO int8_t <link linkend="_group___exported__types_1ga9e5a203f00d2906af9466f68b4e72277">vs8</link></para>
</listitem>
            <listitem><para>typedef __I int32_t <link linkend="_group___exported__types_1gaec1d22666cf030b79051e5daa372fbc8">vsc32</link></para>
</listitem>
            <listitem><para>typedef __I int16_t <link linkend="_group___exported__types_1ga369ae0177b957e5afa7c1e62312f97c3">vsc16</link></para>
</listitem>
            <listitem><para>typedef __I int8_t <link linkend="_group___exported__types_1ga47463bcded079ac61d5da46aff497803">vsc8</link></para>
</listitem>
            <listitem><para>typedef uint32_t <link linkend="_group___exported__types_1gafaa62991928fb9fb18ff0db62a040aba">u32</link></para>
</listitem>
            <listitem><para>typedef uint16_t <link linkend="_group___exported__types_1gace9d960e74685e2cd84b36132dbbf8aa">u16</link></para>
</listitem>
            <listitem><para>typedef uint8_t <link linkend="_group___exported__types_1ga92c50087ca0e64fa93fc59402c55f8ca">u8</link></para>
</listitem>
            <listitem><para>typedef const uint32_t <link linkend="_group___exported__types_1ga5b628e6a05856ff67e535fa391a57683">uc32</link></para>
</listitem>
            <listitem><para>typedef const uint16_t <link linkend="_group___exported__types_1gabc715ea3779494b5a4f53173a397f7cb">uc16</link></para>
</listitem>
            <listitem><para>typedef const uint8_t <link linkend="_group___exported__types_1gac74022c74a461f810e0d4fdc9bfea480">uc8</link></para>
</listitem>
            <listitem><para>typedef __IO uint32_t <link linkend="_group___exported__types_1ga0cd21c4793673b69ecd5fd673353a145">vu32</link></para>
</listitem>
            <listitem><para>typedef __IO uint16_t <link linkend="_group___exported__types_1ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</link></para>
</listitem>
            <listitem><para>typedef __IO uint8_t <link linkend="_group___exported__types_1ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</link></para>
</listitem>
            <listitem><para>typedef __I uint32_t <link linkend="_group___exported__types_1ga2e08e321a35a55e72c5b3a507e76371f">vuc32</link></para>
</listitem>
            <listitem><para>typedef __I uint16_t <link linkend="_group___exported__types_1ga7f6037565f0caa27727c8b871daf0d56">vuc16</link></para>
</listitem>
            <listitem><para>typedef __I uint8_t <link linkend="_group___exported__types_1gab0ec90ac9b2c5864755998c8d37c264a">vuc8</link></para>
</listitem>
            <listitem><para>typedef enum <link linkend="_group___exported__types_1ga89136caac2e14c55151f527ac02daaff">FlagStatus</link> <link linkend="_group___exported__types_1ga39d4411201fb731279ad5a409b2b80d7">ITStatus</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enümerasyonlar    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga666eb0caeb12ec0e281415592ae89083">IRQn</link> { <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</link> = -14
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</link> = -12
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</link> = -11
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</link> = -10
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</link> = -5
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</link> = -4
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</link> = -2
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</link> = -1
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</link> = 0
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</link> = 1
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</link> = 2
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</link> = 3
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</link> = 4
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</link> = 5
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</link> = 6
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</link> = 7
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</link> = 8
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</link> = 9
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</link> = 10
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</link> = 11
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</link> = 12
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</link> = 13
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</link> = 14
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</link> = 15
, <?linebreak?><link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</link> = 16
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</link> = 17
, <link linkend="_group___configuration__section__for___c_m_s_i_s_1gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</link> = 18
 }</para>

<para>STM32F4XX Interrupt Number Definition, according to the selected device in <link linkend="_group___library__configuration__section">Library_configuration_section</link>. </para>
</listitem>
            <listitem><para>enum <link linkend="_group___exported__types_1ga89136caac2e14c55151f527ac02daaff">FlagStatus</link> { <link linkend="_group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</link> = 0
, <link linkend="_group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</link> = !RESET
 }</para>
</listitem>
            <listitem><para>enum <link linkend="_group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</link> { <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link> = 0
, <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link> = !DISABLE
 }</para>
</listitem>
            <listitem><para>enum <link linkend="_group___exported__types_1ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</link> { <link linkend="_group___exported__types_1gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</link> = 0
, <link linkend="_group___exported__types_1gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</link> = !ERROR
 }</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Ayrıntılı tanımlama</title>

<para>CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register&apos;s definitions, bits definitions and memory mapping for STM32F4xx devices. <?linebreak?> </para>

<para><formalpara><title>Yazar</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Sürüm</title>

<para>V1.8.1 </para>
</formalpara>
<formalpara><title>Tarih</title>

<para>27-January-2022 </para>
</formalpara>
The file is the unique include file that the application programmer is using in the C source code, usually in <link linkend="_main_8c">main.c</link>. This file contains:<itemizedlist>
<listitem>
<para>Configuration section that allows to select:<itemizedlist>
<listitem>
<para>The device used in the target application</para>
</listitem><listitem>
<para>To use or not the peripherals drivers in application code(i.e. code will be based on direct access to peripherals registers rather than drivers API), this option is controlled by &quot;#define USE_STDPERIPH_DRIVER&quot;</para>
</listitem><listitem>
<para>To change few application-specific parameters such as the HSE crystal frequency</para>
</listitem></itemizedlist>
</para>
</listitem><listitem>
<para>Data structures and the address mapping for all peripherals</para>
</listitem><listitem>
<para>Peripherals registers declarations and bits definition</para>
</listitem><listitem>
<para>Macros to access peripherals registers hardware</para>
</listitem></itemizedlist>
</para>

<para><caution><title>Dikkat</title>

<para></para>
</caution>
Copyright (c) 2016 STMicroelectronics. All rights reserved.</para>

<para>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </para>
</section>
</section>
