\hypertarget{stm32h7xx__hal__sdram_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}
\label{stm32h7xx__hal__sdram_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_sdram.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_sdram.h}}
\mbox{\hyperlink{stm32h7xx__hal__sdram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_SDRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00025}00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00029}00029\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00030}00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00040}00040\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00049}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{00049}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00051}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcabf18c1848d59dd697ed30f9b3c000246}{00051}}\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcabf18c1848d59dd697ed30f9b3c000246}{HAL\_SDRAM\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00052}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{00052}}\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca0bb70c1c3b23d2a2a7e22bd9723cdb04}{HAL\_SDRAM\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00053}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{00053}}\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcae2b3f18b2aba6c460a31caec2b330255}{HAL\_SDRAM\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00054}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca07b6f15c5b80007f9c91395b969ea041}{00054}}\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bca07b6f15c5b80007f9c91395b969ea041}{HAL\_SDRAM\_STATE\_ERROR}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00055}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{00055}}\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcab9a47e39962fc355d17b5bbc3cd8e00b}{HAL\_SDRAM\_STATE\_WRITE\_PROTECTED}}\ \ \ =\ 0x04U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00056}00056\ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcad5d7951e99258494e70cc6284d87c72a}{HAL\_SDRAM\_STATE\_PRECHARGED}}\ \ \ \ \ \ \ \ =\ 0x05U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00058}\mbox{\hyperlink{group___s_d_r_a_m___exported___types_gga92ac85154226aa980fe2d37db7d8f7bcad5d7951e99258494e70cc6284d87c72a}{00058}}\ \}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00063}00063\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00064}00064\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00065}00065\ \#else}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00066}\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{00066}}\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00067}00067\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00068}00068\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00069}\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{00069}}\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\_SDRAM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00071}\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{00071}}\ \ \ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\_SDRAM\_InitTypeDef}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00073}\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{00073}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ \ \ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00075}\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{00075}}\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00077}\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{00077}}\ \ \ \mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00079}00079\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00080}00080\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00081}00081\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00082}00082\ \ \ void\ (*\ RefreshErrorCallback)(\textcolor{keyword}{struct\ }\_\_SDRAM\_HandleTypeDef\ *hsdram);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00083}00083\ \ \ void\ (*\ DmaXferCpltCallback)(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00084}00084\ \ \ void\ (*\ DmaXferErrorCallback)(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00085}00085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00086}00086\ \}\ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00088}00088\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00092}00092\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00093}00093\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00094}00094\ \ \ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00095}00095\ \ \ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00096}00096\ \ \ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00097}00097\ \ \ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ \ =\ 0x03U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00098}00098\ \ \ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ \ \ =\ 0x04U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00099}00099\ \}\ HAL\_SDRAM\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00104}00104\ \textcolor{keyword}{typedef}\ void\ (*pSDRAM\_CallbackTypeDef)(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00105}00105\ \textcolor{keyword}{typedef}\ void\ (*pSDRAM\_DmaCallbackTypeDef)(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00106}00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00111}00111\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00112}00112\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00122}00122\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET;\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00128}00128\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00129}\mbox{\hyperlink{group___s_d_r_a_m___exported___macros_gacfa9530e7b80eb08d5deb08daa214852}{00129}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SDRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00130}00130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00135}00135\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00145}00145\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00146}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_gaa335e9a091994423896c8d5b2a6684f9}{00146}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_gaa335e9a091994423896c8d5b2a6684f9}{HAL\_SDRAM\_Init}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def}{FMC\_SDRAM\_TimingTypeDef}}\ *Timing);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00147}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga5842b6c476bd8864af5cb1813a88127f}{00147}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga5842b6c476bd8864af5cb1813a88127f}{HAL\_SDRAM\_DeInit}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00148}00148\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga8dc600b9ef6e5b3b1455840b86c25792}{HAL\_SDRAM\_MspInit}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00149}00149\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga8dc783011a4823088d2b8ce43f1c31d8}{HAL\_SDRAM\_MspDeInit}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00151}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_gab7f72c812cb534276e6ebb0e27d4a1ec}{00151}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_gab7f72c812cb534276e6ebb0e27d4a1ec}{HAL\_SDRAM\_IRQHandler}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00152}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga64f19dfae571fabe846ba41cc436963a}{00152}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga64f19dfae571fabe846ba41cc436963a}{HAL\_SDRAM\_RefreshErrorCallback}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00153}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{00153}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga4d2eb9eb16f1249acf10f67ce04b63cf}{HAL\_SDRAM\_DMA\_XferCpltCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00154}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga775ba77949a831367f9349d40a74cca3}{00154}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group1_ga775ba77949a831367f9349d40a74cca3}{HAL\_SDRAM\_DMA\_XferErrorCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00163}00163\ \textcolor{comment}{/*\ I/O\ operation\ functions\ ****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00164}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga35cca16e3cdbe71a2c213264c9b9bf81}{00164}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga35cca16e3cdbe71a2c213264c9b9bf81}{HAL\_SDRAM\_Read\_8b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00166}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga7f718bd5dc458d80328ffe611b24c602}{00166}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga7f718bd5dc458d80328ffe611b24c602}{HAL\_SDRAM\_Write\_8b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00167}00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00168}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga6205dcc8c3d305ce87833d0c47fbb984}{00168}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga6205dcc8c3d305ce87833d0c47fbb984}{HAL\_SDRAM\_Read\_16b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00169}00169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00170}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_gafbd2eeaeb58bc4960a6f1f46829ce4ea}{00170}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_gafbd2eeaeb58bc4960a6f1f46829ce4ea}{HAL\_SDRAM\_Write\_16b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00171}00171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00172}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga430830834a41dbcaf7cb6491d006d9f0}{00172}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga430830834a41dbcaf7cb6491d006d9f0}{HAL\_SDRAM\_Read\_32b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00174}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga992bd5aa0550b62551437f433f091d22}{00174}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga992bd5aa0550b62551437f433f091d22}{HAL\_SDRAM\_Write\_32b}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00175}00175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00177}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga70e0327de061b9428dfcdb6d28127523}{00177}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga70e0327de061b9428dfcdb6d28127523}{HAL\_SDRAM\_Read\_DMA}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00178}00178\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00179}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga643d9e71b6fadef948dede0d86a9cbc1}{00179}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group2_ga643d9e71b6fadef948dede0d86a9cbc1}{HAL\_SDRAM\_Write\_DMA}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00180}00180\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00182}00182\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00183}00183\ \textcolor{comment}{/*\ SDRAM\ callback\ registering/unregistering\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00184}00184\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterCallback(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00185}00185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00186}00186\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_UnRegisterCallback(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00187}00187\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterDmaCallback(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00188}00188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_DmaCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00198}00198\ \textcolor{comment}{/*\ SDRAM\ Control\ functions\ \ *****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00199}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga643cf17db1cc59cb56e83bff055cb7a4}{00199}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga643cf17db1cc59cb56e83bff055cb7a4}{HAL\_SDRAM\_WriteProtection\_Enable}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00200}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga9500f5435e3cd2ad7fc9e0598b0d8ecb}{00200}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga9500f5435e3cd2ad7fc9e0598b0d8ecb}{HAL\_SDRAM\_WriteProtection\_Disable}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00201}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga31872ee3c79ca7f47964ed6b6cc6f980}{00201}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_ga31872ee3c79ca7f47964ed6b6cc6f980}{HAL\_SDRAM\_SendCommand}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def}{FMC\_SDRAM\_CommandTypeDef}}\ *Command,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00202}00202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00203}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gadd81ad682c251372c69e69dd1bdd758a}{00203}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gadd81ad682c251372c69e69dd1bdd758a}{HAL\_SDRAM\_ProgramRefreshRate}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ RefreshRate);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00204}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gabc6e85bb5113a9da3910292650c9bceb}{00204}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gabc6e85bb5113a9da3910292650c9bceb}{HAL\_SDRAM\_SetAutoRefreshNumber}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram,\ uint32\_t\ AutoRefreshNumber);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00205}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gada934dbda1978caa69d7d25418dea979}{00205}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group3_gada934dbda1978caa69d7d25418dea979}{HAL\_SDRAM\_GetModeStatus}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00214}00214\ \textcolor{comment}{/*\ SDRAM\ State\ functions\ ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00215}\mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group4_gafe3b73d5b755369d0796fd0d36868f7e}{00215}}\ \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\_SDRAM\_StateTypeDef}}\ \ \mbox{\hyperlink{group___s_d_r_a_m___exported___functions___group4_gafe3b73d5b755369d0796fd0d36868f7e}{HAL\_SDRAM\_GetState}}(\mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def}{SDRAM\_HandleTypeDef}}\ *hsdram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00233}00233\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00234}00234\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00235}00235\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00237}00237\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_SDRAM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sdram_8h_source_l00239}00239\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
