D:/Coding/lenet5-verilog-master/modelsim/control.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/rowbuffer.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/rowbuffer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rowbuffer

Top level modules:
	rowbuffer

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/conv553.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/conv553.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv553

Top level modules:
	conv553

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/maxpool22.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/maxpool22.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module maxpool22

Top level modules:
	maxpool22

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/larger_index.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/larger_index.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module larger_index

Top level modules:
	larger_index

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/conv554.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/conv554.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv554

Top level modules:
	conv554

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/image_reader.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/image_reader.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module image_reader

Top level modules:
	image_reader

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/lenet5.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/lenet5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lenet5

Top level modules:
	lenet5

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/conv556.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/conv556.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv556

Top level modules:
	conv556

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/t_lenet5.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/t_lenet5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module t_lenet5

Top level modules:
	t_lenet5

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/conv55.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/conv55.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv55

Top level modules:
	conv55

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/rom_params.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/rom_params.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom_params

Top level modules:
	rom_params

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/fc_120.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/fc_120.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fc_120

Top level modules:
	fc_120

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/fc_84.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/fc_84.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fc_84

Top level modules:
	fc_84

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/max_index_10.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/max_index_10.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module max_index_10

Top level modules:
	max_index_10

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/conv55_16.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/conv55_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module conv55_16

Top level modules:
	conv55_16

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/max.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/max.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module max

Top level modules:
	max

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/row4buffer.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/row4buffer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module row4buffer

Top level modules:
	row4buffer

} {} {}} D:/Coding/lenet5-verilog-master/modelsim/relu.v {1 {vlog -work work -stats=none D:/Coding/lenet5-verilog-master/modelsim/relu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ReLU

Top level modules:
	ReLU

} {} {}}
