Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 15:04:05 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DCT_timing_summary_routed.rpt -rpx DCT_timing_summary_routed.rpx
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                33656        0.028        0.000                      0                33656        3.750        0.000                       0                 16031  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.296        0.000                      0                33656        0.028        0.000                      0                33656        3.750        0.000                       0                 16031  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 2.454ns (26.598%)  route 6.772ns (73.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[28]
                         net (fo=64, routed)          6.772    11.247    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[28]
    SLICE_X40Y122        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.639    11.639    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X40Y122        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[28]/C
                         clock pessimism              0.031    11.670    
                         clock uncertainty           -0.035    11.635    
    SLICE_X40Y122        FDRE (Setup_fdre_C_D)       -0.092    11.543    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[28]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_1_1_reg_463_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 2.454ns (26.710%)  route 6.734ns (73.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 11.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[26]
                         net (fo=64, routed)          6.734    11.208    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[26]
    SLICE_X47Y124        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_1_1_reg_463_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.635    11.635    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X47Y124        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_1_1_reg_463_reg[26]/C
                         clock pessimism              0.031    11.666    
                         clock uncertainty           -0.035    11.631    
    SLICE_X47Y124        FDRE (Setup_fdre_C_D)       -0.093    11.538    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_1_1_reg_463_reg[26]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_3_1_reg_667_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.454ns (26.696%)  route 6.738ns (73.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[26]
                         net (fo=64, routed)          6.738    11.213    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[26]
    SLICE_X47Y116        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_3_1_reg_667_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.645    11.645    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X47Y116        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_3_1_reg_667_reg[26]/C
                         clock pessimism              0.031    11.676    
                         clock uncertainty           -0.035    11.641    
    SLICE_X47Y116        FDRE (Setup_fdre_C_D)       -0.093    11.548    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_3_1_reg_667_reg[26]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_4_1_reg_511_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.454ns (26.509%)  route 6.803ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[29]
                         net (fo=64, routed)          6.803    11.278    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[29]
    SLICE_X36Y124        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_4_1_reg_511_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.636    11.636    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X36Y124        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_4_1_reg_511_reg[29]/C
                         clock pessimism              0.031    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)       -0.016    11.616    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_4_1_reg_511_reg[29]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_4_1_reg_631_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 2.454ns (26.702%)  route 6.736ns (73.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[26]
                         net (fo=64, routed)          6.736    11.211    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[26]
    SLICE_X47Y114        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_4_1_reg_631_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.647    11.647    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X47Y114        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_4_1_reg_631_reg[26]/C
                         clock pessimism              0.031    11.678    
                         clock uncertainty           -0.035    11.643    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.093    11.550    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_4_1_reg_631_reg[26]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 2.454ns (26.761%)  route 6.716ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[1]
                         net (fo=64, routed)          6.716    11.190    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[1]
    SLICE_X43Y122        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.639    11.639    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X43Y122        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[1]/C
                         clock pessimism              0.031    11.670    
                         clock uncertainty           -0.035    11.635    
    SLICE_X43Y122        FDRE (Setup_fdre_C_D)       -0.093    11.542    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[1]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_0_1_reg_487_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 2.454ns (26.644%)  route 6.756ns (73.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[29]
                         net (fo=64, routed)          6.756    11.231    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[29]
    SLICE_X38Y124        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_0_1_reg_487_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.636    11.636    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X38Y124        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_0_1_reg_487_reg[29]/C
                         clock pessimism              0.031    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X38Y124        FDRE (Setup_fdre_C_D)       -0.045    11.587    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_0_1_reg_487_reg[29]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/Tinv_U/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_5_1_reg_679_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 2.454ns (26.528%)  route 6.797ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.748     1.748    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/Tinv_U/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/Tinv_U/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.202 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/Tinv_U/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/q0_reg/DOADO[0]
                         net (fo=64, routed)          6.797    10.999    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/q0_reg[0]
    SLICE_X39Y88         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_5_1_reg_679_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.475    11.475    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X39Y88         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_5_1_reg_679_reg[0]/C
                         clock pessimism              0.014    11.489    
                         clock uncertainty           -0.035    11.454    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)       -0.095    11.359    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_5_1_reg_679_reg[0]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 2.454ns (26.784%)  route 6.708ns (73.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 11.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[26]
                         net (fo=64, routed)          6.708    11.183    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[26]
    SLICE_X45Y123        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.637    11.637    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X45Y123        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[26]/C
                         clock pessimism              0.031    11.668    
                         clock uncertainty           -0.035    11.633    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)       -0.061    11.572    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571_reg[26]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.454ns (26.882%)  route 6.675ns (73.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        2.020     2.020    Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454     4.474 r  Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DOBDO[26]
                         net (fo=64, routed)          6.675    11.149    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ram_reg[26]
    SLICE_X39Y122        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16060, unset)        1.639    11.639    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X39Y122        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[26]/C
                         clock pessimism              0.031    11.670    
                         clock uncertainty           -0.035    11.635    
    SLICE_X39Y122        FDRE (Setup_fdre_C_D)       -0.093    11.542    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499_reg[26]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.947%)  route 0.218ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.543     0.543    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X47Y73         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.128     0.671 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[29]/Q
                         net (fo=1, routed)           0.218     0.889    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/ap_return_7[29]
    SLICE_X50Y73         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.804     0.804    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/ap_clk
    SLICE_X50Y73         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][29]_srl3/CLK
                         clock pessimism             -0.005     0.799    
    SLICE_X50Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.861    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][29]_srl3
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_6_reg_2251_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7_reg[16]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.639     0.639    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_clk
    SLICE_X47Y100        FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_6_reg_2251_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_6_reg_2251_reg[16]/Q
                         net (fo=1, routed)           0.173     0.953    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_6_reg_2251[16]
    SLICE_X46Y99         SRL16E                                       r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7_reg[16]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.824     0.824    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_clk
    SLICE_X46Y99         SRL16E                                       r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7_reg[16]_srl5/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X46Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.921    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_reg_ppstg_tmp_9_6_reg_2251_pp0_it7_reg[16]_srl5
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_7_reg_2296_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.481%)  route 0.222ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.558     0.558    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_clk
    SLICE_X32Y98         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_7_reg_2296_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_7_reg_2296_reg[27]/Q
                         net (fo=1, routed)           0.222     0.944    Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/temp_1_7_reg_2296_reg[31][27]
    RAMB36_X2Y18         RAMB36E1                                     r  Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.866     0.866    Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.251     0.615    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     0.911    Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.943%)  route 0.228ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.543     0.543    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X47Y73         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.128     0.671 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[28]/Q
                         net (fo=1, routed)           0.228     0.899    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/ap_return_7[28]
    SLICE_X50Y73         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.804     0.804    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/ap_clk
    SLICE_X50Y73         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][28]_srl3/CLK
                         clock pessimism             -0.005     0.799    
    SLICE_X50Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.863    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][28]_srl3
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.727%)  route 0.221ns (63.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.543     0.543    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X47Y73         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.128     0.671 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175_reg[25]/Q
                         net (fo=1, routed)           0.221     0.892    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/ap_return_7[25]
    SLICE_X50Y73         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.804     0.804    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/ap_clk
    SLICE_X50Y73         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][25]_srl3/CLK
                         clock pessimism             -0.005     0.799    
    SLICE_X50Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.855    DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/SRL_SIG_reg[2][25]_srl3
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_7_1_reg_811_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/SRL_SIG_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.574     0.574    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_clk
    SLICE_X61Y63         FDRE                                         r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_7_1_reg_811_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_7_1_reg_811_reg[23]/Q
                         net (fo=1, routed)           0.115     0.830    DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/ap_return_31[23]
    SLICE_X58Y63         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/SRL_SIG_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.842     0.842    DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/ap_clk
    SLICE_X58Y63         SRL16E                                       r  DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/SRL_SIG_reg[2][23]_srl3/CLK
                         clock pessimism             -0.235     0.607    
    SLICE_X58Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.790    DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/SRL_SIG_reg[2][23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_6_1_reg_331_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/SRL_SIG_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.656     0.656    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X85Y120        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_6_1_reg_331_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_6_1_reg_331_reg[15]/Q
                         net (fo=1, routed)           0.117     0.914    DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/ap_return_22[15]
    SLICE_X86Y120        SRL16E                                       r  DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/SRL_SIG_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.928     0.928    DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/ap_clk
    SLICE_X86Y120        SRL16E                                       r  DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/SRL_SIG_reg[2][15]_srl3/CLK
                         clock pessimism             -0.238     0.690    
    SLICE_X86Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.873    DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/SRL_SIG_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.406%)  route 0.189ns (53.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.637     0.637    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X46Y109        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.189     0.990    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X50Y104        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.906     0.906    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X50Y104        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism             -0.009     0.897    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.052     0.949    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U11/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_2_1_reg_355_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/SRL_SIG_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.717     0.717    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X110Y107       FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_2_1_reg_355_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141     0.858 r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_2_1_reg_355_reg[31]/Q
                         net (fo=1, routed)           0.119     0.977    DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/ap_return_2[31]
    SLICE_X108Y107       SRL16E                                       r  DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/SRL_SIG_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.990     0.990    DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/ap_clk
    SLICE_X108Y107       SRL16E                                       r  DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/SRL_SIG_reg[2][31]_srl3/CLK
                         clock pessimism             -0.238     0.752    
    SLICE_X108Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.935    DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/SRL_SIG_reg[2][31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_4_1_reg_655_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/SRL_SIG_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.662     0.662    DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/ap_clk
    SLICE_X64Y102        FDRE                                         r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_4_1_reg_655_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_4_1_reg_655_reg[23]/Q
                         net (fo=1, routed)           0.119     0.922    DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/ap_return_52[23]
    SLICE_X62Y101        SRL16E                                       r  DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/SRL_SIG_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16060, unset)        0.935     0.935    DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/ap_clk
    SLICE_X62Y101        SRL16E                                       r  DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/SRL_SIG_reg[2][23]_srl3/CLK
                         clock pessimism             -0.238     0.697    
    SLICE_X62Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.880    DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/SRL_SIG_reg[2][23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24   DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/Tinv_U/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24   DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/Tinv_U/DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y19   Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y19   Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y20   Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y20   Xmat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   Ymat_U/DCT_Xmat_memcore_U/DCT_Xmat_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y36    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U183/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y38    DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fadd_32ns_32ns_32_5_full_dsp_U184/DCT_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_14_14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_15_15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_16_16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y80   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y82  temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_28_28/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y82  temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_28_28/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_24_24/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_24_24/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_25_25/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_25_25/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_26_26/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_26_26/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_27_27/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79   temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_27_27/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y81   temp_1_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y81   temp_1_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/ram_reg_0_7_13_13/SP/CLK



