# ğŸ”’ Access Restricted: Tier 6 (High Council)

## RTL and Silicon Topology

This page contains RTL code and silicon topology for Decima8 ASIC.

### What's Inside

- **RTL Source Code** â€” Full Verilog/SystemVerilog source
- **Synthesis Scripts** â€” Synthesis scripts
- **Place & Route** â€” Placement and routing data
- **GDSII** â€” Final layout for tape-out
- **Simulation Models** â€” Verification models

### RTL Structure

```
rtl/
â”œâ”€â”€ top/
â”‚   â”œâ”€â”€ decima8_top.v      # Top module
â”‚   â”œâ”€â”€ tile_array.v       # Tile array (16Ã—16)
â”‚   â”œâ”€â”€ bus16_controller.v # BUS16 controller
â”‚   â””â”€â”€ vsb_interface.v    # VSB interface
â”œâ”€â”€ tile/
â”‚   â”œâ”€â”€ tile_core.v        # Tile core
â”‚   â”œâ”€â”€ fuse_logic.v       # Fuse logic
â”‚   â”œâ”€â”€ decay_unit.v       # Decay unit
â”‚   â”œâ”€â”€ weight_matrix.v    # Weight matrix (8Ã—8)
â”‚   â””â”€â”€ routing_logic.v    # Routing logic
â”œâ”€â”€ utils/
â”‚   â”œâ”€â”€ clamp16.v          # Clamp to 0..15
â”‚   â”œâ”€â”€ signed_mul.v       # Signed multiply
â”‚   â””â”€â”€ accumulator.v      # Accumulator
â””â”€â”€ testbenches/
    â”œâ”€â”€ tb_tile.v          # Tile testbench
    â”œâ”€â”€ tb_array.v         # Array testbench
    â””â”€â”€ tb_top.v           # Top testbench
```

### Die Layout

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Decima8 ASIC Die Layout (25 mmÂ² est.)                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  Tile Array (16Ã—16)                               â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”                        â”‚  â”‚
â”‚  â”‚  â”‚ 0,0 â”‚ 0,1 â”‚ ... â”‚ 0,15â”‚                        â”‚  â”‚
â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤                        â”‚  â”‚
â”‚  â”‚  â”‚ ... â”‚ ... â”‚ ... â”‚ ... â”‚ 256 tiles total       â”‚  â”‚
â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤                        â”‚  â”‚
â”‚  â”‚  â”‚15,0 â”‚15,1 â”‚ ... â”‚15,15â”‚                        â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜                        â”‚  â”‚
â”‚  â”‚                                                   â”‚  â”‚
â”‚  â”‚  BUS16 lanes (8) â€” horizontal across array        â”‚  â”‚
â”‚  â”‚  VSB lanes (8) â€” vertical across array            â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                         â”‚
â”‚  Periphery:                                             â”‚
â”‚  - CFG Interface (SPI-like)                             â”‚
â”‚  - EV_FLASH Controller                                  â”‚
â”‚  - READOUT Logic                                        â”‚
â”‚  - Domain Reset Logic                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Access Requirements

| Tier | Access |
|------|--------|
| Tier 3-4 | âŒ Not available |
| Tier 5 (Swarm Node) | âŒ Not available |
| Tier 6 (High Council) | âœ… Full RTL + topology access |

### High Council Rights

**Tier 6** receive:

- âœ… Full RTL and topology access
- âœ… IP ASIC share (proportional to contribution)
- âœ… Direct voting rights on Rule-ROM evolution
- âœ… Exclusive architectural audit from **Root Authority**
- âœ… Veto rights on specification changes v0.2+

### How to Get Access

1. Become a **Tier 6 (High Council Elder)** sponsor â€” 1M+ â‚½
2. After payment confirmation you will receive:
   - Access to private RTL repository
   - License agreement
   - Personal access to **Root Authority**

---

## Links

- [Boosty: Intent-Garden](https://boosty.to/intentgarden)
- [Intent-Garden Support](https://intent-garden.org/support.html)
- [Swarm Hierarchy](../spec/hierarchy.md)
- [ASIC Fund](../support/asic_fund.md)

---

**Bake the Future. Build the Substrate.** ğŸ› ï¸âš¡ï¸
