Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May  3 14:34:05 2022
| Host         : EriksMSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.250        0.000                      0                  616        0.161        0.000                      0                  616        4.500        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.250        0.000                      0                  616        0.161        0.000                      0                  616        4.500        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.014ns (19.632%)  route 4.151ns (80.368%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.836    10.251    u4/timer[28]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.445    14.786    u4/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[17]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524    14.501    u4/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.014ns (19.632%)  route 4.151ns (80.368%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.836    10.251    u4/timer[28]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.445    14.786    u4/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[18]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524    14.501    u4/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.014ns (19.632%)  route 4.151ns (80.368%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.836    10.251    u4/timer[28]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.445    14.786    u4/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[19]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524    14.501    u4/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.014ns (19.632%)  route 4.151ns (80.368%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.836    10.251    u4/timer[28]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.445    14.786    u4/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  u4/timer_reg[20]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524    14.501    u4/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.014ns (19.652%)  route 4.146ns (80.348%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.831    10.246    u4/timer[28]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446    14.787    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[21]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    14.527    u4/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.014ns (19.652%)  route 4.146ns (80.348%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.831    10.246    u4/timer[28]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446    14.787    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[22]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    14.527    u4/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.014ns (19.652%)  route 4.146ns (80.348%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.831    10.246    u4/timer[28]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446    14.787    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    14.527    u4/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.014ns (19.652%)  route 4.146ns (80.348%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.831    10.246    u4/timer[28]_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.446    14.787    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[24]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    14.527    u4/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.014ns (20.098%)  route 4.031ns (79.902%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.716    10.131    u4/timer[28]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  u4/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442    14.783    u4/clk100_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  u4/timer_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.524    14.498    u4/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 u4/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.014ns (20.098%)  route 4.031ns (79.902%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.086    u4/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  u4/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  u4/timer_reg[23]/Q
                         net (fo=3, routed)           1.305     6.910    u4/timer_reg_n_0_[23]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  u4/timer[28]_i_10/O
                         net (fo=3, routed)           0.789     7.823    u4/timer[28]_i_10_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  u4/timer[28]_i_4/O
                         net (fo=1, routed)           0.548     8.495    u4/timer[28]_i_4_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.619 r  u4/timer[28]_i_2/O
                         net (fo=30, routed)          0.673     9.291    u4/timer
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.415 r  u4/timer[28]_i_1/O
                         net (fo=28, routed)          0.716    10.131    u4/timer[28]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  u4/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442    14.783    u4/clk100_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  u4/timer_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.524    14.498    u4/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.449    u3/clk100_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  u3/LFreqCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  u3/LFreqCount_reg[10]/Q
                         net (fo=2, routed)           0.111     1.701    u3/LFreqCount_reg[10]
    SLICE_X14Y44         FDRE                                         r  u3/LFreqOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     1.963    u3/clk100_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  u3/LFreqOut_reg[9]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.075     1.540    u3/LFreqOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.228%)  route 0.114ns (44.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.566     1.449    u3/clk100_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  u3/LFreqCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  u3/LFreqCount_reg[8]/Q
                         net (fo=2, routed)           0.114     1.704    u3/LFreqCount_reg[8]
    SLICE_X14Y43         FDRE                                         r  u3/LFreqOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     1.963    u3/clk100_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  u3/LFreqOut_reg[7]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.075     1.540    u3/LFreqOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.565     1.448    u3/clk100_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  u3/LFreqCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u3/LFreqCount_reg[3]/Q
                         net (fo=2, routed)           0.120     1.709    u3/LFreqCount_reg[3]
    SLICE_X12Y42         FDRE                                         r  u3/LFreqOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  u3/LFreqOut_reg[2]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.076     1.540    u3/LFreqOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.444    u3/clk100_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  u3/RFreqCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u3/RFreqCount_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    u3/RFreqCount_reg[3]
    SLICE_X12Y34         FDRE                                         r  u3/RFreqOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.957    u3/clk100_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  u3/RFreqOut_reg[2]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.076     1.535    u3/RFreqOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.444    u3/clk100_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  u3/RFreqCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u3/RFreqCount_reg[2]/Q
                         net (fo=2, routed)           0.121     1.706    u3/RFreqCount_reg[2]
    SLICE_X12Y34         FDRE                                         r  u3/RFreqOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.957    u3/clk100_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  u3/RFreqOut_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.076     1.535    u3/RFreqOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.565     1.448    u3/clk100_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  u3/LFreqCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u3/LFreqCount_reg[4]/Q
                         net (fo=2, routed)           0.119     1.708    u3/LFreqCount_reg[4]
    SLICE_X12Y42         FDRE                                         r  u3/LFreqOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  u3/LFreqOut_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.063     1.524    u3/LFreqOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.445    u3/clk100_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  u3/RFreqCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u3/RFreqCount_reg[4]/Q
                         net (fo=2, routed)           0.119     1.705    u3/RFreqCount_reg[4]
    SLICE_X12Y34         FDRE                                         r  u3/RFreqOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.957    u3/clk100_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  u3/RFreqOut_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.063     1.521    u3/RFreqOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.445    u3/clk100_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  u3/RFreqCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u3/RFreqCount_reg[10]/Q
                         net (fo=2, routed)           0.127     1.713    u3/RFreqCount_reg[10]
    SLICE_X13Y37         FDRE                                         r  u3/RFreqOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.832     1.959    u3/clk100_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  u3/RFreqOut_reg[9]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.066     1.527    u3/RFreqOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.565     1.448    u3/clk100_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u3/servoFreqCount_reg[3]/Q
                         net (fo=2, routed)           0.121     1.710    u3/servoFreqCount_reg[3]
    SLICE_X14Y42         FDRE                                         r  u3/servoFreqOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  u3/servoFreqOut_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.060     1.521    u3/servoFreqOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.445    u3/clk100_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  u3/RFreqCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u3/RFreqCount_reg[8]/Q
                         net (fo=2, routed)           0.124     1.710    u3/RFreqCount_reg[8]
    SLICE_X12Y36         FDRE                                         r  u3/RFreqOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.958    u3/clk100_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  u3/RFreqOut_reg[7]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.059     1.519    u3/RFreqOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   u0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   u0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/seg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.987ns (49.875%)  route 4.007ns (50.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.567     5.088    u0/clk100_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  u0/seg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  u0/seg_temp_reg[6]/Q
                         net (fo=1, routed)           4.007     9.552    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.083 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.083    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.022ns (51.089%)  route 3.851ns (48.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.567     5.088    u0/clk100_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  u0/seg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  u0/seg_temp_reg[5]/Q
                         net (fo=1, routed)           3.851     9.457    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.962 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.962    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 3.992ns (51.248%)  route 3.797ns (48.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.567     5.088    u0/clk100_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  u0/seg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  u0/seg_temp_reg[3]/Q
                         net (fo=1, routed)           3.797     9.341    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.877 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.877    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.038ns (52.129%)  route 3.708ns (47.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.567     5.088    u0/clk100_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  u0/seg_temp_reg[5]_lopt_replica_2/Q
                         net (fo=1, routed)           3.708     9.314    lopt_1
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.834 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.834    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.029ns (52.656%)  route 3.622ns (47.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.567     5.088    u0/clk100_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  u0/seg_temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.622     9.229    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.739 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.739    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 4.162ns (64.342%)  route 2.306ns (35.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           2.306     7.864    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.684    11.548 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.548    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.055ns (63.082%)  route 2.373ns (36.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.567     5.088    u1/clk100_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           2.373     7.979    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    11.516 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000    11.516    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPullTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPull
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 4.032ns (63.116%)  route 2.356ns (36.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.082    u4/clk100_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  u4/actuatorPullTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  u4/actuatorPullTemp_reg/Q
                         net (fo=1, routed)           2.356     7.956    actuatorPull_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.514    11.470 r  actuatorPull_OBUF_inst/O
                         net (fo=0)                   0.000    11.470    actuatorPull
    P18                                                               r  actuatorPull (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 4.034ns (63.749%)  route 2.294ns (36.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           2.294     7.892    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.408 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.408    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 4.023ns (64.034%)  route 2.259ns (35.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           2.259     7.857    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505    11.362 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.362    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/an_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.365ns (82.951%)  route 0.281ns (17.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/an_temp_reg[2]/Q
                         net (fo=1, routed)           0.281     1.890    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.114 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.114    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.382ns (80.829%)  route 0.328ns (19.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u0/an_temp_reg[1]/Q
                         net (fo=1, routed)           0.328     1.924    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.178 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.178    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.345ns (76.488%)  route 0.413ns (23.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/an_temp_reg[0]/Q
                         net (fo=1, routed)           0.413     2.023    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.227 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.227    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.392ns (77.698%)  route 0.400ns (22.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           0.400     1.996    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.260 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.260    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.407ns (71.273%)  route 0.567ns (28.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           0.567     2.162    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.259     3.421 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.421    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.370ns (69.211%)  route 0.609ns (30.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           0.609     2.221    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.426 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.426    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPushTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPush
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.358ns (68.060%)  route 0.637ns (31.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    u4/clk100_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  u4/actuatorPushTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  u4/actuatorPushTemp_reg/Q
                         net (fo=1, routed)           0.637     2.244    actuatorPush_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.438 r  actuatorPush_OBUF_inst/O
                         net (fo=0)                   0.000     3.438    actuatorPush
    N17                                                               r  actuatorPush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.381ns (68.573%)  route 0.633ns (31.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           0.633     2.244    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.461 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.461    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPullTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPull
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.379ns (67.230%)  route 0.672ns (32.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.444    u4/clk100_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  u4/actuatorPullTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u4/actuatorPullTemp_reg/Q
                         net (fo=1, routed)           0.672     2.280    actuatorPull_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.495 r  actuatorPull_OBUF_inst/O
                         net (fo=0)                   0.000     3.495    actuatorPull
    P18                                                               r  actuatorPull (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.410ns (68.664%)  route 0.643ns (31.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           0.643     2.239    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         1.262     3.500 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.500    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 1.701ns (23.491%)  route 5.540ns (76.509%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.685     6.138    u2/motor_IBUF
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.262 r  u2/inTemp[3]_i_4/O
                         net (fo=1, routed)           0.165     6.427    u2/inTemp[3]_i_4_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.551 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.690     7.240    u2/inTemp[3]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 1.701ns (23.491%)  route 5.540ns (76.509%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.685     6.138    u2/motor_IBUF
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.262 r  u2/inTemp[3]_i_4/O
                         net (fo=1, routed)           0.165     6.427    u2/inTemp[3]_i_4_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.551 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.690     7.240    u2/inTemp[3]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 1.701ns (23.491%)  route 5.540ns (76.509%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.685     6.138    u2/motor_IBUF
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.262 r  u2/inTemp[3]_i_4/O
                         net (fo=1, routed)           0.165     6.427    u2/inTemp[3]_i_4_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.551 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.690     7.240    u2/inTemp[3]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 1.701ns (23.491%)  route 5.540ns (76.509%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.685     6.138    u2/motor_IBUF
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.262 r  u2/inTemp[3]_i_4/O
                         net (fo=1, routed)           0.165     6.427    u2/inTemp[3]_i_4_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.551 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.690     7.240    u2/inTemp[3]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.394ns  (logic 1.607ns (29.791%)  route 3.787ns (70.209%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.787     5.244    u2/infraSensor_IBUF[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.150     5.394 r  u2/inTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.394    u2/inTemp[1]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.386ns  (logic 1.609ns (29.872%)  route 3.777ns (70.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.777     5.234    u2/infraSensor_IBUF[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.152     5.386 r  u2/inTemp[3]_i_2/O
                         net (fo=1, routed)           0.000     5.386    u2/inTemp[3]_i_2_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.368ns  (logic 1.581ns (29.451%)  route 3.787ns (70.549%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.787     5.244    u2/infraSensor_IBUF[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.368 r  u2/inTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.368    u2/inTemp[0]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.581ns (29.505%)  route 3.777ns (70.495%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.777     5.234    u2/infraSensor_IBUF[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.358 r  u2/inTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.358    u2/inTemp[2]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/LFreqCount_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.592ns (32.729%)  route 3.272ns (67.271%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           2.471     3.913    u3/LPhotoT_IBUF
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.150     4.063 r  u3/LFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.801     4.864    u3/LFreqCount
    SLICE_X13Y44         FDRE                                         r  u3/LFreqCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.450     4.791    u3/clk100_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  u3/LFreqCount_reg[12]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/LFreqCount_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.592ns (32.729%)  route 3.272ns (67.271%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           2.471     3.913    u3/LPhotoT_IBUF
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.150     4.063 r  u3/LFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.801     4.864    u3/LFreqCount
    SLICE_X13Y44         FDRE                                         r  u3/LFreqCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.450     4.791    u3/clk100_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  u3/LFreqCount_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/ROld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.232ns (23.006%)  route 0.777ns (76.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.777     1.009    u3/RPhotoT_IBUF
    SLICE_X14Y40         FDRE                                         r  u3/ROld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  u3/ROld_reg/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/SOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.244ns (22.707%)  route 0.830ns (77.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.830     1.074    u3/servoPhotoT_IBUF
    SLICE_X14Y40         FDRE                                         r  u3/SOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  u3/SOld_reg/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/LOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.210ns (18.617%)  route 0.918ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           0.918     1.128    u3/LPhotoT_IBUF
    SLICE_X14Y40         FDRE                                         r  u3/LOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  u3/LOld_reg/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.306%)  route 0.900ns (75.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.126     1.189    u3/servoFreqCount
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[0]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.306%)  route 0.900ns (75.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.126     1.189    u3/servoFreqCount
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[1]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.306%)  route 0.900ns (75.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.126     1.189    u3/servoFreqCount
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[2]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.306%)  route 0.900ns (75.694%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.126     1.189    u3/servoFreqCount
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.835     1.962    u3/clk100_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  u3/servoFreqCount_reg[3]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.289ns (23.051%)  route 0.965ns (76.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.191     1.253    u3/servoFreqCount
    SLICE_X15Y43         FDRE                                         r  u3/servoFreqCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     1.963    u3/clk100_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  u3/servoFreqCount_reg[4]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.289ns (23.051%)  route 0.965ns (76.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.191     1.253    u3/servoFreqCount
    SLICE_X15Y43         FDRE                                         r  u3/servoFreqCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     1.963    u3/clk100_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  u3/servoFreqCount_reg[5]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.289ns (23.051%)  route 0.965ns (76.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.774     1.018    u3/servoPhotoT_IBUF
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.191     1.253    u3/servoFreqCount
    SLICE_X15Y43         FDRE                                         r  u3/servoFreqCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.836     1.963    u3/clk100_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  u3/servoFreqCount_reg[6]/C





