<html><body><samp><pre>
<!@TC:1673408479>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: ras.ece.northwestern.edu

# Tue Jan 10 21:41:19 2023

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport58></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1673408481> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport59></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1673408481> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1673408481> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1673408481> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1673408481> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1673408481> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1673408481> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/hbb0163/ce495/CE495/sv/fibonacci.sv" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 10 21:41:19 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport60></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1673408481> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 66MB peak: 67MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 10 21:41:19 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

<font color=#A52A2A>@W: : <!@TM:1673408481> | : Distributed compilation : All files are passed to distribution points</font> 
Divided design in to 1 groups
Log file for distribution node work.fibonacci.verilog  <a href="/home/hbb0163/ce495/CE495/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_fibonacci_verilog as a separate process
Compilation of node work.fibonacci finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                    Status      Start time     End Time       Total Real Time     Log File                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.fibonacci.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/hbb0163/ce495/CE495/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
======================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport61></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1673408481> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 10 21:41:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 10 21:41:21 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1673408479>

@A: : <!@TM:1673408482> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport62_head></a>Linked File:  <a href="/home/hbb0163/ce495/CE495/syn/rev_1/synlog/fibonacci_multi_srs_gen.srr:@XP_FILE">fibonacci_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1673408479>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1673408479>
# Tue Jan 10 21:41:22 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport63></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1673408482> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1673408482> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/hbb0163/ce495/CE495/syn/rev_1/fibonacci_scck.rpt:@XP_FILE">fibonacci_scck.rpt</a>
Printing clock  summary report in "/home/hbb0163/ce495/CE495/syn/rev_1/fibonacci_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1673408482> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1673408482> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1673408482> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1673408482> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1673408482> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1673408482> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1673408482> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)



<a name=mapperReport64></a>Clock Summary</a>
******************

          Start             Requested     Requested     Clock        Clock                     Clock
Level     Clock             Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------
0 -       fibonacci|clk     347.6 MHz     2.877         inferred     Autoconstr_clkgroup_0     68   
====================================================================================================



Clock Load Summary
***********************

                  Clock     Source        Clock Pin        Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example      Seq Example       Comb Example 
------------------------------------------------------------------------------------------
fibonacci|clk     68        clk(port)     state[2:0].C     -                 -            
==========================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/hbb0163/ce495/CE495/sv/fibonacci.sv:22:2:22:11:@W:MT529:@XP_MSG">fibonacci.sv(22)</a><!@TM:1673408482> | Found inferred clock fibonacci|clk which controls 68 sequential elements including count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1673408482> | Writing default property annotation file /home/hbb0163/ce495/CE495/syn/rev_1/fibonacci.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

Encoding state machine state[2:0] (in view: work.fibonacci(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 10 21:41:22 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1673408479>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1673408479>
# Tue Jan 10 21:41:22 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport65></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1673408483> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1673408483> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1673408483> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1673408483> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1673408483> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1673408483> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1673408483> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)

Encoding state machine state[2:0] (in view: work.fibonacci(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

@N:<a href="@N:FA100:@XP_HELP">FA100</a> : <a href="/home/hbb0163/ce495/CE495/sv/fibonacci.sv:53:4:53:8:@N:FA100:@XP_MSG">fibonacci.sv(53)</a><!@TM:1673408483> | Instance "un1_state_0_o2_0" with "34" loads has been replicated "1" time(s) due to hard fanout limit of "30" 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)



@S |Clock Optimization Summary


<a name=clockReport66></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 67 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk_in@|E:done@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_in              cycloneive_io_ibuf     67         done           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 118MB)

Writing Analyst data base /home/hbb0163/ce495/CE495/syn/rev_1/synwork/fibonacci_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 118MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1673408483> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1673408483> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/hbb0163/ce495/CE495/syn/rev_1/fibonacci_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 118MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 119MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1673408483> | Found inferred clock fibonacci|clk with period 5.81ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport67></a>##### START OF TIMING REPORT #####[</a>
<a name=68></a># Timing Report written on Tue Jan 10 21:41:23 2023</a>
#


Top view:               fibonacci
Requested Frequency:    172.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1673408483> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1673408483> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary69></a>Performance Summary</a>
*******************


Worst slack in design: -1.026

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
fibonacci|clk      172.0 MHz     146.2 MHz     5.813         6.839         -1.026     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships70></a>Clock Relationships</a>
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
fibonacci|clk  fibonacci|clk  |  5.813       -1.026  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo71></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport72></a>Detailed Report for Clock: fibonacci|clk</a>
====================================



<a name=startingSlack73></a>Starting Points with Worst Slack</a>
********************************

             Starting                                          Arrival           
Instance     Reference         Type       Pin     Net          Time        Slack 
             Clock                                                               
---------------------------------------------------------------------------------
count[0]     fibonacci|clk     dffeas     q       count[0]     0.845       -1.026
count[1]     fibonacci|clk     dffeas     q       count[1]     0.845       -0.960
count[2]     fibonacci|clk     dffeas     q       count[2]     0.845       -0.894
count[3]     fibonacci|clk     dffeas     q       count[3]     0.845       -0.828
count[4]     fibonacci|clk     dffeas     q       count[4]     0.845       -0.762
count[5]     fibonacci|clk     dffeas     q       count[5]     0.845       -0.696
count[6]     fibonacci|clk     dffeas     q       count[6]     0.845       -0.630
count[7]     fibonacci|clk     dffeas     q       count[7]     0.845       -0.564
count[8]     fibonacci|clk     dffeas     q       count[8]     0.845       -0.498
count[9]     fibonacci|clk     dffeas     q       count[9]     0.845       -0.432
=================================================================================


<a name=endingSlack74></a>Ending Points with Worst Slack</a>
******************************

              Starting                                                       Required           
Instance      Reference         Type       Pin     Net                       Time         Slack 
              Clock                                                                             
------------------------------------------------------------------------------------------------
count[0]      fibonacci|clk     dffeas     d       count_c_0_0__g0           6.340        -1.026
dout[0]       fibonacci|clk     dffeas     d       dout_c_0_0__g0            6.340        -1.010
dout[15]      fibonacci|clk     dffeas     d       un1_n_1_add15             6.340        -1.004
dout[14]      fibonacci|clk     dffeas     d       un1_n_1_add14             6.340        -0.938
dout[13]      fibonacci|clk     dffeas     d       un1_n_1_add13             6.340        -0.872
dout[12]      fibonacci|clk     dffeas     d       un1_n_1_add12             6.340        -0.806
dout[11]      fibonacci|clk     dffeas     d       un1_n_1_add11             6.340        -0.740
dout[10]      fibonacci|clk     dffeas     d       un1_n_1_add10             6.340        -0.674
dout[9]       fibonacci|clk     dffeas     d       un1_n_1_add9              6.340        -0.608
count[15]     fibonacci|clk     dffeas     d       un1_count_combout[15]     6.340        -0.572
================================================================================================



<a name=worstPaths75></a>Worst Path Information</a>
<a href="/home/hbb0163/ce495/CE495/syn/rev_1/fibonacci.srr:srsf/home/hbb0163/ce495/CE495/syn/rev_1/fibonacci.srs:fp:28852:36442:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.813
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.340

    - Propagation time:                      6.753
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.026

    Number of logic level(s):                22
    Starting point:                          count[0] / q
    Ending point:                            count[0] / d
    The start point is clocked by            fibonacci|clk [rising] on pin clk
    The end   point is clocked by            fibonacci|clk [rising] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
count[0]                       dffeas                    q           Out     0.232     0.845       -         
count[0]                       Net                       -           -       0.340     -           3         
dout_c10_a_4_add0              cycloneive_lcell_comb     datab       In      -         1.185       -         
dout_c10_a_4_add0              cycloneive_lcell_comb     cout        Out     0.509     1.694       -         
dout_c10_a_4_carry_0           Net                       -           -       0.000     -           1         
dout_c10_a_4_add1              cycloneive_lcell_comb     cin         In      -         1.694       -         
dout_c10_a_4_add1              cycloneive_lcell_comb     cout        Out     0.066     1.760       -         
dout_c10_a_4_carry_1           Net                       -           -       0.000     -           1         
dout_c10_a_4_add2              cycloneive_lcell_comb     cin         In      -         1.760       -         
dout_c10_a_4_add2              cycloneive_lcell_comb     cout        Out     0.066     1.826       -         
dout_c10_a_4_carry_2           Net                       -           -       0.000     -           1         
dout_c10_a_4_add3              cycloneive_lcell_comb     cin         In      -         1.826       -         
dout_c10_a_4_add3              cycloneive_lcell_comb     cout        Out     0.066     1.892       -         
dout_c10_a_4_carry_3           Net                       -           -       0.000     -           1         
dout_c10_a_4_add4              cycloneive_lcell_comb     cin         In      -         1.892       -         
dout_c10_a_4_add4              cycloneive_lcell_comb     cout        Out     0.066     1.958       -         
dout_c10_a_4_carry_4           Net                       -           -       0.000     -           1         
dout_c10_a_4_add5              cycloneive_lcell_comb     cin         In      -         1.958       -         
dout_c10_a_4_add5              cycloneive_lcell_comb     cout        Out     0.066     2.024       -         
dout_c10_a_4_carry_5           Net                       -           -       0.000     -           1         
dout_c10_a_4_add6              cycloneive_lcell_comb     cin         In      -         2.024       -         
dout_c10_a_4_add6              cycloneive_lcell_comb     cout        Out     0.066     2.090       -         
dout_c10_a_4_carry_6           Net                       -           -       0.000     -           1         
dout_c10_a_4_add7              cycloneive_lcell_comb     cin         In      -         2.090       -         
dout_c10_a_4_add7              cycloneive_lcell_comb     cout        Out     0.066     2.156       -         
dout_c10_a_4_carry_7           Net                       -           -       0.000     -           1         
dout_c10_a_4_add8              cycloneive_lcell_comb     cin         In      -         2.156       -         
dout_c10_a_4_add8              cycloneive_lcell_comb     cout        Out     0.066     2.222       -         
dout_c10_a_4_carry_8           Net                       -           -       0.000     -           1         
dout_c10_a_4_add9              cycloneive_lcell_comb     cin         In      -         2.222       -         
dout_c10_a_4_add9              cycloneive_lcell_comb     cout        Out     0.066     2.288       -         
dout_c10_a_4_carry_9           Net                       -           -       0.000     -           1         
dout_c10_a_4_add10             cycloneive_lcell_comb     cin         In      -         2.288       -         
dout_c10_a_4_add10             cycloneive_lcell_comb     cout        Out     0.066     2.354       -         
dout_c10_a_4_carry_10          Net                       -           -       0.000     -           1         
dout_c10_a_4_add11             cycloneive_lcell_comb     cin         In      -         2.354       -         
dout_c10_a_4_add11             cycloneive_lcell_comb     cout        Out     0.066     2.420       -         
dout_c10_a_4_carry_11          Net                       -           -       0.000     -           1         
dout_c10_a_4_add12             cycloneive_lcell_comb     cin         In      -         2.420       -         
dout_c10_a_4_add12             cycloneive_lcell_comb     cout        Out     0.066     2.486       -         
dout_c10_a_4_carry_12          Net                       -           -       0.000     -           1         
dout_c10_a_4_add13             cycloneive_lcell_comb     cin         In      -         2.486       -         
dout_c10_a_4_add13             cycloneive_lcell_comb     cout        Out     0.066     2.552       -         
dout_c10_a_4_carry_13          Net                       -           -       0.000     -           1         
dout_c10_a_4_add14             cycloneive_lcell_comb     cin         In      -         2.552       -         
dout_c10_a_4_add14             cycloneive_lcell_comb     cout        Out     0.066     2.618       -         
dout_c10_a_4_carry_14          Net                       -           -       0.000     -           1         
dout_c10_a_4_add15             cycloneive_lcell_comb     cin         In      -         2.618       -         
dout_c10_a_4_add15             cycloneive_lcell_comb     cout        Out     0.066     2.684       -         
dout_c10_a_4_add15_cout        Net                       -           -       0.000     -           1         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     cin         In      -         2.684       -         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     combout     Out     0.000     2.684       -         
dout_c10_a_4[16]               Net                       -           -       0.652     -           1         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     datac       In      -         3.336       -         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     combout     Out     0.429     3.765       -         
dout_c10_NE_9                  Net                       -           -       0.326     -           1         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     datac       In      -         4.091       -         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     combout     Out     0.429     4.520       -         
dout_c10_NE                    Net                       -           -       0.637     -           20        
un1_state_0_o2_0_rep1          cycloneive_lcell_comb     datac       In      -         5.157       -         
un1_state_0_o2_0_rep1          cycloneive_lcell_comb     combout     Out     0.429     5.586       -         
un1_state_0_o2_0_rep1          Net                       -           -       0.355     -           17        
un1_count[0]                   cycloneive_lcell_comb     datab       In      -         5.941       -         
un1_count[0]                   cycloneive_lcell_comb     combout     Out     0.443     6.384       -         
un1_count_combout[0]           Net                       -           -       0.553     -           1         
count_RNO[0]                   cycloneive_lcell_comb     datac       In      -         6.937       -         
count_RNO[0]                   cycloneive_lcell_comb     combout     Out     0.429     7.366       -         
count_c_0_0__g0                Net                       -           -       0.000     -           1         
count[0]                       dffeas                    d           In      -         7.366       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.839 is 3.976(58.1%) logic and 2.863(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      5.813
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.340

    - Propagation time:                      6.738
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.010

    Number of logic level(s):                22
    Starting point:                          count[0] / q
    Ending point:                            dout[0] / d
    The start point is clocked by            fibonacci|clk [rising] on pin clk
    The end   point is clocked by            fibonacci|clk [rising] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
count[0]                       dffeas                    q           Out     0.232     0.845       -         
count[0]                       Net                       -           -       0.340     -           3         
dout_c10_a_4_add0              cycloneive_lcell_comb     datab       In      -         1.185       -         
dout_c10_a_4_add0              cycloneive_lcell_comb     cout        Out     0.509     1.694       -         
dout_c10_a_4_carry_0           Net                       -           -       0.000     -           1         
dout_c10_a_4_add1              cycloneive_lcell_comb     cin         In      -         1.694       -         
dout_c10_a_4_add1              cycloneive_lcell_comb     cout        Out     0.066     1.760       -         
dout_c10_a_4_carry_1           Net                       -           -       0.000     -           1         
dout_c10_a_4_add2              cycloneive_lcell_comb     cin         In      -         1.760       -         
dout_c10_a_4_add2              cycloneive_lcell_comb     cout        Out     0.066     1.826       -         
dout_c10_a_4_carry_2           Net                       -           -       0.000     -           1         
dout_c10_a_4_add3              cycloneive_lcell_comb     cin         In      -         1.826       -         
dout_c10_a_4_add3              cycloneive_lcell_comb     cout        Out     0.066     1.892       -         
dout_c10_a_4_carry_3           Net                       -           -       0.000     -           1         
dout_c10_a_4_add4              cycloneive_lcell_comb     cin         In      -         1.892       -         
dout_c10_a_4_add4              cycloneive_lcell_comb     cout        Out     0.066     1.958       -         
dout_c10_a_4_carry_4           Net                       -           -       0.000     -           1         
dout_c10_a_4_add5              cycloneive_lcell_comb     cin         In      -         1.958       -         
dout_c10_a_4_add5              cycloneive_lcell_comb     cout        Out     0.066     2.024       -         
dout_c10_a_4_carry_5           Net                       -           -       0.000     -           1         
dout_c10_a_4_add6              cycloneive_lcell_comb     cin         In      -         2.024       -         
dout_c10_a_4_add6              cycloneive_lcell_comb     cout        Out     0.066     2.090       -         
dout_c10_a_4_carry_6           Net                       -           -       0.000     -           1         
dout_c10_a_4_add7              cycloneive_lcell_comb     cin         In      -         2.090       -         
dout_c10_a_4_add7              cycloneive_lcell_comb     cout        Out     0.066     2.156       -         
dout_c10_a_4_carry_7           Net                       -           -       0.000     -           1         
dout_c10_a_4_add8              cycloneive_lcell_comb     cin         In      -         2.156       -         
dout_c10_a_4_add8              cycloneive_lcell_comb     cout        Out     0.066     2.222       -         
dout_c10_a_4_carry_8           Net                       -           -       0.000     -           1         
dout_c10_a_4_add9              cycloneive_lcell_comb     cin         In      -         2.222       -         
dout_c10_a_4_add9              cycloneive_lcell_comb     cout        Out     0.066     2.288       -         
dout_c10_a_4_carry_9           Net                       -           -       0.000     -           1         
dout_c10_a_4_add10             cycloneive_lcell_comb     cin         In      -         2.288       -         
dout_c10_a_4_add10             cycloneive_lcell_comb     cout        Out     0.066     2.354       -         
dout_c10_a_4_carry_10          Net                       -           -       0.000     -           1         
dout_c10_a_4_add11             cycloneive_lcell_comb     cin         In      -         2.354       -         
dout_c10_a_4_add11             cycloneive_lcell_comb     cout        Out     0.066     2.420       -         
dout_c10_a_4_carry_11          Net                       -           -       0.000     -           1         
dout_c10_a_4_add12             cycloneive_lcell_comb     cin         In      -         2.420       -         
dout_c10_a_4_add12             cycloneive_lcell_comb     cout        Out     0.066     2.486       -         
dout_c10_a_4_carry_12          Net                       -           -       0.000     -           1         
dout_c10_a_4_add13             cycloneive_lcell_comb     cin         In      -         2.486       -         
dout_c10_a_4_add13             cycloneive_lcell_comb     cout        Out     0.066     2.552       -         
dout_c10_a_4_carry_13          Net                       -           -       0.000     -           1         
dout_c10_a_4_add14             cycloneive_lcell_comb     cin         In      -         2.552       -         
dout_c10_a_4_add14             cycloneive_lcell_comb     cout        Out     0.066     2.618       -         
dout_c10_a_4_carry_14          Net                       -           -       0.000     -           1         
dout_c10_a_4_add15             cycloneive_lcell_comb     cin         In      -         2.618       -         
dout_c10_a_4_add15             cycloneive_lcell_comb     cout        Out     0.066     2.684       -         
dout_c10_a_4_add15_cout        Net                       -           -       0.000     -           1         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     cin         In      -         2.684       -         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     combout     Out     0.000     2.684       -         
dout_c10_a_4[16]               Net                       -           -       0.652     -           1         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     datac       In      -         3.336       -         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     combout     Out     0.429     3.765       -         
dout_c10_NE_9                  Net                       -           -       0.326     -           1         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     datac       In      -         4.091       -         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     combout     Out     0.429     4.520       -         
dout_c10_NE                    Net                       -           -       0.637     -           20        
un1_dout_i_m2[0]               cycloneive_lcell_comb     datac       In      -         5.157       -         
un1_dout_i_m2[0]               cycloneive_lcell_comb     combout     Out     0.429     5.586       -         
un1_dout_i_m2[0]               Net                       -           -       0.326     -           1         
un1_n_1_add0                   cycloneive_lcell_comb     datab       In      -         5.912       -         
un1_n_1_add0                   cycloneive_lcell_comb     combout     Out     0.443     6.354       -         
un1_n_1_add0                   Net                       -           -       0.553     -           1         
dout_RNO[0]                    cycloneive_lcell_comb     datab       In      -         6.908       -         
dout_RNO[0]                    cycloneive_lcell_comb     combout     Out     0.443     7.351       -         
dout_c_0_0__g0                 Net                       -           -       0.000     -           1         
dout[0]                        dffeas                    d           In      -         7.351       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.824 is 3.990(58.5%) logic and 2.834(41.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      5.813
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.340

    - Propagation time:                      6.732
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.004

    Number of logic level(s):                36
    Starting point:                          count[0] / q
    Ending point:                            dout[15] / d
    The start point is clocked by            fibonacci|clk [rising] on pin clk
    The end   point is clocked by            fibonacci|clk [rising] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
count[0]                       dffeas                    q           Out     0.232     0.845       -         
count[0]                       Net                       -           -       0.340     -           3         
dout_c10_a_4_add0              cycloneive_lcell_comb     datab       In      -         1.185       -         
dout_c10_a_4_add0              cycloneive_lcell_comb     cout        Out     0.509     1.694       -         
dout_c10_a_4_carry_0           Net                       -           -       0.000     -           1         
dout_c10_a_4_add1              cycloneive_lcell_comb     cin         In      -         1.694       -         
dout_c10_a_4_add1              cycloneive_lcell_comb     cout        Out     0.066     1.760       -         
dout_c10_a_4_carry_1           Net                       -           -       0.000     -           1         
dout_c10_a_4_add2              cycloneive_lcell_comb     cin         In      -         1.760       -         
dout_c10_a_4_add2              cycloneive_lcell_comb     cout        Out     0.066     1.826       -         
dout_c10_a_4_carry_2           Net                       -           -       0.000     -           1         
dout_c10_a_4_add3              cycloneive_lcell_comb     cin         In      -         1.826       -         
dout_c10_a_4_add3              cycloneive_lcell_comb     cout        Out     0.066     1.892       -         
dout_c10_a_4_carry_3           Net                       -           -       0.000     -           1         
dout_c10_a_4_add4              cycloneive_lcell_comb     cin         In      -         1.892       -         
dout_c10_a_4_add4              cycloneive_lcell_comb     cout        Out     0.066     1.958       -         
dout_c10_a_4_carry_4           Net                       -           -       0.000     -           1         
dout_c10_a_4_add5              cycloneive_lcell_comb     cin         In      -         1.958       -         
dout_c10_a_4_add5              cycloneive_lcell_comb     cout        Out     0.066     2.024       -         
dout_c10_a_4_carry_5           Net                       -           -       0.000     -           1         
dout_c10_a_4_add6              cycloneive_lcell_comb     cin         In      -         2.024       -         
dout_c10_a_4_add6              cycloneive_lcell_comb     cout        Out     0.066     2.090       -         
dout_c10_a_4_carry_6           Net                       -           -       0.000     -           1         
dout_c10_a_4_add7              cycloneive_lcell_comb     cin         In      -         2.090       -         
dout_c10_a_4_add7              cycloneive_lcell_comb     cout        Out     0.066     2.156       -         
dout_c10_a_4_carry_7           Net                       -           -       0.000     -           1         
dout_c10_a_4_add8              cycloneive_lcell_comb     cin         In      -         2.156       -         
dout_c10_a_4_add8              cycloneive_lcell_comb     cout        Out     0.066     2.222       -         
dout_c10_a_4_carry_8           Net                       -           -       0.000     -           1         
dout_c10_a_4_add9              cycloneive_lcell_comb     cin         In      -         2.222       -         
dout_c10_a_4_add9              cycloneive_lcell_comb     cout        Out     0.066     2.288       -         
dout_c10_a_4_carry_9           Net                       -           -       0.000     -           1         
dout_c10_a_4_add10             cycloneive_lcell_comb     cin         In      -         2.288       -         
dout_c10_a_4_add10             cycloneive_lcell_comb     cout        Out     0.066     2.354       -         
dout_c10_a_4_carry_10          Net                       -           -       0.000     -           1         
dout_c10_a_4_add11             cycloneive_lcell_comb     cin         In      -         2.354       -         
dout_c10_a_4_add11             cycloneive_lcell_comb     cout        Out     0.066     2.420       -         
dout_c10_a_4_carry_11          Net                       -           -       0.000     -           1         
dout_c10_a_4_add12             cycloneive_lcell_comb     cin         In      -         2.420       -         
dout_c10_a_4_add12             cycloneive_lcell_comb     cout        Out     0.066     2.486       -         
dout_c10_a_4_carry_12          Net                       -           -       0.000     -           1         
dout_c10_a_4_add13             cycloneive_lcell_comb     cin         In      -         2.486       -         
dout_c10_a_4_add13             cycloneive_lcell_comb     cout        Out     0.066     2.552       -         
dout_c10_a_4_carry_13          Net                       -           -       0.000     -           1         
dout_c10_a_4_add14             cycloneive_lcell_comb     cin         In      -         2.552       -         
dout_c10_a_4_add14             cycloneive_lcell_comb     cout        Out     0.066     2.618       -         
dout_c10_a_4_carry_14          Net                       -           -       0.000     -           1         
dout_c10_a_4_add15             cycloneive_lcell_comb     cin         In      -         2.618       -         
dout_c10_a_4_add15             cycloneive_lcell_comb     cout        Out     0.066     2.684       -         
dout_c10_a_4_add15_cout        Net                       -           -       0.000     -           1         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     cin         In      -         2.684       -         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     combout     Out     0.000     2.684       -         
dout_c10_a_4[16]               Net                       -           -       0.652     -           1         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     datac       In      -         3.336       -         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     combout     Out     0.429     3.765       -         
dout_c10_NE_9                  Net                       -           -       0.326     -           1         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     datac       In      -         4.091       -         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     combout     Out     0.429     4.520       -         
dout_c10_NE                    Net                       -           -       0.637     -           20        
un1_dout_i_m2[0]               cycloneive_lcell_comb     datac       In      -         5.157       -         
un1_dout_i_m2[0]               cycloneive_lcell_comb     combout     Out     0.429     5.586       -         
un1_dout_i_m2[0]               Net                       -           -       0.326     -           1         
un1_n_1_add0                   cycloneive_lcell_comb     datab       In      -         5.912       -         
un1_n_1_add0                   cycloneive_lcell_comb     cout        Out     0.509     6.420       -         
un1_n_1_carry_0                Net                       -           -       0.000     -           1         
un1_n_1_add1                   cycloneive_lcell_comb     cin         In      -         6.420       -         
un1_n_1_add1                   cycloneive_lcell_comb     cout        Out     0.066     6.487       -         
un1_n_1_carry_1                Net                       -           -       0.000     -           1         
un1_n_1_add2                   cycloneive_lcell_comb     cin         In      -         6.487       -         
un1_n_1_add2                   cycloneive_lcell_comb     cout        Out     0.066     6.553       -         
un1_n_1_carry_2                Net                       -           -       0.000     -           1         
un1_n_1_add3                   cycloneive_lcell_comb     cin         In      -         6.553       -         
un1_n_1_add3                   cycloneive_lcell_comb     cout        Out     0.066     6.619       -         
un1_n_1_carry_3                Net                       -           -       0.000     -           1         
un1_n_1_add4                   cycloneive_lcell_comb     cin         In      -         6.619       -         
un1_n_1_add4                   cycloneive_lcell_comb     cout        Out     0.066     6.684       -         
un1_n_1_carry_4                Net                       -           -       0.000     -           1         
un1_n_1_add5                   cycloneive_lcell_comb     cin         In      -         6.684       -         
un1_n_1_add5                   cycloneive_lcell_comb     cout        Out     0.066     6.750       -         
un1_n_1_carry_5                Net                       -           -       0.000     -           1         
un1_n_1_add6                   cycloneive_lcell_comb     cin         In      -         6.750       -         
un1_n_1_add6                   cycloneive_lcell_comb     cout        Out     0.066     6.816       -         
un1_n_1_carry_6                Net                       -           -       0.000     -           1         
un1_n_1_add7                   cycloneive_lcell_comb     cin         In      -         6.816       -         
un1_n_1_add7                   cycloneive_lcell_comb     cout        Out     0.066     6.883       -         
un1_n_1_carry_7                Net                       -           -       0.000     -           1         
un1_n_1_add8                   cycloneive_lcell_comb     cin         In      -         6.883       -         
un1_n_1_add8                   cycloneive_lcell_comb     cout        Out     0.066     6.949       -         
un1_n_1_carry_8                Net                       -           -       0.000     -           1         
un1_n_1_add9                   cycloneive_lcell_comb     cin         In      -         6.949       -         
un1_n_1_add9                   cycloneive_lcell_comb     cout        Out     0.066     7.014       -         
un1_n_1_carry_9                Net                       -           -       0.000     -           1         
un1_n_1_add10                  cycloneive_lcell_comb     cin         In      -         7.014       -         
un1_n_1_add10                  cycloneive_lcell_comb     cout        Out     0.066     7.080       -         
un1_n_1_carry_10               Net                       -           -       0.000     -           1         
un1_n_1_add11                  cycloneive_lcell_comb     cin         In      -         7.080       -         
un1_n_1_add11                  cycloneive_lcell_comb     cout        Out     0.066     7.146       -         
un1_n_1_carry_11               Net                       -           -       0.000     -           1         
un1_n_1_add12                  cycloneive_lcell_comb     cin         In      -         7.146       -         
un1_n_1_add12                  cycloneive_lcell_comb     cout        Out     0.066     7.213       -         
un1_n_1_carry_12               Net                       -           -       0.000     -           1         
un1_n_1_add13                  cycloneive_lcell_comb     cin         In      -         7.213       -         
un1_n_1_add13                  cycloneive_lcell_comb     cout        Out     0.066     7.279       -         
un1_n_1_carry_13               Net                       -           -       0.000     -           1         
un1_n_1_add14                  cycloneive_lcell_comb     cin         In      -         7.279       -         
un1_n_1_add14                  cycloneive_lcell_comb     cout        Out     0.066     7.345       -         
un1_n_1_carry_14               Net                       -           -       0.000     -           1         
un1_n_1_add15                  cycloneive_lcell_comb     cin         In      -         7.345       -         
un1_n_1_add15                  cycloneive_lcell_comb     combout     Out     0.000     7.345       -         
un1_n_1_add15                  Net                       -           -       0.000     -           1         
dout[15]                       dffeas                    d           In      -         7.345       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.818 is 4.537(66.5%) logic and 2.280(33.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      5.813
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.340

    - Propagation time:                      6.687
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.960

    Number of logic level(s):                21
    Starting point:                          count[1] / q
    Ending point:                            count[0] / d
    The start point is clocked by            fibonacci|clk [rising] on pin clk
    The end   point is clocked by            fibonacci|clk [rising] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
count[1]                       dffeas                    q           Out     0.232     0.845       -         
count[1]                       Net                       -           -       0.340     -           3         
dout_c10_a_4_add1              cycloneive_lcell_comb     datab       In      -         1.185       -         
dout_c10_a_4_add1              cycloneive_lcell_comb     cout        Out     0.509     1.694       -         
dout_c10_a_4_carry_1           Net                       -           -       0.000     -           1         
dout_c10_a_4_add2              cycloneive_lcell_comb     cin         In      -         1.694       -         
dout_c10_a_4_add2              cycloneive_lcell_comb     cout        Out     0.066     1.760       -         
dout_c10_a_4_carry_2           Net                       -           -       0.000     -           1         
dout_c10_a_4_add3              cycloneive_lcell_comb     cin         In      -         1.760       -         
dout_c10_a_4_add3              cycloneive_lcell_comb     cout        Out     0.066     1.826       -         
dout_c10_a_4_carry_3           Net                       -           -       0.000     -           1         
dout_c10_a_4_add4              cycloneive_lcell_comb     cin         In      -         1.826       -         
dout_c10_a_4_add4              cycloneive_lcell_comb     cout        Out     0.066     1.892       -         
dout_c10_a_4_carry_4           Net                       -           -       0.000     -           1         
dout_c10_a_4_add5              cycloneive_lcell_comb     cin         In      -         1.892       -         
dout_c10_a_4_add5              cycloneive_lcell_comb     cout        Out     0.066     1.958       -         
dout_c10_a_4_carry_5           Net                       -           -       0.000     -           1         
dout_c10_a_4_add6              cycloneive_lcell_comb     cin         In      -         1.958       -         
dout_c10_a_4_add6              cycloneive_lcell_comb     cout        Out     0.066     2.024       -         
dout_c10_a_4_carry_6           Net                       -           -       0.000     -           1         
dout_c10_a_4_add7              cycloneive_lcell_comb     cin         In      -         2.024       -         
dout_c10_a_4_add7              cycloneive_lcell_comb     cout        Out     0.066     2.090       -         
dout_c10_a_4_carry_7           Net                       -           -       0.000     -           1         
dout_c10_a_4_add8              cycloneive_lcell_comb     cin         In      -         2.090       -         
dout_c10_a_4_add8              cycloneive_lcell_comb     cout        Out     0.066     2.156       -         
dout_c10_a_4_carry_8           Net                       -           -       0.000     -           1         
dout_c10_a_4_add9              cycloneive_lcell_comb     cin         In      -         2.156       -         
dout_c10_a_4_add9              cycloneive_lcell_comb     cout        Out     0.066     2.222       -         
dout_c10_a_4_carry_9           Net                       -           -       0.000     -           1         
dout_c10_a_4_add10             cycloneive_lcell_comb     cin         In      -         2.222       -         
dout_c10_a_4_add10             cycloneive_lcell_comb     cout        Out     0.066     2.288       -         
dout_c10_a_4_carry_10          Net                       -           -       0.000     -           1         
dout_c10_a_4_add11             cycloneive_lcell_comb     cin         In      -         2.288       -         
dout_c10_a_4_add11             cycloneive_lcell_comb     cout        Out     0.066     2.354       -         
dout_c10_a_4_carry_11          Net                       -           -       0.000     -           1         
dout_c10_a_4_add12             cycloneive_lcell_comb     cin         In      -         2.354       -         
dout_c10_a_4_add12             cycloneive_lcell_comb     cout        Out     0.066     2.420       -         
dout_c10_a_4_carry_12          Net                       -           -       0.000     -           1         
dout_c10_a_4_add13             cycloneive_lcell_comb     cin         In      -         2.420       -         
dout_c10_a_4_add13             cycloneive_lcell_comb     cout        Out     0.066     2.486       -         
dout_c10_a_4_carry_13          Net                       -           -       0.000     -           1         
dout_c10_a_4_add14             cycloneive_lcell_comb     cin         In      -         2.486       -         
dout_c10_a_4_add14             cycloneive_lcell_comb     cout        Out     0.066     2.552       -         
dout_c10_a_4_carry_14          Net                       -           -       0.000     -           1         
dout_c10_a_4_add15             cycloneive_lcell_comb     cin         In      -         2.552       -         
dout_c10_a_4_add15             cycloneive_lcell_comb     cout        Out     0.066     2.618       -         
dout_c10_a_4_add15_cout        Net                       -           -       0.000     -           1         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     cin         In      -         2.618       -         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     combout     Out     0.000     2.618       -         
dout_c10_a_4[16]               Net                       -           -       0.652     -           1         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     datac       In      -         3.270       -         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     combout     Out     0.429     3.699       -         
dout_c10_NE_9                  Net                       -           -       0.326     -           1         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     datac       In      -         4.025       -         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     combout     Out     0.429     4.454       -         
dout_c10_NE                    Net                       -           -       0.637     -           20        
un1_state_0_o2_0_rep1          cycloneive_lcell_comb     datac       In      -         5.091       -         
un1_state_0_o2_0_rep1          cycloneive_lcell_comb     combout     Out     0.429     5.520       -         
un1_state_0_o2_0_rep1          Net                       -           -       0.355     -           17        
un1_count[0]                   cycloneive_lcell_comb     datab       In      -         5.875       -         
un1_count[0]                   cycloneive_lcell_comb     combout     Out     0.443     6.318       -         
un1_count_combout[0]           Net                       -           -       0.553     -           1         
count_RNO[0]                   cycloneive_lcell_comb     datac       In      -         6.871       -         
count_RNO[0]                   cycloneive_lcell_comb     combout     Out     0.429     7.300       -         
count_c_0_0__g0                Net                       -           -       0.000     -           1         
count[0]                       dffeas                    d           In      -         7.300       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.773 is 3.910(57.7%) logic and 2.863(42.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      5.813
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.340

    - Propagation time:                      6.672
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.944

    Number of logic level(s):                21
    Starting point:                          count[1] / q
    Ending point:                            dout[0] / d
    The start point is clocked by            fibonacci|clk [rising] on pin clk
    The end   point is clocked by            fibonacci|clk [rising] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
count[1]                       dffeas                    q           Out     0.232     0.845       -         
count[1]                       Net                       -           -       0.340     -           3         
dout_c10_a_4_add1              cycloneive_lcell_comb     datab       In      -         1.185       -         
dout_c10_a_4_add1              cycloneive_lcell_comb     cout        Out     0.509     1.694       -         
dout_c10_a_4_carry_1           Net                       -           -       0.000     -           1         
dout_c10_a_4_add2              cycloneive_lcell_comb     cin         In      -         1.694       -         
dout_c10_a_4_add2              cycloneive_lcell_comb     cout        Out     0.066     1.760       -         
dout_c10_a_4_carry_2           Net                       -           -       0.000     -           1         
dout_c10_a_4_add3              cycloneive_lcell_comb     cin         In      -         1.760       -         
dout_c10_a_4_add3              cycloneive_lcell_comb     cout        Out     0.066     1.826       -         
dout_c10_a_4_carry_3           Net                       -           -       0.000     -           1         
dout_c10_a_4_add4              cycloneive_lcell_comb     cin         In      -         1.826       -         
dout_c10_a_4_add4              cycloneive_lcell_comb     cout        Out     0.066     1.892       -         
dout_c10_a_4_carry_4           Net                       -           -       0.000     -           1         
dout_c10_a_4_add5              cycloneive_lcell_comb     cin         In      -         1.892       -         
dout_c10_a_4_add5              cycloneive_lcell_comb     cout        Out     0.066     1.958       -         
dout_c10_a_4_carry_5           Net                       -           -       0.000     -           1         
dout_c10_a_4_add6              cycloneive_lcell_comb     cin         In      -         1.958       -         
dout_c10_a_4_add6              cycloneive_lcell_comb     cout        Out     0.066     2.024       -         
dout_c10_a_4_carry_6           Net                       -           -       0.000     -           1         
dout_c10_a_4_add7              cycloneive_lcell_comb     cin         In      -         2.024       -         
dout_c10_a_4_add7              cycloneive_lcell_comb     cout        Out     0.066     2.090       -         
dout_c10_a_4_carry_7           Net                       -           -       0.000     -           1         
dout_c10_a_4_add8              cycloneive_lcell_comb     cin         In      -         2.090       -         
dout_c10_a_4_add8              cycloneive_lcell_comb     cout        Out     0.066     2.156       -         
dout_c10_a_4_carry_8           Net                       -           -       0.000     -           1         
dout_c10_a_4_add9              cycloneive_lcell_comb     cin         In      -         2.156       -         
dout_c10_a_4_add9              cycloneive_lcell_comb     cout        Out     0.066     2.222       -         
dout_c10_a_4_carry_9           Net                       -           -       0.000     -           1         
dout_c10_a_4_add10             cycloneive_lcell_comb     cin         In      -         2.222       -         
dout_c10_a_4_add10             cycloneive_lcell_comb     cout        Out     0.066     2.288       -         
dout_c10_a_4_carry_10          Net                       -           -       0.000     -           1         
dout_c10_a_4_add11             cycloneive_lcell_comb     cin         In      -         2.288       -         
dout_c10_a_4_add11             cycloneive_lcell_comb     cout        Out     0.066     2.354       -         
dout_c10_a_4_carry_11          Net                       -           -       0.000     -           1         
dout_c10_a_4_add12             cycloneive_lcell_comb     cin         In      -         2.354       -         
dout_c10_a_4_add12             cycloneive_lcell_comb     cout        Out     0.066     2.420       -         
dout_c10_a_4_carry_12          Net                       -           -       0.000     -           1         
dout_c10_a_4_add13             cycloneive_lcell_comb     cin         In      -         2.420       -         
dout_c10_a_4_add13             cycloneive_lcell_comb     cout        Out     0.066     2.486       -         
dout_c10_a_4_carry_13          Net                       -           -       0.000     -           1         
dout_c10_a_4_add14             cycloneive_lcell_comb     cin         In      -         2.486       -         
dout_c10_a_4_add14             cycloneive_lcell_comb     cout        Out     0.066     2.552       -         
dout_c10_a_4_carry_14          Net                       -           -       0.000     -           1         
dout_c10_a_4_add15             cycloneive_lcell_comb     cin         In      -         2.552       -         
dout_c10_a_4_add15             cycloneive_lcell_comb     cout        Out     0.066     2.618       -         
dout_c10_a_4_add15_cout        Net                       -           -       0.000     -           1         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     cin         In      -         2.618       -         
dout_c10_a_4_add15_term        cycloneive_lcell_comb     combout     Out     0.000     2.618       -         
dout_c10_a_4[16]               Net                       -           -       0.652     -           1         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     datac       In      -         3.270       -         
dout_c10_a_4_add0_RNID88C      cycloneive_lcell_comb     combout     Out     0.429     3.699       -         
dout_c10_NE_9                  Net                       -           -       0.326     -           1         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     datac       In      -         4.025       -         
dout_c10_a_4_add0_RNIP4F13     cycloneive_lcell_comb     combout     Out     0.429     4.454       -         
dout_c10_NE                    Net                       -           -       0.637     -           20        
un1_dout_i_m2[0]               cycloneive_lcell_comb     datac       In      -         5.091       -         
un1_dout_i_m2[0]               cycloneive_lcell_comb     combout     Out     0.429     5.520       -         
un1_dout_i_m2[0]               Net                       -           -       0.326     -           1         
un1_n_1_add0                   cycloneive_lcell_comb     datab       In      -         5.846       -         
un1_n_1_add0                   cycloneive_lcell_comb     combout     Out     0.443     6.288       -         
un1_n_1_add0                   Net                       -           -       0.553     -           1         
dout_RNO[0]                    cycloneive_lcell_comb     datab       In      -         6.842       -         
dout_RNO[0]                    cycloneive_lcell_comb     combout     Out     0.443     7.285       -         
dout_c_0_0__g0                 Net                       -           -       0.000     -           1         
dout[0]                        dffeas                    d           In      -         7.285       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 6.758 is 3.924(58.1%) logic and 2.834(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

<a name=areaReport76></a>##### START OF AREA REPORT #####[</a>
Design view:work.fibonacci(verilog)
Selecting part EP4CE6E22A7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1673408483> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 88 of 6272 ( 1%)
Logic element usage by number of inputs
		  4 input functions 	 11
		  3 input functions 	 22
		  [=2 input functions 	 55
Logic elements by mode
		  normal mode            38
		  arithmetic mode        50
Total registers 67 of 6272 ( 1%)
I/O pins 36 of 180 (20%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             32
Sload:           0
Sclr:            61
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 119MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 10 21:41:23 2023

###########################################################]

</pre></samp></body></html>
