{
    "id": "1492007289",
    "title": "Advances in Automated Source-Level Debugging of Verilog Designs",
    "venue": "New Challenges in Applied Intelligence Technologies",
    "year": 2008,
    "authors": [
        {
            "name": "Bernhard Peischl",
            "id": "72475612",
            "org": "Technische Universitat Graz"
        },
        {
            "name": "Naveed Riaz",
            "id": "2032540114",
            "org": "Technische Universitat Graz"
        },
        {
            "name": "Franz Wotawa",
            "id": "279117051",
            "org": "Technische Universitat Graz"
        }
    ],
    "fields_of_study": [
        "Verilog",
        "VHDL",
        "Computer architecture",
        "Computer science",
        "Debugging"
    ],
    "references": [
        "184279110",
        "1496815773",
        "1579763775",
        "1822320350",
        "1964110193",
        "2018052229",
        "2025271293",
        "2080412071",
        "2108309071",
        "2137012271",
        "2144386448"
    ]
}