// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _top_kernel_HH_
#define _top_kernel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "engine.h"
#include "top_kernel_config.h"
#include "top_kernel_control_s_axi.h"
#include "top_kernel_gmem1_m_axi.h"
#include "top_kernel_gmem2_m_axi.h"
#include "top_kernel_gcontrol_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM3_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM3_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM3_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM3_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM2_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GCONTROL_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GCONTROL_ID_WIDTH = 1,
         unsigned int C_M_AXI_GCONTROL_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GCONTROL_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GCONTROL_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GCONTROL_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GCONTROL_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GCONTROL_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct top_kernel : public sc_module {
    // Port declarations 200
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_out< sc_logic > m_axi_gmem3_AWVALID;
    sc_in< sc_logic > m_axi_gmem3_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM3_ADDR_WIDTH> > m_axi_gmem3_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM3_ID_WIDTH> > m_axi_gmem3_AWID;
    sc_out< sc_lv<8> > m_axi_gmem3_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem3_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem3_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem3_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem3_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM3_AWUSER_WIDTH> > m_axi_gmem3_AWUSER;
    sc_out< sc_logic > m_axi_gmem3_WVALID;
    sc_in< sc_logic > m_axi_gmem3_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM3_DATA_WIDTH> > m_axi_gmem3_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM3_DATA_WIDTH/8> > m_axi_gmem3_WSTRB;
    sc_out< sc_logic > m_axi_gmem3_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM3_ID_WIDTH> > m_axi_gmem3_WID;
    sc_out< sc_uint<C_M_AXI_GMEM3_WUSER_WIDTH> > m_axi_gmem3_WUSER;
    sc_out< sc_logic > m_axi_gmem3_ARVALID;
    sc_in< sc_logic > m_axi_gmem3_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM3_ADDR_WIDTH> > m_axi_gmem3_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM3_ID_WIDTH> > m_axi_gmem3_ARID;
    sc_out< sc_lv<8> > m_axi_gmem3_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem3_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem3_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem3_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem3_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM3_ARUSER_WIDTH> > m_axi_gmem3_ARUSER;
    sc_in< sc_logic > m_axi_gmem3_RVALID;
    sc_out< sc_logic > m_axi_gmem3_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM3_DATA_WIDTH> > m_axi_gmem3_RDATA;
    sc_in< sc_logic > m_axi_gmem3_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM3_ID_WIDTH> > m_axi_gmem3_RID;
    sc_in< sc_uint<C_M_AXI_GMEM3_RUSER_WIDTH> > m_axi_gmem3_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem3_RRESP;
    sc_in< sc_logic > m_axi_gmem3_BVALID;
    sc_out< sc_logic > m_axi_gmem3_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem3_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM3_ID_WIDTH> > m_axi_gmem3_BID;
    sc_in< sc_uint<C_M_AXI_GMEM3_BUSER_WIDTH> > m_axi_gmem3_BUSER;
    sc_out< sc_logic > m_axi_gmem2_AWVALID;
    sc_in< sc_logic > m_axi_gmem2_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM2_ADDR_WIDTH> > m_axi_gmem2_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_AWID;
    sc_out< sc_lv<8> > m_axi_gmem2_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem2_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem2_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem2_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem2_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM2_AWUSER_WIDTH> > m_axi_gmem2_AWUSER;
    sc_out< sc_logic > m_axi_gmem2_WVALID;
    sc_in< sc_logic > m_axi_gmem2_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM2_DATA_WIDTH> > m_axi_gmem2_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM2_DATA_WIDTH/8> > m_axi_gmem2_WSTRB;
    sc_out< sc_logic > m_axi_gmem2_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_WID;
    sc_out< sc_uint<C_M_AXI_GMEM2_WUSER_WIDTH> > m_axi_gmem2_WUSER;
    sc_out< sc_logic > m_axi_gmem2_ARVALID;
    sc_in< sc_logic > m_axi_gmem2_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM2_ADDR_WIDTH> > m_axi_gmem2_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_ARID;
    sc_out< sc_lv<8> > m_axi_gmem2_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem2_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem2_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem2_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem2_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM2_ARUSER_WIDTH> > m_axi_gmem2_ARUSER;
    sc_in< sc_logic > m_axi_gmem2_RVALID;
    sc_out< sc_logic > m_axi_gmem2_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM2_DATA_WIDTH> > m_axi_gmem2_RDATA;
    sc_in< sc_logic > m_axi_gmem2_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_RID;
    sc_in< sc_uint<C_M_AXI_GMEM2_RUSER_WIDTH> > m_axi_gmem2_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem2_RRESP;
    sc_in< sc_logic > m_axi_gmem2_BVALID;
    sc_out< sc_logic > m_axi_gmem2_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem2_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_BID;
    sc_in< sc_uint<C_M_AXI_GMEM2_BUSER_WIDTH> > m_axi_gmem2_BUSER;
    sc_out< sc_logic > m_axi_gcontrol_AWVALID;
    sc_in< sc_logic > m_axi_gcontrol_AWREADY;
    sc_out< sc_uint<C_M_AXI_GCONTROL_ADDR_WIDTH> > m_axi_gcontrol_AWADDR;
    sc_out< sc_uint<C_M_AXI_GCONTROL_ID_WIDTH> > m_axi_gcontrol_AWID;
    sc_out< sc_lv<8> > m_axi_gcontrol_AWLEN;
    sc_out< sc_lv<3> > m_axi_gcontrol_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gcontrol_AWBURST;
    sc_out< sc_lv<2> > m_axi_gcontrol_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gcontrol_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gcontrol_AWPROT;
    sc_out< sc_lv<4> > m_axi_gcontrol_AWQOS;
    sc_out< sc_lv<4> > m_axi_gcontrol_AWREGION;
    sc_out< sc_uint<C_M_AXI_GCONTROL_AWUSER_WIDTH> > m_axi_gcontrol_AWUSER;
    sc_out< sc_logic > m_axi_gcontrol_WVALID;
    sc_in< sc_logic > m_axi_gcontrol_WREADY;
    sc_out< sc_uint<C_M_AXI_GCONTROL_DATA_WIDTH> > m_axi_gcontrol_WDATA;
    sc_out< sc_uint<C_M_AXI_GCONTROL_DATA_WIDTH/8> > m_axi_gcontrol_WSTRB;
    sc_out< sc_logic > m_axi_gcontrol_WLAST;
    sc_out< sc_uint<C_M_AXI_GCONTROL_ID_WIDTH> > m_axi_gcontrol_WID;
    sc_out< sc_uint<C_M_AXI_GCONTROL_WUSER_WIDTH> > m_axi_gcontrol_WUSER;
    sc_out< sc_logic > m_axi_gcontrol_ARVALID;
    sc_in< sc_logic > m_axi_gcontrol_ARREADY;
    sc_out< sc_uint<C_M_AXI_GCONTROL_ADDR_WIDTH> > m_axi_gcontrol_ARADDR;
    sc_out< sc_uint<C_M_AXI_GCONTROL_ID_WIDTH> > m_axi_gcontrol_ARID;
    sc_out< sc_lv<8> > m_axi_gcontrol_ARLEN;
    sc_out< sc_lv<3> > m_axi_gcontrol_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gcontrol_ARBURST;
    sc_out< sc_lv<2> > m_axi_gcontrol_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gcontrol_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gcontrol_ARPROT;
    sc_out< sc_lv<4> > m_axi_gcontrol_ARQOS;
    sc_out< sc_lv<4> > m_axi_gcontrol_ARREGION;
    sc_out< sc_uint<C_M_AXI_GCONTROL_ARUSER_WIDTH> > m_axi_gcontrol_ARUSER;
    sc_in< sc_logic > m_axi_gcontrol_RVALID;
    sc_out< sc_logic > m_axi_gcontrol_RREADY;
    sc_in< sc_uint<C_M_AXI_GCONTROL_DATA_WIDTH> > m_axi_gcontrol_RDATA;
    sc_in< sc_logic > m_axi_gcontrol_RLAST;
    sc_in< sc_uint<C_M_AXI_GCONTROL_ID_WIDTH> > m_axi_gcontrol_RID;
    sc_in< sc_uint<C_M_AXI_GCONTROL_RUSER_WIDTH> > m_axi_gcontrol_RUSER;
    sc_in< sc_lv<2> > m_axi_gcontrol_RRESP;
    sc_in< sc_logic > m_axi_gcontrol_BVALID;
    sc_out< sc_logic > m_axi_gcontrol_BREADY;
    sc_in< sc_lv<2> > m_axi_gcontrol_BRESP;
    sc_in< sc_uint<C_M_AXI_GCONTROL_ID_WIDTH> > m_axi_gcontrol_BID;
    sc_in< sc_uint<C_M_AXI_GCONTROL_BUSER_WIDTH> > m_axi_gcontrol_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const5;
    sc_signal< sc_lv<2> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<512> > ap_var_for_const8;


    // Module declarations
    top_kernel(sc_module_name name);
    SC_HAS_PROCESS(top_kernel);

    ~top_kernel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    top_kernel_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* top_kernel_control_s_axi_U;
    top_kernel_gmem1_m_axi<0,512,64,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* top_kernel_gmem1_m_axi_U;
    top_kernel_gmem2_m_axi<0,512,64,5,16,16,16,16,C_M_AXI_GMEM2_ID_WIDTH,C_M_AXI_GMEM2_ADDR_WIDTH,C_M_AXI_GMEM2_DATA_WIDTH,C_M_AXI_GMEM2_AWUSER_WIDTH,C_M_AXI_GMEM2_ARUSER_WIDTH,C_M_AXI_GMEM2_WUSER_WIDTH,C_M_AXI_GMEM2_RUSER_WIDTH,C_M_AXI_GMEM2_BUSER_WIDTH,C_M_AXI_GMEM2_USER_VALUE,C_M_AXI_GMEM2_PROT_VALUE,C_M_AXI_GMEM2_CACHE_VALUE>* top_kernel_gmem2_m_axi_U;
    top_kernel_gcontrol_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_GCONTROL_ID_WIDTH,C_M_AXI_GCONTROL_ADDR_WIDTH,C_M_AXI_GCONTROL_DATA_WIDTH,C_M_AXI_GCONTROL_AWUSER_WIDTH,C_M_AXI_GCONTROL_ARUSER_WIDTH,C_M_AXI_GCONTROL_WUSER_WIDTH,C_M_AXI_GCONTROL_RUSER_WIDTH,C_M_AXI_GCONTROL_BUSER_WIDTH,C_M_AXI_GCONTROL_USER_VALUE,C_M_AXI_GCONTROL_PROT_VALUE,C_M_AXI_GCONTROL_CACHE_VALUE>* top_kernel_gcontrol_m_axi_U;
    top_kernel_config* config_U;
    engine* grp_engine_fu_228;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > global_cin_V;
    sc_signal< sc_lv<64> > global_prev_cin_V;
    sc_signal< sc_lv<64> > global_cout_V;
    sc_signal< sc_lv<64> > global_weight_V;
    sc_signal< sc_lv<64> > global_bias_V;
    sc_signal< sc_lv<64> > layer_config_V;
    sc_signal< sc_logic > gcontrol_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > gcontrol_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > exitcond6_fu_363_p2;
    sc_signal< sc_logic > gmem1_AWVALID;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_logic > gmem1_WVALID;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_logic > gmem1_ARVALID;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_logic > gmem1_RREADY;
    sc_signal< sc_lv<512> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_logic > gmem1_BREADY;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_logic > gmem2_AWREADY;
    sc_signal< sc_logic > gmem2_WREADY;
    sc_signal< sc_logic > gmem2_ARVALID;
    sc_signal< sc_logic > gmem2_ARREADY;
    sc_signal< sc_logic > gmem2_RVALID;
    sc_signal< sc_logic > gmem2_RREADY;
    sc_signal< sc_lv<512> > gmem2_RDATA;
    sc_signal< sc_logic > gmem2_RLAST;
    sc_signal< sc_lv<1> > gmem2_RID;
    sc_signal< sc_lv<1> > gmem2_RUSER;
    sc_signal< sc_lv<2> > gmem2_RRESP;
    sc_signal< sc_logic > gmem2_BVALID;
    sc_signal< sc_lv<2> > gmem2_BRESP;
    sc_signal< sc_lv<1> > gmem2_BID;
    sc_signal< sc_lv<1> > gmem2_BUSER;
    sc_signal< sc_logic > gcontrol_AWREADY;
    sc_signal< sc_logic > gcontrol_WREADY;
    sc_signal< sc_logic > gcontrol_ARVALID;
    sc_signal< sc_logic > gcontrol_ARREADY;
    sc_signal< sc_lv<32> > gcontrol_ARLEN;
    sc_signal< sc_logic > gcontrol_RVALID;
    sc_signal< sc_logic > gcontrol_RREADY;
    sc_signal< sc_lv<32> > gcontrol_RDATA;
    sc_signal< sc_logic > gcontrol_RLAST;
    sc_signal< sc_lv<1> > gcontrol_RID;
    sc_signal< sc_lv<1> > gcontrol_RUSER;
    sc_signal< sc_lv<2> > gcontrol_RRESP;
    sc_signal< sc_logic > gcontrol_BVALID;
    sc_signal< sc_lv<2> > gcontrol_BRESP;
    sc_signal< sc_lv<1> > gcontrol_BID;
    sc_signal< sc_lv<1> > gcontrol_BUSER;
    sc_signal< sc_lv<63> > tmp_71_cast_fu_251_p1;
    sc_signal< sc_lv<63> > tmp_71_cast_reg_388;
    sc_signal< sc_lv<58> > global_bias_V9_reg_393;
    sc_signal< sc_lv<58> > global_weight_V7_reg_398;
    sc_signal< sc_lv<58> > global_cout_V5_reg_403;
    sc_signal< sc_lv<58> > global_cin_V1_reg_408;
    sc_signal< sc_lv<3> > layer_id_1_fu_301_p2;
    sc_signal< sc_lv<3> > layer_id_1_reg_421;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > gcontrol_addr_reg_426;
    sc_signal< sc_lv<1> > exitcond_fu_295_p2;
    sc_signal< sc_lv<30> > tmp_cast_fu_344_p3;
    sc_signal< sc_lv<30> > tmp_cast_reg_432;
    sc_signal< sc_logic > ap_sig_ioackin_gcontrol_ARREADY;
    sc_signal< sc_lv<32> > tmp_27_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_27_reg_442;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<30> > indvar_next5_fu_368_p2;
    sc_signal< sc_lv<30> > indvar_next5_reg_450;
    sc_signal< bool > ap_block_state10;
    sc_signal< sc_lv<32> > gcontrol_addr_read_reg_455;
    sc_signal< sc_lv<32> > tmp_16_fu_374_p2;
    sc_signal< sc_lv<32> > tmp_16_reg_460;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > config_q0;
    sc_signal< sc_lv<32> > nxt_layer_batch_reg_470;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<5> > config_address0;
    sc_signal< sc_logic > config_ce0;
    sc_signal< sc_logic > config_we0;
    sc_signal< sc_lv<32> > config_d0;
    sc_signal< sc_logic > config_ce1;
    sc_signal< sc_lv<32> > config_q1;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_cin_V_AWVALID;
    sc_signal< sc_lv<64> > grp_engine_fu_228_m_axi_global_cin_V_AWADDR;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_cin_V_AWID;
    sc_signal< sc_lv<32> > grp_engine_fu_228_m_axi_global_cin_V_AWLEN;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_cin_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_cin_V_AWBURST;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_cin_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_cin_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_cin_V_AWPROT;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_cin_V_AWQOS;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_cin_V_AWREGION;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_cin_V_AWUSER;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_cin_V_WVALID;
    sc_signal< sc_lv<512> > grp_engine_fu_228_m_axi_global_cin_V_WDATA;
    sc_signal< sc_lv<64> > grp_engine_fu_228_m_axi_global_cin_V_WSTRB;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_cin_V_WLAST;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_cin_V_WID;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_cin_V_WUSER;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_cin_V_ARVALID;
    sc_signal< sc_lv<64> > grp_engine_fu_228_m_axi_global_cin_V_ARADDR;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_cin_V_ARID;
    sc_signal< sc_lv<32> > grp_engine_fu_228_m_axi_global_cin_V_ARLEN;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_cin_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_cin_V_ARBURST;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_cin_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_cin_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_cin_V_ARPROT;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_cin_V_ARQOS;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_cin_V_ARREGION;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_cin_V_ARUSER;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_cin_V_RREADY;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_cin_V_BREADY;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_weight_V_AWVALID;
    sc_signal< sc_lv<64> > grp_engine_fu_228_m_axi_global_weight_V_AWADDR;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_weight_V_AWID;
    sc_signal< sc_lv<32> > grp_engine_fu_228_m_axi_global_weight_V_AWLEN;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_weight_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_weight_V_AWBURST;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_weight_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_weight_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_weight_V_AWPROT;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_weight_V_AWQOS;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_weight_V_AWREGION;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_weight_V_AWUSER;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_weight_V_WVALID;
    sc_signal< sc_lv<512> > grp_engine_fu_228_m_axi_global_weight_V_WDATA;
    sc_signal< sc_lv<64> > grp_engine_fu_228_m_axi_global_weight_V_WSTRB;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_weight_V_WLAST;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_weight_V_WID;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_weight_V_WUSER;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_weight_V_ARVALID;
    sc_signal< sc_lv<64> > grp_engine_fu_228_m_axi_global_weight_V_ARADDR;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_weight_V_ARID;
    sc_signal< sc_lv<32> > grp_engine_fu_228_m_axi_global_weight_V_ARLEN;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_weight_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_weight_V_ARBURST;
    sc_signal< sc_lv<2> > grp_engine_fu_228_m_axi_global_weight_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_weight_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_engine_fu_228_m_axi_global_weight_V_ARPROT;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_weight_V_ARQOS;
    sc_signal< sc_lv<4> > grp_engine_fu_228_m_axi_global_weight_V_ARREGION;
    sc_signal< sc_lv<1> > grp_engine_fu_228_m_axi_global_weight_V_ARUSER;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_weight_V_RREADY;
    sc_signal< sc_logic > grp_engine_fu_228_m_axi_global_weight_V_BREADY;
    sc_signal< sc_lv<5> > grp_engine_fu_228_config_r_address0;
    sc_signal< sc_logic > grp_engine_fu_228_config_r_ce0;
    sc_signal< sc_lv<32> > grp_engine_fu_228_config_r_d0;
    sc_signal< sc_logic > grp_engine_fu_228_config_r_we0;
    sc_signal< sc_lv<5> > grp_engine_fu_228_config_r_address1;
    sc_signal< sc_logic > grp_engine_fu_228_config_r_ce1;
    sc_signal< sc_lv<32> > grp_engine_fu_228_config_r_d1;
    sc_signal< sc_logic > grp_engine_fu_228_config_r_we1;
    sc_signal< sc_logic > grp_engine_fu_228_ap_start;
    sc_signal< sc_logic > grp_engine_fu_228_ap_done;
    sc_signal< sc_logic > grp_engine_fu_228_ap_ready;
    sc_signal< sc_logic > grp_engine_fu_228_ap_idle;
    sc_signal< sc_logic > grp_engine_fu_228_ap_continue;
    sc_signal< sc_lv<32> > cur_layer_batch_reg_192;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_sync_grp_engine_fu_228_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_engine_fu_228_ap_done;
    sc_signal< bool > ap_block_state15_on_subcall_done;
    sc_signal< sc_lv<3> > layer_id_reg_205;
    sc_signal< sc_lv<30> > indvar_reg_216;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_engine_fu_228_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_sync_reg_grp_engine_fu_228_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_engine_fu_228_ap_done;
    sc_signal< sc_lv<64> > indvar1_fu_379_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_384_p1;
    sc_signal< sc_lv<64> > layer_config_V12_sum_1_fu_330_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gcontrol_ARREADY;
    sc_signal< sc_lv<62> > tmp_fu_241_p4;
    sc_signal< sc_lv<8> > tmp_s_fu_307_p3;
    sc_signal< sc_lv<8> > tmp_15_fu_315_p2;
    sc_signal< sc_lv<63> > tmp_60_cast_fu_321_p1;
    sc_signal< sc_lv<63> > layer_config_V12_sum_fu_325_p2;
    sc_signal< sc_lv<25> > tmp_28_fu_340_p1;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM3_USER_VALUE;
    static const int C_M_AXI_GMEM3_PROT_VALUE;
    static const int C_M_AXI_GMEM3_CACHE_VALUE;
    static const int C_M_AXI_GMEM2_USER_VALUE;
    static const int C_M_AXI_GMEM2_PROT_VALUE;
    static const int C_M_AXI_GMEM2_CACHE_VALUE;
    static const int C_M_AXI_GCONTROL_USER_VALUE;
    static const int C_M_AXI_GCONTROL_PROT_VALUE;
    static const int C_M_AXI_GCONTROL_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<64> ap_const_lv64_19;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFF9;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state10();
    void thread_ap_block_state15_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gcontrol_ARREADY();
    void thread_ap_sync_grp_engine_fu_228_ap_done();
    void thread_ap_sync_grp_engine_fu_228_ap_ready();
    void thread_config_address0();
    void thread_config_ce0();
    void thread_config_ce1();
    void thread_config_d0();
    void thread_config_we0();
    void thread_exitcond6_fu_363_p2();
    void thread_exitcond_fu_295_p2();
    void thread_gcontrol_ARLEN();
    void thread_gcontrol_ARVALID();
    void thread_gcontrol_RREADY();
    void thread_gcontrol_blk_n_AR();
    void thread_gcontrol_blk_n_R();
    void thread_gmem1_ARVALID();
    void thread_gmem1_AWVALID();
    void thread_gmem1_BREADY();
    void thread_gmem1_RREADY();
    void thread_gmem1_WVALID();
    void thread_gmem2_ARVALID();
    void thread_gmem2_RREADY();
    void thread_grp_engine_fu_228_ap_continue();
    void thread_grp_engine_fu_228_ap_start();
    void thread_indvar1_fu_379_p1();
    void thread_indvar_next5_fu_368_p2();
    void thread_layer_config_V12_sum_1_fu_330_p1();
    void thread_layer_config_V12_sum_fu_325_p2();
    void thread_layer_id_1_fu_301_p2();
    void thread_m_axi_gmem3_ARADDR();
    void thread_m_axi_gmem3_ARBURST();
    void thread_m_axi_gmem3_ARCACHE();
    void thread_m_axi_gmem3_ARID();
    void thread_m_axi_gmem3_ARLEN();
    void thread_m_axi_gmem3_ARLOCK();
    void thread_m_axi_gmem3_ARPROT();
    void thread_m_axi_gmem3_ARQOS();
    void thread_m_axi_gmem3_ARREGION();
    void thread_m_axi_gmem3_ARSIZE();
    void thread_m_axi_gmem3_ARUSER();
    void thread_m_axi_gmem3_ARVALID();
    void thread_m_axi_gmem3_AWADDR();
    void thread_m_axi_gmem3_AWBURST();
    void thread_m_axi_gmem3_AWCACHE();
    void thread_m_axi_gmem3_AWID();
    void thread_m_axi_gmem3_AWLEN();
    void thread_m_axi_gmem3_AWLOCK();
    void thread_m_axi_gmem3_AWPROT();
    void thread_m_axi_gmem3_AWQOS();
    void thread_m_axi_gmem3_AWREGION();
    void thread_m_axi_gmem3_AWSIZE();
    void thread_m_axi_gmem3_AWUSER();
    void thread_m_axi_gmem3_AWVALID();
    void thread_m_axi_gmem3_BREADY();
    void thread_m_axi_gmem3_RREADY();
    void thread_m_axi_gmem3_WDATA();
    void thread_m_axi_gmem3_WID();
    void thread_m_axi_gmem3_WLAST();
    void thread_m_axi_gmem3_WSTRB();
    void thread_m_axi_gmem3_WUSER();
    void thread_m_axi_gmem3_WVALID();
    void thread_tmp_15_fu_315_p2();
    void thread_tmp_16_fu_374_p2();
    void thread_tmp_17_fu_384_p1();
    void thread_tmp_27_fu_357_p2();
    void thread_tmp_28_fu_340_p1();
    void thread_tmp_60_cast_fu_321_p1();
    void thread_tmp_71_cast_fu_251_p1();
    void thread_tmp_cast_fu_344_p3();
    void thread_tmp_fu_241_p4();
    void thread_tmp_s_fu_307_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
