<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2023.2.0.10</text>
<text>Microsemi Corporation - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)
Date: Tue Mar 12 14:39:04 2024 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Ux2FPGA</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1124</cell>
 <cell>          134</cell>
 <cell>         1258</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          541</cell>
 <cell>            0</cell>
 <cell>          541</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1665</cell>
 <cell>          163</cell>
 <cell>         1828</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1124</cell>
 <cell>          134</cell>
 <cell>         1258</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          541</cell>
 <cell>            0</cell>
 <cell>          541</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           29</cell>
 <cell>           29</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1665</cell>
 <cell>          163</cell>
 <cell>         1828</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>CLK0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>Ux2FPGA_sb_0/CCC_0/GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1124</cell>
 <cell>          134</cell>
 <cell>         1258</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          541</cell>
 <cell>            0</cell>
 <cell>          541</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           25</cell>
 <cell>           25</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1665</cell>
 <cell>          159</cell>
 <cell>         1824</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1124</cell>
 <cell>          134</cell>
 <cell>         1258</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          541</cell>
 <cell>            0</cell>
 <cell>          541</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           25</cell>
 <cell>           25</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1665</cell>
 <cell>          159</cell>
 <cell>         1824</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>MisoA</item>
 <item>MisoB</item>
 <item>MisoC</item>
 <item>MisoD</item>
 <item>MisoE</item>
 <item>MisoF</item>
 <item>MisoMon0</item>
 <item>MisoMon1</item>
 <item>PAD_IN_0[0]</item>
 <item>PAD_IN_0[1]</item>
 <item>PAD_IN_0[2]</item>
 <item>PAD_IN_0[3]</item>
 <item>PAD_IN_0[4]</item>
 <item>PAD_IN_0[5]</item>
 <item>PAD_IN_0[6]</item>
 <item>PAD_IN_0[7]</item>
 <item>PAD_IN_0[8]</item>
 <item>RX</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>MisoA</item>
 <item>MisoB</item>
 <item>MisoC</item>
 <item>MisoD</item>
 <item>MisoE</item>
 <item>MisoF</item>
 <item>MisoMon0</item>
 <item>MisoMon1</item>
 <item>PAD_IN_0[0]</item>
 <item>PAD_IN_0[1]</item>
 <item>PAD_IN_0[2]</item>
 <item>PAD_IN_0[3]</item>
 <item>PAD_IN_0[4]</item>
 <item>PAD_IN_0[5]</item>
 <item>PAD_IN_0[6]</item>
 <item>PAD_IN_0[7]</item>
 <item>PAD_IN_0[8]</item>
 <item>RX</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>MosiA</item>
 <item>MosiB</item>
 <item>MosiC</item>
 <item>MosiD</item>
 <item>MosiE</item>
 <item>MosiF</item>
 <item>MosiMonAdc</item>
 <item>PAD_OUT[0]</item>
 <item>PAD_OUT[1]</item>
 <item>PAD_OUT[2]</item>
 <item>PAD_OUT[3]</item>
 <item>SckADCs</item>
 <item>SckMonAdc</item>
 <item>Tx[0]</item>
 <item>nCsA</item>
 <item>nCsB</item>
 <item>nCsC</item>
 <item>nCsD</item>
 <item>nCsE</item>
 <item>nCsF</item>
 <item>nCsMonAdc</item>
 <item>test[1]</item>
 <item>test[2]</item>
 <item>test[3]</item>
 <item>test[4]</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>MosiA</item>
 <item>MosiB</item>
 <item>MosiC</item>
 <item>MosiD</item>
 <item>MosiE</item>
 <item>MosiF</item>
 <item>MosiMonAdc</item>
 <item>PAD_OUT[0]</item>
 <item>PAD_OUT[1]</item>
 <item>PAD_OUT[2]</item>
 <item>PAD_OUT[3]</item>
 <item>SckADCs</item>
 <item>SckMonAdc</item>
 <item>Tx[0]</item>
 <item>nCsA</item>
 <item>nCsB</item>
 <item>nCsC</item>
 <item>nCsD</item>
 <item>nCsE</item>
 <item>nCsF</item>
 <item>nCsMonAdc</item>
 <item>test[1]</item>
 <item>test[2]</item>
 <item>test[3]</item>
 <item>test[4]</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</item>
 <item>SpiMasterPorts_0/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_0/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_0/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[17]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[18]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[19]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[20]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[21]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[22]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[4]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[5]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[6]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[17]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[18]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[19]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[20]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[21]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[22]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[4]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[5]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[6]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[17]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[18]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[19]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[20]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[21]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[22]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[4]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[5]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[6]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[13]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</item>
 <item>SpiMasterPorts_0/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_0/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_0/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[17]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[18]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[19]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[20]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[21]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[22]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[4]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[5]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[6]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_1/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[17]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[18]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[19]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[20]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[21]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[22]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[4]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[5]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[6]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_2/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[17]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[18]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[19]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[20]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[21]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[22]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[4]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[5]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[6]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_3/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_4/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[13]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[14]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[15]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[16]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[1]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[23]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[2]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[3]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[7]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[8]:D</item>
 <item>SpiMasterPorts_5/DataFromMiso_1[9]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[0]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[10]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[11]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[12]:D</item>
 <item>SpiMasterPorts_6/DataFromMiso_1[13]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            4</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            4</cell>
 <cell>            4</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            4</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            4</cell>
 <cell>            4</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
