#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 19 13:47:09 2018
# Process ID: 7368
# Current directory: C:/Users/RyanP/Documents/VivadoCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9044 C:\Users\RyanP\Documents\VivadoCPU\VivadoCPU.xpr
# Log file: C:/Users/RyanP/Documents/VivadoCPU/vivado.log
# Journal file: C:/Users/RyanP/Documents/VivadoCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/RyanP/Documents/GitHub - Copy/Hercu-NES/Code/VivadoCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 779.523 ; gain = 62.863
update_compile_order -fileset sources_1
lauexit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 14:19:47 2018...
'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 13:54:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 13:54:43 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 821.168 ; gain = 11.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 850.332 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 850.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 854.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port addressLowOut on this module [C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv:186]
ERROR: [VRFC 10-2063] Module <A_INPUT_REGISTER> not found while processing module instance <A_REG> [C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:94]
ERROR: [VRFC 10-2063] Module <B_INPUT_REGISTER> not found while processing module instance <B_REG> [C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:100]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <ALUI> [C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:108]
ERROR: [VRFC 10-2063] Module <DATA_BUS> not found while processing module instance <DATABUS> [C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:161]
ERROR: [VRFC 10-2063] Module <SYSTEM_BUS> not found while processing module instance <SYSTEMBUS> [C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv:166]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 867.820 ; gain = 5.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 19 15:12:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 19 15:12:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 874.441 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:03 ; elapsed = 00:01:05 . Memory (MB): peak = 878.605 ; gain = 2.559
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 19 15:21:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 19 15:21:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 19 15:24:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 19 15:26:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 886.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Apr 19 15:28:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 19 15:30:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Apr 19 15:30:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/RyanP/Documents/VivadoCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 886.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 15:44:13 2018...
