/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_2z & in_data[129]);
  assign celloutsig_1_0z = ~(in_data[137] & in_data[184]);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_6z);
  reg [14:0] _03_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 15'h0000;
    else _03_ <= { in_data[88:75], celloutsig_0_0z };
  assign out_data[14:0] = _03_;
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z } & { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_1z = in_data[168:164] >= { in_data[155:152], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[136:129] >= { in_data[179:173], celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[157:151] >= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z } >= { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[73:52] || in_data[46:25];
  assign celloutsig_1_5z = { in_data[140:134], celloutsig_1_1z } || { in_data[124], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[185:183], celloutsig_1_5z } || { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_16z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_14z } || { in_data[148:143], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_3z } || { in_data[182:180], celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[150] & ~(celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_16z & ~(celloutsig_1_9z);
  assign celloutsig_1_14z = { in_data[147], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z } !== { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_4z = & in_data[163:156];
  assign celloutsig_1_17z = | { in_data[159:158], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~((celloutsig_1_10z & celloutsig_1_2z) | (celloutsig_1_8z & in_data[143]));
  assign celloutsig_1_15z = ~((celloutsig_1_5z & celloutsig_1_14z) | (celloutsig_1_2z & celloutsig_1_8z));
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z };
endmodule
