0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sim_1/new/testbench.v,1711897607,verilog,,,,testbench,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/TOP.v,1711897143,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/add.v,,TOP,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/add.v,1711881494,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/add_block.v,,add_mine,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/add_block.v,1711897110,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/and.v,,add_block,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/and.v,1711881470,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/and_block.v,,and_mine,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/and_block.v,1711896909,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/demux4.v,,and_block,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/demux4.v,1711896178,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/eq.v,,demux4,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/eq.v,1711890759,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/mux2.v,,eq,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/mux2.v,1711881903,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/mux4.v,,mux2,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/mux4.v,1711890891,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/overflow_compute.v,,mux4,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/overflow_compute.v,1711882346,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/rom_add.v,,overflow_compute,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/rom_add.v,1711883334,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/rom_and.v,,rom_add,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/rom_and.v,1711884045,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/special.v,,rom_and,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sources_1/new/special.v,1711885300,verilog,,C:/Users/denis/Verilog_projects/Lab_5/ex4/ex4.srcs/sim_1/new/testbench.v,,special,,,,,,,,
