# Component constraints for C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\CAN_Basic_P4_Original + uart debug.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\austc\OneDrive\Documents\GitHub\Electronics2018-19\Psoc Arm\CAN_Basic_P4_Original + uart debug.cydsn\CAN_Basic_P4_Original + uart debug.cyprj
# Date: Sat, 12 Jan 2019 22:24:31 GMT
