ModuleName EventHandler
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 160 ,X2: 488 ,Y2: 160
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 192 ,X2: 488 ,Y2: 192
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 208 ,X2: 488 ,Y2: 208
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 224 ,X2: 488 ,Y2: 224
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 176 ,X2: 488 ,Y2: 176
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 48 ,X2: 320 ,Y2: 128
Edge X1: 320 ,Y1: 128 ,X2: 488 ,Y2: 128
Edge X1: 320 ,Y1: 128 ,X2: 320 ,Y2: 296
Edge X1: 320 ,Y1: 296 ,X2: 320 ,Y2: 936
Edge X1: 320 ,Y1: 296 ,X2: 488 ,Y2: 296
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 48 ,X2: 296 ,Y2: 144
Edge X1: 296 ,Y1: 144 ,X2: 488 ,Y2: 144
Edge X1: 296 ,Y1: 144 ,X2: 296 ,Y2: 312
Edge X1: 296 ,Y1: 312 ,X2: 296 ,Y2: 936
Edge X1: 296 ,Y1: 312 ,X2: 488 ,Y2: 312
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 328 ,X2: 488 ,Y2: 328
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 344 ,X2: 488 ,Y2: 344
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 360 ,X2: 488 ,Y2: 360
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 128 ,X2: 736 ,Y2: 128
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 144 ,X2: 736 ,Y2: 144
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 160 ,X2: 736 ,Y2: 160
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 176 ,X2: 736 ,Y2: 176
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 192 ,X2: 736 ,Y2: 192
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 208 ,X2: 736 ,Y2: 208
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 224 ,X2: 736 ,Y2: 224
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 240 ,X2: 736 ,Y2: 240
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 472 ,X2: 736 ,Y2: 472
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 456 ,X2: 736 ,Y2: 456
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 440 ,X2: 736 ,Y2: 440
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 424 ,X2: 736 ,Y2: 424
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 408 ,X2: 736 ,Y2: 408
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 392 ,X2: 736 ,Y2: 392
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 376 ,X2: 736 ,Y2: 376
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 360 ,X2: 736 ,Y2: 360
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 344 ,X2: 736 ,Y2: 344
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 328 ,X2: 736 ,Y2: 328
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 312 ,X2: 736 ,Y2: 312
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 296 ,X2: 736 ,Y2: 296
End
Branches
End
End
Ports
Port Left: 136 Top: 160 ,Orientation: 0
Portname: event_1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 192 ,Orientation: 0
Portname: event_2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 208 ,Orientation: 0
Portname: event_3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 224 ,Orientation: 0
Portname: event_4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 344 ,Orientation: 0
Portname: event_7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 360 ,Orientation: 0
Portname: event_9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 176 ,Orientation: 0
Portname: event_10 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 328 ,Orientation: 0
Portname: event_11 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 320 Top: 48 ,Orientation: 3
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 296 Top: 48 ,Orientation: 3
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 128 ,Orientation: 0
Portname: led_1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 144 ,Orientation: 0
Portname: led_2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 160 ,Orientation: 0
Portname: led_3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 176 ,Orientation: 0
Portname: led_4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 192 ,Orientation: 0
Portname: led_5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 208 ,Orientation: 0
Portname: led_6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 224 ,Orientation: 0
Portname: led_7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 240 ,Orientation: 0
Portname: led_8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 296 ,Orientation: 0
Portname: led_1_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 312 ,Orientation: 0
Portname: led_1_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 328 ,Orientation: 0
Portname: led_1_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 344 ,Orientation: 0
Portname: led_2_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 360 ,Orientation: 0
Portname: led_2_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 376 ,Orientation: 0
Portname: led_2_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 392 ,Orientation: 0
Portname: led_3_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 408 ,Orientation: 0
Portname: led_3_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 424 ,Orientation: 0
Portname: led_3_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 440 ,Orientation: 0
Portname: led_4_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 456 ,Orientation: 0
Portname: led_4_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 472 ,Orientation: 0
Portname: led_4_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 512 Top: 120
Name: s0
LibraryName: (NoLibraryName)
IpName: LED_Handler
SymbolParameters
End
Symbol Left: 512 Top: 288
Name: s1
LibraryName: (NoLibraryName)
IpName: RGB_Handler
SymbolParameters
End
End
Texts
End
Links
End
