{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670757276126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670757276127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 19:14:35 2022 " "Processing started: Sun Dec 11 19:14:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670757276127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670757276127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map D_trig -c D_trig --generate_functional_sim_netlist " "Command: quartus_map D_trig -c D_trig --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670757276127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670757276401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10_4.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt10_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt10_4 " "Found entity 1: cnt10_4" {  } { { "cnt10_4.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt10_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_10.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_10 " "Found entity 1: cnt_10" {  } { { "cnt_10.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.qxp 1 1 " "Found 1 design units, including 1 entities, in source file div.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.qxp" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/div.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "D_trig.v(4) " "Verilog HDL information at D_trig.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "D_trig.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/D_trig.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1670757276526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file d_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_trig " "Found entity 1: D_trig" {  } { { "D_trig.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/D_trig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_3bit " "Found entity 1: cnt_3bit" {  } { { "cnt_3bit.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276529 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LED_DRV.v(21) " "Verilog HDL Module Instantiation warning at LED_DRV.v(21): ignored dangling comma in List of Port Connections" {  } { { "LED_DRV.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1670757276531 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LED_DRV.v(33) " "Verilog HDL Module Instantiation warning at LED_DRV.v(33): ignored dangling comma in List of Port Connections" {  } { { "LED_DRV.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1670757276531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file led_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_DRV " "Found entity 1: LED_DRV" {  } { { "LED_DRV.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decode3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode3_8 " "Found entity 1: decode3_8" {  } { { "decode3_8.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/decode3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Found entity 1: BCD_7Seg" {  } { { "BCD_7Seg.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/BCD_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bit_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4bit_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4bit_8_1 " "Found entity 1: Mux4bit_8_1" {  } { { "Mux4bit_8_1.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/Mux4bit_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670757276538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670757276538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Full0 cnt10_4.v(9) " "Verilog HDL Implicit Net warning at cnt10_4.v(9): created implicit net for \"Full0\"" {  } { { "cnt10_4.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt10_4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670757276538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Full1 cnt10_4.v(10) " "Verilog HDL Implicit Net warning at cnt10_4.v(10): created implicit net for \"Full1\"" {  } { { "cnt10_4.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt10_4.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670757276538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Full2 cnt10_4.v(11) " "Verilog HDL Implicit Net warning at cnt10_4.v(11): created implicit net for \"Full2\"" {  } { { "cnt10_4.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt10_4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670757276538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Full3 cnt10_4.v(12) " "Verilog HDL Implicit Net warning at cnt10_4.v(12): created implicit net for \"Full3\"" {  } { { "cnt10_4.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt10_4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670757276538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_DRV " "Elaborating entity \"LED_DRV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670757276558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:U1 " "Elaborating entity \"div\" for hierarchy \"div:U1\"" {  } { { "LED_DRV.v" "U1" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10_4 cnt10_4:U2 " "Elaborating entity \"cnt10_4\" for hierarchy \"cnt10_4:U2\"" {  } { { "LED_DRV.v" "U2" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_10 cnt10_4:U2\|cnt_10:U0 " "Elaborating entity \"cnt_10\" for hierarchy \"cnt10_4:U2\|cnt_10:U0\"" {  } { { "cnt10_4.v" "U0" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt10_4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt_10.v(15) " "Verilog HDL assignment warning at cnt_10.v(15): truncated value with size 32 to match size of target (4)" {  } { { "cnt_10.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt_10.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670757276583 "|LED_DRV|cnt10_4:U2|cnt_10:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cnt_10.v(20) " "Verilog HDL assignment warning at cnt_10.v(20): truncated value with size 32 to match size of target (1)" {  } { { "cnt_10.v" "" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/cnt_10.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670757276583 "|LED_DRV|cnt10_4:U2|cnt_10:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode3_8 decode3_8:U3 " "Elaborating entity \"decode3_8\" for hierarchy \"decode3_8:U3\"" {  } { { "LED_DRV.v" "U3" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4bit_8_1 Mux4bit_8_1:U4 " "Elaborating entity \"Mux4bit_8_1\" for hierarchy \"Mux4bit_8_1:U4\"" {  } { { "LED_DRV.v" "U4" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7Seg BCD_7Seg:U5 " "Elaborating entity \"BCD_7Seg\" for hierarchy \"BCD_7Seg:U5\"" {  } { { "LED_DRV.v" "U5" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276596 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk U2 " "Port \"clk\" does not exist in macrofunction \"U2\"" {  } { { "LED_DRV.v" "U2" { Text "C:/Users/AAA/Desktop/a/5-2/D_Trig/LED_DRV.v" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670757276604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670757276614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 11 19:14:36 2022 " "Processing ended: Sun Dec 11 19:14:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670757276614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670757276614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670757276614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670757276614 ""}
