 
****************************************
Report : qor
Design : registeredBooth
Version: U-2022.12-SP7
Date   : Sun Dec 24 17:50:38 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             204.00
  Critical Path Length:         79.88
  Critical Path Slack:           0.00
  Critical Path Clk Period:     80.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         66
  Hierarchical Port Count:       6567
  Leaf Cell Count:              14701
  Buf/Inv Cell Count:            4811
  Buf Cell Count:                 870
  Inv Cell Count:                3941
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     14572
  Sequential Cell Count:          129
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   134501.070052
  Noncombinational Area:  3209.932760
  Buf/Inv Area:          28268.237419
  Total Buffer Area:          6476.08
  Total Inverter Area:       21792.15
  Macro/Black Box Area:      0.000000
  Net Area:              10241.567642
  -----------------------------------
  Cell Area:            137711.002812
  Design Area:          147952.570454


  Design Rules
  -----------------------------------
  Total Number of Nets:         15413
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.94
  Logic Optimization:                  9.40
  Mapping Optimization:              170.43
  -----------------------------------------
  Overall Compile Time:              182.63
  Overall Compile Wall Clock Time:   182.90

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
