|STACK
address[0] <= SELECT:inst5.OUT[0]
address[1] <= SELECT:inst5.OUT[1]
address[2] <= SELECT:inst5.OUT[2]
address[3] <= SELECT:inst5.OUT[3]
address[4] <= SELECT:inst5.OUT[4]
PUSH/POP => inst321.IN0
PUSH/POP => inst2.IN0
ENABLE => inst3.IN1
ENABLE => inst2.IN1
ENABLE => block2:inst1.E
ENABLE => block2:inst.E
ENABLE => Ram32x32:inst6.CS
CLK => block2:inst1.clk
CLK => block2:inst.clk
reset => block2:inst1.set_
reset => block2:inst.reset_
output[0] <= Ram32x32:inst6.OUT[0]
output[1] <= Ram32x32:inst6.OUT[1]
output[2] <= Ram32x32:inst6.OUT[2]
output[3] <= Ram32x32:inst6.OUT[3]
output[4] <= Ram32x32:inst6.OUT[4]
output[5] <= Ram32x32:inst6.OUT[5]
output[6] <= Ram32x32:inst6.OUT[6]
output[7] <= Ram32x32:inst6.OUT[7]
output[8] <= Ram32x32:inst6.OUT[8]
output[9] <= Ram32x32:inst6.OUT[9]
output[10] <= Ram32x32:inst6.OUT[10]
output[11] <= Ram32x32:inst6.OUT[11]
output[12] <= Ram32x32:inst6.OUT[12]
output[13] <= Ram32x32:inst6.OUT[13]
output[14] <= Ram32x32:inst6.OUT[14]
output[15] <= Ram32x32:inst6.OUT[15]
output[16] <= Ram32x32:inst6.OUT[16]
output[17] <= Ram32x32:inst6.OUT[17]
output[18] <= Ram32x32:inst6.OUT[18]
output[19] <= Ram32x32:inst6.OUT[19]
output[20] <= Ram32x32:inst6.OUT[20]
output[21] <= Ram32x32:inst6.OUT[21]
output[22] <= Ram32x32:inst6.OUT[22]
output[23] <= Ram32x32:inst6.OUT[23]
output[24] <= Ram32x32:inst6.OUT[24]
output[25] <= Ram32x32:inst6.OUT[25]
output[26] <= Ram32x32:inst6.OUT[26]
output[27] <= Ram32x32:inst6.OUT[27]
output[28] <= Ram32x32:inst6.OUT[28]
output[29] <= Ram32x32:inst6.OUT[29]
output[30] <= Ram32x32:inst6.OUT[30]
output[31] <= Ram32x32:inst6.OUT[31]
input[0] => Ram32x32:inst6.INPUT[0]
input[1] => Ram32x32:inst6.INPUT[1]
input[2] => Ram32x32:inst6.INPUT[2]
input[3] => Ram32x32:inst6.INPUT[3]
input[4] => Ram32x32:inst6.INPUT[4]
input[5] => Ram32x32:inst6.INPUT[5]
input[6] => Ram32x32:inst6.INPUT[6]
input[7] => Ram32x32:inst6.INPUT[7]
input[8] => Ram32x32:inst6.INPUT[8]
input[9] => Ram32x32:inst6.INPUT[9]
input[10] => Ram32x32:inst6.INPUT[10]
input[11] => Ram32x32:inst6.INPUT[11]
input[12] => Ram32x32:inst6.INPUT[12]
input[13] => Ram32x32:inst6.INPUT[13]
input[14] => Ram32x32:inst6.INPUT[14]
input[15] => Ram32x32:inst6.INPUT[15]
input[16] => Ram32x32:inst6.INPUT[16]
input[17] => Ram32x32:inst6.INPUT[17]
input[18] => Ram32x32:inst6.INPUT[18]
input[19] => Ram32x32:inst6.INPUT[19]
input[20] => Ram32x32:inst6.INPUT[20]
input[21] => Ram32x32:inst6.INPUT[21]
input[22] => Ram32x32:inst6.INPUT[22]
input[23] => Ram32x32:inst6.INPUT[23]
input[24] => Ram32x32:inst6.INPUT[24]
input[25] => Ram32x32:inst6.INPUT[25]
input[26] => Ram32x32:inst6.INPUT[26]
input[27] => Ram32x32:inst6.INPUT[27]
input[28] => Ram32x32:inst6.INPUT[28]
input[29] => Ram32x32:inst6.INPUT[29]
input[30] => Ram32x32:inst6.INPUT[30]
input[31] => Ram32x32:inst6.INPUT[31]
TOP[0] <= block2:inst.Q[0]
TOP[1] <= block2:inst.Q[1]
TOP[2] <= block2:inst.Q[2]
TOP[3] <= block2:inst.Q[3]
TOP[4] <= block2:inst.Q[4]
TOP_1[0] <= block2:inst1.Q[0]
TOP_1[1] <= block2:inst1.Q[1]
TOP_1[2] <= block2:inst1.Q[2]
TOP_1[3] <= block2:inst1.Q[3]
TOP_1[4] <= block2:inst1.Q[4]


|STACK|SELECT:inst5
OUT[0] <= mux:inst.out
OUT[1] <= mux:inst1.out
OUT[2] <= mux:inst2.out
OUT[3] <= mux:inst3.out
OUT[4] <= mux:inst4.out
S => mux:inst.S
S => mux:inst1.S
S => mux:inst2.S
S => mux:inst3.S
S => mux:inst4.S
A0[0] => mux:inst.A0
A0[1] => mux:inst1.A0
A0[2] => mux:inst2.A0
A0[3] => mux:inst3.A0
A0[4] => mux:inst4.A0
A1[0] => mux:inst.A1
A1[1] => mux:inst1.A1
A1[2] => mux:inst2.A1
A1[3] => mux:inst3.A1
A1[4] => mux:inst4.A1


|STACK|SELECT:inst5|mux:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|SELECT:inst5|mux:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|SELECT:inst5|mux:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|SELECT:inst5|mux:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|SELECT:inst5|mux:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst1
Q[0] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
reset_ => inst2.IN0
clk => inst21.CLK
clk => inst23.CLK
clk => inst25.CLK
clk => inst27.CLK
clk => inst29.CLK
load => mux:inst42.S
load => mux:inst41.S
load => mux:inst40.S
load => mux:inst39.S
load => mux:inst38.S
D => inst8.IN0
D => block1:inst10.D
D => block1:inst11.D
D => block1:inst12.D
D => block1:inst13.D
D => block1:inst14.D
E => block1:inst10.E
I[0] => mux:inst42.A1
I[1] => mux:inst41.A1
I[2] => mux:inst40.A1
I[3] => mux:inst39.A1
I[4] => mux:inst38.A1
set_ => inst1.IN0


|STACK|block2:inst1|mux:inst42
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst1|block1:inst10
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst1|mux:inst41
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst1|block1:inst11
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst1|mux:inst40
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst1|block1:inst12
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst1|mux:inst39
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst1|block1:inst13
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst1|mux:inst38
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst1|block1:inst14
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst
Q[0] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
reset_ => inst2.IN0
clk => inst21.CLK
clk => inst23.CLK
clk => inst25.CLK
clk => inst27.CLK
clk => inst29.CLK
load => mux:inst42.S
load => mux:inst41.S
load => mux:inst40.S
load => mux:inst39.S
load => mux:inst38.S
D => inst8.IN0
D => block1:inst10.D
D => block1:inst11.D
D => block1:inst12.D
D => block1:inst13.D
D => block1:inst14.D
E => block1:inst10.E
I[0] => mux:inst42.A1
I[1] => mux:inst41.A1
I[2] => mux:inst40.A1
I[3] => mux:inst39.A1
I[4] => mux:inst38.A1
set_ => inst1.IN0


|STACK|block2:inst|mux:inst42
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst|block1:inst10
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst|mux:inst41
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst|block1:inst11
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst|mux:inst40
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst|block1:inst12
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst|mux:inst39
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst|block1:inst13
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|block2:inst|mux:inst38
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
A1 => inst1.IN1
A0 => inst.IN1


|STACK|block2:inst|block1:inst14
Next <= inst2.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst.IN2
E => inst1.IN1
Qnot => inst3.IN1
D => inst3.IN2
Dnot => inst.IN0
Q => inst.IN1
Q => inst1.IN0
Dnext <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|STACK|Ram32x32:inst6
OUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
RWS => inst4.IN0
RWS => inst6.IN0
CS => inst4.IN1
CS => inst5.IN0
INPUT[0] => Ram32x32_BLOCK:inst.INPUT[0]
INPUT[1] => Ram32x32_BLOCK:inst.INPUT[1]
INPUT[2] => Ram32x32_BLOCK:inst.INPUT[2]
INPUT[3] => Ram32x32_BLOCK:inst.INPUT[3]
INPUT[4] => Ram32x32_BLOCK:inst.INPUT[4]
INPUT[5] => Ram32x32_BLOCK:inst.INPUT[5]
INPUT[6] => Ram32x32_BLOCK:inst.INPUT[6]
INPUT[7] => Ram32x32_BLOCK:inst.INPUT[7]
INPUT[8] => Ram32x32_BLOCK:inst.INPUT[8]
INPUT[9] => Ram32x32_BLOCK:inst.INPUT[9]
INPUT[10] => Ram32x32_BLOCK:inst.INPUT[10]
INPUT[11] => Ram32x32_BLOCK:inst.INPUT[11]
INPUT[12] => Ram32x32_BLOCK:inst.INPUT[12]
INPUT[13] => Ram32x32_BLOCK:inst.INPUT[13]
INPUT[14] => Ram32x32_BLOCK:inst.INPUT[14]
INPUT[15] => Ram32x32_BLOCK:inst.INPUT[15]
INPUT[16] => Ram32x32_BLOCK:inst.INPUT[16]
INPUT[17] => Ram32x32_BLOCK:inst.INPUT[17]
INPUT[18] => Ram32x32_BLOCK:inst.INPUT[18]
INPUT[19] => Ram32x32_BLOCK:inst.INPUT[19]
INPUT[20] => Ram32x32_BLOCK:inst.INPUT[20]
INPUT[21] => Ram32x32_BLOCK:inst.INPUT[21]
INPUT[22] => Ram32x32_BLOCK:inst.INPUT[22]
INPUT[23] => Ram32x32_BLOCK:inst.INPUT[23]
INPUT[24] => Ram32x32_BLOCK:inst.INPUT[24]
INPUT[25] => Ram32x32_BLOCK:inst.INPUT[25]
INPUT[26] => Ram32x32_BLOCK:inst.INPUT[26]
INPUT[27] => Ram32x32_BLOCK:inst.INPUT[27]
INPUT[28] => Ram32x32_BLOCK:inst.INPUT[28]
INPUT[29] => Ram32x32_BLOCK:inst.INPUT[29]
INPUT[30] => Ram32x32_BLOCK:inst.INPUT[30]
INPUT[31] => Ram32x32_BLOCK:inst.INPUT[31]
ADD[0] => DECODE-32BIT:inst2.IN[0]
ADD[1] => DECODE-32BIT:inst2.IN[1]
ADD[2] => DECODE-32BIT:inst2.IN[2]
ADD[3] => DECODE-32BIT:inst2.IN[3]
ADD[4] => DECODE-32BIT:inst2.IN[4]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst
OUTPUT[0] <= OUTPUT~31.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT~30.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT~29.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT~28.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT~27.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT~26.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT~25.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT~24.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT~23.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT~22.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT~21.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT~20.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT~19.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT~18.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT~17.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT~16.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT~15.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT~14.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT~13.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT~12.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT~11.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT~10.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT~9.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT~8.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT~0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_ENABLE => Ram32x16:inst2.WRITE_ENABLE
WRITE_ENABLE => Ram32x16:inst.WRITE_ENABLE
INPUT[0] => Ram32x16:inst2.INPUT[0]
INPUT[0] => Ram32x16:inst.INPUT[0]
INPUT[1] => Ram32x16:inst2.INPUT[1]
INPUT[1] => Ram32x16:inst.INPUT[1]
INPUT[2] => Ram32x16:inst2.INPUT[2]
INPUT[2] => Ram32x16:inst.INPUT[2]
INPUT[3] => Ram32x16:inst2.INPUT[3]
INPUT[3] => Ram32x16:inst.INPUT[3]
INPUT[4] => Ram32x16:inst2.INPUT[4]
INPUT[4] => Ram32x16:inst.INPUT[4]
INPUT[5] => Ram32x16:inst2.INPUT[5]
INPUT[5] => Ram32x16:inst.INPUT[5]
INPUT[6] => Ram32x16:inst2.INPUT[6]
INPUT[6] => Ram32x16:inst.INPUT[6]
INPUT[7] => Ram32x16:inst2.INPUT[7]
INPUT[7] => Ram32x16:inst.INPUT[7]
INPUT[8] => Ram32x16:inst2.INPUT[8]
INPUT[8] => Ram32x16:inst.INPUT[8]
INPUT[9] => Ram32x16:inst2.INPUT[9]
INPUT[9] => Ram32x16:inst.INPUT[9]
INPUT[10] => Ram32x16:inst2.INPUT[10]
INPUT[10] => Ram32x16:inst.INPUT[10]
INPUT[11] => Ram32x16:inst2.INPUT[11]
INPUT[11] => Ram32x16:inst.INPUT[11]
INPUT[12] => Ram32x16:inst2.INPUT[12]
INPUT[12] => Ram32x16:inst.INPUT[12]
INPUT[13] => Ram32x16:inst2.INPUT[13]
INPUT[13] => Ram32x16:inst.INPUT[13]
INPUT[14] => Ram32x16:inst2.INPUT[14]
INPUT[14] => Ram32x16:inst.INPUT[14]
INPUT[15] => Ram32x16:inst2.INPUT[15]
INPUT[15] => Ram32x16:inst.INPUT[15]
INPUT[16] => Ram32x16:inst2.INPUT[16]
INPUT[16] => Ram32x16:inst.INPUT[16]
INPUT[17] => Ram32x16:inst2.INPUT[17]
INPUT[17] => Ram32x16:inst.INPUT[17]
INPUT[18] => Ram32x16:inst2.INPUT[18]
INPUT[18] => Ram32x16:inst.INPUT[18]
INPUT[19] => Ram32x16:inst2.INPUT[19]
INPUT[19] => Ram32x16:inst.INPUT[19]
INPUT[20] => Ram32x16:inst2.INPUT[20]
INPUT[20] => Ram32x16:inst.INPUT[20]
INPUT[21] => Ram32x16:inst2.INPUT[21]
INPUT[21] => Ram32x16:inst.INPUT[21]
INPUT[22] => Ram32x16:inst2.INPUT[22]
INPUT[22] => Ram32x16:inst.INPUT[22]
INPUT[23] => Ram32x16:inst2.INPUT[23]
INPUT[23] => Ram32x16:inst.INPUT[23]
INPUT[24] => Ram32x16:inst2.INPUT[24]
INPUT[24] => Ram32x16:inst.INPUT[24]
INPUT[25] => Ram32x16:inst2.INPUT[25]
INPUT[25] => Ram32x16:inst.INPUT[25]
INPUT[26] => Ram32x16:inst2.INPUT[26]
INPUT[26] => Ram32x16:inst.INPUT[26]
INPUT[27] => Ram32x16:inst2.INPUT[27]
INPUT[27] => Ram32x16:inst.INPUT[27]
INPUT[28] => Ram32x16:inst2.INPUT[28]
INPUT[28] => Ram32x16:inst.INPUT[28]
INPUT[29] => Ram32x16:inst2.INPUT[29]
INPUT[29] => Ram32x16:inst.INPUT[29]
INPUT[30] => Ram32x16:inst2.INPUT[30]
INPUT[30] => Ram32x16:inst.INPUT[30]
INPUT[31] => Ram32x16:inst2.INPUT[31]
INPUT[31] => Ram32x16:inst.INPUT[31]
ROW_SELECT[0] => Ram32x16:inst2.ROW_SELECT[15]
ROW_SELECT[1] => Ram32x16:inst2.ROW_SELECT[14]
ROW_SELECT[2] => Ram32x16:inst2.ROW_SELECT[13]
ROW_SELECT[3] => Ram32x16:inst2.ROW_SELECT[12]
ROW_SELECT[4] => Ram32x16:inst2.ROW_SELECT[11]
ROW_SELECT[5] => Ram32x16:inst2.ROW_SELECT[10]
ROW_SELECT[6] => Ram32x16:inst2.ROW_SELECT[9]
ROW_SELECT[7] => Ram32x16:inst2.ROW_SELECT[8]
ROW_SELECT[8] => Ram32x16:inst2.ROW_SELECT[7]
ROW_SELECT[9] => Ram32x16:inst2.ROW_SELECT[6]
ROW_SELECT[10] => Ram32x16:inst2.ROW_SELECT[5]
ROW_SELECT[11] => Ram32x16:inst2.ROW_SELECT[4]
ROW_SELECT[12] => Ram32x16:inst2.ROW_SELECT[3]
ROW_SELECT[13] => Ram32x16:inst2.ROW_SELECT[2]
ROW_SELECT[14] => Ram32x16:inst2.ROW_SELECT[1]
ROW_SELECT[15] => Ram32x16:inst2.ROW_SELECT[0]
ROW_SELECT[16] => Ram32x16:inst.ROW_SELECT[15]
ROW_SELECT[17] => Ram32x16:inst.ROW_SELECT[14]
ROW_SELECT[18] => Ram32x16:inst.ROW_SELECT[13]
ROW_SELECT[19] => Ram32x16:inst.ROW_SELECT[12]
ROW_SELECT[20] => Ram32x16:inst.ROW_SELECT[11]
ROW_SELECT[21] => Ram32x16:inst.ROW_SELECT[10]
ROW_SELECT[22] => Ram32x16:inst.ROW_SELECT[9]
ROW_SELECT[23] => Ram32x16:inst.ROW_SELECT[8]
ROW_SELECT[24] => Ram32x16:inst.ROW_SELECT[7]
ROW_SELECT[25] => Ram32x16:inst.ROW_SELECT[6]
ROW_SELECT[26] => Ram32x16:inst.ROW_SELECT[5]
ROW_SELECT[27] => Ram32x16:inst.ROW_SELECT[4]
ROW_SELECT[28] => Ram32x16:inst.ROW_SELECT[3]
ROW_SELECT[29] => Ram32x16:inst.ROW_SELECT[2]
ROW_SELECT[30] => Ram32x16:inst.ROW_SELECT[1]
ROW_SELECT[31] => Ram32x16:inst.ROW_SELECT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2
OUTPUT[0] <= OUTPUT~31.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT~30.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT~29.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT~28.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT~27.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT~26.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT~25.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT~24.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT~23.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT~22.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT~21.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT~20.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT~19.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT~18.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT~17.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT~16.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT~15.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT~14.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT~13.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT~12.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT~11.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT~10.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT~9.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT~8.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT~0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_ENABLE => Ram32x4:inst2.WRITE_ENABLE
WRITE_ENABLE => Ram32x4:inst3.WRITE_ENABLE
WRITE_ENABLE => Ram32x4:inst4.WRITE_ENABLE
WRITE_ENABLE => Ram32x4:inst1.WRITE_ENABLE
INPUT[0] => Ram32x4:inst2.INPUT[0]
INPUT[0] => Ram32x4:inst3.INPUT[0]
INPUT[0] => Ram32x4:inst4.INPUT[0]
INPUT[0] => Ram32x4:inst1.INPUT[0]
INPUT[1] => Ram32x4:inst2.INPUT[1]
INPUT[1] => Ram32x4:inst3.INPUT[1]
INPUT[1] => Ram32x4:inst4.INPUT[1]
INPUT[1] => Ram32x4:inst1.INPUT[1]
INPUT[2] => Ram32x4:inst2.INPUT[2]
INPUT[2] => Ram32x4:inst3.INPUT[2]
INPUT[2] => Ram32x4:inst4.INPUT[2]
INPUT[2] => Ram32x4:inst1.INPUT[2]
INPUT[3] => Ram32x4:inst2.INPUT[3]
INPUT[3] => Ram32x4:inst3.INPUT[3]
INPUT[3] => Ram32x4:inst4.INPUT[3]
INPUT[3] => Ram32x4:inst1.INPUT[3]
INPUT[4] => Ram32x4:inst2.INPUT[4]
INPUT[4] => Ram32x4:inst3.INPUT[4]
INPUT[4] => Ram32x4:inst4.INPUT[4]
INPUT[4] => Ram32x4:inst1.INPUT[4]
INPUT[5] => Ram32x4:inst2.INPUT[5]
INPUT[5] => Ram32x4:inst3.INPUT[5]
INPUT[5] => Ram32x4:inst4.INPUT[5]
INPUT[5] => Ram32x4:inst1.INPUT[5]
INPUT[6] => Ram32x4:inst2.INPUT[6]
INPUT[6] => Ram32x4:inst3.INPUT[6]
INPUT[6] => Ram32x4:inst4.INPUT[6]
INPUT[6] => Ram32x4:inst1.INPUT[6]
INPUT[7] => Ram32x4:inst2.INPUT[7]
INPUT[7] => Ram32x4:inst3.INPUT[7]
INPUT[7] => Ram32x4:inst4.INPUT[7]
INPUT[7] => Ram32x4:inst1.INPUT[7]
INPUT[8] => Ram32x4:inst2.INPUT[8]
INPUT[8] => Ram32x4:inst3.INPUT[8]
INPUT[8] => Ram32x4:inst4.INPUT[8]
INPUT[8] => Ram32x4:inst1.INPUT[8]
INPUT[9] => Ram32x4:inst2.INPUT[9]
INPUT[9] => Ram32x4:inst3.INPUT[9]
INPUT[9] => Ram32x4:inst4.INPUT[9]
INPUT[9] => Ram32x4:inst1.INPUT[9]
INPUT[10] => Ram32x4:inst2.INPUT[10]
INPUT[10] => Ram32x4:inst3.INPUT[10]
INPUT[10] => Ram32x4:inst4.INPUT[10]
INPUT[10] => Ram32x4:inst1.INPUT[10]
INPUT[11] => Ram32x4:inst2.INPUT[11]
INPUT[11] => Ram32x4:inst3.INPUT[11]
INPUT[11] => Ram32x4:inst4.INPUT[11]
INPUT[11] => Ram32x4:inst1.INPUT[11]
INPUT[12] => Ram32x4:inst2.INPUT[12]
INPUT[12] => Ram32x4:inst3.INPUT[12]
INPUT[12] => Ram32x4:inst4.INPUT[12]
INPUT[12] => Ram32x4:inst1.INPUT[12]
INPUT[13] => Ram32x4:inst2.INPUT[13]
INPUT[13] => Ram32x4:inst3.INPUT[13]
INPUT[13] => Ram32x4:inst4.INPUT[13]
INPUT[13] => Ram32x4:inst1.INPUT[13]
INPUT[14] => Ram32x4:inst2.INPUT[14]
INPUT[14] => Ram32x4:inst3.INPUT[14]
INPUT[14] => Ram32x4:inst4.INPUT[14]
INPUT[14] => Ram32x4:inst1.INPUT[14]
INPUT[15] => Ram32x4:inst2.INPUT[15]
INPUT[15] => Ram32x4:inst3.INPUT[15]
INPUT[15] => Ram32x4:inst4.INPUT[15]
INPUT[15] => Ram32x4:inst1.INPUT[15]
INPUT[16] => Ram32x4:inst2.INPUT[16]
INPUT[16] => Ram32x4:inst3.INPUT[16]
INPUT[16] => Ram32x4:inst4.INPUT[16]
INPUT[16] => Ram32x4:inst1.INPUT[16]
INPUT[17] => Ram32x4:inst2.INPUT[17]
INPUT[17] => Ram32x4:inst3.INPUT[17]
INPUT[17] => Ram32x4:inst4.INPUT[17]
INPUT[17] => Ram32x4:inst1.INPUT[17]
INPUT[18] => Ram32x4:inst2.INPUT[18]
INPUT[18] => Ram32x4:inst3.INPUT[18]
INPUT[18] => Ram32x4:inst4.INPUT[18]
INPUT[18] => Ram32x4:inst1.INPUT[18]
INPUT[19] => Ram32x4:inst2.INPUT[19]
INPUT[19] => Ram32x4:inst3.INPUT[19]
INPUT[19] => Ram32x4:inst4.INPUT[19]
INPUT[19] => Ram32x4:inst1.INPUT[19]
INPUT[20] => Ram32x4:inst2.INPUT[20]
INPUT[20] => Ram32x4:inst3.INPUT[20]
INPUT[20] => Ram32x4:inst4.INPUT[20]
INPUT[20] => Ram32x4:inst1.INPUT[20]
INPUT[21] => Ram32x4:inst2.INPUT[21]
INPUT[21] => Ram32x4:inst3.INPUT[21]
INPUT[21] => Ram32x4:inst4.INPUT[21]
INPUT[21] => Ram32x4:inst1.INPUT[21]
INPUT[22] => Ram32x4:inst2.INPUT[22]
INPUT[22] => Ram32x4:inst3.INPUT[22]
INPUT[22] => Ram32x4:inst4.INPUT[22]
INPUT[22] => Ram32x4:inst1.INPUT[22]
INPUT[23] => Ram32x4:inst2.INPUT[23]
INPUT[23] => Ram32x4:inst3.INPUT[23]
INPUT[23] => Ram32x4:inst4.INPUT[23]
INPUT[23] => Ram32x4:inst1.INPUT[23]
INPUT[24] => Ram32x4:inst2.INPUT[24]
INPUT[24] => Ram32x4:inst3.INPUT[24]
INPUT[24] => Ram32x4:inst4.INPUT[24]
INPUT[24] => Ram32x4:inst1.INPUT[24]
INPUT[25] => Ram32x4:inst2.INPUT[25]
INPUT[25] => Ram32x4:inst3.INPUT[25]
INPUT[25] => Ram32x4:inst4.INPUT[25]
INPUT[25] => Ram32x4:inst1.INPUT[25]
INPUT[26] => Ram32x4:inst2.INPUT[26]
INPUT[26] => Ram32x4:inst3.INPUT[26]
INPUT[26] => Ram32x4:inst4.INPUT[26]
INPUT[26] => Ram32x4:inst1.INPUT[26]
INPUT[27] => Ram32x4:inst2.INPUT[27]
INPUT[27] => Ram32x4:inst3.INPUT[27]
INPUT[27] => Ram32x4:inst4.INPUT[27]
INPUT[27] => Ram32x4:inst1.INPUT[27]
INPUT[28] => Ram32x4:inst2.INPUT[28]
INPUT[28] => Ram32x4:inst3.INPUT[28]
INPUT[28] => Ram32x4:inst4.INPUT[28]
INPUT[28] => Ram32x4:inst1.INPUT[28]
INPUT[29] => Ram32x4:inst2.INPUT[29]
INPUT[29] => Ram32x4:inst3.INPUT[29]
INPUT[29] => Ram32x4:inst4.INPUT[29]
INPUT[29] => Ram32x4:inst1.INPUT[29]
INPUT[30] => Ram32x4:inst2.INPUT[30]
INPUT[30] => Ram32x4:inst3.INPUT[30]
INPUT[30] => Ram32x4:inst4.INPUT[30]
INPUT[30] => Ram32x4:inst1.INPUT[30]
INPUT[31] => Ram32x4:inst2.INPUT[31]
INPUT[31] => Ram32x4:inst3.INPUT[31]
INPUT[31] => Ram32x4:inst4.INPUT[31]
INPUT[31] => Ram32x4:inst1.INPUT[31]
ROW_SELECT[15] => Ram32x4:inst1.ROW_SELECT[0]
ROW_SELECT[14] => Ram32x4:inst1.ROW_SELECT[1]
ROW_SELECT[13] => Ram32x4:inst1.ROW_SELECT[2]
ROW_SELECT[12] => Ram32x4:inst1.ROW_SELECT[3]
ROW_SELECT[11] => Ram32x4:inst2.ROW_SELECT[0]
ROW_SELECT[10] => Ram32x4:inst2.ROW_SELECT[1]
ROW_SELECT[9] => Ram32x4:inst2.ROW_SELECT[2]
ROW_SELECT[8] => Ram32x4:inst2.ROW_SELECT[3]
ROW_SELECT[7] => Ram32x4:inst3.ROW_SELECT[0]
ROW_SELECT[6] => Ram32x4:inst3.ROW_SELECT[1]
ROW_SELECT[5] => Ram32x4:inst3.ROW_SELECT[2]
ROW_SELECT[4] => Ram32x4:inst3.ROW_SELECT[3]
ROW_SELECT[3] => Ram32x4:inst4.ROW_SELECT[0]
ROW_SELECT[2] => Ram32x4:inst4.ROW_SELECT[1]
ROW_SELECT[1] => Ram32x4:inst4.ROW_SELECT[2]
ROW_SELECT[0] => Ram32x4:inst4.ROW_SELECT[3]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst2|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst
OUTPUT[0] <= OUTPUT~31.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT~30.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT~29.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT~28.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT~27.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT~26.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT~25.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT~24.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT~23.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT~22.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT~21.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT~20.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT~19.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT~18.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT~17.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT~16.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT~15.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT~14.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT~13.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT~12.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT~11.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT~10.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT~9.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT~8.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT~7.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT~6.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT~5.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT~4.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT~3.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT~2.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT~1.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT~0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_ENABLE => Ram32x4:inst2.WRITE_ENABLE
WRITE_ENABLE => Ram32x4:inst3.WRITE_ENABLE
WRITE_ENABLE => Ram32x4:inst4.WRITE_ENABLE
WRITE_ENABLE => Ram32x4:inst1.WRITE_ENABLE
INPUT[0] => Ram32x4:inst2.INPUT[0]
INPUT[0] => Ram32x4:inst3.INPUT[0]
INPUT[0] => Ram32x4:inst4.INPUT[0]
INPUT[0] => Ram32x4:inst1.INPUT[0]
INPUT[1] => Ram32x4:inst2.INPUT[1]
INPUT[1] => Ram32x4:inst3.INPUT[1]
INPUT[1] => Ram32x4:inst4.INPUT[1]
INPUT[1] => Ram32x4:inst1.INPUT[1]
INPUT[2] => Ram32x4:inst2.INPUT[2]
INPUT[2] => Ram32x4:inst3.INPUT[2]
INPUT[2] => Ram32x4:inst4.INPUT[2]
INPUT[2] => Ram32x4:inst1.INPUT[2]
INPUT[3] => Ram32x4:inst2.INPUT[3]
INPUT[3] => Ram32x4:inst3.INPUT[3]
INPUT[3] => Ram32x4:inst4.INPUT[3]
INPUT[3] => Ram32x4:inst1.INPUT[3]
INPUT[4] => Ram32x4:inst2.INPUT[4]
INPUT[4] => Ram32x4:inst3.INPUT[4]
INPUT[4] => Ram32x4:inst4.INPUT[4]
INPUT[4] => Ram32x4:inst1.INPUT[4]
INPUT[5] => Ram32x4:inst2.INPUT[5]
INPUT[5] => Ram32x4:inst3.INPUT[5]
INPUT[5] => Ram32x4:inst4.INPUT[5]
INPUT[5] => Ram32x4:inst1.INPUT[5]
INPUT[6] => Ram32x4:inst2.INPUT[6]
INPUT[6] => Ram32x4:inst3.INPUT[6]
INPUT[6] => Ram32x4:inst4.INPUT[6]
INPUT[6] => Ram32x4:inst1.INPUT[6]
INPUT[7] => Ram32x4:inst2.INPUT[7]
INPUT[7] => Ram32x4:inst3.INPUT[7]
INPUT[7] => Ram32x4:inst4.INPUT[7]
INPUT[7] => Ram32x4:inst1.INPUT[7]
INPUT[8] => Ram32x4:inst2.INPUT[8]
INPUT[8] => Ram32x4:inst3.INPUT[8]
INPUT[8] => Ram32x4:inst4.INPUT[8]
INPUT[8] => Ram32x4:inst1.INPUT[8]
INPUT[9] => Ram32x4:inst2.INPUT[9]
INPUT[9] => Ram32x4:inst3.INPUT[9]
INPUT[9] => Ram32x4:inst4.INPUT[9]
INPUT[9] => Ram32x4:inst1.INPUT[9]
INPUT[10] => Ram32x4:inst2.INPUT[10]
INPUT[10] => Ram32x4:inst3.INPUT[10]
INPUT[10] => Ram32x4:inst4.INPUT[10]
INPUT[10] => Ram32x4:inst1.INPUT[10]
INPUT[11] => Ram32x4:inst2.INPUT[11]
INPUT[11] => Ram32x4:inst3.INPUT[11]
INPUT[11] => Ram32x4:inst4.INPUT[11]
INPUT[11] => Ram32x4:inst1.INPUT[11]
INPUT[12] => Ram32x4:inst2.INPUT[12]
INPUT[12] => Ram32x4:inst3.INPUT[12]
INPUT[12] => Ram32x4:inst4.INPUT[12]
INPUT[12] => Ram32x4:inst1.INPUT[12]
INPUT[13] => Ram32x4:inst2.INPUT[13]
INPUT[13] => Ram32x4:inst3.INPUT[13]
INPUT[13] => Ram32x4:inst4.INPUT[13]
INPUT[13] => Ram32x4:inst1.INPUT[13]
INPUT[14] => Ram32x4:inst2.INPUT[14]
INPUT[14] => Ram32x4:inst3.INPUT[14]
INPUT[14] => Ram32x4:inst4.INPUT[14]
INPUT[14] => Ram32x4:inst1.INPUT[14]
INPUT[15] => Ram32x4:inst2.INPUT[15]
INPUT[15] => Ram32x4:inst3.INPUT[15]
INPUT[15] => Ram32x4:inst4.INPUT[15]
INPUT[15] => Ram32x4:inst1.INPUT[15]
INPUT[16] => Ram32x4:inst2.INPUT[16]
INPUT[16] => Ram32x4:inst3.INPUT[16]
INPUT[16] => Ram32x4:inst4.INPUT[16]
INPUT[16] => Ram32x4:inst1.INPUT[16]
INPUT[17] => Ram32x4:inst2.INPUT[17]
INPUT[17] => Ram32x4:inst3.INPUT[17]
INPUT[17] => Ram32x4:inst4.INPUT[17]
INPUT[17] => Ram32x4:inst1.INPUT[17]
INPUT[18] => Ram32x4:inst2.INPUT[18]
INPUT[18] => Ram32x4:inst3.INPUT[18]
INPUT[18] => Ram32x4:inst4.INPUT[18]
INPUT[18] => Ram32x4:inst1.INPUT[18]
INPUT[19] => Ram32x4:inst2.INPUT[19]
INPUT[19] => Ram32x4:inst3.INPUT[19]
INPUT[19] => Ram32x4:inst4.INPUT[19]
INPUT[19] => Ram32x4:inst1.INPUT[19]
INPUT[20] => Ram32x4:inst2.INPUT[20]
INPUT[20] => Ram32x4:inst3.INPUT[20]
INPUT[20] => Ram32x4:inst4.INPUT[20]
INPUT[20] => Ram32x4:inst1.INPUT[20]
INPUT[21] => Ram32x4:inst2.INPUT[21]
INPUT[21] => Ram32x4:inst3.INPUT[21]
INPUT[21] => Ram32x4:inst4.INPUT[21]
INPUT[21] => Ram32x4:inst1.INPUT[21]
INPUT[22] => Ram32x4:inst2.INPUT[22]
INPUT[22] => Ram32x4:inst3.INPUT[22]
INPUT[22] => Ram32x4:inst4.INPUT[22]
INPUT[22] => Ram32x4:inst1.INPUT[22]
INPUT[23] => Ram32x4:inst2.INPUT[23]
INPUT[23] => Ram32x4:inst3.INPUT[23]
INPUT[23] => Ram32x4:inst4.INPUT[23]
INPUT[23] => Ram32x4:inst1.INPUT[23]
INPUT[24] => Ram32x4:inst2.INPUT[24]
INPUT[24] => Ram32x4:inst3.INPUT[24]
INPUT[24] => Ram32x4:inst4.INPUT[24]
INPUT[24] => Ram32x4:inst1.INPUT[24]
INPUT[25] => Ram32x4:inst2.INPUT[25]
INPUT[25] => Ram32x4:inst3.INPUT[25]
INPUT[25] => Ram32x4:inst4.INPUT[25]
INPUT[25] => Ram32x4:inst1.INPUT[25]
INPUT[26] => Ram32x4:inst2.INPUT[26]
INPUT[26] => Ram32x4:inst3.INPUT[26]
INPUT[26] => Ram32x4:inst4.INPUT[26]
INPUT[26] => Ram32x4:inst1.INPUT[26]
INPUT[27] => Ram32x4:inst2.INPUT[27]
INPUT[27] => Ram32x4:inst3.INPUT[27]
INPUT[27] => Ram32x4:inst4.INPUT[27]
INPUT[27] => Ram32x4:inst1.INPUT[27]
INPUT[28] => Ram32x4:inst2.INPUT[28]
INPUT[28] => Ram32x4:inst3.INPUT[28]
INPUT[28] => Ram32x4:inst4.INPUT[28]
INPUT[28] => Ram32x4:inst1.INPUT[28]
INPUT[29] => Ram32x4:inst2.INPUT[29]
INPUT[29] => Ram32x4:inst3.INPUT[29]
INPUT[29] => Ram32x4:inst4.INPUT[29]
INPUT[29] => Ram32x4:inst1.INPUT[29]
INPUT[30] => Ram32x4:inst2.INPUT[30]
INPUT[30] => Ram32x4:inst3.INPUT[30]
INPUT[30] => Ram32x4:inst4.INPUT[30]
INPUT[30] => Ram32x4:inst1.INPUT[30]
INPUT[31] => Ram32x4:inst2.INPUT[31]
INPUT[31] => Ram32x4:inst3.INPUT[31]
INPUT[31] => Ram32x4:inst4.INPUT[31]
INPUT[31] => Ram32x4:inst1.INPUT[31]
ROW_SELECT[15] => Ram32x4:inst1.ROW_SELECT[0]
ROW_SELECT[14] => Ram32x4:inst1.ROW_SELECT[1]
ROW_SELECT[13] => Ram32x4:inst1.ROW_SELECT[2]
ROW_SELECT[12] => Ram32x4:inst1.ROW_SELECT[3]
ROW_SELECT[11] => Ram32x4:inst2.ROW_SELECT[0]
ROW_SELECT[10] => Ram32x4:inst2.ROW_SELECT[1]
ROW_SELECT[9] => Ram32x4:inst2.ROW_SELECT[2]
ROW_SELECT[8] => Ram32x4:inst2.ROW_SELECT[3]
ROW_SELECT[7] => Ram32x4:inst3.ROW_SELECT[0]
ROW_SELECT[6] => Ram32x4:inst3.ROW_SELECT[1]
ROW_SELECT[5] => Ram32x4:inst3.ROW_SELECT[2]
ROW_SELECT[4] => Ram32x4:inst3.ROW_SELECT[3]
ROW_SELECT[3] => Ram32x4:inst4.ROW_SELECT[0]
ROW_SELECT[2] => Ram32x4:inst4.ROW_SELECT[1]
ROW_SELECT[1] => Ram32x4:inst4.ROW_SELECT[2]
ROW_SELECT[0] => Ram32x4:inst4.ROW_SELECT[3]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst2|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst3|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst4|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1
SO0[0] <= SO0~31.DB_MAX_OUTPUT_PORT_TYPE
SO0[1] <= SO0~30.DB_MAX_OUTPUT_PORT_TYPE
SO0[2] <= SO0~29.DB_MAX_OUTPUT_PORT_TYPE
SO0[3] <= SO0~28.DB_MAX_OUTPUT_PORT_TYPE
SO0[4] <= SO0~27.DB_MAX_OUTPUT_PORT_TYPE
SO0[5] <= SO0~26.DB_MAX_OUTPUT_PORT_TYPE
SO0[6] <= SO0~25.DB_MAX_OUTPUT_PORT_TYPE
SO0[7] <= SO0~24.DB_MAX_OUTPUT_PORT_TYPE
SO0[8] <= SO0~23.DB_MAX_OUTPUT_PORT_TYPE
SO0[9] <= SO0~22.DB_MAX_OUTPUT_PORT_TYPE
SO0[10] <= SO0~21.DB_MAX_OUTPUT_PORT_TYPE
SO0[11] <= SO0~20.DB_MAX_OUTPUT_PORT_TYPE
SO0[12] <= SO0~19.DB_MAX_OUTPUT_PORT_TYPE
SO0[13] <= SO0~18.DB_MAX_OUTPUT_PORT_TYPE
SO0[14] <= SO0~17.DB_MAX_OUTPUT_PORT_TYPE
SO0[15] <= SO0~16.DB_MAX_OUTPUT_PORT_TYPE
SO0[16] <= SO0~15.DB_MAX_OUTPUT_PORT_TYPE
SO0[17] <= SO0~14.DB_MAX_OUTPUT_PORT_TYPE
SO0[18] <= SO0~13.DB_MAX_OUTPUT_PORT_TYPE
SO0[19] <= SO0~12.DB_MAX_OUTPUT_PORT_TYPE
SO0[20] <= SO0~11.DB_MAX_OUTPUT_PORT_TYPE
SO0[21] <= SO0~10.DB_MAX_OUTPUT_PORT_TYPE
SO0[22] <= SO0~9.DB_MAX_OUTPUT_PORT_TYPE
SO0[23] <= SO0~8.DB_MAX_OUTPUT_PORT_TYPE
SO0[24] <= SO0~7.DB_MAX_OUTPUT_PORT_TYPE
SO0[25] <= SO0~6.DB_MAX_OUTPUT_PORT_TYPE
SO0[26] <= SO0~5.DB_MAX_OUTPUT_PORT_TYPE
SO0[27] <= SO0~4.DB_MAX_OUTPUT_PORT_TYPE
SO0[28] <= SO0~3.DB_MAX_OUTPUT_PORT_TYPE
SO0[29] <= SO0~2.DB_MAX_OUTPUT_PORT_TYPE
SO0[30] <= SO0~1.DB_MAX_OUTPUT_PORT_TYPE
SO0[31] <= SO0~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_SELECT[0] => 32BIT-RAMCELL:inst4.ROW_SELECT
ROW_SELECT[1] => 32BIT-RAMCELL:inst3.ROW_SELECT
ROW_SELECT[2] => 32BIT-RAMCELL:inst2.ROW_SELECT
ROW_SELECT[3] => 32BIT-RAMCELL:inst.ROW_SELECT
WRITE_ENABLE => 32BIT-RAMCELL:inst.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst2.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst3.Write_Enable
WRITE_ENABLE => 32BIT-RAMCELL:inst4.Write_Enable
INPUT[0] => 32BIT-RAMCELL:inst.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst2.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst3.INPUT[0]
INPUT[0] => 32BIT-RAMCELL:inst4.INPUT[0]
INPUT[1] => 32BIT-RAMCELL:inst.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst2.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst3.INPUT[1]
INPUT[1] => 32BIT-RAMCELL:inst4.INPUT[1]
INPUT[2] => 32BIT-RAMCELL:inst.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst2.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst3.INPUT[2]
INPUT[2] => 32BIT-RAMCELL:inst4.INPUT[2]
INPUT[3] => 32BIT-RAMCELL:inst.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst2.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst3.INPUT[3]
INPUT[3] => 32BIT-RAMCELL:inst4.INPUT[3]
INPUT[4] => 32BIT-RAMCELL:inst.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst2.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst3.INPUT[4]
INPUT[4] => 32BIT-RAMCELL:inst4.INPUT[4]
INPUT[5] => 32BIT-RAMCELL:inst.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst2.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst3.INPUT[5]
INPUT[5] => 32BIT-RAMCELL:inst4.INPUT[5]
INPUT[6] => 32BIT-RAMCELL:inst.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst2.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst3.INPUT[6]
INPUT[6] => 32BIT-RAMCELL:inst4.INPUT[6]
INPUT[7] => 32BIT-RAMCELL:inst.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst2.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst3.INPUT[7]
INPUT[7] => 32BIT-RAMCELL:inst4.INPUT[7]
INPUT[8] => 32BIT-RAMCELL:inst.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst2.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst3.INPUT[8]
INPUT[8] => 32BIT-RAMCELL:inst4.INPUT[8]
INPUT[9] => 32BIT-RAMCELL:inst.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst2.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst3.INPUT[9]
INPUT[9] => 32BIT-RAMCELL:inst4.INPUT[9]
INPUT[10] => 32BIT-RAMCELL:inst.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst2.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst3.INPUT[10]
INPUT[10] => 32BIT-RAMCELL:inst4.INPUT[10]
INPUT[11] => 32BIT-RAMCELL:inst.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst2.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst3.INPUT[11]
INPUT[11] => 32BIT-RAMCELL:inst4.INPUT[11]
INPUT[12] => 32BIT-RAMCELL:inst.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst2.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst3.INPUT[12]
INPUT[12] => 32BIT-RAMCELL:inst4.INPUT[12]
INPUT[13] => 32BIT-RAMCELL:inst.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst2.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst3.INPUT[13]
INPUT[13] => 32BIT-RAMCELL:inst4.INPUT[13]
INPUT[14] => 32BIT-RAMCELL:inst.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst2.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst3.INPUT[14]
INPUT[14] => 32BIT-RAMCELL:inst4.INPUT[14]
INPUT[15] => 32BIT-RAMCELL:inst.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst2.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst3.INPUT[15]
INPUT[15] => 32BIT-RAMCELL:inst4.INPUT[15]
INPUT[16] => 32BIT-RAMCELL:inst.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst2.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst3.INPUT[16]
INPUT[16] => 32BIT-RAMCELL:inst4.INPUT[16]
INPUT[17] => 32BIT-RAMCELL:inst.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst2.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst3.INPUT[17]
INPUT[17] => 32BIT-RAMCELL:inst4.INPUT[17]
INPUT[18] => 32BIT-RAMCELL:inst.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst2.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst3.INPUT[18]
INPUT[18] => 32BIT-RAMCELL:inst4.INPUT[18]
INPUT[19] => 32BIT-RAMCELL:inst.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst2.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst3.INPUT[19]
INPUT[19] => 32BIT-RAMCELL:inst4.INPUT[19]
INPUT[20] => 32BIT-RAMCELL:inst.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst2.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst3.INPUT[20]
INPUT[20] => 32BIT-RAMCELL:inst4.INPUT[20]
INPUT[21] => 32BIT-RAMCELL:inst.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst2.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst3.INPUT[21]
INPUT[21] => 32BIT-RAMCELL:inst4.INPUT[21]
INPUT[22] => 32BIT-RAMCELL:inst.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst2.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst3.INPUT[22]
INPUT[22] => 32BIT-RAMCELL:inst4.INPUT[22]
INPUT[23] => 32BIT-RAMCELL:inst.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst2.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst3.INPUT[23]
INPUT[23] => 32BIT-RAMCELL:inst4.INPUT[23]
INPUT[24] => 32BIT-RAMCELL:inst.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst2.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst3.INPUT[24]
INPUT[24] => 32BIT-RAMCELL:inst4.INPUT[24]
INPUT[25] => 32BIT-RAMCELL:inst.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst2.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst3.INPUT[25]
INPUT[25] => 32BIT-RAMCELL:inst4.INPUT[25]
INPUT[26] => 32BIT-RAMCELL:inst.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst2.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst3.INPUT[26]
INPUT[26] => 32BIT-RAMCELL:inst4.INPUT[26]
INPUT[27] => 32BIT-RAMCELL:inst.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst2.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst3.INPUT[27]
INPUT[27] => 32BIT-RAMCELL:inst4.INPUT[27]
INPUT[28] => 32BIT-RAMCELL:inst.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst2.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst3.INPUT[28]
INPUT[28] => 32BIT-RAMCELL:inst4.INPUT[28]
INPUT[29] => 32BIT-RAMCELL:inst.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst2.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst3.INPUT[29]
INPUT[29] => 32BIT-RAMCELL:inst4.INPUT[29]
INPUT[30] => 32BIT-RAMCELL:inst.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst2.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst3.INPUT[30]
INPUT[30] => 32BIT-RAMCELL:inst4.INPUT[30]
INPUT[31] => 32BIT-RAMCELL:inst.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst2.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst3.INPUT[31]
INPUT[31] => 32BIT-RAMCELL:inst4.INPUT[31]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst2|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst3|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4
OUTPUT[0] <= 16BIT_RAMCELL:inst1.OUTPUT[15]
OUTPUT[1] <= 16BIT_RAMCELL:inst1.OUTPUT[14]
OUTPUT[2] <= 16BIT_RAMCELL:inst1.OUTPUT[13]
OUTPUT[3] <= 16BIT_RAMCELL:inst1.OUTPUT[12]
OUTPUT[4] <= 16BIT_RAMCELL:inst1.OUTPUT[11]
OUTPUT[5] <= 16BIT_RAMCELL:inst1.OUTPUT[10]
OUTPUT[6] <= 16BIT_RAMCELL:inst1.OUTPUT[9]
OUTPUT[7] <= 16BIT_RAMCELL:inst1.OUTPUT[8]
OUTPUT[8] <= 16BIT_RAMCELL:inst1.OUTPUT[7]
OUTPUT[9] <= 16BIT_RAMCELL:inst1.OUTPUT[6]
OUTPUT[10] <= 16BIT_RAMCELL:inst1.OUTPUT[5]
OUTPUT[11] <= 16BIT_RAMCELL:inst1.OUTPUT[4]
OUTPUT[12] <= 16BIT_RAMCELL:inst1.OUTPUT[3]
OUTPUT[13] <= 16BIT_RAMCELL:inst1.OUTPUT[2]
OUTPUT[14] <= 16BIT_RAMCELL:inst1.OUTPUT[1]
OUTPUT[15] <= 16BIT_RAMCELL:inst1.OUTPUT[0]
OUTPUT[16] <= 16BIT_RAMCELL:inst.OUTPUT[15]
OUTPUT[17] <= 16BIT_RAMCELL:inst.OUTPUT[14]
OUTPUT[18] <= 16BIT_RAMCELL:inst.OUTPUT[13]
OUTPUT[19] <= 16BIT_RAMCELL:inst.OUTPUT[12]
OUTPUT[20] <= 16BIT_RAMCELL:inst.OUTPUT[11]
OUTPUT[21] <= 16BIT_RAMCELL:inst.OUTPUT[10]
OUTPUT[22] <= 16BIT_RAMCELL:inst.OUTPUT[9]
OUTPUT[23] <= 16BIT_RAMCELL:inst.OUTPUT[8]
OUTPUT[24] <= 16BIT_RAMCELL:inst.OUTPUT[7]
OUTPUT[25] <= 16BIT_RAMCELL:inst.OUTPUT[6]
OUTPUT[26] <= 16BIT_RAMCELL:inst.OUTPUT[5]
OUTPUT[27] <= 16BIT_RAMCELL:inst.OUTPUT[4]
OUTPUT[28] <= 16BIT_RAMCELL:inst.OUTPUT[3]
OUTPUT[29] <= 16BIT_RAMCELL:inst.OUTPUT[2]
OUTPUT[30] <= 16BIT_RAMCELL:inst.OUTPUT[1]
OUTPUT[31] <= 16BIT_RAMCELL:inst.OUTPUT[0]
ROW_SELECT => 16BIT_RAMCELL:inst1.ROW_SELECT
ROW_SELECT => 16BIT_RAMCELL:inst.ROW_SELECT
Write_Enable => 16BIT_RAMCELL:inst1.Write_Enable
Write_Enable => 16BIT_RAMCELL:inst.Write_Enable
INPUT[0] => 16BIT_RAMCELL:inst1.INPUT[15]
INPUT[1] => 16BIT_RAMCELL:inst1.INPUT[14]
INPUT[2] => 16BIT_RAMCELL:inst1.INPUT[13]
INPUT[3] => 16BIT_RAMCELL:inst1.INPUT[12]
INPUT[4] => 16BIT_RAMCELL:inst1.INPUT[11]
INPUT[5] => 16BIT_RAMCELL:inst1.INPUT[10]
INPUT[6] => 16BIT_RAMCELL:inst1.INPUT[9]
INPUT[7] => 16BIT_RAMCELL:inst1.INPUT[8]
INPUT[8] => 16BIT_RAMCELL:inst1.INPUT[7]
INPUT[9] => 16BIT_RAMCELL:inst1.INPUT[6]
INPUT[10] => 16BIT_RAMCELL:inst1.INPUT[5]
INPUT[11] => 16BIT_RAMCELL:inst1.INPUT[4]
INPUT[12] => 16BIT_RAMCELL:inst1.INPUT[3]
INPUT[13] => 16BIT_RAMCELL:inst1.INPUT[2]
INPUT[14] => 16BIT_RAMCELL:inst1.INPUT[1]
INPUT[15] => 16BIT_RAMCELL:inst1.INPUT[0]
INPUT[16] => 16BIT_RAMCELL:inst.INPUT[15]
INPUT[17] => 16BIT_RAMCELL:inst.INPUT[14]
INPUT[18] => 16BIT_RAMCELL:inst.INPUT[13]
INPUT[19] => 16BIT_RAMCELL:inst.INPUT[12]
INPUT[20] => 16BIT_RAMCELL:inst.INPUT[11]
INPUT[21] => 16BIT_RAMCELL:inst.INPUT[10]
INPUT[22] => 16BIT_RAMCELL:inst.INPUT[9]
INPUT[23] => 16BIT_RAMCELL:inst.INPUT[8]
INPUT[24] => 16BIT_RAMCELL:inst.INPUT[7]
INPUT[25] => 16BIT_RAMCELL:inst.INPUT[6]
INPUT[26] => 16BIT_RAMCELL:inst.INPUT[5]
INPUT[27] => 16BIT_RAMCELL:inst.INPUT[4]
INPUT[28] => 16BIT_RAMCELL:inst.INPUT[3]
INPUT[29] => 16BIT_RAMCELL:inst.INPUT[2]
INPUT[30] => 16BIT_RAMCELL:inst.INPUT[1]
INPUT[31] => 16BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst1|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst
OUTPUT[0] <= 4BIT_RAMCELL:inst3.OUT[3]
OUTPUT[1] <= 4BIT_RAMCELL:inst3.OUT[2]
OUTPUT[2] <= 4BIT_RAMCELL:inst3.OUT[1]
OUTPUT[3] <= 4BIT_RAMCELL:inst3.OUT[0]
OUTPUT[4] <= 4BIT_RAMCELL:inst2.OUT[3]
OUTPUT[5] <= 4BIT_RAMCELL:inst2.OUT[2]
OUTPUT[6] <= 4BIT_RAMCELL:inst2.OUT[1]
OUTPUT[7] <= 4BIT_RAMCELL:inst2.OUT[0]
OUTPUT[8] <= 4BIT_RAMCELL:inst1.OUT[3]
OUTPUT[9] <= 4BIT_RAMCELL:inst1.OUT[2]
OUTPUT[10] <= 4BIT_RAMCELL:inst1.OUT[1]
OUTPUT[11] <= 4BIT_RAMCELL:inst1.OUT[0]
OUTPUT[12] <= 4BIT_RAMCELL:inst.OUT[3]
OUTPUT[13] <= 4BIT_RAMCELL:inst.OUT[2]
OUTPUT[14] <= 4BIT_RAMCELL:inst.OUT[1]
OUTPUT[15] <= 4BIT_RAMCELL:inst.OUT[0]
ROW_SELECT => 4BIT_RAMCELL:inst.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst2.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst3.ROW_SELECT
ROW_SELECT => 4BIT_RAMCELL:inst1.ROW_SELECT
Write_Enable => 4BIT_RAMCELL:inst.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst2.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst3.Write_Enable
Write_Enable => 4BIT_RAMCELL:inst1.Write_Enable
INPUT[0] => 4BIT_RAMCELL:inst3.INPUT[3]
INPUT[1] => 4BIT_RAMCELL:inst3.INPUT[2]
INPUT[2] => 4BIT_RAMCELL:inst3.INPUT[1]
INPUT[3] => 4BIT_RAMCELL:inst3.INPUT[0]
INPUT[4] => 4BIT_RAMCELL:inst2.INPUT[3]
INPUT[5] => 4BIT_RAMCELL:inst2.INPUT[2]
INPUT[6] => 4BIT_RAMCELL:inst2.INPUT[1]
INPUT[7] => 4BIT_RAMCELL:inst2.INPUT[0]
INPUT[8] => 4BIT_RAMCELL:inst1.INPUT[3]
INPUT[9] => 4BIT_RAMCELL:inst1.INPUT[2]
INPUT[10] => 4BIT_RAMCELL:inst1.INPUT[1]
INPUT[11] => 4BIT_RAMCELL:inst1.INPUT[0]
INPUT[12] => 4BIT_RAMCELL:inst.INPUT[3]
INPUT[13] => 4BIT_RAMCELL:inst.INPUT[2]
INPUT[14] => 4BIT_RAMCELL:inst.INPUT[1]
INPUT[15] => 4BIT_RAMCELL:inst.INPUT[0]


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst2|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst3|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1
OUT[0] <= RamCell:inst1.OUTPUT
OUT[1] <= RamCell:inst2.OUTPUT
OUT[2] <= RamCell:inst3.OUTPUT
OUT[3] <= RamCell:inst.OUTPUT
ROW_SELECT => RamCell:inst.Row_Select
ROW_SELECT => RamCell:inst3.Row_Select
ROW_SELECT => RamCell:inst2.Row_Select
ROW_SELECT => RamCell:inst1.Row_Select
INPUT[0] => RamCell:inst1.INPUT
INPUT[1] => RamCell:inst2.INPUT
INPUT[2] => RamCell:inst3.INPUT
INPUT[3] => RamCell:inst.INPUT
Write_Enable => RamCell:inst.Write-Enable
Write_Enable => RamCell:inst3.Write-Enable
Write_Enable => RamCell:inst2.Write-Enable
Write_Enable => RamCell:inst1.Write-Enable


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst3
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst2
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|Ram32x32_BLOCK:inst|Ram32x16:inst|Ram32x4:inst1|32BIT-RAMCELL:inst4|16BIT_RAMCELL:inst|4BIT_RAMCELL:inst1|RamCell:inst1
OUTPUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE
INPUT => inst1.DATAIN
Row_Select => inst3.IN0
Row_Select => inst2.OE
Write-Enable => inst3.IN1


|STACK|Ram32x32:inst6|DECODE-32BIT:inst2
OUT[0] <= OUTPUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUTPUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUTPUT[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUTPUT[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUTPUT[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUTPUT[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUTPUT[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUTPUT[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUTPUT[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUTPUT[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUTPUT[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUTPUT[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUTPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUTPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUTPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUTPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= OUTPUT[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= OUTPUT[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= OUTPUT[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= OUTPUT[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= OUTPUT[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= OUTPUT[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= OUTPUT[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= OUTPUT[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= OUTPUT[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= OUTPUT[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= OUTPUT[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= OUTPUT[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= OUTPUT[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= OUTPUT[29].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= OUTPUT[30].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= OUTPUT[31].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Decode:inst1.IN[0]
IN[0] => Decode:inst.IN[0]
IN[1] => Decode:inst1.IN[1]
IN[1] => Decode:inst.IN[1]
IN[2] => Decode:inst1.IN[2]
IN[2] => Decode:inst.IN[2]
IN[3] => Decode:inst1.IN[3]
IN[3] => Decode:inst.IN[3]
IN[4] => inst2.IN0
IN[4] => Decode:inst.ENABLE


|STACK|Ram32x32:inst6|DECODE-32BIT:inst2|Decode:inst1
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|STACK|Ram32x32:inst6|DECODE-32BIT:inst2|Decode:inst1|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|STACK|Ram32x32:inst6|DECODE-32BIT:inst2|Decode:inst
OUTPUT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => 74154:inst.A
IN[1] => 74154:inst.B
IN[2] => 74154:inst.C
IN[3] => 74154:inst.D
ENABLE => 74154:inst.G1N
ENABLE => 74154:inst.G2N


|STACK|Ram32x32:inst6|DECODE-32BIT:inst2|Decode:inst|74154:inst
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


