{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"Cycle Accurate Simulation","level":1},{"metadata":{},"cell_type":"markdown","source":"I'll start with a short demonstration of the simulator followed by some of the internal details.\n\nFirst of all we need something to simulate.  To keep things simple it'll be an basic up-down counter.\n\nTo start we define the input and output interfaces to the counter using the syntax extension."},{"metadata":{},"input":"module Up_down_counter_in = interface\n    clear[1] up[1] down[1]\nend\nmodule Up_down_counter_out = interface\n    count[8]\nend","cell_type":"code","prompt_number":1,"outputs":[{"output_type":"pyout","prompt_number":1,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module Up_down_counter_in :\n  sig\n    type 'a t = { clear : 'a; up : 'a; down : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":1,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module Up_down_counter_out :\n  sig\n    type 'a t = { count : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Now the design itself"},{"metadata":{},"input":"open HardCaml\nopen Signal.Types\nopen Signal.Comb\nopen Signal.Seq\n\n(* basic logic for the counter.  \n   increment when up=1, decrement when down=1 *)\nlet up_down_counter clear up down width = \n    reg_fb \n        { r_sync with reg_clear = clear } \n        (up ^: down) width\n        (fun d -> mux2 up (d +:. 1) (d -:. 1))\n\n(* wrap with interfaces *)\nlet up_down_counter_if i =\n    let width = snd Up_down_counter_out.(t.count) in\n    let count = Up_down_counter_in.(up_down_counter i.clear i.up i.down width) in\n    Up_down_counter_out.( { count } )","cell_type":"code","prompt_number":2,"outputs":[{"output_type":"pyout","prompt_number":2,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val up_down_counter : t -&gt; t -&gt; t -&gt; int -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":2,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val up_down_counter_if : t Up_down_counter_in.t -&gt; t Up_down_counter_out.t =\n  &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The main logic is in the `up_down_counter` function.  This is then wrapped up with the interfaces using the `up_down_counter_if`.  This little bit of extra work here pays dividends in the next step."},{"metadata":{},"input":"module B = Bits.Comb.IntbitsList\nmodule Builder = Interface.Gen(B)(Up_down_counter_in)(Up_down_counter_out)","cell_type":"code","prompt_number":3,"outputs":[{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module B = HardCaml.Bits.Comb.IntbitsList\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module Builder :\n  sig\n    val make :\n      bytes -&gt;\n      (t Up_down_counter_in.t -&gt; t Up_down_counter_out.t) -&gt;\n      Circuit.t * B.t Cyclesim.Api.cyclesim * B.t ref Up_down_counter_in.t *\n      B.t ref Up_down_counter_out.t * B.t ref Up_down_counter_out.t\n  end\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The circuit interfaces have been plugged into the interface machinery from which we can build the simulator."},{"metadata":{},"input":"let circ,sim,i,o,_ = Builder.make \"up_down_counter\" up_down_counter_if","cell_type":"code","prompt_number":4,"outputs":[{"output_type":"pyout","prompt_number":4,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val circ : Circuit.t =\n  {HardCaml.Circuit.circ_name = &quot;up_down_counter&quot;; circ_id_to_sig = &lt;abstr&gt;;\n   circ_inputs =\n    [Signal_wire ({s_id = 37L; s_names = [&quot;down&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire\n      ({s_id = 39L; s_names = [&quot;clear&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 38L; s_names = [&quot;up&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty})];\n   circ_outputs =\n    [Signal_wire\n      ({s_id = 50L; s_names = [&quot;count&quot;]; s_width = 8; s_deps = []},\n      {contents =\n        Signal_reg\n         ({s_id = 44L; s_names = []; s_width = 8;\n           s_deps =\n            [Signal_wire\n              ({s_id = 41L; s_names = []; s_width = 8; s_deps = []},\n              {contents =\n                Signal_op\n                 ({s_id = 49L; s_names = []; s_width = 8;\n                   s_deps =\n                    [Signal_wire\n                      ({s_id = 38L; s_names = [&quot;up&quot;]; s_width = 1;\n                        s_deps = []},\n                      {contents = Signal_empty});\n                     Signal_op\n                      ({s_id = 46L; s_names = []; s_width = 8;\n                        s_deps =\n                         [&lt;cycle&gt;;\n                          Signal_const\n                           ({s_id = 45L; s_names = []; s_width = 8;\n                             s_deps = []},\n                           &quot;00000001&quot;)]},\n                      Signal_sub);\n                     Signal_op\n                      ({s_id = 48L; s_names = []; s_width = 8;\n                        s_deps =\n                         [&lt;cycle&gt;;\n                          Signal_const\n                           ({s_id = 47L; s_names = []; s_width = 8;\n                             s_deps = []},\n                           &quot;00000001&quot;)]},\n                      Signal_add)]},\n                 Signal_mux)});\n             Signal_wire\n              ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n              {contents = Signal_empty});\n             Signal_empty;\n             Signal_const\n              ({s_id = 43L; s_names = []; s_width = 8; s_deps = []},\n              &quot;00000000&quot;);\n             Signal_const\n              ({s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1; s_deps = []}, &quot;1&quot;);\n             Signal_wire\n              ({s_id = 39L; s_names = [&quot;clear&quot;]; s_width = 1; s_deps = []},\n              {contents = Signal_empty});\n             Signal_const\n              ({s_id = 42L; s_names = []; s_width = 8; s_deps = []},\n              &quot;00000000&quot;);\n             Signal_const\n              ({s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1; s_deps = []}, &quot;1&quot;);\n             Signal_op\n              ({s_id = 40L; s_names = []; s_width = 1;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 38L; s_names = [&quot;up&quot;]; s_width = 1; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 37L; s_names = [&quot;down&quot;]; s_width = 1;\n                     s_deps = []},\n                   {contents = Signal_empty})]},\n              Signal_xor)]},\n         {reg_clock =\n           Signal_wire\n            ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n            {contents = Signal_empty});\n          reg_clock_level =\n           Signal_const\n            ({s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1; s_deps = []}, &quot;1&quot;);\n          reg_reset = Signal_empty;\n          reg_reset_level =\n           Signal_const\n            ({s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1; s_deps = []}, &quot;1&quot;);\n          reg_reset_value =\n           Signal_const\n            ({s_id = 43L; s_names = []; s_width = 8; s_deps = []},\n            &quot;00000000&quot;);\n          reg_clear =\n           Signal_wire\n            ({s_id = 39L; s_names = [&quot;clear&quot;]; s_width = 1; s_deps = []},\n            {contents = Signal_empty});\n          reg_clear_level =\n           Signal_const\n            ({s_id = 1L; s_names = [&quot;vdd&quot;]; s_width = 1; s_deps = []}, &quot;1&quot;);\n          reg_clear_value =\n           Signal_const\n            ({s_id = 42L; s_names = []; s_width = 8; s_deps = []},\n            &quot;00000000&quot;);\n          reg_enable =\n           Signal_op\n            ({s_id = 40L; s_names = []; s_width = 1;\n              s_deps =\n               [Signal_wire\n                 ({s_id = 38L; s_names = [&quot;up&quot;]; s_width = 1; s_deps = []},\n                 {contents = Signal_empty});\n                Signal_wire\n                 ({s_id = 37L; s_names = [&quot;down&quot;]; s_width = 1; s_deps = []},\n                 {contents = Signal_empty})]},\n            Signal_xor)})})];\n   circ_fanout = &lt;abstr&gt;; circ_fanin = &lt;abstr&gt;}\nval sim : B.t Cyclesim.Api.cyclesim =\n  {HardCaml.Cyclesim.Api.sim_in_ports =\n    [(&quot;down&quot;, {contents = [0]}); (&quot;clear&quot;, {contents = [0]});\n     (&quot;clock&quot;, {contents = [0]}); (&quot;up&quot;, {contents = [0]})];\n   sim_out_ports = [(&quot;count&quot;, {contents = [0; 0; 0; 0; 0; 0; 0; 0]})];\n   sim_out_ports_next = [(&quot;count&quot;, {contents = [0; 0; 0; 0; 0; 0; 0; 0]})];\n   sim_internal_ports = [(&quot;vdd&quot;, {contents = [0]})]; sim_reset = &lt;fun&gt;;\n   sim_cycle_check = &lt;fun&gt;; sim_cycle_comb0 = &lt;fun&gt;; sim_cycle_seq = &lt;fun&gt;;\n   sim_cycle_comb1 = &lt;fun&gt;}\nval i : B.t ref Up_down_counter_in.t =\n  {Up_down_counter_in.clear = {contents = [0]}; up = {contents = [0]};\n   down = {contents = [0]}}\nval o : B.t ref Up_down_counter_out.t =\n  {Up_down_counter_out.count = {contents = [0; 0; 0; 0; 0; 0; 0; 0]}}\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"We now have the circuit, simulator and ports.  Time to simulate."},{"metadata":{},"input":"module S = Cyclesim.Api\n\nlet test sim = \n    let open Up_down_counter_in in\n    let open Up_down_counter_out in\n    let cycle() = \n        S.cycle sim;\n        Printf.printf \"%i\\n\" (B.to_int !(o.count))\n    in\n    S.reset sim;\n    i.clear := B.vdd;\n    cycle();\n    i.clear := B.gnd;\n    i.up := B.vdd;\n    i.down := B.gnd;\n    cycle();\n    cycle();\n    cycle();\n    i.up := B.gnd;\n    i.down := B.vdd;\n    cycle();\n    i.up := B.vdd;\n    i.down := B.vdd;\n    cycle();\n    i.up := B.gnd;\n    i.down := B.vdd;\n    cycle();\n    cycle();\n    \n    Printf.printf \"done.\\n\"\n    ","cell_type":"code","prompt_number":5,"outputs":[{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module S = HardCaml.Cyclesim.Api\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val test : 'a S.cyclesim -&gt; unit = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"test sim","cell_type":"code","prompt_number":6,"outputs":[{"output_type":"stream","text":"0\n","stream":"stdout"},{"output_type":"stream","text":"0\n","stream":"stdout"},{"output_type":"stream","text":"1\n","stream":"stdout"},{"output_type":"stream","text":"2\n","stream":"stdout"},{"output_type":"stream","text":"3\n","stream":"stdout"},{"output_type":"stream","text":"2\n","stream":"stdout"},{"output_type":"stream","text":"2\n","stream":"stdout"},{"output_type":"stream","text":"1\n","stream":"stdout"},{"output_type":"stream","text":"done.\n","stream":"stdout"},{"output_type":"pyout","prompt_number":6,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : unit = ()\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Printing a trace is all fine and dandy.  But we can do better."},{"metadata":{},"input":"(* theres a div in a cell below which we intend to render to *)\nlet div = Js.Opt.get (Dom_html.document##getElementById(Js.string \"waves\")) \n    (fun () -> raise Not_found)\n    \nlet sim, wave = HardCamlJS.Wave.wrap sim ","cell_type":"code","prompt_number":7,"outputs":[{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val div : Dom_html.element Js.t = &lt;abstr&gt;\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val sim : HardCamlJS.Wave.B.t S.cyclesim =\n  {HardCaml.Cyclesim.Api.sim_in_ports =\n    [(&quot;down&quot;, {contents = [1]}); (&quot;clear&quot;, {contents = [0]});\n     (&quot;clock&quot;, {contents = [0]}); (&quot;up&quot;, {contents = [0]})];\n   sim_out_ports = [(&quot;count&quot;, {contents = [0; 0; 0; 0; 0; 0; 0; 1]})];\n   sim_out_ports_next = [(&quot;count&quot;, {contents = [0; 0; 0; 0; 0; 0; 0; 0]})];\n   sim_internal_ports = [(&quot;vdd&quot;, {contents = [1]})]; sim_reset = &lt;fun&gt;;\n   sim_cycle_check = &lt;fun&gt;; sim_cycle_comb0 = &lt;fun&gt;; sim_cycle_seq = &lt;fun&gt;;\n   sim_cycle_comb1 = &lt;fun&gt;}\nval wave : HardCamlJS.Wave.wave array =\n  [|{HardCamlJS.Wave.name = &quot;down&quot;; nbits = 1;\n     data = {HardCamlJS.Wave.len = 0; data = [||]}};\n    {HardCamlJS.Wave.name = &quot;clear&quot;; nbits = 1;\n     data = {HardCamlJS.Wave.len = 0; data = [||]}};\n    {HardCamlJS.Wave.name = &quot;clock&quot;; nbits = 1;\n     data = {HardCamlJS.Wave.len = 0; data = [||]}};\n    {HardCamlJS.Wave.name = &quot;up&quot;; nbits = 1;\n     data = {HardCamlJS.Wave.len = 0; data = [||]}};\n    {HardCamlJS.Wave.name = &quot;count&quot;; nbits = 8;\n     data = {HardCamlJS.Wave.len = 0; data = [||]}}|]\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"test sim","cell_type":"code","prompt_number":8,"outputs":[{"output_type":"stream","text":"0\n","stream":"stdout"},{"output_type":"stream","text":"0\n","stream":"stdout"},{"output_type":"stream","text":"1\n","stream":"stdout"},{"output_type":"stream","text":"2\n","stream":"stdout"},{"output_type":"stream","text":"3\n","stream":"stdout"},{"output_type":"stream","text":"2\n","stream":"stdout"},{"output_type":"stream","text":"2\n","stream":"stdout"},{"output_type":"stream","text":"1\n","stream":"stdout"},{"output_type":"stream","text":"done.\n","stream":"stdout"},{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : unit = ()\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"HardCamlJS.Wave.Gui.mk_wave_table div 400 20 wave","cell_type":"code","prompt_number":9,"outputs":[{"output_type":"pyout","prompt_number":9,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : unit = ()\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"<div id=\"waves\"></div>"},{"metadata":{},"cell_type":"heading","source":"Interfaces","level":2},{"metadata":{},"cell_type":"markdown","source":"HardCaml can be used without interfaces, though it does require some extra work.  The main issue is this; when I write something like\n\n```ocaml\nlet up_down_counter clear up down = ...\n```\n\nin my head I know what the interface looks like, but from HardCaml's point of view those useful names don't really exist.  When you need to manipulate the interface to a circuit (both in simulation and when writing our RTL) you need some way to get those names back and this is done with strings.\n\n```ocaml\nlet up = input \"up\" 1 in\nlet down = input \"down\" 1 in\nlet count = up_down_counter ... in\nlet count = output \"count\" count in\n...\n```\n\nthe whole reason we need inputs and output is precisely to associate names to the signals.\n\nWhen working with the low level simulator APIs we have a similar issue.\n\n```\nlet sim = ....\nlet up = S.find_in_port sim \"up\" in\nlet count = S.find_out_port sim \"down\" in\n```\n\nFor small examples it isn't too bad but after a while it becomes annoying.\n\nFor the price of defining interfaces and wrapping your circuits with them this can be done automatically."}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}