2022-05-16 14:43:27,654 INFO test_vhdl_generator test_generated_vhdl Testing VHDL Generation
2022-05-16 14:43:27,655 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-16 14:43:27,656 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-05-16 14:43:27,656 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-05-16 14:43:27,657 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-05-16 14:43:27,657 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-05-16 14:43:27,658 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-05-16 14:43:27,659 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-05-16 14:43:27,660 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-05-16 14:43:27,660 DEBUG disassembler __init__ Disassembler object initialized
2022-05-16 14:43:27,661 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-05-16 14:43:27,677 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-16 14:43:27,677 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-05-16 14:43:27,678 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-16 14:43:27,679 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-16 14:43:27,680 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-16 14:43:27,682 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-16 14:43:27,682 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-16 14:43:27,686 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-16 14:43:27,686 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-16 14:43:27,690 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-16 14:43:27,690 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-16 14:43:27,694 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-16 14:43:27,697 INFO test_vhdl_generator test_generated_vhdl_package Testing VHDL Package
2022-05-16 14:43:27,698 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-16 14:43:27,699 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-05-16 14:43:27,700 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-05-16 14:43:27,701 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-05-16 14:43:27,701 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-05-16 14:43:27,702 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-05-16 14:43:27,703 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-05-16 14:43:27,704 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-05-16 14:43:27,704 DEBUG disassembler __init__ Disassembler object initialized
2022-05-16 14:43:27,705 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-05-16 14:43:27,721 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-16 14:43:27,721 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-05-16 14:43:27,722 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-16 14:43:27,723 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-16 14:43:27,724 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-16 14:43:27,725 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-16 14:43:27,726 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-16 14:43:27,730 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-16 14:43:27,731 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-16 14:43:27,734 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-16 14:43:27,735 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-16 14:43:27,738 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-16 14:43:27,738 DEBUG package_zipper __init__ PackageZipper object initialized
2022-05-16 14:43:27,740 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-05-16 14:43:27,740 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-05-16 14:43:27,741 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-05-16 14:43:27,742 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-05-16 14:43:27,743 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-05-16 14:43:27,744 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-05-16 14:43:27,745 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-05-16 14:43:27,747 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-05-16 14:43:27,749 INFO package_zipper zip_vhdl Created zip test_vhdl_generator.zip in C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_vhdl containing 8 files
