// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop25 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_576_out,
        num_V_576_out_ap_vld,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_1920_p_din0,
        grp_fu_1920_p_din1,
        grp_fu_1920_p_dout0,
        grp_fu_1920_p_ce,
        grp_fu_1924_p_din0,
        grp_fu_1924_p_din1,
        grp_fu_1924_p_dout0,
        grp_fu_1924_p_ce,
        grp_fu_1928_p_din0,
        grp_fu_1928_p_din1,
        grp_fu_1928_p_dout0,
        grp_fu_1928_p_ce,
        grp_fu_1932_p_din0,
        grp_fu_1932_p_din1,
        grp_fu_1932_p_dout0,
        grp_fu_1932_p_ce,
        grp_fu_1936_p_din0,
        grp_fu_1936_p_din1,
        grp_fu_1936_p_dout0,
        grp_fu_1936_p_ce,
        grp_fu_1940_p_din0,
        grp_fu_1940_p_din1,
        grp_fu_1940_p_dout0,
        grp_fu_1940_p_ce,
        grp_fu_1944_p_din0,
        grp_fu_1944_p_din1,
        grp_fu_1944_p_dout0,
        grp_fu_1944_p_ce,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1948_p_din0,
        grp_fu_1948_p_din1,
        grp_fu_1948_p_dout0,
        grp_fu_1948_p_ce,
        grp_fu_1952_p_din0,
        grp_fu_1952_p_din1,
        grp_fu_1952_p_dout0,
        grp_fu_1952_p_ce,
        grp_fu_1956_p_din0,
        grp_fu_1956_p_din1,
        grp_fu_1956_p_dout0,
        grp_fu_1956_p_ce,
        grp_fu_1960_p_din0,
        grp_fu_1960_p_din1,
        grp_fu_1960_p_dout0,
        grp_fu_1960_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_576_out;
output   num_V_576_out_ap_vld;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [17:0] grp_fu_1920_p_din0;
output  [34:0] grp_fu_1920_p_din1;
input  [52:0] grp_fu_1920_p_dout0;
output   grp_fu_1920_p_ce;
output  [17:0] grp_fu_1924_p_din0;
output  [34:0] grp_fu_1924_p_din1;
input  [52:0] grp_fu_1924_p_dout0;
output   grp_fu_1924_p_ce;
output  [17:0] grp_fu_1928_p_din0;
output  [34:0] grp_fu_1928_p_din1;
input  [52:0] grp_fu_1928_p_dout0;
output   grp_fu_1928_p_ce;
output  [17:0] grp_fu_1932_p_din0;
output  [34:0] grp_fu_1932_p_din1;
input  [52:0] grp_fu_1932_p_dout0;
output   grp_fu_1932_p_ce;
output  [17:0] grp_fu_1936_p_din0;
output  [34:0] grp_fu_1936_p_din1;
input  [52:0] grp_fu_1936_p_dout0;
output   grp_fu_1936_p_ce;
output  [17:0] grp_fu_1940_p_din0;
output  [34:0] grp_fu_1940_p_din1;
input  [52:0] grp_fu_1940_p_dout0;
output   grp_fu_1940_p_ce;
output  [17:0] grp_fu_1944_p_din0;
output  [34:0] grp_fu_1944_p_din1;
input  [52:0] grp_fu_1944_p_dout0;
output   grp_fu_1944_p_ce;
output  [18:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [17:0] grp_fu_1948_p_din0;
output  [34:0] grp_fu_1948_p_din1;
input  [52:0] grp_fu_1948_p_dout0;
output   grp_fu_1948_p_ce;
output  [17:0] grp_fu_1952_p_din0;
output  [34:0] grp_fu_1952_p_din1;
input  [52:0] grp_fu_1952_p_dout0;
output   grp_fu_1952_p_ce;
output  [17:0] grp_fu_1956_p_din0;
output  [34:0] grp_fu_1956_p_din1;
input  [52:0] grp_fu_1956_p_dout0;
output   grp_fu_1956_p_ce;
output  [17:0] grp_fu_1960_p_din0;
output  [34:0] grp_fu_1960_p_din1;
input  [52:0] grp_fu_1960_p_dout0;
output   grp_fu_1960_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_576_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2137;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_1_0_address0;
reg    firstDense_f_V_1_0_ce0;
wire   [17:0] firstDense_f_V_1_0_q0;
wire   [3:0] firstDense_f_V_1_1_address0;
reg    firstDense_f_V_1_1_ce0;
wire   [17:0] firstDense_f_V_1_1_q0;
wire   [3:0] firstDense_f_V_1_2_address0;
reg    firstDense_f_V_1_2_ce0;
wire   [17:0] firstDense_f_V_1_2_q0;
wire   [3:0] firstDense_f_V_1_3_address0;
reg    firstDense_f_V_1_3_ce0;
wire   [17:0] firstDense_f_V_1_3_q0;
wire   [3:0] firstDense_f_V_1_4_address0;
reg    firstDense_f_V_1_4_ce0;
wire   [17:0] firstDense_f_V_1_4_q0;
wire   [3:0] firstDense_f_V_1_5_address0;
reg    firstDense_f_V_1_5_ce0;
wire   [17:0] firstDense_f_V_1_5_q0;
wire   [3:0] firstDense_f_V_1_6_address0;
reg    firstDense_f_V_1_6_ce0;
wire   [17:0] firstDense_f_V_1_6_q0;
wire   [3:0] firstDense_f_V_1_7_address0;
reg    firstDense_f_V_1_7_ce0;
wire   [17:0] firstDense_f_V_1_7_q0;
wire   [3:0] firstDense_f_V_1_8_address0;
reg    firstDense_f_V_1_8_ce0;
wire   [17:0] firstDense_f_V_1_8_q0;
wire   [3:0] firstDense_f_V_1_9_address0;
reg    firstDense_f_V_1_9_ce0;
wire   [17:0] firstDense_f_V_1_9_q0;
wire   [3:0] firstDense_f_V_1_10_address0;
reg    firstDense_f_V_1_10_ce0;
wire   [17:0] firstDense_f_V_1_10_q0;
wire   [3:0] firstDense_f_V_1_11_address0;
reg    firstDense_f_V_1_11_ce0;
wire   [18:0] firstDense_f_V_1_11_q0;
wire   [3:0] firstDense_f_V_1_12_address0;
reg    firstDense_f_V_1_12_ce0;
wire   [17:0] firstDense_f_V_1_12_q0;
wire   [3:0] firstDense_f_V_1_13_address0;
reg    firstDense_f_V_1_13_ce0;
wire   [17:0] firstDense_f_V_1_13_q0;
wire   [3:0] firstDense_f_V_1_14_address0;
reg    firstDense_f_V_1_14_ce0;
wire   [17:0] firstDense_f_V_1_14_q0;
wire   [3:0] firstDense_f_V_1_15_address0;
reg    firstDense_f_V_1_15_ce0;
wire   [17:0] firstDense_f_V_1_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_43_fu_535_p3;
reg   [7:0] tmp_43_reg_2141;
reg   [17:0] aux2_V_reg_2259;
reg   [17:0] aux2_V_63_reg_2264;
reg   [17:0] aux2_V_64_reg_2269;
reg   [17:0] aux2_V_65_reg_2274;
reg   [17:0] aux2_V_66_reg_2279;
reg   [17:0] aux2_V_67_reg_2284;
reg   [17:0] aux2_V_68_reg_2289;
reg   [17:0] aux2_V_69_reg_2294;
reg   [17:0] aux2_V_70_reg_2299;
reg   [17:0] aux2_V_71_reg_2304;
reg   [17:0] aux2_V_72_reg_2309;
reg   [18:0] aux2_V_73_reg_2314;
reg   [17:0] aux2_V_74_reg_2319;
reg   [17:0] aux2_V_75_reg_2324;
reg   [17:0] aux2_V_76_reg_2329;
reg   [17:0] aux2_V_77_reg_2334;
wire   [52:0] zext_ln1168_16_fu_624_p1;
wire  signed [52:0] sext_ln1171_31_fu_628_p1;
wire   [52:0] zext_ln1168_17_fu_637_p1;
wire  signed [52:0] sext_ln1171_32_fu_641_p1;
reg  signed [52:0] r_V_reg_2379;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2385;
reg  signed [52:0] r_V_216_reg_2390;
wire   [17:0] trunc_ln727_74_fu_682_p1;
reg   [17:0] trunc_ln727_74_reg_2396;
wire   [52:0] zext_ln1168_18_fu_686_p1;
wire  signed [52:0] sext_ln1171_33_fu_690_p1;
wire   [52:0] zext_ln1168_19_fu_699_p1;
wire  signed [52:0] sext_ln1171_34_fu_703_p1;
wire   [35:0] num_V_126_fu_806_p2;
reg   [35:0] num_V_126_reg_2431;
wire   [0:0] r_63_fu_812_p2;
reg   [0:0] r_63_reg_2436;
reg  signed [52:0] r_V_217_reg_2441;
wire   [17:0] trunc_ln727_75_fu_817_p1;
reg   [17:0] trunc_ln727_75_reg_2447;
reg  signed [52:0] r_V_218_reg_2452;
wire   [17:0] trunc_ln727_76_fu_821_p1;
reg   [17:0] trunc_ln727_76_reg_2458;
wire   [52:0] zext_ln1168_20_fu_825_p1;
wire  signed [52:0] sext_ln1171_35_fu_829_p1;
wire   [52:0] zext_ln1168_21_fu_838_p1;
wire  signed [52:0] sext_ln1171_36_fu_842_p1;
wire   [35:0] num_V_128_fu_935_p2;
reg   [35:0] num_V_128_reg_2493;
wire   [0:0] r_64_fu_941_p2;
reg   [0:0] r_64_reg_2498;
wire   [0:0] r_65_fu_946_p2;
reg   [0:0] r_65_reg_2503;
reg  signed [52:0] r_V_219_reg_2508;
wire   [17:0] trunc_ln727_77_fu_951_p1;
reg   [17:0] trunc_ln727_77_reg_2514;
reg  signed [52:0] r_V_220_reg_2519;
wire   [17:0] trunc_ln727_78_fu_955_p1;
reg   [17:0] trunc_ln727_78_reg_2525;
wire   [52:0] zext_ln1168_22_fu_959_p1;
wire  signed [52:0] sext_ln1171_37_fu_963_p1;
wire   [52:0] zext_ln1168_23_fu_972_p1;
wire  signed [52:0] sext_ln1171_38_fu_976_p1;
wire   [35:0] num_V_130_fu_1069_p2;
reg   [35:0] num_V_130_reg_2560;
wire   [0:0] r_66_fu_1075_p2;
reg   [0:0] r_66_reg_2565;
wire   [0:0] r_67_fu_1080_p2;
reg   [0:0] r_67_reg_2570;
reg  signed [52:0] r_V_221_reg_2575;
wire   [17:0] trunc_ln727_79_fu_1085_p1;
reg   [17:0] trunc_ln727_79_reg_2581;
reg  signed [52:0] r_V_222_reg_2586;
wire   [17:0] trunc_ln727_80_fu_1089_p1;
reg   [17:0] trunc_ln727_80_reg_2592;
wire   [52:0] zext_ln1168_24_fu_1093_p1;
wire  signed [52:0] sext_ln1171_39_fu_1097_p1;
wire   [52:0] zext_ln1168_25_fu_1106_p1;
wire  signed [52:0] sext_ln1171_40_fu_1110_p1;
wire   [35:0] num_V_132_fu_1203_p2;
reg   [35:0] num_V_132_reg_2627;
wire   [0:0] r_68_fu_1209_p2;
reg   [0:0] r_68_reg_2632;
wire   [0:0] r_69_fu_1214_p2;
reg   [0:0] r_69_reg_2637;
reg  signed [52:0] r_V_223_reg_2642;
wire   [17:0] trunc_ln727_81_fu_1219_p1;
reg   [17:0] trunc_ln727_81_reg_2648;
reg  signed [52:0] r_V_224_reg_2653;
wire   [17:0] trunc_ln727_82_fu_1223_p1;
reg   [17:0] trunc_ln727_82_reg_2659;
wire   [52:0] zext_ln1168_26_fu_1227_p1;
wire  signed [52:0] sext_ln1171_41_fu_1231_p1;
wire   [53:0] zext_ln1168_27_fu_1240_p1;
wire  signed [53:0] sext_ln1171_42_fu_1244_p1;
wire   [35:0] num_V_134_fu_1309_p2;
reg   [35:0] num_V_134_reg_2684;
wire   [0:0] r_70_fu_1315_p2;
reg   [0:0] r_70_reg_2689;
wire   [0:0] r_71_fu_1320_p2;
reg   [0:0] r_71_reg_2694;
reg  signed [52:0] r_V_225_reg_2699;
wire   [17:0] trunc_ln727_83_fu_1325_p1;
reg   [17:0] trunc_ln727_83_reg_2705;
reg  signed [53:0] r_V_226_reg_2710;
wire   [17:0] trunc_ln727_84_fu_1329_p1;
reg   [17:0] trunc_ln727_84_reg_2716;
wire   [52:0] zext_ln1168_28_fu_1333_p1;
wire  signed [52:0] sext_ln1171_43_fu_1337_p1;
wire   [52:0] zext_ln1168_29_fu_1346_p1;
wire  signed [52:0] sext_ln1171_44_fu_1350_p1;
wire   [35:0] num_V_136_fu_1415_p2;
reg   [35:0] num_V_136_reg_2741;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_72_fu_1421_p2;
reg   [0:0] r_72_reg_2746;
wire   [0:0] r_73_fu_1426_p2;
reg   [0:0] r_73_reg_2751;
reg  signed [52:0] r_V_227_reg_2756;
wire   [17:0] trunc_ln727_85_fu_1431_p1;
reg   [17:0] trunc_ln727_85_reg_2762;
reg  signed [52:0] r_V_228_reg_2767;
wire   [17:0] trunc_ln727_86_fu_1435_p1;
reg   [17:0] trunc_ln727_86_reg_2773;
wire   [52:0] zext_ln1168_30_fu_1439_p1;
wire  signed [52:0] sext_ln1171_45_fu_1443_p1;
wire   [52:0] zext_ln1168_31_fu_1452_p1;
wire  signed [52:0] sext_ln1171_46_fu_1456_p1;
wire   [35:0] num_V_138_fu_1521_p2;
reg   [35:0] num_V_138_reg_2798;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_74_fu_1527_p2;
reg   [0:0] r_74_reg_2803;
wire   [0:0] r_75_fu_1532_p2;
reg   [0:0] r_75_reg_2808;
reg  signed [52:0] r_V_229_reg_2813;
wire   [17:0] trunc_ln727_87_fu_1537_p1;
reg   [17:0] trunc_ln727_87_reg_2819;
reg  signed [52:0] r_V_230_reg_2824;
wire   [17:0] trunc_ln727_88_fu_1541_p1;
reg   [17:0] trunc_ln727_88_reg_2830;
wire   [35:0] num_V_140_fu_1601_p2;
reg   [35:0] num_V_140_reg_2835;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_76_fu_1607_p2;
reg   [0:0] r_76_reg_2840;
wire   [0:0] r_77_fu_1612_p2;
reg   [0:0] r_77_reg_2845;
wire   [35:0] num_V_142_fu_1673_p2;
reg   [35:0] num_V_142_reg_2850;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_144_fu_1735_p2;
reg   [35:0] num_V_144_reg_2855;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_146_fu_1797_p2;
reg   [35:0] num_V_146_reg_2860;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_148_fu_1859_p2;
reg   [35:0] num_V_148_reg_2865;
wire   [35:0] num_V_150_fu_1921_p2;
reg   [35:0] num_V_150_reg_2870;
wire   [35:0] num_V_152_fu_1983_p2;
reg   [35:0] num_V_152_reg_2875;
wire   [35:0] num_V_154_fu_2045_p2;
reg   [35:0] num_V_154_reg_2880;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_44_fu_554_p3;
wire   [63:0] i_5_cast_fu_515_p1;
wire   [63:0] tmp_45_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_46_fu_587_p3;
wire   [63:0] tmp_47_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_48_fu_615_p3;
wire   [63:0] tmp_49_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_50_fu_669_p3;
wire   [63:0] tmp_51_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_52_fu_734_p3;
wire   [63:0] tmp_53_fu_856_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_54_fu_870_p3;
wire   [63:0] tmp_55_fu_990_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_56_fu_1004_p3;
wire   [63:0] tmp_57_fu_1124_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_58_fu_1138_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2107_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_5;
wire    ap_loop_init;
reg   [3:0] i_5_fu_126;
reg   [3:0] ap_sig_allocacmp_i;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_15_fu_548_p2;
wire   [7:0] or_ln289_16_fu_568_p2;
wire   [7:0] or_ln289_17_fu_582_p2;
wire   [7:0] or_ln289_18_fu_596_p2;
wire   [7:0] or_ln289_19_fu_610_p2;
wire   [7:0] or_ln289_20_fu_650_p2;
wire   [7:0] or_ln289_21_fu_664_p2;
wire   [7:0] or_ln289_22_fu_715_p2;
wire   [7:0] or_ln289_23_fu_729_p2;
wire   [54:0] lhs_126_fu_743_p3;
wire  signed [54:0] sext_ln1245_13_fu_751_p1;
wire   [54:0] ret_V_fu_754_p2;
wire   [0:0] p_Result_s_fu_770_p3;
wire   [0:0] r_fu_785_p2;
wire   [0:0] or_ln412_16_fu_790_p2;
wire   [0:0] p_Result_223_fu_778_p3;
wire   [0:0] and_ln412_31_fu_796_p2;
wire   [35:0] num_V_125_fu_760_p4;
wire   [35:0] zext_ln415_16_fu_802_p1;
wire   [7:0] or_ln289_24_fu_851_p2;
wire   [7:0] or_ln289_25_fu_865_p2;
wire   [54:0] lhs_128_fu_879_p3;
wire  signed [54:0] sext_ln1245_14_fu_886_p1;
wire   [54:0] ret_V_61_fu_889_p2;
wire   [0:0] p_Result_194_fu_905_p3;
wire   [0:0] or_ln412_17_fu_920_p2;
wire   [0:0] p_Result_224_fu_913_p3;
wire   [0:0] and_ln412_32_fu_925_p2;
wire   [35:0] num_V_127_fu_895_p4;
wire   [35:0] zext_ln415_17_fu_931_p1;
wire   [7:0] or_ln289_26_fu_985_p2;
wire   [7:0] or_ln289_27_fu_999_p2;
wire   [54:0] lhs_130_fu_1013_p3;
wire  signed [54:0] sext_ln1245_15_fu_1020_p1;
wire   [54:0] ret_V_62_fu_1023_p2;
wire   [0:0] p_Result_196_fu_1039_p3;
wire   [0:0] or_ln412_18_fu_1054_p2;
wire   [0:0] p_Result_225_fu_1047_p3;
wire   [0:0] and_ln412_33_fu_1059_p2;
wire   [35:0] num_V_129_fu_1029_p4;
wire   [35:0] zext_ln415_18_fu_1065_p1;
wire   [7:0] or_ln289_28_fu_1119_p2;
wire   [7:0] or_ln289_29_fu_1133_p2;
wire   [54:0] lhs_132_fu_1147_p3;
wire  signed [54:0] sext_ln1245_16_fu_1154_p1;
wire   [54:0] ret_V_63_fu_1157_p2;
wire   [0:0] p_Result_198_fu_1173_p3;
wire   [0:0] or_ln412_19_fu_1188_p2;
wire   [0:0] p_Result_226_fu_1181_p3;
wire   [0:0] and_ln412_34_fu_1193_p2;
wire   [35:0] num_V_131_fu_1163_p4;
wire   [35:0] zext_ln415_19_fu_1199_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_134_fu_1253_p3;
wire  signed [54:0] sext_ln1245_17_fu_1260_p1;
wire   [54:0] ret_V_64_fu_1263_p2;
wire   [0:0] p_Result_200_fu_1279_p3;
wire   [0:0] or_ln412_20_fu_1294_p2;
wire   [0:0] p_Result_227_fu_1287_p3;
wire   [0:0] and_ln412_35_fu_1299_p2;
wire   [35:0] num_V_133_fu_1269_p4;
wire   [35:0] zext_ln415_20_fu_1305_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_136_fu_1359_p3;
wire  signed [54:0] sext_ln1245_18_fu_1366_p1;
wire   [54:0] ret_V_65_fu_1369_p2;
wire   [0:0] p_Result_202_fu_1385_p3;
wire   [0:0] or_ln412_21_fu_1400_p2;
wire   [0:0] p_Result_228_fu_1393_p3;
wire   [0:0] and_ln412_36_fu_1405_p2;
wire   [35:0] num_V_135_fu_1375_p4;
wire   [35:0] zext_ln415_21_fu_1411_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_138_fu_1465_p3;
wire  signed [54:0] sext_ln1245_19_fu_1472_p1;
wire   [54:0] ret_V_66_fu_1475_p2;
wire   [0:0] p_Result_204_fu_1491_p3;
wire   [0:0] or_ln412_22_fu_1506_p2;
wire   [0:0] p_Result_229_fu_1499_p3;
wire   [0:0] and_ln412_37_fu_1511_p2;
wire   [35:0] num_V_137_fu_1481_p4;
wire   [35:0] zext_ln415_22_fu_1517_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_140_fu_1545_p3;
wire  signed [54:0] sext_ln1245_20_fu_1552_p1;
wire   [54:0] ret_V_67_fu_1555_p2;
wire   [0:0] p_Result_206_fu_1571_p3;
wire   [0:0] or_ln412_23_fu_1586_p2;
wire   [0:0] p_Result_230_fu_1579_p3;
wire   [0:0] and_ln412_38_fu_1591_p2;
wire   [35:0] num_V_139_fu_1561_p4;
wire   [35:0] zext_ln415_23_fu_1597_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_142_fu_1617_p3;
wire  signed [54:0] sext_ln1245_21_fu_1624_p1;
wire   [54:0] ret_V_68_fu_1627_p2;
wire   [0:0] p_Result_208_fu_1643_p3;
wire   [0:0] or_ln412_24_fu_1658_p2;
wire   [0:0] p_Result_231_fu_1651_p3;
wire   [0:0] and_ln412_39_fu_1663_p2;
wire   [35:0] num_V_141_fu_1633_p4;
wire   [35:0] zext_ln415_24_fu_1669_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_144_fu_1679_p3;
wire  signed [54:0] sext_ln1245_22_fu_1686_p1;
wire   [54:0] ret_V_69_fu_1689_p2;
wire   [0:0] p_Result_210_fu_1705_p3;
wire   [0:0] or_ln412_25_fu_1720_p2;
wire   [0:0] p_Result_232_fu_1713_p3;
wire   [0:0] and_ln412_40_fu_1725_p2;
wire   [35:0] num_V_143_fu_1695_p4;
wire   [35:0] zext_ln415_25_fu_1731_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_146_fu_1741_p3;
wire  signed [54:0] sext_ln1245_23_fu_1748_p1;
wire   [54:0] ret_V_70_fu_1751_p2;
wire   [0:0] p_Result_212_fu_1767_p3;
wire   [0:0] or_ln412_26_fu_1782_p2;
wire   [0:0] p_Result_233_fu_1775_p3;
wire   [0:0] and_ln412_41_fu_1787_p2;
wire   [35:0] num_V_145_fu_1757_p4;
wire   [35:0] zext_ln415_26_fu_1793_p1;
wire   [54:0] lhs_148_fu_1803_p3;
wire  signed [54:0] sext_ln1245_24_fu_1810_p1;
wire   [54:0] ret_V_71_fu_1813_p2;
wire   [0:0] p_Result_214_fu_1829_p3;
wire   [0:0] or_ln412_27_fu_1844_p2;
wire   [0:0] p_Result_234_fu_1837_p3;
wire   [0:0] and_ln412_42_fu_1849_p2;
wire   [35:0] num_V_147_fu_1819_p4;
wire   [35:0] zext_ln415_27_fu_1855_p1;
wire   [54:0] lhs_150_fu_1865_p3;
wire  signed [54:0] sext_ln1245_25_fu_1872_p1;
wire   [54:0] ret_V_72_fu_1875_p2;
wire   [0:0] p_Result_216_fu_1891_p3;
wire   [0:0] or_ln412_28_fu_1906_p2;
wire   [0:0] p_Result_235_fu_1899_p3;
wire   [0:0] and_ln412_43_fu_1911_p2;
wire   [35:0] num_V_149_fu_1881_p4;
wire   [35:0] zext_ln415_28_fu_1917_p1;
wire   [54:0] lhs_152_fu_1927_p3;
wire  signed [54:0] sext_ln1245_26_fu_1934_p1;
wire   [54:0] ret_V_73_fu_1937_p2;
wire   [0:0] p_Result_218_fu_1953_p3;
wire   [0:0] or_ln412_29_fu_1968_p2;
wire   [0:0] p_Result_236_fu_1961_p3;
wire   [0:0] and_ln412_44_fu_1973_p2;
wire   [35:0] num_V_151_fu_1943_p4;
wire   [35:0] zext_ln415_29_fu_1979_p1;
wire   [54:0] lhs_154_fu_1989_p3;
wire  signed [54:0] sext_ln1245_27_fu_1996_p1;
wire   [54:0] ret_V_74_fu_1999_p2;
wire   [0:0] p_Result_220_fu_2015_p3;
wire   [0:0] or_ln412_30_fu_2030_p2;
wire   [0:0] p_Result_237_fu_2023_p3;
wire   [0:0] and_ln412_45_fu_2035_p2;
wire   [35:0] num_V_153_fu_2005_p4;
wire   [35:0] zext_ln415_30_fu_2041_p1;
wire   [54:0] lhs_156_fu_2051_p3;
wire  signed [54:0] sext_ln1245_28_fu_2058_p1;
wire   [54:0] ret_V_75_fu_2061_p2;
wire   [0:0] p_Result_222_fu_2077_p3;
wire   [0:0] or_ln412_31_fu_2092_p2;
wire   [0:0] p_Result_238_fu_2085_p3;
wire   [0:0] and_ln412_46_fu_2097_p2;
wire   [35:0] num_V_155_fu_2067_p4;
wire   [35:0] zext_ln415_31_fu_2103_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_0 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_0_address0),
    .ce0(firstDense_f_V_1_0_ce0),
    .q0(firstDense_f_V_1_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_1 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_1_address0),
    .ce0(firstDense_f_V_1_1_ce0),
    .q0(firstDense_f_V_1_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_2 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_2_address0),
    .ce0(firstDense_f_V_1_2_ce0),
    .q0(firstDense_f_V_1_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_3 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_3_address0),
    .ce0(firstDense_f_V_1_3_ce0),
    .q0(firstDense_f_V_1_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_4 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_4_address0),
    .ce0(firstDense_f_V_1_4_ce0),
    .q0(firstDense_f_V_1_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_5 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_5_address0),
    .ce0(firstDense_f_V_1_5_ce0),
    .q0(firstDense_f_V_1_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_6 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_6_address0),
    .ce0(firstDense_f_V_1_6_ce0),
    .q0(firstDense_f_V_1_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_7 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_7_address0),
    .ce0(firstDense_f_V_1_7_ce0),
    .q0(firstDense_f_V_1_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_8_address0),
    .ce0(firstDense_f_V_1_8_ce0),
    .q0(firstDense_f_V_1_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_9 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_9_address0),
    .ce0(firstDense_f_V_1_9_ce0),
    .q0(firstDense_f_V_1_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_10 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_10_address0),
    .ce0(firstDense_f_V_1_10_ce0),
    .q0(firstDense_f_V_1_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_11 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_11_address0),
    .ce0(firstDense_f_V_1_11_ce0),
    .q0(firstDense_f_V_1_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_12 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_12_address0),
    .ce0(firstDense_f_V_1_12_ce0),
    .q0(firstDense_f_V_1_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_13 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_13_address0),
    .ce0(firstDense_f_V_1_13_ce0),
    .q0(firstDense_f_V_1_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_14 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_14_address0),
    .ce0(firstDense_f_V_1_14_ce0),
    .q0(firstDense_f_V_1_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop25_firstDense_f_V_1_15 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_1_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_1_15_address0),
    .ce0(firstDense_f_V_1_15_ce0),
    .q0(firstDense_f_V_1_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_5_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_5_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd68719393868;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_63_reg_2264 <= firstDense_f_V_1_1_q0;
        aux2_V_64_reg_2269 <= firstDense_f_V_1_2_q0;
        aux2_V_65_reg_2274 <= firstDense_f_V_1_3_q0;
        aux2_V_66_reg_2279 <= firstDense_f_V_1_4_q0;
        aux2_V_67_reg_2284 <= firstDense_f_V_1_5_q0;
        aux2_V_68_reg_2289 <= firstDense_f_V_1_6_q0;
        aux2_V_69_reg_2294 <= firstDense_f_V_1_7_q0;
        aux2_V_70_reg_2299 <= firstDense_f_V_1_8_q0;
        aux2_V_71_reg_2304 <= firstDense_f_V_1_9_q0;
        aux2_V_72_reg_2309 <= firstDense_f_V_1_10_q0;
        aux2_V_73_reg_2314 <= firstDense_f_V_1_11_q0;
        aux2_V_74_reg_2319 <= firstDense_f_V_1_12_q0;
        aux2_V_75_reg_2324 <= firstDense_f_V_1_13_q0;
        aux2_V_76_reg_2329 <= firstDense_f_V_1_14_q0;
        aux2_V_77_reg_2334 <= firstDense_f_V_1_15_q0;
        aux2_V_reg_2259 <= firstDense_f_V_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2137 <= icmp_ln285_fu_503_p2;
        num_V_148_reg_2865 <= num_V_148_fu_1859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_126_reg_2431 <= num_V_126_fu_806_p2;
        r_63_reg_2436 <= r_63_fu_812_p2;
        r_V_217_reg_2441 <= grp_fu_1900_p_dout0;
        r_V_218_reg_2452 <= grp_fu_1908_p_dout0;
        trunc_ln727_75_reg_2447 <= trunc_ln727_75_fu_817_p1;
        trunc_ln727_76_reg_2458 <= trunc_ln727_76_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_128_reg_2493 <= num_V_128_fu_935_p2;
        r_64_reg_2498 <= r_64_fu_941_p2;
        r_65_reg_2503 <= r_65_fu_946_p2;
        r_V_219_reg_2508 <= grp_fu_1920_p_dout0;
        r_V_220_reg_2519 <= grp_fu_1924_p_dout0;
        trunc_ln727_77_reg_2514 <= trunc_ln727_77_fu_951_p1;
        trunc_ln727_78_reg_2525 <= trunc_ln727_78_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_130_reg_2560 <= num_V_130_fu_1069_p2;
        r_66_reg_2565 <= r_66_fu_1075_p2;
        r_67_reg_2570 <= r_67_fu_1080_p2;
        r_V_221_reg_2575 <= grp_fu_1928_p_dout0;
        r_V_222_reg_2586 <= grp_fu_1932_p_dout0;
        trunc_ln727_79_reg_2581 <= trunc_ln727_79_fu_1085_p1;
        trunc_ln727_80_reg_2592 <= trunc_ln727_80_fu_1089_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_132_reg_2627 <= num_V_132_fu_1203_p2;
        r_68_reg_2632 <= r_68_fu_1209_p2;
        r_69_reg_2637 <= r_69_fu_1214_p2;
        r_V_223_reg_2642 <= grp_fu_1936_p_dout0;
        r_V_224_reg_2653 <= grp_fu_1940_p_dout0;
        trunc_ln727_81_reg_2648 <= trunc_ln727_81_fu_1219_p1;
        trunc_ln727_82_reg_2659 <= trunc_ln727_82_fu_1223_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_134_reg_2684 <= num_V_134_fu_1309_p2;
        r_70_reg_2689 <= r_70_fu_1315_p2;
        r_71_reg_2694 <= r_71_fu_1320_p2;
        r_V_225_reg_2699 <= grp_fu_1944_p_dout0;
        r_V_226_reg_2710 <= grp_fu_1868_p_dout0;
        trunc_ln727_83_reg_2705 <= trunc_ln727_83_fu_1325_p1;
        trunc_ln727_84_reg_2716 <= trunc_ln727_84_fu_1329_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_136_reg_2741 <= num_V_136_fu_1415_p2;
        r_72_reg_2746 <= r_72_fu_1421_p2;
        r_73_reg_2751 <= r_73_fu_1426_p2;
        r_V_227_reg_2756 <= grp_fu_1948_p_dout0;
        r_V_228_reg_2767 <= grp_fu_1952_p_dout0;
        trunc_ln727_85_reg_2762 <= trunc_ln727_85_fu_1431_p1;
        trunc_ln727_86_reg_2773 <= trunc_ln727_86_fu_1435_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_138_reg_2798 <= num_V_138_fu_1521_p2;
        r_74_reg_2803 <= r_74_fu_1527_p2;
        r_75_reg_2808 <= r_75_fu_1532_p2;
        r_V_229_reg_2813 <= grp_fu_1956_p_dout0;
        r_V_230_reg_2824 <= grp_fu_1960_p_dout0;
        trunc_ln727_87_reg_2819 <= trunc_ln727_87_fu_1537_p1;
        trunc_ln727_88_reg_2830 <= trunc_ln727_88_fu_1541_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_140_reg_2835 <= num_V_140_fu_1601_p2;
        r_76_reg_2840 <= r_76_fu_1607_p2;
        r_77_reg_2845 <= r_77_fu_1612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_142_reg_2850 <= num_V_142_fu_1673_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_144_reg_2855 <= num_V_144_fu_1735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_146_reg_2860 <= num_V_146_fu_1797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_150_reg_2870 <= num_V_150_fu_1921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_152_reg_2875 <= num_V_152_fu_1983_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_154_reg_2880 <= num_V_154_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_216_reg_2390 <= grp_fu_1892_p_dout0;
        r_V_reg_2379 <= grp_fu_1872_p_dout0;
        trunc_ln727_74_reg_2396 <= trunc_ln727_74_fu_682_p1;
        trunc_ln727_reg_2385 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_43_reg_2141[7 : 4] <= tmp_43_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2137 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_5_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_5 = num_V_fu_2107_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_5 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_1_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_58_fu_1138_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_56_fu_1004_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_54_fu_870_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_52_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_50_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_48_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_46_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_44_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_57_fu_1124_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_55_fu_990_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_53_fu_856_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_51_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_49_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_47_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_45_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2137 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_576_out_ap_vld = 1'b1;
    end else begin
        num_V_576_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln412_31_fu_796_p2 = (p_Result_223_fu_778_p3 & or_ln412_16_fu_790_p2);

assign and_ln412_32_fu_925_p2 = (p_Result_224_fu_913_p3 & or_ln412_17_fu_920_p2);

assign and_ln412_33_fu_1059_p2 = (p_Result_225_fu_1047_p3 & or_ln412_18_fu_1054_p2);

assign and_ln412_34_fu_1193_p2 = (p_Result_226_fu_1181_p3 & or_ln412_19_fu_1188_p2);

assign and_ln412_35_fu_1299_p2 = (p_Result_227_fu_1287_p3 & or_ln412_20_fu_1294_p2);

assign and_ln412_36_fu_1405_p2 = (p_Result_228_fu_1393_p3 & or_ln412_21_fu_1400_p2);

assign and_ln412_37_fu_1511_p2 = (p_Result_229_fu_1499_p3 & or_ln412_22_fu_1506_p2);

assign and_ln412_38_fu_1591_p2 = (p_Result_230_fu_1579_p3 & or_ln412_23_fu_1586_p2);

assign and_ln412_39_fu_1663_p2 = (p_Result_231_fu_1651_p3 & or_ln412_24_fu_1658_p2);

assign and_ln412_40_fu_1725_p2 = (p_Result_232_fu_1713_p3 & or_ln412_25_fu_1720_p2);

assign and_ln412_41_fu_1787_p2 = (p_Result_233_fu_1775_p3 & or_ln412_26_fu_1782_p2);

assign and_ln412_42_fu_1849_p2 = (p_Result_234_fu_1837_p3 & or_ln412_27_fu_1844_p2);

assign and_ln412_43_fu_1911_p2 = (p_Result_235_fu_1899_p3 & or_ln412_28_fu_1906_p2);

assign and_ln412_44_fu_1973_p2 = (p_Result_236_fu_1961_p3 & or_ln412_29_fu_1968_p2);

assign and_ln412_45_fu_2035_p2 = (p_Result_237_fu_2023_p3 & or_ln412_30_fu_2030_p2);

assign and_ln412_46_fu_2097_p2 = (p_Result_238_fu_2085_p3 & or_ln412_31_fu_2092_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_1_0_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_10_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_11_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_12_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_13_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_14_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_15_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_1_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_2_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_3_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_4_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_5_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_6_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_7_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_8_address0 = i_5_cast_fu_515_p1;

assign firstDense_f_V_1_9_address0 = i_5_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_42_fu_1244_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_27_fu_1240_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_31_fu_628_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_16_fu_624_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_32_fu_641_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_17_fu_637_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_33_fu_690_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_18_fu_686_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_34_fu_703_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_19_fu_699_p1;

assign grp_fu_1920_p_ce = 1'b1;

assign grp_fu_1920_p_din0 = sext_ln1171_35_fu_829_p1;

assign grp_fu_1920_p_din1 = zext_ln1168_20_fu_825_p1;

assign grp_fu_1924_p_ce = 1'b1;

assign grp_fu_1924_p_din0 = sext_ln1171_36_fu_842_p1;

assign grp_fu_1924_p_din1 = zext_ln1168_21_fu_838_p1;

assign grp_fu_1928_p_ce = 1'b1;

assign grp_fu_1928_p_din0 = sext_ln1171_37_fu_963_p1;

assign grp_fu_1928_p_din1 = zext_ln1168_22_fu_959_p1;

assign grp_fu_1932_p_ce = 1'b1;

assign grp_fu_1932_p_din0 = sext_ln1171_38_fu_976_p1;

assign grp_fu_1932_p_din1 = zext_ln1168_23_fu_972_p1;

assign grp_fu_1936_p_ce = 1'b1;

assign grp_fu_1936_p_din0 = sext_ln1171_39_fu_1097_p1;

assign grp_fu_1936_p_din1 = zext_ln1168_24_fu_1093_p1;

assign grp_fu_1940_p_ce = 1'b1;

assign grp_fu_1940_p_din0 = sext_ln1171_40_fu_1110_p1;

assign grp_fu_1940_p_din1 = zext_ln1168_25_fu_1106_p1;

assign grp_fu_1944_p_ce = 1'b1;

assign grp_fu_1944_p_din0 = sext_ln1171_41_fu_1231_p1;

assign grp_fu_1944_p_din1 = zext_ln1168_26_fu_1227_p1;

assign grp_fu_1948_p_ce = 1'b1;

assign grp_fu_1948_p_din0 = sext_ln1171_43_fu_1337_p1;

assign grp_fu_1948_p_din1 = zext_ln1168_28_fu_1333_p1;

assign grp_fu_1952_p_ce = 1'b1;

assign grp_fu_1952_p_din0 = sext_ln1171_44_fu_1350_p1;

assign grp_fu_1952_p_din1 = zext_ln1168_29_fu_1346_p1;

assign grp_fu_1956_p_ce = 1'b1;

assign grp_fu_1956_p_din0 = sext_ln1171_45_fu_1443_p1;

assign grp_fu_1956_p_din1 = zext_ln1168_30_fu_1439_p1;

assign grp_fu_1960_p_ce = 1'b1;

assign grp_fu_1960_p_din0 = sext_ln1171_46_fu_1456_p1;

assign grp_fu_1960_p_din1 = zext_ln1168_31_fu_1452_p1;

assign i_5_cast_fu_515_p1 = ap_sig_allocacmp_i;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i == 4'd14) ? 1'b1 : 1'b0);

assign lhs_126_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_5}, {19'd0}};

assign lhs_128_fu_879_p3 = {{num_V_126_reg_2431}, {19'd0}};

assign lhs_130_fu_1013_p3 = {{num_V_128_reg_2493}, {19'd0}};

assign lhs_132_fu_1147_p3 = {{num_V_130_reg_2560}, {19'd0}};

assign lhs_134_fu_1253_p3 = {{num_V_132_reg_2627}, {19'd0}};

assign lhs_136_fu_1359_p3 = {{num_V_134_reg_2684}, {19'd0}};

assign lhs_138_fu_1465_p3 = {{num_V_136_reg_2741}, {19'd0}};

assign lhs_140_fu_1545_p3 = {{num_V_138_reg_2798}, {19'd0}};

assign lhs_142_fu_1617_p3 = {{num_V_140_reg_2835}, {19'd0}};

assign lhs_144_fu_1679_p3 = {{num_V_142_reg_2850}, {19'd0}};

assign lhs_146_fu_1741_p3 = {{num_V_144_reg_2855}, {19'd0}};

assign lhs_148_fu_1803_p3 = {{num_V_146_reg_2860}, {19'd0}};

assign lhs_150_fu_1865_p3 = {{num_V_148_reg_2865}, {19'd0}};

assign lhs_152_fu_1927_p3 = {{num_V_150_reg_2870}, {19'd0}};

assign lhs_154_fu_1989_p3 = {{num_V_152_reg_2875}, {19'd0}};

assign lhs_156_fu_2051_p3 = {{num_V_154_reg_2880}, {19'd0}};

assign num_V_125_fu_760_p4 = {{ret_V_fu_754_p2[54:19]}};

assign num_V_126_fu_806_p2 = (num_V_125_fu_760_p4 + zext_ln415_16_fu_802_p1);

assign num_V_127_fu_895_p4 = {{ret_V_61_fu_889_p2[54:19]}};

assign num_V_128_fu_935_p2 = (num_V_127_fu_895_p4 + zext_ln415_17_fu_931_p1);

assign num_V_129_fu_1029_p4 = {{ret_V_62_fu_1023_p2[54:19]}};

assign num_V_130_fu_1069_p2 = (num_V_129_fu_1029_p4 + zext_ln415_18_fu_1065_p1);

assign num_V_131_fu_1163_p4 = {{ret_V_63_fu_1157_p2[54:19]}};

assign num_V_132_fu_1203_p2 = (num_V_131_fu_1163_p4 + zext_ln415_19_fu_1199_p1);

assign num_V_133_fu_1269_p4 = {{ret_V_64_fu_1263_p2[54:19]}};

assign num_V_134_fu_1309_p2 = (num_V_133_fu_1269_p4 + zext_ln415_20_fu_1305_p1);

assign num_V_135_fu_1375_p4 = {{ret_V_65_fu_1369_p2[54:19]}};

assign num_V_136_fu_1415_p2 = (num_V_135_fu_1375_p4 + zext_ln415_21_fu_1411_p1);

assign num_V_137_fu_1481_p4 = {{ret_V_66_fu_1475_p2[54:19]}};

assign num_V_138_fu_1521_p2 = (num_V_137_fu_1481_p4 + zext_ln415_22_fu_1517_p1);

assign num_V_139_fu_1561_p4 = {{ret_V_67_fu_1555_p2[54:19]}};

assign num_V_140_fu_1601_p2 = (num_V_139_fu_1561_p4 + zext_ln415_23_fu_1597_p1);

assign num_V_141_fu_1633_p4 = {{ret_V_68_fu_1627_p2[54:19]}};

assign num_V_142_fu_1673_p2 = (num_V_141_fu_1633_p4 + zext_ln415_24_fu_1669_p1);

assign num_V_143_fu_1695_p4 = {{ret_V_69_fu_1689_p2[54:19]}};

assign num_V_144_fu_1735_p2 = (num_V_143_fu_1695_p4 + zext_ln415_25_fu_1731_p1);

assign num_V_145_fu_1757_p4 = {{ret_V_70_fu_1751_p2[54:19]}};

assign num_V_146_fu_1797_p2 = (num_V_145_fu_1757_p4 + zext_ln415_26_fu_1793_p1);

assign num_V_147_fu_1819_p4 = {{ret_V_71_fu_1813_p2[54:19]}};

assign num_V_148_fu_1859_p2 = (num_V_147_fu_1819_p4 + zext_ln415_27_fu_1855_p1);

assign num_V_149_fu_1881_p4 = {{ret_V_72_fu_1875_p2[54:19]}};

assign num_V_150_fu_1921_p2 = (num_V_149_fu_1881_p4 + zext_ln415_28_fu_1917_p1);

assign num_V_151_fu_1943_p4 = {{ret_V_73_fu_1937_p2[54:19]}};

assign num_V_152_fu_1983_p2 = (num_V_151_fu_1943_p4 + zext_ln415_29_fu_1979_p1);

assign num_V_153_fu_2005_p4 = {{ret_V_74_fu_1999_p2[54:19]}};

assign num_V_154_fu_2045_p2 = (num_V_153_fu_2005_p4 + zext_ln415_30_fu_2041_p1);

assign num_V_155_fu_2067_p4 = {{ret_V_75_fu_2061_p2[54:19]}};

assign num_V_576_out = lhs_fu_122;

assign num_V_fu_2107_p2 = (num_V_155_fu_2067_p4 + zext_ln415_31_fu_2103_p1);

assign or_ln289_15_fu_548_p2 = (tmp_43_fu_535_p3 | 8'd1);

assign or_ln289_16_fu_568_p2 = (tmp_43_reg_2141 | 8'd2);

assign or_ln289_17_fu_582_p2 = (tmp_43_reg_2141 | 8'd3);

assign or_ln289_18_fu_596_p2 = (tmp_43_reg_2141 | 8'd4);

assign or_ln289_19_fu_610_p2 = (tmp_43_reg_2141 | 8'd5);

assign or_ln289_20_fu_650_p2 = (tmp_43_reg_2141 | 8'd6);

assign or_ln289_21_fu_664_p2 = (tmp_43_reg_2141 | 8'd7);

assign or_ln289_22_fu_715_p2 = (tmp_43_reg_2141 | 8'd8);

assign or_ln289_23_fu_729_p2 = (tmp_43_reg_2141 | 8'd9);

assign or_ln289_24_fu_851_p2 = (tmp_43_reg_2141 | 8'd10);

assign or_ln289_25_fu_865_p2 = (tmp_43_reg_2141 | 8'd11);

assign or_ln289_26_fu_985_p2 = (tmp_43_reg_2141 | 8'd12);

assign or_ln289_27_fu_999_p2 = (tmp_43_reg_2141 | 8'd13);

assign or_ln289_28_fu_1119_p2 = (tmp_43_reg_2141 | 8'd14);

assign or_ln289_29_fu_1133_p2 = (tmp_43_reg_2141 | 8'd15);

assign or_ln412_16_fu_790_p2 = (r_fu_785_p2 | p_Result_s_fu_770_p3);

assign or_ln412_17_fu_920_p2 = (r_63_reg_2436 | p_Result_194_fu_905_p3);

assign or_ln412_18_fu_1054_p2 = (r_64_reg_2498 | p_Result_196_fu_1039_p3);

assign or_ln412_19_fu_1188_p2 = (r_65_reg_2503 | p_Result_198_fu_1173_p3);

assign or_ln412_20_fu_1294_p2 = (r_66_reg_2565 | p_Result_200_fu_1279_p3);

assign or_ln412_21_fu_1400_p2 = (r_67_reg_2570 | p_Result_202_fu_1385_p3);

assign or_ln412_22_fu_1506_p2 = (r_68_reg_2632 | p_Result_204_fu_1491_p3);

assign or_ln412_23_fu_1586_p2 = (r_69_reg_2637 | p_Result_206_fu_1571_p3);

assign or_ln412_24_fu_1658_p2 = (r_70_reg_2689 | p_Result_208_fu_1643_p3);

assign or_ln412_25_fu_1720_p2 = (r_71_reg_2694 | p_Result_210_fu_1705_p3);

assign or_ln412_26_fu_1782_p2 = (r_72_reg_2746 | p_Result_212_fu_1767_p3);

assign or_ln412_27_fu_1844_p2 = (r_73_reg_2751 | p_Result_214_fu_1829_p3);

assign or_ln412_28_fu_1906_p2 = (r_74_reg_2803 | p_Result_216_fu_1891_p3);

assign or_ln412_29_fu_1968_p2 = (r_75_reg_2808 | p_Result_218_fu_1953_p3);

assign or_ln412_30_fu_2030_p2 = (r_76_reg_2840 | p_Result_220_fu_2015_p3);

assign or_ln412_31_fu_2092_p2 = (r_77_reg_2845 | p_Result_222_fu_2077_p3);

assign p_Result_194_fu_905_p3 = ret_V_61_fu_889_p2[32'd19];

assign p_Result_196_fu_1039_p3 = ret_V_62_fu_1023_p2[32'd19];

assign p_Result_198_fu_1173_p3 = ret_V_63_fu_1157_p2[32'd19];

assign p_Result_200_fu_1279_p3 = ret_V_64_fu_1263_p2[32'd19];

assign p_Result_202_fu_1385_p3 = ret_V_65_fu_1369_p2[32'd19];

assign p_Result_204_fu_1491_p3 = ret_V_66_fu_1475_p2[32'd19];

assign p_Result_206_fu_1571_p3 = ret_V_67_fu_1555_p2[32'd19];

assign p_Result_208_fu_1643_p3 = ret_V_68_fu_1627_p2[32'd19];

assign p_Result_210_fu_1705_p3 = ret_V_69_fu_1689_p2[32'd19];

assign p_Result_212_fu_1767_p3 = ret_V_70_fu_1751_p2[32'd19];

assign p_Result_214_fu_1829_p3 = ret_V_71_fu_1813_p2[32'd19];

assign p_Result_216_fu_1891_p3 = ret_V_72_fu_1875_p2[32'd19];

assign p_Result_218_fu_1953_p3 = ret_V_73_fu_1937_p2[32'd19];

assign p_Result_220_fu_2015_p3 = ret_V_74_fu_1999_p2[32'd19];

assign p_Result_222_fu_2077_p3 = ret_V_75_fu_2061_p2[32'd19];

assign p_Result_223_fu_778_p3 = r_V_reg_2379[32'd18];

assign p_Result_224_fu_913_p3 = r_V_216_reg_2390[32'd18];

assign p_Result_225_fu_1047_p3 = r_V_217_reg_2441[32'd18];

assign p_Result_226_fu_1181_p3 = r_V_218_reg_2452[32'd18];

assign p_Result_227_fu_1287_p3 = r_V_219_reg_2508[32'd18];

assign p_Result_228_fu_1393_p3 = r_V_220_reg_2519[32'd18];

assign p_Result_229_fu_1499_p3 = r_V_221_reg_2575[32'd18];

assign p_Result_230_fu_1579_p3 = r_V_222_reg_2586[32'd18];

assign p_Result_231_fu_1651_p3 = r_V_223_reg_2642[32'd18];

assign p_Result_232_fu_1713_p3 = r_V_224_reg_2653[32'd18];

assign p_Result_233_fu_1775_p3 = r_V_225_reg_2699[32'd18];

assign p_Result_234_fu_1837_p3 = r_V_226_reg_2710[32'd18];

assign p_Result_235_fu_1899_p3 = r_V_227_reg_2756[32'd18];

assign p_Result_236_fu_1961_p3 = r_V_228_reg_2767[32'd18];

assign p_Result_237_fu_2023_p3 = r_V_229_reg_2813[32'd18];

assign p_Result_238_fu_2085_p3 = r_V_230_reg_2824[32'd18];

assign p_Result_s_fu_770_p3 = ret_V_fu_754_p2[32'd19];

assign r_63_fu_812_p2 = ((trunc_ln727_74_reg_2396 != 18'd0) ? 1'b1 : 1'b0);

assign r_64_fu_941_p2 = ((trunc_ln727_75_reg_2447 != 18'd0) ? 1'b1 : 1'b0);

assign r_65_fu_946_p2 = ((trunc_ln727_76_reg_2458 != 18'd0) ? 1'b1 : 1'b0);

assign r_66_fu_1075_p2 = ((trunc_ln727_77_reg_2514 != 18'd0) ? 1'b1 : 1'b0);

assign r_67_fu_1080_p2 = ((trunc_ln727_78_reg_2525 != 18'd0) ? 1'b1 : 1'b0);

assign r_68_fu_1209_p2 = ((trunc_ln727_79_reg_2581 != 18'd0) ? 1'b1 : 1'b0);

assign r_69_fu_1214_p2 = ((trunc_ln727_80_reg_2592 != 18'd0) ? 1'b1 : 1'b0);

assign r_70_fu_1315_p2 = ((trunc_ln727_81_reg_2648 != 18'd0) ? 1'b1 : 1'b0);

assign r_71_fu_1320_p2 = ((trunc_ln727_82_reg_2659 != 18'd0) ? 1'b1 : 1'b0);

assign r_72_fu_1421_p2 = ((trunc_ln727_83_reg_2705 != 18'd0) ? 1'b1 : 1'b0);

assign r_73_fu_1426_p2 = ((trunc_ln727_84_reg_2716 != 18'd0) ? 1'b1 : 1'b0);

assign r_74_fu_1527_p2 = ((trunc_ln727_85_reg_2762 != 18'd0) ? 1'b1 : 1'b0);

assign r_75_fu_1532_p2 = ((trunc_ln727_86_reg_2773 != 18'd0) ? 1'b1 : 1'b0);

assign r_76_fu_1607_p2 = ((trunc_ln727_87_reg_2819 != 18'd0) ? 1'b1 : 1'b0);

assign r_77_fu_1612_p2 = ((trunc_ln727_88_reg_2830 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_785_p2 = ((trunc_ln727_reg_2385 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_61_fu_889_p2 = ($signed(lhs_128_fu_879_p3) + $signed(sext_ln1245_14_fu_886_p1));

assign ret_V_62_fu_1023_p2 = ($signed(lhs_130_fu_1013_p3) + $signed(sext_ln1245_15_fu_1020_p1));

assign ret_V_63_fu_1157_p2 = ($signed(lhs_132_fu_1147_p3) + $signed(sext_ln1245_16_fu_1154_p1));

assign ret_V_64_fu_1263_p2 = ($signed(lhs_134_fu_1253_p3) + $signed(sext_ln1245_17_fu_1260_p1));

assign ret_V_65_fu_1369_p2 = ($signed(lhs_136_fu_1359_p3) + $signed(sext_ln1245_18_fu_1366_p1));

assign ret_V_66_fu_1475_p2 = ($signed(lhs_138_fu_1465_p3) + $signed(sext_ln1245_19_fu_1472_p1));

assign ret_V_67_fu_1555_p2 = ($signed(lhs_140_fu_1545_p3) + $signed(sext_ln1245_20_fu_1552_p1));

assign ret_V_68_fu_1627_p2 = ($signed(lhs_142_fu_1617_p3) + $signed(sext_ln1245_21_fu_1624_p1));

assign ret_V_69_fu_1689_p2 = ($signed(lhs_144_fu_1679_p3) + $signed(sext_ln1245_22_fu_1686_p1));

assign ret_V_70_fu_1751_p2 = ($signed(lhs_146_fu_1741_p3) + $signed(sext_ln1245_23_fu_1748_p1));

assign ret_V_71_fu_1813_p2 = ($signed(lhs_148_fu_1803_p3) + $signed(sext_ln1245_24_fu_1810_p1));

assign ret_V_72_fu_1875_p2 = ($signed(lhs_150_fu_1865_p3) + $signed(sext_ln1245_25_fu_1872_p1));

assign ret_V_73_fu_1937_p2 = ($signed(lhs_152_fu_1927_p3) + $signed(sext_ln1245_26_fu_1934_p1));

assign ret_V_74_fu_1999_p2 = ($signed(lhs_154_fu_1989_p3) + $signed(sext_ln1245_27_fu_1996_p1));

assign ret_V_75_fu_2061_p2 = ($signed(lhs_156_fu_2051_p3) + $signed(sext_ln1245_28_fu_2058_p1));

assign ret_V_fu_754_p2 = ($signed(lhs_126_fu_743_p3) + $signed(sext_ln1245_13_fu_751_p1));

assign sext_ln1171_31_fu_628_p1 = $signed(aux2_V_reg_2259);

assign sext_ln1171_32_fu_641_p1 = $signed(aux2_V_63_reg_2264);

assign sext_ln1171_33_fu_690_p1 = $signed(aux2_V_64_reg_2269);

assign sext_ln1171_34_fu_703_p1 = $signed(aux2_V_65_reg_2274);

assign sext_ln1171_35_fu_829_p1 = $signed(aux2_V_66_reg_2279);

assign sext_ln1171_36_fu_842_p1 = $signed(aux2_V_67_reg_2284);

assign sext_ln1171_37_fu_963_p1 = $signed(aux2_V_68_reg_2289);

assign sext_ln1171_38_fu_976_p1 = $signed(aux2_V_69_reg_2294);

assign sext_ln1171_39_fu_1097_p1 = $signed(aux2_V_70_reg_2299);

assign sext_ln1171_40_fu_1110_p1 = $signed(aux2_V_71_reg_2304);

assign sext_ln1171_41_fu_1231_p1 = $signed(aux2_V_72_reg_2309);

assign sext_ln1171_42_fu_1244_p1 = $signed(aux2_V_73_reg_2314);

assign sext_ln1171_43_fu_1337_p1 = $signed(aux2_V_74_reg_2319);

assign sext_ln1171_44_fu_1350_p1 = $signed(aux2_V_75_reg_2324);

assign sext_ln1171_45_fu_1443_p1 = $signed(aux2_V_76_reg_2329);

assign sext_ln1171_46_fu_1456_p1 = $signed(aux2_V_77_reg_2334);

assign sext_ln1245_13_fu_751_p1 = r_V_reg_2379;

assign sext_ln1245_14_fu_886_p1 = r_V_216_reg_2390;

assign sext_ln1245_15_fu_1020_p1 = r_V_217_reg_2441;

assign sext_ln1245_16_fu_1154_p1 = r_V_218_reg_2452;

assign sext_ln1245_17_fu_1260_p1 = r_V_219_reg_2508;

assign sext_ln1245_18_fu_1366_p1 = r_V_220_reg_2519;

assign sext_ln1245_19_fu_1472_p1 = r_V_221_reg_2575;

assign sext_ln1245_20_fu_1552_p1 = r_V_222_reg_2586;

assign sext_ln1245_21_fu_1624_p1 = r_V_223_reg_2642;

assign sext_ln1245_22_fu_1686_p1 = r_V_224_reg_2653;

assign sext_ln1245_23_fu_1748_p1 = r_V_225_reg_2699;

assign sext_ln1245_24_fu_1810_p1 = r_V_226_reg_2710;

assign sext_ln1245_25_fu_1872_p1 = r_V_227_reg_2756;

assign sext_ln1245_26_fu_1934_p1 = r_V_228_reg_2767;

assign sext_ln1245_27_fu_1996_p1 = r_V_229_reg_2813;

assign sext_ln1245_28_fu_2058_p1 = r_V_230_reg_2824;

assign tmp_43_fu_535_p3 = {{ap_sig_allocacmp_i}, {4'd0}};

assign tmp_44_fu_554_p3 = {{56'd0}, {or_ln289_15_fu_548_p2}};

assign tmp_45_fu_573_p3 = {{56'd0}, {or_ln289_16_fu_568_p2}};

assign tmp_46_fu_587_p3 = {{56'd0}, {or_ln289_17_fu_582_p2}};

assign tmp_47_fu_601_p3 = {{56'd0}, {or_ln289_18_fu_596_p2}};

assign tmp_48_fu_615_p3 = {{56'd0}, {or_ln289_19_fu_610_p2}};

assign tmp_49_fu_655_p3 = {{56'd0}, {or_ln289_20_fu_650_p2}};

assign tmp_50_fu_669_p3 = {{56'd0}, {or_ln289_21_fu_664_p2}};

assign tmp_51_fu_720_p3 = {{56'd0}, {or_ln289_22_fu_715_p2}};

assign tmp_52_fu_734_p3 = {{56'd0}, {or_ln289_23_fu_729_p2}};

assign tmp_53_fu_856_p3 = {{56'd0}, {or_ln289_24_fu_851_p2}};

assign tmp_54_fu_870_p3 = {{56'd0}, {or_ln289_25_fu_865_p2}};

assign tmp_55_fu_990_p3 = {{56'd0}, {or_ln289_26_fu_985_p2}};

assign tmp_56_fu_1004_p3 = {{56'd0}, {or_ln289_27_fu_999_p2}};

assign tmp_57_fu_1124_p3 = {{56'd0}, {or_ln289_28_fu_1119_p2}};

assign tmp_58_fu_1138_p3 = {{56'd0}, {or_ln289_29_fu_1133_p2}};

assign trunc_ln727_74_fu_682_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_75_fu_817_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_76_fu_821_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_77_fu_951_p1 = grp_fu_1920_p_dout0[17:0];

assign trunc_ln727_78_fu_955_p1 = grp_fu_1924_p_dout0[17:0];

assign trunc_ln727_79_fu_1085_p1 = grp_fu_1928_p_dout0[17:0];

assign trunc_ln727_80_fu_1089_p1 = grp_fu_1932_p_dout0[17:0];

assign trunc_ln727_81_fu_1219_p1 = grp_fu_1936_p_dout0[17:0];

assign trunc_ln727_82_fu_1223_p1 = grp_fu_1940_p_dout0[17:0];

assign trunc_ln727_83_fu_1325_p1 = grp_fu_1944_p_dout0[17:0];

assign trunc_ln727_84_fu_1329_p1 = grp_fu_1868_p_dout0[17:0];

assign trunc_ln727_85_fu_1431_p1 = grp_fu_1948_p_dout0[17:0];

assign trunc_ln727_86_fu_1435_p1 = grp_fu_1952_p_dout0[17:0];

assign trunc_ln727_87_fu_1537_p1 = grp_fu_1956_p_dout0[17:0];

assign trunc_ln727_88_fu_1541_p1 = grp_fu_1960_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1872_p_dout0[17:0];

assign zext_ln1168_16_fu_624_p1 = reg_482;

assign zext_ln1168_17_fu_637_p1 = reg_486;

assign zext_ln1168_18_fu_686_p1 = reg_482;

assign zext_ln1168_19_fu_699_p1 = reg_486;

assign zext_ln1168_20_fu_825_p1 = reg_482;

assign zext_ln1168_21_fu_838_p1 = reg_486;

assign zext_ln1168_22_fu_959_p1 = reg_482;

assign zext_ln1168_23_fu_972_p1 = reg_486;

assign zext_ln1168_24_fu_1093_p1 = reg_482;

assign zext_ln1168_25_fu_1106_p1 = reg_486;

assign zext_ln1168_26_fu_1227_p1 = reg_482;

assign zext_ln1168_27_fu_1240_p1 = reg_486;

assign zext_ln1168_28_fu_1333_p1 = reg_482;

assign zext_ln1168_29_fu_1346_p1 = reg_486;

assign zext_ln1168_30_fu_1439_p1 = reg_482;

assign zext_ln1168_31_fu_1452_p1 = reg_486;

assign zext_ln289_fu_543_p1 = tmp_43_fu_535_p3;

assign zext_ln415_16_fu_802_p1 = and_ln412_31_fu_796_p2;

assign zext_ln415_17_fu_931_p1 = and_ln412_32_fu_925_p2;

assign zext_ln415_18_fu_1065_p1 = and_ln412_33_fu_1059_p2;

assign zext_ln415_19_fu_1199_p1 = and_ln412_34_fu_1193_p2;

assign zext_ln415_20_fu_1305_p1 = and_ln412_35_fu_1299_p2;

assign zext_ln415_21_fu_1411_p1 = and_ln412_36_fu_1405_p2;

assign zext_ln415_22_fu_1517_p1 = and_ln412_37_fu_1511_p2;

assign zext_ln415_23_fu_1597_p1 = and_ln412_38_fu_1591_p2;

assign zext_ln415_24_fu_1669_p1 = and_ln412_39_fu_1663_p2;

assign zext_ln415_25_fu_1731_p1 = and_ln412_40_fu_1725_p2;

assign zext_ln415_26_fu_1793_p1 = and_ln412_41_fu_1787_p2;

assign zext_ln415_27_fu_1855_p1 = and_ln412_42_fu_1849_p2;

assign zext_ln415_28_fu_1917_p1 = and_ln412_43_fu_1911_p2;

assign zext_ln415_29_fu_1979_p1 = and_ln412_44_fu_1973_p2;

assign zext_ln415_30_fu_2041_p1 = and_ln412_45_fu_2035_p2;

assign zext_ln415_31_fu_2103_p1 = and_ln412_46_fu_2097_p2;

always @ (posedge ap_clk) begin
    tmp_43_reg_2141[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop25
