{
	"author": [
		"Shu-Hsuan Chou",
		"Chien-Chih Chen",
		"Chi-Neng Wen",
		"Yi-Chao Chan",
		"Tien-Fu Chen",
		"Chao-Ching Wang",
		"Jinn-Shyan Wang"
	],
	"booktitle": "Proceedings of the 46th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2009",
	"dblpkey": "conf/dac/ChouCWCCWW09",
	"doi": "10.1145/1629911.1630062",
	"ee": "http://doi.acm.org/10.1145/1629911.1630062",
	"pages": "587-592",
	"publisher": "ACM",
	"stemmed": [
		"no",
		"cach",
		"coher",
		"a",
		"singl",
		"cycl",
		"ring",
		"interconnect",
		"for",
		"multi",
		"core",
		"l",
		"nuca",
		"share",
		"on",
		"d",
		"chip"
	],
	"tag": [
		"3d",
		"manycore"
	],
	"title": "No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2009
}