
Project000.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f30  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080090c8  080090c8  000190c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009100  08009100  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009100  08009100  00019100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009108  08009108  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009108  08009108  00019108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800910c  0800910c  0001910c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009110  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004cc  20000090  0800919c  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000055c  0800919c  0002055c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d96  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000201f  00000000  00000000  00030e52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  00032e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  00033e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f23  00000000  00000000  00034d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000117ab  00000000  00000000  0004bcbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091ab3  00000000  00000000  0005d466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eef19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004940  00000000  00000000  000eef6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080090b0 	.word	0x080090b0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	080090b0 	.word	0x080090b0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_frsub>:
 8000b90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b94:	e002      	b.n	8000b9c <__addsf3>
 8000b96:	bf00      	nop

08000b98 <__aeabi_fsub>:
 8000b98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b9c <__addsf3>:
 8000b9c:	0042      	lsls	r2, r0, #1
 8000b9e:	bf1f      	itttt	ne
 8000ba0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ba4:	ea92 0f03 	teqne	r2, r3
 8000ba8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb0:	d06a      	beq.n	8000c88 <__addsf3+0xec>
 8000bb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bb6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bba:	bfc1      	itttt	gt
 8000bbc:	18d2      	addgt	r2, r2, r3
 8000bbe:	4041      	eorgt	r1, r0
 8000bc0:	4048      	eorgt	r0, r1
 8000bc2:	4041      	eorgt	r1, r0
 8000bc4:	bfb8      	it	lt
 8000bc6:	425b      	neglt	r3, r3
 8000bc8:	2b19      	cmp	r3, #25
 8000bca:	bf88      	it	hi
 8000bcc:	4770      	bxhi	lr
 8000bce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bda:	bf18      	it	ne
 8000bdc:	4240      	negne	r0, r0
 8000bde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000be6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4249      	negne	r1, r1
 8000bee:	ea92 0f03 	teq	r2, r3
 8000bf2:	d03f      	beq.n	8000c74 <__addsf3+0xd8>
 8000bf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bfc:	eb10 000c 	adds.w	r0, r0, ip
 8000c00:	f1c3 0320 	rsb	r3, r3, #32
 8000c04:	fa01 f103 	lsl.w	r1, r1, r3
 8000c08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0c:	d502      	bpl.n	8000c14 <__addsf3+0x78>
 8000c0e:	4249      	negs	r1, r1
 8000c10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c18:	d313      	bcc.n	8000c42 <__addsf3+0xa6>
 8000c1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c1e:	d306      	bcc.n	8000c2e <__addsf3+0x92>
 8000c20:	0840      	lsrs	r0, r0, #1
 8000c22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c26:	f102 0201 	add.w	r2, r2, #1
 8000c2a:	2afe      	cmp	r2, #254	; 0xfe
 8000c2c:	d251      	bcs.n	8000cd2 <__addsf3+0x136>
 8000c2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c36:	bf08      	it	eq
 8000c38:	f020 0001 	biceq.w	r0, r0, #1
 8000c3c:	ea40 0003 	orr.w	r0, r0, r3
 8000c40:	4770      	bx	lr
 8000c42:	0049      	lsls	r1, r1, #1
 8000c44:	eb40 0000 	adc.w	r0, r0, r0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c50:	d2ed      	bcs.n	8000c2e <__addsf3+0x92>
 8000c52:	fab0 fc80 	clz	ip, r0
 8000c56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c62:	bfaa      	itet	ge
 8000c64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c68:	4252      	neglt	r2, r2
 8000c6a:	4318      	orrge	r0, r3
 8000c6c:	bfbc      	itt	lt
 8000c6e:	40d0      	lsrlt	r0, r2
 8000c70:	4318      	orrlt	r0, r3
 8000c72:	4770      	bx	lr
 8000c74:	f092 0f00 	teq	r2, #0
 8000c78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c7c:	bf06      	itte	eq
 8000c7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c82:	3201      	addeq	r2, #1
 8000c84:	3b01      	subne	r3, #1
 8000c86:	e7b5      	b.n	8000bf4 <__addsf3+0x58>
 8000c88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c90:	bf18      	it	ne
 8000c92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c96:	d021      	beq.n	8000cdc <__addsf3+0x140>
 8000c98:	ea92 0f03 	teq	r2, r3
 8000c9c:	d004      	beq.n	8000ca8 <__addsf3+0x10c>
 8000c9e:	f092 0f00 	teq	r2, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	4608      	moveq	r0, r1
 8000ca6:	4770      	bx	lr
 8000ca8:	ea90 0f01 	teq	r0, r1
 8000cac:	bf1c      	itt	ne
 8000cae:	2000      	movne	r0, #0
 8000cb0:	4770      	bxne	lr
 8000cb2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cb6:	d104      	bne.n	8000cc2 <__addsf3+0x126>
 8000cb8:	0040      	lsls	r0, r0, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cc6:	bf3c      	itt	cc
 8000cc8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ccc:	4770      	bxcc	lr
 8000cce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cd2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cda:	4770      	bx	lr
 8000cdc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce0:	bf16      	itet	ne
 8000ce2:	4608      	movne	r0, r1
 8000ce4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce8:	4601      	movne	r1, r0
 8000cea:	0242      	lsls	r2, r0, #9
 8000cec:	bf06      	itte	eq
 8000cee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cf2:	ea90 0f01 	teqeq	r0, r1
 8000cf6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cfa:	4770      	bx	lr

08000cfc <__aeabi_ui2f>:
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e004      	b.n	8000d0c <__aeabi_i2f+0x8>
 8000d02:	bf00      	nop

08000d04 <__aeabi_i2f>:
 8000d04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d08:	bf48      	it	mi
 8000d0a:	4240      	negmi	r0, r0
 8000d0c:	ea5f 0c00 	movs.w	ip, r0
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d18:	4601      	mov	r1, r0
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	e01c      	b.n	8000d5a <__aeabi_l2f+0x2a>

08000d20 <__aeabi_ul2f>:
 8000d20:	ea50 0201 	orrs.w	r2, r0, r1
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e00a      	b.n	8000d44 <__aeabi_l2f+0x14>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_l2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d3c:	d502      	bpl.n	8000d44 <__aeabi_l2f+0x14>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	ea5f 0c01 	movs.w	ip, r1
 8000d48:	bf02      	ittt	eq
 8000d4a:	4684      	moveq	ip, r0
 8000d4c:	4601      	moveq	r1, r0
 8000d4e:	2000      	moveq	r0, #0
 8000d50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d54:	bf08      	it	eq
 8000d56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d5e:	fabc f28c 	clz	r2, ip
 8000d62:	3a08      	subs	r2, #8
 8000d64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d68:	db10      	blt.n	8000d8c <__aeabi_l2f+0x5c>
 8000d6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6e:	4463      	add	r3, ip
 8000d70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d74:	f1c2 0220 	rsb	r2, r2, #32
 8000d78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d80:	eb43 0002 	adc.w	r0, r3, r2
 8000d84:	bf08      	it	eq
 8000d86:	f020 0001 	biceq.w	r0, r0, #1
 8000d8a:	4770      	bx	lr
 8000d8c:	f102 0220 	add.w	r2, r2, #32
 8000d90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d94:	f1c2 0220 	rsb	r2, r2, #32
 8000d98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000da0:	eb43 0002 	adc.w	r0, r3, r2
 8000da4:	bf08      	it	eq
 8000da6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000daa:	4770      	bx	lr

08000dac <__aeabi_uldivmod>:
 8000dac:	b953      	cbnz	r3, 8000dc4 <__aeabi_uldivmod+0x18>
 8000dae:	b94a      	cbnz	r2, 8000dc4 <__aeabi_uldivmod+0x18>
 8000db0:	2900      	cmp	r1, #0
 8000db2:	bf08      	it	eq
 8000db4:	2800      	cmpeq	r0, #0
 8000db6:	bf1c      	itt	ne
 8000db8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000dc0:	f000 b96e 	b.w	80010a0 <__aeabi_idiv0>
 8000dc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dcc:	f000 f806 	bl	8000ddc <__udivmoddi4>
 8000dd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd8:	b004      	add	sp, #16
 8000dda:	4770      	bx	lr

08000ddc <__udivmoddi4>:
 8000ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de0:	9d08      	ldr	r5, [sp, #32]
 8000de2:	4604      	mov	r4, r0
 8000de4:	468c      	mov	ip, r1
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f040 8083 	bne.w	8000ef2 <__udivmoddi4+0x116>
 8000dec:	428a      	cmp	r2, r1
 8000dee:	4617      	mov	r7, r2
 8000df0:	d947      	bls.n	8000e82 <__udivmoddi4+0xa6>
 8000df2:	fab2 f282 	clz	r2, r2
 8000df6:	b142      	cbz	r2, 8000e0a <__udivmoddi4+0x2e>
 8000df8:	f1c2 0020 	rsb	r0, r2, #32
 8000dfc:	fa24 f000 	lsr.w	r0, r4, r0
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4097      	lsls	r7, r2
 8000e04:	ea40 0c01 	orr.w	ip, r0, r1
 8000e08:	4094      	lsls	r4, r2
 8000e0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e0e:	0c23      	lsrs	r3, r4, #16
 8000e10:	fbbc f6f8 	udiv	r6, ip, r8
 8000e14:	fa1f fe87 	uxth.w	lr, r7
 8000e18:	fb08 c116 	mls	r1, r8, r6, ip
 8000e1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e20:	fb06 f10e 	mul.w	r1, r6, lr
 8000e24:	4299      	cmp	r1, r3
 8000e26:	d909      	bls.n	8000e3c <__udivmoddi4+0x60>
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e2e:	f080 8119 	bcs.w	8001064 <__udivmoddi4+0x288>
 8000e32:	4299      	cmp	r1, r3
 8000e34:	f240 8116 	bls.w	8001064 <__udivmoddi4+0x288>
 8000e38:	3e02      	subs	r6, #2
 8000e3a:	443b      	add	r3, r7
 8000e3c:	1a5b      	subs	r3, r3, r1
 8000e3e:	b2a4      	uxth	r4, r4
 8000e40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e44:	fb08 3310 	mls	r3, r8, r0, r3
 8000e48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e50:	45a6      	cmp	lr, r4
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x8c>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5a:	f080 8105 	bcs.w	8001068 <__udivmoddi4+0x28c>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8102 	bls.w	8001068 <__udivmoddi4+0x28c>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e6c:	eba4 040e 	sub.w	r4, r4, lr
 8000e70:	2600      	movs	r6, #0
 8000e72:	b11d      	cbz	r5, 8000e7c <__udivmoddi4+0xa0>
 8000e74:	40d4      	lsrs	r4, r2
 8000e76:	2300      	movs	r3, #0
 8000e78:	e9c5 4300 	strd	r4, r3, [r5]
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	b902      	cbnz	r2, 8000e86 <__udivmoddi4+0xaa>
 8000e84:	deff      	udf	#255	; 0xff
 8000e86:	fab2 f282 	clz	r2, r2
 8000e8a:	2a00      	cmp	r2, #0
 8000e8c:	d150      	bne.n	8000f30 <__udivmoddi4+0x154>
 8000e8e:	1bcb      	subs	r3, r1, r7
 8000e90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	2601      	movs	r6, #1
 8000e9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e9e:	0c21      	lsrs	r1, r4, #16
 8000ea0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ea4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea8:	fb08 f30c 	mul.w	r3, r8, ip
 8000eac:	428b      	cmp	r3, r1
 8000eae:	d907      	bls.n	8000ec0 <__udivmoddi4+0xe4>
 8000eb0:	1879      	adds	r1, r7, r1
 8000eb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0xe2>
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	f200 80e9 	bhi.w	8001090 <__udivmoddi4+0x2b4>
 8000ebe:	4684      	mov	ip, r0
 8000ec0:	1ac9      	subs	r1, r1, r3
 8000ec2:	b2a3      	uxth	r3, r4
 8000ec4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ecc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ed0:	fb08 f800 	mul.w	r8, r8, r0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x10c>
 8000ed8:	193c      	adds	r4, r7, r4
 8000eda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0x10a>
 8000ee0:	45a0      	cmp	r8, r4
 8000ee2:	f200 80d9 	bhi.w	8001098 <__udivmoddi4+0x2bc>
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	eba4 0408 	sub.w	r4, r4, r8
 8000eec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef0:	e7bf      	b.n	8000e72 <__udivmoddi4+0x96>
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d909      	bls.n	8000f0a <__udivmoddi4+0x12e>
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	f000 80b1 	beq.w	800105e <__udivmoddi4+0x282>
 8000efc:	2600      	movs	r6, #0
 8000efe:	e9c5 0100 	strd	r0, r1, [r5]
 8000f02:	4630      	mov	r0, r6
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	fab3 f683 	clz	r6, r3
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	d14a      	bne.n	8000fa8 <__udivmoddi4+0x1cc>
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d302      	bcc.n	8000f1c <__udivmoddi4+0x140>
 8000f16:	4282      	cmp	r2, r0
 8000f18:	f200 80b8 	bhi.w	800108c <__udivmoddi4+0x2b0>
 8000f1c:	1a84      	subs	r4, r0, r2
 8000f1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000f22:	2001      	movs	r0, #1
 8000f24:	468c      	mov	ip, r1
 8000f26:	2d00      	cmp	r5, #0
 8000f28:	d0a8      	beq.n	8000e7c <__udivmoddi4+0xa0>
 8000f2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f2e:	e7a5      	b.n	8000e7c <__udivmoddi4+0xa0>
 8000f30:	f1c2 0320 	rsb	r3, r2, #32
 8000f34:	fa20 f603 	lsr.w	r6, r0, r3
 8000f38:	4097      	lsls	r7, r2
 8000f3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000f3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f42:	40d9      	lsrs	r1, r3
 8000f44:	4330      	orrs	r0, r6
 8000f46:	0c03      	lsrs	r3, r0, #16
 8000f48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f4c:	fa1f f887 	uxth.w	r8, r7
 8000f50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f58:	fb06 f108 	mul.w	r1, r6, r8
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000f62:	d909      	bls.n	8000f78 <__udivmoddi4+0x19c>
 8000f64:	18fb      	adds	r3, r7, r3
 8000f66:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f6a:	f080 808d 	bcs.w	8001088 <__udivmoddi4+0x2ac>
 8000f6e:	4299      	cmp	r1, r3
 8000f70:	f240 808a 	bls.w	8001088 <__udivmoddi4+0x2ac>
 8000f74:	3e02      	subs	r6, #2
 8000f76:	443b      	add	r3, r7
 8000f78:	1a5b      	subs	r3, r3, r1
 8000f7a:	b281      	uxth	r1, r0
 8000f7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f88:	fb00 f308 	mul.w	r3, r0, r8
 8000f8c:	428b      	cmp	r3, r1
 8000f8e:	d907      	bls.n	8000fa0 <__udivmoddi4+0x1c4>
 8000f90:	1879      	adds	r1, r7, r1
 8000f92:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f96:	d273      	bcs.n	8001080 <__udivmoddi4+0x2a4>
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d971      	bls.n	8001080 <__udivmoddi4+0x2a4>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4439      	add	r1, r7
 8000fa0:	1acb      	subs	r3, r1, r3
 8000fa2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fa6:	e778      	b.n	8000e9a <__udivmoddi4+0xbe>
 8000fa8:	f1c6 0c20 	rsb	ip, r6, #32
 8000fac:	fa03 f406 	lsl.w	r4, r3, r6
 8000fb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fb4:	431c      	orrs	r4, r3
 8000fb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fba:	fa01 f306 	lsl.w	r3, r1, r6
 8000fbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fc6:	431f      	orrs	r7, r3
 8000fc8:	0c3b      	lsrs	r3, r7, #16
 8000fca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fce:	fa1f f884 	uxth.w	r8, r4
 8000fd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fda:	fb09 fa08 	mul.w	sl, r9, r8
 8000fde:	458a      	cmp	sl, r1
 8000fe0:	fa02 f206 	lsl.w	r2, r2, r6
 8000fe4:	fa00 f306 	lsl.w	r3, r0, r6
 8000fe8:	d908      	bls.n	8000ffc <__udivmoddi4+0x220>
 8000fea:	1861      	adds	r1, r4, r1
 8000fec:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ff0:	d248      	bcs.n	8001084 <__udivmoddi4+0x2a8>
 8000ff2:	458a      	cmp	sl, r1
 8000ff4:	d946      	bls.n	8001084 <__udivmoddi4+0x2a8>
 8000ff6:	f1a9 0902 	sub.w	r9, r9, #2
 8000ffa:	4421      	add	r1, r4
 8000ffc:	eba1 010a 	sub.w	r1, r1, sl
 8001000:	b2bf      	uxth	r7, r7
 8001002:	fbb1 f0fe 	udiv	r0, r1, lr
 8001006:	fb0e 1110 	mls	r1, lr, r0, r1
 800100a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800100e:	fb00 f808 	mul.w	r8, r0, r8
 8001012:	45b8      	cmp	r8, r7
 8001014:	d907      	bls.n	8001026 <__udivmoddi4+0x24a>
 8001016:	19e7      	adds	r7, r4, r7
 8001018:	f100 31ff 	add.w	r1, r0, #4294967295
 800101c:	d22e      	bcs.n	800107c <__udivmoddi4+0x2a0>
 800101e:	45b8      	cmp	r8, r7
 8001020:	d92c      	bls.n	800107c <__udivmoddi4+0x2a0>
 8001022:	3802      	subs	r0, #2
 8001024:	4427      	add	r7, r4
 8001026:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800102a:	eba7 0708 	sub.w	r7, r7, r8
 800102e:	fba0 8902 	umull	r8, r9, r0, r2
 8001032:	454f      	cmp	r7, r9
 8001034:	46c6      	mov	lr, r8
 8001036:	4649      	mov	r1, r9
 8001038:	d31a      	bcc.n	8001070 <__udivmoddi4+0x294>
 800103a:	d017      	beq.n	800106c <__udivmoddi4+0x290>
 800103c:	b15d      	cbz	r5, 8001056 <__udivmoddi4+0x27a>
 800103e:	ebb3 020e 	subs.w	r2, r3, lr
 8001042:	eb67 0701 	sbc.w	r7, r7, r1
 8001046:	fa07 fc0c 	lsl.w	ip, r7, ip
 800104a:	40f2      	lsrs	r2, r6
 800104c:	ea4c 0202 	orr.w	r2, ip, r2
 8001050:	40f7      	lsrs	r7, r6
 8001052:	e9c5 2700 	strd	r2, r7, [r5]
 8001056:	2600      	movs	r6, #0
 8001058:	4631      	mov	r1, r6
 800105a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800105e:	462e      	mov	r6, r5
 8001060:	4628      	mov	r0, r5
 8001062:	e70b      	b.n	8000e7c <__udivmoddi4+0xa0>
 8001064:	4606      	mov	r6, r0
 8001066:	e6e9      	b.n	8000e3c <__udivmoddi4+0x60>
 8001068:	4618      	mov	r0, r3
 800106a:	e6fd      	b.n	8000e68 <__udivmoddi4+0x8c>
 800106c:	4543      	cmp	r3, r8
 800106e:	d2e5      	bcs.n	800103c <__udivmoddi4+0x260>
 8001070:	ebb8 0e02 	subs.w	lr, r8, r2
 8001074:	eb69 0104 	sbc.w	r1, r9, r4
 8001078:	3801      	subs	r0, #1
 800107a:	e7df      	b.n	800103c <__udivmoddi4+0x260>
 800107c:	4608      	mov	r0, r1
 800107e:	e7d2      	b.n	8001026 <__udivmoddi4+0x24a>
 8001080:	4660      	mov	r0, ip
 8001082:	e78d      	b.n	8000fa0 <__udivmoddi4+0x1c4>
 8001084:	4681      	mov	r9, r0
 8001086:	e7b9      	b.n	8000ffc <__udivmoddi4+0x220>
 8001088:	4666      	mov	r6, ip
 800108a:	e775      	b.n	8000f78 <__udivmoddi4+0x19c>
 800108c:	4630      	mov	r0, r6
 800108e:	e74a      	b.n	8000f26 <__udivmoddi4+0x14a>
 8001090:	f1ac 0c02 	sub.w	ip, ip, #2
 8001094:	4439      	add	r1, r7
 8001096:	e713      	b.n	8000ec0 <__udivmoddi4+0xe4>
 8001098:	3802      	subs	r0, #2
 800109a:	443c      	add	r4, r7
 800109c:	e724      	b.n	8000ee8 <__udivmoddi4+0x10c>
 800109e:	bf00      	nop

080010a0 <__aeabi_idiv0>:
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	0000      	movs	r0, r0
	...

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b0:	f002 fb60 	bl	8003774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b4:	f000 f9ce 	bl	8001454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b8:	f000 fbd0 	bl	800185c <MX_GPIO_Init>
  MX_DMA_Init();
 80010bc:	f000 fba6 	bl	800180c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010c0:	f000 fb78 	bl	80017b4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80010c4:	f000 fa5c 	bl	8001580 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010c8:	f000 fab2 	bl	8001630 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010cc:	f000 fafc 	bl	80016c8 <MX_TIM3_Init>
  MX_I2C1_Init();
 80010d0:	f000 fa28 	bl	8001524 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80010d4:	48b6      	ldr	r0, [pc, #728]	; (80013b0 <main+0x308>)
 80010d6:	f005 fe55 	bl	8006d84 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80010da:	213c      	movs	r1, #60	; 0x3c
 80010dc:	48b5      	ldr	r0, [pc, #724]	; (80013b4 <main+0x30c>)
 80010de:	f006 f863 	bl	80071a8 <HAL_TIM_Encoder_Start>

	// start PWM
  HAL_TIM_Base_Start(&htim3);
 80010e2:	48b5      	ldr	r0, [pc, #724]	; (80013b8 <main+0x310>)
 80010e4:	f005 fdf4 	bl	8006cd0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010e8:	2100      	movs	r1, #0
 80010ea:	48b3      	ldr	r0, [pc, #716]	; (80013b8 <main+0x310>)
 80010ec:	f005 ff06 	bl	8006efc <HAL_TIM_PWM_Start>

  ///Init Data
  ConverterUnitSystemStructureInit(&CUSSStruc);
 80010f0:	48b2      	ldr	r0, [pc, #712]	; (80013bc <main+0x314>)
 80010f2:	f000 fcf7 	bl	8001ae4 <ConverterUnitSystemStructureInit>
  TrajectoryGenerationStructureInit(&TrjStruc, &CUSSStruc);
 80010f6:	49b1      	ldr	r1, [pc, #708]	; (80013bc <main+0x314>)
 80010f8:	48b1      	ldr	r0, [pc, #708]	; (80013c0 <main+0x318>)
 80010fa:	f000 fd09 	bl	8001b10 <TrajectoryGenerationStructureInit>

  VelocityControllerInit(&VelocityPIDController, &TrjStruc);
 80010fe:	49b0      	ldr	r1, [pc, #704]	; (80013c0 <main+0x318>)
 8001100:	48b0      	ldr	r0, [pc, #704]	; (80013c4 <main+0x31c>)
 8001102:	f000 fd81 	bl	8001c08 <VelocityControllerInit>
  DisplacementControllerInit(&PositionPIDController, &TrjStruc);
 8001106:	49ae      	ldr	r1, [pc, #696]	; (80013c0 <main+0x318>)
 8001108:	48af      	ldr	r0, [pc, #700]	; (80013c8 <main+0x320>)
 800110a:	f000 fdb1 	bl	8001c70 <DisplacementControllerInit>

  ///UART init
  UART2.huart = &huart2;
 800110e:	4baf      	ldr	r3, [pc, #700]	; (80013cc <main+0x324>)
 8001110:	4aaf      	ldr	r2, [pc, #700]	; (80013d0 <main+0x328>)
 8001112:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 8001114:	4bad      	ldr	r3, [pc, #692]	; (80013cc <main+0x324>)
 8001116:	22ff      	movs	r2, #255	; 0xff
 8001118:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 800111a:	4bac      	ldr	r3, [pc, #688]	; (80013cc <main+0x324>)
 800111c:	22ff      	movs	r2, #255	; 0xff
 800111e:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 8001120:	48aa      	ldr	r0, [pc, #680]	; (80013cc <main+0x324>)
 8001122:	f001 fb29 	bl	8002778 <UARTInit>
  UARTResetStart(&UART2);
 8001126:	48a9      	ldr	r0, [pc, #676]	; (80013cc <main+0x324>)
 8001128:	f001 fb4e 	bl	80027c8 <UARTResetStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  int16_t inputChar = UARTReadChar(&UART2);
 800112c:	48a7      	ldr	r0, [pc, #668]	; (80013cc <main+0x324>)
 800112e:	f001 fb6f 	bl	8002810 <UARTReadChar>
 8001132:	4603      	mov	r3, r0
 8001134:	80fb      	strh	r3, [r7, #6]
	  if (inputChar != -1)
 8001136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800113a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113e:	d005      	beq.n	800114c <main+0xa4>
	  {
		  Munmunbot_Protocol(inputChar, &UART2);
 8001140:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001144:	49a1      	ldr	r1, [pc, #644]	; (80013cc <main+0x324>)
 8001146:	4618      	mov	r0, r3
 8001148:	f001 fc4a 	bl	80029e0 <Munmunbot_Protocol>

	  }

	  switch (Munmunbot_State)
 800114c:	4ba1      	ldr	r3, [pc, #644]	; (80013d4 <main+0x32c>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b06      	cmp	r3, #6
 8001152:	d8eb      	bhi.n	800112c <main+0x84>
 8001154:	a201      	add	r2, pc, #4	; (adr r2, 800115c <main+0xb4>)
 8001156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115a:	bf00      	nop
 800115c:	0800112d 	.word	0x0800112d
 8001160:	0800112d 	.word	0x0800112d
 8001164:	08001179 	.word	0x08001179
 8001168:	0800117f 	.word	0x0800117f
 800116c:	0800118b 	.word	0x0800118b
 8001170:	080012bb 	.word	0x080012bb
 8001174:	08001347 	.word	0x08001347
	  		  break;
	  	  case STATE_Idle:
		  	  break;

	  	  case STATE_PrepareDATA:
	  		  TrajectoryGenerationPrepareDATA();
 8001178:	f000 fde2 	bl	8001d40 <TrajectoryGenerationPrepareDATA>
		  	  break;
 800117c:	e15e      	b.n	800143c <main+0x394>

	  	  case STATE_Calculation:
	  		  TrajectoryGenerationCalculation();
 800117e:	f000 ff23 	bl	8001fc8 <TrajectoryGenerationCalculation>
	  		  Munmunbot_State = STATE_Link_Moving;
 8001182:	4b94      	ldr	r3, [pc, #592]	; (80013d4 <main+0x32c>)
 8001184:	2204      	movs	r2, #4
 8001186:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001188:	e158      	b.n	800143c <main+0x394>

	   	  case STATE_Link_Moving:
	   		  if (micros()-TrjStruc.Loop_Timestamp >=  TrjStruc.Loop_Period)
 800118a:	f000 fc91 	bl	8001ab0 <micros>
 800118e:	4b8c      	ldr	r3, [pc, #560]	; (80013c0 <main+0x318>)
 8001190:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8001194:	1a84      	subs	r4, r0, r2
 8001196:	eb61 0503 	sbc.w	r5, r1, r3
 800119a:	4b89      	ldr	r3, [pc, #548]	; (80013c0 <main+0x318>)
 800119c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80011a0:	429d      	cmp	r5, r3
 80011a2:	bf08      	it	eq
 80011a4:	4294      	cmpeq	r4, r2
 80011a6:	f0c0 8142 	bcc.w	800142e <main+0x386>
	   		  {
	   			  // GEN Trajectory
	   			  TrajectoryGenerationProcess();
 80011aa:	f001 f81d 	bl	80021e8 <TrajectoryGenerationProcess>
	   			  EncoderVelocityAndPosition_Update();
 80011ae:	f000 fbe3 	bl	8001978 <EncoderVelocityAndPosition_Update>
	   			  PIDController2in1();  ///use only position
 80011b2:	f001 fa69 	bl	8002688 <PIDController2in1>
	   			  Plant_input = PositionPIDController.ControllerOutput;
 80011b6:	4b84      	ldr	r3, [pc, #528]	; (80013c8 <main+0x320>)
 80011b8:	edd3 7a03 	vldr	s15, [r3, #12]
 80011bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011c0:	ee17 2a90 	vmov	r2, s15
 80011c4:	4b84      	ldr	r3, [pc, #528]	; (80013d8 <main+0x330>)
 80011c6:	601a      	str	r2, [r3, #0]
	   			  DCMotorStruc.PWMOut = abs(Plant_input);
 80011c8:	4b83      	ldr	r3, [pc, #524]	; (80013d8 <main+0x330>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	bfb8      	it	lt
 80011d0:	425b      	neglt	r3, r3
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b81      	ldr	r3, [pc, #516]	; (80013dc <main+0x334>)
 80011d6:	605a      	str	r2, [r3, #4]
	   			  if (DCMotorStruc.PWMOut > 10000)   /// Saturation Output
 80011d8:	4b80      	ldr	r3, [pc, #512]	; (80013dc <main+0x334>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f242 7210 	movw	r2, #10000	; 0x2710
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d903      	bls.n	80011ec <main+0x144>
	   			  {
	   				 DCMotorStruc.PWMOut = 10000;
 80011e4:	4b7d      	ldr	r3, [pc, #500]	; (80013dc <main+0x334>)
 80011e6:	f242 7210 	movw	r2, #10000	; 0x2710
 80011ea:	605a      	str	r2, [r3, #4]
	   			  }

	   			  if (Plant_input >= 0) /// Setting DIR
	   			  {
	   				  DCMotorStruc.DIR = 1;
 80011ec:	4b7b      	ldr	r3, [pc, #492]	; (80013dc <main+0x334>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
	   			  }
	   			  else if (Plant_input < 0)
	   			  {
	   				  DCMotorStruc.DIR = 0;
	   			  }
	   			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, DCMotorStruc.DIR);
 80011f2:	4b7a      	ldr	r3, [pc, #488]	; (80013dc <main+0x334>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	2180      	movs	r1, #128	; 0x80
 80011fa:	4879      	ldr	r0, [pc, #484]	; (80013e0 <main+0x338>)
 80011fc:	f003 f9ea 	bl	80045d4 <HAL_GPIO_WritePin>

	   			  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, DCMotorStruc.PWMOut); ///Setting PWM Pin
 8001200:	4b6d      	ldr	r3, [pc, #436]	; (80013b8 <main+0x310>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a75      	ldr	r2, [pc, #468]	; (80013dc <main+0x334>)
 8001206:	6852      	ldr	r2, [r2, #4]
 8001208:	635a      	str	r2, [r3, #52]	; 0x34
	   			  TrjStruc.Loop_Timestamp = micros();
 800120a:	f000 fc51 	bl	8001ab0 <micros>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	496b      	ldr	r1, [pc, #428]	; (80013c0 <main+0x318>)
 8001214:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	   			  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + 3) &&
 8001218:	4b6b      	ldr	r3, [pc, #428]	; (80013c8 <main+0x320>)
 800121a:	ed93 7a05 	vldr	s14, [r3, #20]
 800121e:	4b68      	ldr	r3, [pc, #416]	; (80013c0 <main+0x318>)
 8001220:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001224:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001228:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800122c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	d900      	bls.n	8001238 <main+0x190>
	   				 Moving_Link_Task_Flag = 0;
	   			  }

	   		  }

	  		  break;
 8001236:	e0fa      	b.n	800142e <main+0x386>
	   					  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - 3) &&
 8001238:	4b63      	ldr	r3, [pc, #396]	; (80013c8 <main+0x320>)
 800123a:	ed93 7a05 	vldr	s14, [r3, #20]
 800123e:	4b60      	ldr	r3, [pc, #384]	; (80013c0 <main+0x318>)
 8001240:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001244:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001248:	ee77 7ae6 	vsub.f32	s15, s15, s13
	   			  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + 3) &&
 800124c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001254:	da00      	bge.n	8001258 <main+0x1b0>
	  		  break;
 8001256:	e0ea      	b.n	800142e <main+0x386>
						  (Moving_Link_Task_Flag == 1))
 8001258:	4b62      	ldr	r3, [pc, #392]	; (80013e4 <main+0x33c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
	   					  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - 3) &&
 800125c:	2b01      	cmp	r3, #1
 800125e:	f040 80e6 	bne.w	800142e <main+0x386>
	   				  if(MovingLinkMode == LMM_Set_Pos_Directly)
 8001262:	4b61      	ldr	r3, [pc, #388]	; (80013e8 <main+0x340>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d10d      	bne.n	8001286 <main+0x1de>
	   					Munmunbot_State = STATE_Idle;
 800126a:	4b5a      	ldr	r3, [pc, #360]	; (80013d4 <main+0x32c>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
	   					MovingLinkMode = LMM_Not_Set;
 8001270:	4b5d      	ldr	r3, [pc, #372]	; (80013e8 <main+0x340>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
	   					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001276:	4b50      	ldr	r3, [pc, #320]	; (80013b8 <main+0x310>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2200      	movs	r2, #0
 800127c:	635a      	str	r2, [r3, #52]	; 0x34
	   					ACK2Return(&UART2);
 800127e:	4853      	ldr	r0, [pc, #332]	; (80013cc <main+0x324>)
 8001280:	f001 fb9a 	bl	80029b8 <ACK2Return>
 8001284:	e011      	b.n	80012aa <main+0x202>
	   				  else if ((MovingLinkMode == LMM_Set_Goal_1_Station) || (MovingLinkMode == LMM_Set_Goal_n_Station))
 8001286:	4b58      	ldr	r3, [pc, #352]	; (80013e8 <main+0x340>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b02      	cmp	r3, #2
 800128c:	d003      	beq.n	8001296 <main+0x1ee>
 800128e:	4b56      	ldr	r3, [pc, #344]	; (80013e8 <main+0x340>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b03      	cmp	r3, #3
 8001294:	d109      	bne.n	80012aa <main+0x202>
	   					Munmunbot_State = STATE_End_Effector_Working;
 8001296:	4b4f      	ldr	r3, [pc, #316]	; (80013d4 <main+0x32c>)
 8001298:	2205      	movs	r2, #5
 800129a:	701a      	strb	r2, [r3, #0]
	   					GripperState = 0;
 800129c:	4b53      	ldr	r3, [pc, #332]	; (80013ec <main+0x344>)
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
	   					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80012a2:	4b45      	ldr	r3, [pc, #276]	; (80013b8 <main+0x310>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2200      	movs	r2, #0
 80012a8:	635a      	str	r2, [r3, #52]	; 0x34
	   				 TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 80012aa:	4b47      	ldr	r3, [pc, #284]	; (80013c8 <main+0x320>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	4a44      	ldr	r2, [pc, #272]	; (80013c0 <main+0x318>)
 80012b0:	65d3      	str	r3, [r2, #92]	; 0x5c
	   				 Moving_Link_Task_Flag = 0;
 80012b2:	4b4c      	ldr	r3, [pc, #304]	; (80013e4 <main+0x33c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
	  		  break;
 80012b8:	e0b9      	b.n	800142e <main+0x386>
	  	  case STATE_End_Effector_Working:
	  		  ///I2C implement
	  		  if(GripperEnable == 1)
 80012ba:	4b4d      	ldr	r3, [pc, #308]	; (80013f0 <main+0x348>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d139      	bne.n	8001336 <main+0x28e>
	  		  {
	  			if ((hi2c1.State == HAL_I2C_STATE_READY) && (GripperState == 0))
 80012c2:	4b4c      	ldr	r3, [pc, #304]	; (80013f4 <main+0x34c>)
 80012c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b20      	cmp	r3, #32
 80012cc:	d116      	bne.n	80012fc <main+0x254>
 80012ce:	4b47      	ldr	r3, [pc, #284]	; (80013ec <main+0x344>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d112      	bne.n	80012fc <main+0x254>
	  			{
	  				{
	  					uint8_t temp[1] = {0x45};
 80012d6:	2345      	movs	r3, #69	; 0x45
 80012d8:	713b      	strb	r3, [r7, #4]
	  					HAL_I2C_Master_Transmit_IT(&hi2c1, (0x23 << 1) , temp, 1);
 80012da:	1d3a      	adds	r2, r7, #4
 80012dc:	2301      	movs	r3, #1
 80012de:	2146      	movs	r1, #70	; 0x46
 80012e0:	4844      	ldr	r0, [pc, #272]	; (80013f4 <main+0x34c>)
 80012e2:	f003 fad5 	bl	8004890 <HAL_I2C_Master_Transmit_IT>
	  				}
	  				GripperState = 1;
 80012e6:	4b41      	ldr	r3, [pc, #260]	; (80013ec <main+0x344>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	701a      	strb	r2, [r3, #0]
	  				Timestamp_Gripper = micros();
 80012ec:	f000 fbe0 	bl	8001ab0 <micros>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4940      	ldr	r1, [pc, #256]	; (80013f8 <main+0x350>)
 80012f6:	e9c1 2300 	strd	r2, r3, [r1]

	  		  else if(GripperEnable == 0)
			  {
		  		 Munmunbot_State = STATE_PrepareDATA;
			  }
	  		  break;
 80012fa:	e09a      	b.n	8001432 <main+0x38a>
	  			else if ((micros() - Timestamp_Gripper >= 5100000) && (GripperState == 1))
 80012fc:	f000 fbd8 	bl	8001ab0 <micros>
 8001300:	4b3d      	ldr	r3, [pc, #244]	; (80013f8 <main+0x350>)
 8001302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001306:	ebb0 0802 	subs.w	r8, r0, r2
 800130a:	eb61 0903 	sbc.w	r9, r1, r3
 800130e:	a326      	add	r3, pc, #152	; (adr r3, 80013a8 <main+0x300>)
 8001310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001314:	454b      	cmp	r3, r9
 8001316:	bf08      	it	eq
 8001318:	4542      	cmpeq	r2, r8
 800131a:	f080 808a 	bcs.w	8001432 <main+0x38a>
 800131e:	4b33      	ldr	r3, [pc, #204]	; (80013ec <main+0x344>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b01      	cmp	r3, #1
 8001324:	f040 8085 	bne.w	8001432 <main+0x38a>
	  				GripperState = 0;
 8001328:	4b30      	ldr	r3, [pc, #192]	; (80013ec <main+0x344>)
 800132a:	2200      	movs	r2, #0
 800132c:	701a      	strb	r2, [r3, #0]
	  				Munmunbot_State = STATE_PrepareDATA;
 800132e:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <main+0x32c>)
 8001330:	2202      	movs	r2, #2
 8001332:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001334:	e07d      	b.n	8001432 <main+0x38a>
	  		  else if(GripperEnable == 0)
 8001336:	4b2e      	ldr	r3, [pc, #184]	; (80013f0 <main+0x348>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d179      	bne.n	8001432 <main+0x38a>
		  		 Munmunbot_State = STATE_PrepareDATA;
 800133e:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <main+0x32c>)
 8001340:	2202      	movs	r2, #2
 8001342:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001344:	e075      	b.n	8001432 <main+0x38a>

	  	  case STATE_SetHome:

	  		  switch (SethomeMode)
 8001346:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <main+0x354>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d058      	beq.n	8001400 <main+0x358>
 800134e:	2b02      	cmp	r3, #2
 8001350:	f73f aeec 	bgt.w	800112c <main+0x84>
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <main+0x2b6>
 8001358:	2b01      	cmp	r3, #1
 800135a:	d00e      	beq.n	800137a <main+0x2d2>
 800135c:	e6e6      	b.n	800112c <main+0x84>
	  		  {
				case SetHomeState_0:
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2180      	movs	r1, #128	; 0x80
 8001362:	481f      	ldr	r0, [pc, #124]	; (80013e0 <main+0x338>)
 8001364:	f003 f936 	bl	80045d4 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2000);
 8001368:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <main+0x310>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001370:	635a      	str	r2, [r3, #52]	; 0x34
					SethomeMode = SetHomeState_1;
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <main+0x354>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]

					break;
 8001378:	e060      	b.n	800143c <main+0x394>
				case SetHomeState_1:
					if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6) == 1)
 800137a:	2140      	movs	r1, #64	; 0x40
 800137c:	4818      	ldr	r0, [pc, #96]	; (80013e0 <main+0x338>)
 800137e:	f003 f911 	bl	80045a4 <HAL_GPIO_ReadPin>
 8001382:	4603      	mov	r3, r0
 8001384:	2b01      	cmp	r3, #1
 8001386:	d156      	bne.n	8001436 <main+0x38e>
					{
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 1);
 8001388:	2201      	movs	r2, #1
 800138a:	2180      	movs	r1, #128	; 0x80
 800138c:	4814      	ldr	r0, [pc, #80]	; (80013e0 <main+0x338>)
 800138e:	f003 f921 	bl	80045d4 <HAL_GPIO_WritePin>
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <main+0x310>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800139a:	635a      	str	r2, [r3, #52]	; 0x34
						SethomeMode = SetHomeState_2;
 800139c:	4b17      	ldr	r3, [pc, #92]	; (80013fc <main+0x354>)
 800139e:	2202      	movs	r2, #2
 80013a0:	701a      	strb	r2, [r3, #0]
					}
					break;
 80013a2:	e048      	b.n	8001436 <main+0x38e>
 80013a4:	f3af 8000 	nop.w
 80013a8:	004dd1df 	.word	0x004dd1df
 80013ac:	00000000 	.word	0x00000000
 80013b0:	200004bc 	.word	0x200004bc
 80013b4:	20000474 	.word	0x20000474
 80013b8:	200003cc 	.word	0x200003cc
 80013bc:	200001d8 	.word	0x200001d8
 80013c0:	20000168 	.word	0x20000168
 80013c4:	20000138 	.word	0x20000138
 80013c8:	20000108 	.word	0x20000108
 80013cc:	200000b8 	.word	0x200000b8
 80013d0:	20000504 	.word	0x20000504
 80013d4:	200000d9 	.word	0x200000d9
 80013d8:	200000f4 	.word	0x200000f4
 80013dc:	200000d0 	.word	0x200000d0
 80013e0:	40020800 	.word	0x40020800
 80013e4:	200000f8 	.word	0x200000f8
 80013e8:	200000ee 	.word	0x200000ee
 80013ec:	200000f9 	.word	0x200000f9
 80013f0:	20000014 	.word	0x20000014
 80013f4:	20000378 	.word	0x20000378
 80013f8:	20000100 	.word	0x20000100
 80013fc:	200000da 	.word	0x200000da
				case SetHomeState_2:
					if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6) == 0)
 8001400:	2140      	movs	r1, #64	; 0x40
 8001402:	480f      	ldr	r0, [pc, #60]	; (8001440 <main+0x398>)
 8001404:	f003 f8ce 	bl	80045a4 <HAL_GPIO_ReadPin>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d115      	bne.n	800143a <main+0x392>
					{
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800140e:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <main+0x39c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	635a      	str	r2, [r3, #52]	; 0x34
						Encoder_SetHome_Position();
 8001416:	f000 fb1f 	bl	8001a58 <Encoder_SetHome_Position>
						SethomeMode = SetHomeState_0;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <main+0x3a0>)
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
						Munmunbot_State = STATE_Idle;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <main+0x3a4>)
 8001422:	2201      	movs	r2, #1
 8001424:	701a      	strb	r2, [r3, #0]
						ACK1Return(&UART2);
 8001426:	480a      	ldr	r0, [pc, #40]	; (8001450 <main+0x3a8>)
 8001428:	f001 fab4 	bl	8002994 <ACK1Return>
					}
				    break;
 800142c:	e005      	b.n	800143a <main+0x392>
	  		  break;
 800142e:	bf00      	nop
 8001430:	e67c      	b.n	800112c <main+0x84>
	  		  break;
 8001432:	bf00      	nop
 8001434:	e67a      	b.n	800112c <main+0x84>
					break;
 8001436:	bf00      	nop
 8001438:	e678      	b.n	800112c <main+0x84>
				    break;
 800143a:	bf00      	nop
  {
 800143c:	e676      	b.n	800112c <main+0x84>
 800143e:	bf00      	nop
 8001440:	40020800 	.word	0x40020800
 8001444:	200003cc 	.word	0x200003cc
 8001448:	200000da 	.word	0x200000da
 800144c:	200000d9 	.word	0x200000d9
 8001450:	200000b8 	.word	0x200000b8

08001454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b094      	sub	sp, #80	; 0x50
 8001458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	2230      	movs	r2, #48	; 0x30
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f007 fcac 	bl	8008dc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001478:	2300      	movs	r3, #0
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	4b27      	ldr	r3, [pc, #156]	; (800151c <SystemClock_Config+0xc8>)
 800147e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001480:	4a26      	ldr	r2, [pc, #152]	; (800151c <SystemClock_Config+0xc8>)
 8001482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001486:	6413      	str	r3, [r2, #64]	; 0x40
 8001488:	4b24      	ldr	r3, [pc, #144]	; (800151c <SystemClock_Config+0xc8>)
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001494:	2300      	movs	r3, #0
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	4b21      	ldr	r3, [pc, #132]	; (8001520 <SystemClock_Config+0xcc>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a20      	ldr	r2, [pc, #128]	; (8001520 <SystemClock_Config+0xcc>)
 800149e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014a2:	6013      	str	r3, [r2, #0]
 80014a4:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <SystemClock_Config+0xcc>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014b0:	2302      	movs	r3, #2
 80014b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b4:	2301      	movs	r3, #1
 80014b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014b8:	2310      	movs	r3, #16
 80014ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014bc:	2302      	movs	r3, #2
 80014be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014c0:	2300      	movs	r3, #0
 80014c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014c4:	2308      	movs	r3, #8
 80014c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80014c8:	2364      	movs	r3, #100	; 0x64
 80014ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014cc:	2302      	movs	r3, #2
 80014ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014d0:	2304      	movs	r3, #4
 80014d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d4:	f107 0320 	add.w	r3, r7, #32
 80014d8:	4618      	mov	r0, r3
 80014da:	f004 ff35 	bl	8006348 <HAL_RCC_OscConfig>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014e4:	f001 fe70 	bl	80031c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e8:	230f      	movs	r3, #15
 80014ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ec:	2302      	movs	r3, #2
 80014ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	2103      	movs	r1, #3
 8001504:	4618      	mov	r0, r3
 8001506:	f005 f997 	bl	8006838 <HAL_RCC_ClockConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001510:	f001 fe5a 	bl	80031c8 <Error_Handler>
  }
}
 8001514:	bf00      	nop
 8001516:	3750      	adds	r7, #80	; 0x50
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40023800 	.word	0x40023800
 8001520:	40007000 	.word	0x40007000

08001524 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001528:	4b13      	ldr	r3, [pc, #76]	; (8001578 <MX_I2C1_Init+0x54>)
 800152a:	4a14      	ldr	r2, [pc, #80]	; (800157c <MX_I2C1_Init+0x58>)
 800152c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 800152e:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_I2C1_Init+0x54>)
 8001530:	f242 7210 	movw	r2, #10000	; 0x2710
 8001534:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_I2C1_Init+0x54>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800153c:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_I2C1_Init+0x54>)
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001542:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <MX_I2C1_Init+0x54>)
 8001544:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001548:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <MX_I2C1_Init+0x54>)
 800154c:	2200      	movs	r2, #0
 800154e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001550:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_I2C1_Init+0x54>)
 8001552:	2200      	movs	r2, #0
 8001554:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001556:	4b08      	ldr	r3, [pc, #32]	; (8001578 <MX_I2C1_Init+0x54>)
 8001558:	2200      	movs	r2, #0
 800155a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_I2C1_Init+0x54>)
 800155e:	2200      	movs	r2, #0
 8001560:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_I2C1_Init+0x54>)
 8001564:	f003 f850 	bl	8004608 <HAL_I2C_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800156e:	f001 fe2b 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000378 	.word	0x20000378
 800157c:	40005400 	.word	0x40005400

08001580 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08c      	sub	sp, #48	; 0x30
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001586:	f107 030c 	add.w	r3, r7, #12
 800158a:	2224      	movs	r2, #36	; 0x24
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f007 fc16 	bl	8008dc0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800159c:	4b22      	ldr	r3, [pc, #136]	; (8001628 <MX_TIM1_Init+0xa8>)
 800159e:	4a23      	ldr	r2, [pc, #140]	; (800162c <MX_TIM1_Init+0xac>)
 80015a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015a2:	4b21      	ldr	r3, [pc, #132]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a8:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 24575;
 80015ae:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015b0:	f645 72ff 	movw	r2, #24575	; 0x5fff
 80015b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015bc:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015be:	2200      	movs	r2, #0
 80015c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c2:	4b19      	ldr	r3, [pc, #100]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015c8:	2303      	movs	r3, #3
 80015ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015cc:	2300      	movs	r3, #0
 80015ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015d0:	2301      	movs	r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 80015d8:	2302      	movs	r3, #2
 80015da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015e0:	2301      	movs	r3, #1
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	4619      	mov	r1, r3
 80015f2:	480d      	ldr	r0, [pc, #52]	; (8001628 <MX_TIM1_Init+0xa8>)
 80015f4:	f005 fd32 	bl	800705c <HAL_TIM_Encoder_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80015fe:	f001 fde3 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	; (8001628 <MX_TIM1_Init+0xa8>)
 8001610:	f006 fbd6 	bl	8007dc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800161a:	f001 fdd5 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	3730      	adds	r7, #48	; 0x30
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000474 	.word	0x20000474
 800162c:	40010000 	.word	0x40010000

08001630 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001636:	f107 0308 	add.w	r3, r7, #8
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]
 8001642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001644:	463b      	mov	r3, r7
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800164c:	4b1d      	ldr	r3, [pc, #116]	; (80016c4 <MX_TIM2_Init+0x94>)
 800164e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001652:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <MX_TIM2_Init+0x94>)
 8001656:	2263      	movs	r2, #99	; 0x63
 8001658:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800165a:	4b1a      	ldr	r3, [pc, #104]	; (80016c4 <MX_TIM2_Init+0x94>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001660:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <MX_TIM2_Init+0x94>)
 8001662:	f04f 32ff 	mov.w	r2, #4294967295
 8001666:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001668:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <MX_TIM2_Init+0x94>)
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <MX_TIM2_Init+0x94>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001674:	4813      	ldr	r0, [pc, #76]	; (80016c4 <MX_TIM2_Init+0x94>)
 8001676:	f005 fadb 	bl	8006c30 <HAL_TIM_Base_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001680:	f001 fda2 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001688:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	4619      	mov	r1, r3
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <MX_TIM2_Init+0x94>)
 8001692:	f005 ffdd 	bl	8007650 <HAL_TIM_ConfigClockSource>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800169c:	f001 fd94 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a4:	2300      	movs	r3, #0
 80016a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016a8:	463b      	mov	r3, r7
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	; (80016c4 <MX_TIM2_Init+0x94>)
 80016ae:	f006 fb87 	bl	8007dc0 <HAL_TIMEx_MasterConfigSynchronization>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016b8:	f001 fd86 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200004bc 	.word	0x200004bc

080016c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	; 0x38
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016dc:	f107 0320 	add.w	r3, r7, #32
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
 80016f4:	615a      	str	r2, [r3, #20]
 80016f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f8:	4b2c      	ldr	r3, [pc, #176]	; (80017ac <MX_TIM3_Init+0xe4>)
 80016fa:	4a2d      	ldr	r2, [pc, #180]	; (80017b0 <MX_TIM3_Init+0xe8>)
 80016fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016fe:	4b2b      	ldr	r3, [pc, #172]	; (80017ac <MX_TIM3_Init+0xe4>)
 8001700:	2200      	movs	r2, #0
 8001702:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001704:	4b29      	ldr	r3, [pc, #164]	; (80017ac <MX_TIM3_Init+0xe4>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 800170a:	4b28      	ldr	r3, [pc, #160]	; (80017ac <MX_TIM3_Init+0xe4>)
 800170c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001710:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001712:	4b26      	ldr	r3, [pc, #152]	; (80017ac <MX_TIM3_Init+0xe4>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b24      	ldr	r3, [pc, #144]	; (80017ac <MX_TIM3_Init+0xe4>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800171e:	4823      	ldr	r0, [pc, #140]	; (80017ac <MX_TIM3_Init+0xe4>)
 8001720:	f005 fa86 	bl	8006c30 <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800172a:	f001 fd4d 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001738:	4619      	mov	r1, r3
 800173a:	481c      	ldr	r0, [pc, #112]	; (80017ac <MX_TIM3_Init+0xe4>)
 800173c:	f005 ff88 	bl	8007650 <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001746:	f001 fd3f 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800174a:	4818      	ldr	r0, [pc, #96]	; (80017ac <MX_TIM3_Init+0xe4>)
 800174c:	f005 fb7c 	bl	8006e48 <HAL_TIM_PWM_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001756:	f001 fd37 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001762:	f107 0320 	add.w	r3, r7, #32
 8001766:	4619      	mov	r1, r3
 8001768:	4810      	ldr	r0, [pc, #64]	; (80017ac <MX_TIM3_Init+0xe4>)
 800176a:	f006 fb29 	bl	8007dc0 <HAL_TIMEx_MasterConfigSynchronization>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001774:	f001 fd28 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001778:	2360      	movs	r3, #96	; 0x60
 800177a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	2200      	movs	r2, #0
 800178c:	4619      	mov	r1, r3
 800178e:	4807      	ldr	r0, [pc, #28]	; (80017ac <MX_TIM3_Init+0xe4>)
 8001790:	f005 fea0 	bl	80074d4 <HAL_TIM_PWM_ConfigChannel>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800179a:	f001 fd15 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800179e:	4803      	ldr	r0, [pc, #12]	; (80017ac <MX_TIM3_Init+0xe4>)
 80017a0:	f001 fe1c 	bl	80033dc <HAL_TIM_MspPostInit>

}
 80017a4:	bf00      	nop
 80017a6:	3738      	adds	r7, #56	; 0x38
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200003cc 	.word	0x200003cc
 80017b0:	40000400 	.word	0x40000400

080017b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017ba:	4a13      	ldr	r2, [pc, #76]	; (8001808 <MX_USART2_UART_Init+0x54>)
 80017bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 80017be:	4b11      	ldr	r3, [pc, #68]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017c0:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 80017c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80017c6:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017cc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017ce:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b09      	ldr	r3, [pc, #36]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b08      	ldr	r3, [pc, #32]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b06      	ldr	r3, [pc, #24]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ee:	4805      	ldr	r0, [pc, #20]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017f0:	f006 fb68 	bl	8007ec4 <HAL_UART_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80017fa:	f001 fce5 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000504 	.word	0x20000504
 8001808:	40004400 	.word	0x40004400

0800180c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_DMA_Init+0x4c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a0f      	ldr	r2, [pc, #60]	; (8001858 <MX_DMA_Init+0x4c>)
 800181c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <MX_DMA_Init+0x4c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800182e:	2200      	movs	r2, #0
 8001830:	2100      	movs	r1, #0
 8001832:	2010      	movs	r0, #16
 8001834:	f002 f8eb 	bl	8003a0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001838:	2010      	movs	r0, #16
 800183a:	f002 f904 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2100      	movs	r1, #0
 8001842:	2011      	movs	r0, #17
 8001844:	f002 f8e3 	bl	8003a0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001848:	2011      	movs	r0, #17
 800184a:	f002 f8fc 	bl	8003a46 <HAL_NVIC_EnableIRQ>

}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800

0800185c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	; 0x28
 8001860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	4b3c      	ldr	r3, [pc, #240]	; (8001968 <MX_GPIO_Init+0x10c>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a3b      	ldr	r2, [pc, #236]	; (8001968 <MX_GPIO_Init+0x10c>)
 800187c:	f043 0304 	orr.w	r3, r3, #4
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b39      	ldr	r3, [pc, #228]	; (8001968 <MX_GPIO_Init+0x10c>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0304 	and.w	r3, r3, #4
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b35      	ldr	r3, [pc, #212]	; (8001968 <MX_GPIO_Init+0x10c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a34      	ldr	r2, [pc, #208]	; (8001968 <MX_GPIO_Init+0x10c>)
 8001898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b32      	ldr	r3, [pc, #200]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	4b2e      	ldr	r3, [pc, #184]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a2d      	ldr	r2, [pc, #180]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	4b27      	ldr	r3, [pc, #156]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a26      	ldr	r2, [pc, #152]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018d0:	f043 0302 	orr.w	r3, r3, #2
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b24      	ldr	r3, [pc, #144]	; (8001968 <MX_GPIO_Init+0x10c>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2120      	movs	r1, #32
 80018e6:	4821      	ldr	r0, [pc, #132]	; (800196c <MX_GPIO_Init+0x110>)
 80018e8:	f002 fe74 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_DIR_GPIO_Port, Motor_DIR_Pin, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2180      	movs	r1, #128	; 0x80
 80018f0:	481f      	ldr	r0, [pc, #124]	; (8001970 <MX_GPIO_Init+0x114>)
 80018f2:	f002 fe6f 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018fc:	4b1d      	ldr	r3, [pc, #116]	; (8001974 <MX_GPIO_Init+0x118>)
 80018fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	4619      	mov	r1, r3
 800190a:	4819      	ldr	r0, [pc, #100]	; (8001970 <MX_GPIO_Init+0x114>)
 800190c:	f002 fcc6 	bl	800429c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001910:	2320      	movs	r3, #32
 8001912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	2301      	movs	r3, #1
 8001916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	2300      	movs	r3, #0
 800191e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	4811      	ldr	r0, [pc, #68]	; (800196c <MX_GPIO_Init+0x110>)
 8001928:	f002 fcb8 	bl	800429c <HAL_GPIO_Init>

  /*Configure GPIO pin : LimitSwitch_Signal_Pin */
  GPIO_InitStruct.Pin = LimitSwitch_Signal_Pin;
 800192c:	2340      	movs	r3, #64	; 0x40
 800192e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001930:	2300      	movs	r3, #0
 8001932:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LimitSwitch_Signal_GPIO_Port, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	480c      	ldr	r0, [pc, #48]	; (8001970 <MX_GPIO_Init+0x114>)
 8001940:	f002 fcac 	bl	800429c <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_DIR_Pin */
  GPIO_InitStruct.Pin = Motor_DIR_Pin;
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001948:	2301      	movs	r3, #1
 800194a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor_DIR_GPIO_Port, &GPIO_InitStruct);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4619      	mov	r1, r3
 800195a:	4805      	ldr	r0, [pc, #20]	; (8001970 <MX_GPIO_Init+0x114>)
 800195c:	f002 fc9e 	bl	800429c <HAL_GPIO_Init>

}
 8001960:	bf00      	nop
 8001962:	3728      	adds	r7, #40	; 0x28
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40023800 	.word	0x40023800
 800196c:	40020000 	.word	0x40020000
 8001970:	40020800 	.word	0x40020800
 8001974:	10210000 	.word	0x10210000

08001978 <EncoderVelocityAndPosition_Update>:
#define  HTIM_ENCODER htim1
#define  MAX_SUBPOSITION_OVERFLOW 4096
#define  MAX_ENCODER_PERIOD 8192

void EncoderVelocityAndPosition_Update()
{
 8001978:	b5b0      	push	{r4, r5, r7, lr}
 800197a:	ed2d 8b02 	vpush	{d8}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;
	static uint32_t Velocity_Output = 0;
	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 8001982:	4b2c      	ldr	r3, [pc, #176]	; (8001a34 <EncoderVelocityAndPosition_Update+0xbc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001988:	61fb      	str	r3, [r7, #28]

	uint64_t EncoderNowTimestamp = micros();
 800198a:	f000 f891 	bl	8001ab0 <micros>
 800198e:	e9c7 0104 	strd	r0, r1, [r7, #16]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8001992:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <EncoderVelocityAndPosition_Update+0xc0>)
 8001994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001998:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800199c:	1a84      	subs	r4, r0, r2
 800199e:	eb61 0503 	sbc.w	r5, r1, r3
 80019a2:	e9c7 4502 	strd	r4, r5, [r7, #8]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 80019a6:	4b25      	ldr	r3, [pc, #148]	; (8001a3c <EncoderVelocityAndPosition_Update+0xc4>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	607b      	str	r3, [r7, #4]

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 80019b0:	4a22      	ldr	r2, [pc, #136]	; (8001a3c <EncoderVelocityAndPosition_Update+0xc4>)
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 80019b6:	4920      	ldr	r1, [pc, #128]	; (8001a38 <EncoderVelocityAndPosition_Update+0xc0>)
 80019b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019bc:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity and Encoder Pos
	PositionPIDController.OutputFeedback = EncoderNowPosition;
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ca:	4b1d      	ldr	r3, [pc, #116]	; (8001a40 <EncoderVelocityAndPosition_Update+0xc8>)
 80019cc:	edc3 7a05 	vstr	s15, [r3, #20]

	Velocity_Output = (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;  /// Pulse per second
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a1c      	ldr	r2, [pc, #112]	; (8001a44 <EncoderVelocityAndPosition_Update+0xcc>)
 80019d4:	fb02 f303 	mul.w	r3, r2, r3
 80019d8:	ee07 3a90 	vmov	s15, r3
 80019dc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80019e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019e4:	f7ff f99c 	bl	8000d20 <__aeabi_ul2f>
 80019e8:	ee07 0a10 	vmov	s14, r0
 80019ec:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80019f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019f4:	ee17 2a90 	vmov	r2, s15
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <EncoderVelocityAndPosition_Update+0xd0>)
 80019fa:	601a      	str	r2, [r3, #0]

	// LPF
	VelocityPIDController.OutputFeedback = (Velocity_Output + (VelocityPIDController.OutputFeedback*249))/250.0;
 80019fc:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <EncoderVelocityAndPosition_Update+0xd0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a08:	4b10      	ldr	r3, [pc, #64]	; (8001a4c <EncoderVelocityAndPosition_Update+0xd4>)
 8001a0a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a0e:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001a50 <EncoderVelocityAndPosition_Update+0xd8>
 8001a12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a1a:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001a54 <EncoderVelocityAndPosition_Update+0xdc>
 8001a1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <EncoderVelocityAndPosition_Update+0xd4>)
 8001a24:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	ecbd 8b02 	vpop	{d8}
 8001a32:	bdb0      	pop	{r4, r5, r7, pc}
 8001a34:	20000474 	.word	0x20000474
 8001a38:	200001e8 	.word	0x200001e8
 8001a3c:	200001f0 	.word	0x200001f0
 8001a40:	20000108 	.word	0x20000108
 8001a44:	000f4240 	.word	0x000f4240
 8001a48:	200001f4 	.word	0x200001f4
 8001a4c:	20000138 	.word	0x20000138
 8001a50:	43790000 	.word	0x43790000
 8001a54:	437a0000 	.word	0x437a0000

08001a58 <Encoder_SetHome_Position>:

void Encoder_SetHome_Position()
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
	HTIM_ENCODER.Instance->CNT = CUSSStruc.PPRxQEI;
 8001a5c:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <Encoder_SetHome_Position+0x18>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a04      	ldr	r2, [pc, #16]	; (8001a74 <Encoder_SetHome_Position+0x1c>)
 8001a62:	6852      	ldr	r2, [r2, #4]
 8001a64:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	20000474 	.word	0x20000474
 8001a74:	200001d8 	.word	0x200001d8

08001a78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a78:	b4b0      	push	{r4, r5, r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4a09      	ldr	r2, [pc, #36]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d109      	bne.n	8001a9c <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8e:	f112 34ff 	adds.w	r4, r2, #4294967295
 8001a92:	f143 0500 	adc.w	r5, r3, #0
 8001a96:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a98:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bcb0      	pop	{r4, r5, r7}
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	200004bc 	.word	0x200004bc
 8001aac:	200000b0 	.word	0x200000b0

08001ab0 <micros>:

uint64_t micros()
{
 8001ab0:	b4b0      	push	{r4, r5, r7}
 8001ab2:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8001ab4:	4b09      	ldr	r3, [pc, #36]	; (8001adc <micros+0x2c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aba:	4618      	mov	r0, r3
 8001abc:	f04f 0100 	mov.w	r1, #0
 8001ac0:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <micros+0x30>)
 8001ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac6:	1884      	adds	r4, r0, r2
 8001ac8:	eb41 0503 	adc.w	r5, r1, r3
 8001acc:	4622      	mov	r2, r4
 8001ace:	462b      	mov	r3, r5
}
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bcb0      	pop	{r4, r5, r7}
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	200004bc 	.word	0x200004bc
 8001ae0:	200000b0 	.word	0x200000b0

08001ae4 <ConverterUnitSystemStructureInit>:

void ConverterUnitSystemStructureInit(ConverterUnitSystemStructure *CUSSvar)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
	CUSSvar->PPR = 2048;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001af2:	601a      	str	r2, [r3, #0]
	CUSSvar->PPRxQEI = CUSSvar->PPR * 4;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	009a      	lsls	r2, r3, #2
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	605a      	str	r2, [r3, #4]
	CUSSvar->RPMp = 10;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	220a      	movs	r2, #10
 8001b02:	609a      	str	r2, [r3, #8]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <TrajectoryGenerationStructureInit>:

void TrajectoryGenerationStructureInit(TrajectoryGenerationStructure *TGSvar , ConverterUnitSystemStructure *CUSSvar)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
	TGSvar->AngularAccerationMax_Setting = (0.25*(CUSSvar->PPRxQEI))/3.141;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7fe fc9c 	bl	800045c <__aeabi_ui2d>
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b33      	ldr	r3, [pc, #204]	; (8001bf8 <TrajectoryGenerationStructureInit+0xe8>)
 8001b2a:	f7fe fd11 	bl	8000550 <__aeabi_dmul>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	a32e      	add	r3, pc, #184	; (adr r3, 8001bf0 <TrajectoryGenerationStructureInit+0xe0>)
 8001b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3c:	f7fe fe32 	bl	80007a4 <__aeabi_ddiv>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	f7fe ffd2 	bl	8000af0 <__aeabi_d2f>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	615a      	str	r2, [r3, #20]
	TGSvar->AngularVelocityMax_Setting = ((CUSSvar->PPRxQEI)*10)/(60.0);  //pps
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fc7c 	bl	800045c <__aeabi_ui2d>
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	4b24      	ldr	r3, [pc, #144]	; (8001bfc <TrajectoryGenerationStructureInit+0xec>)
 8001b6a:	f7fe fe1b 	bl	80007a4 <__aeabi_ddiv>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	f7fe ffbb 	bl	8000af0 <__aeabi_d2f>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	611a      	str	r2, [r3, #16]
	TGSvar->Start_Theta = CUSSStruc.PPRxQEI;  /// PPRxQEI == 0 degree
 8001b80:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <TrajectoryGenerationStructureInit+0xf0>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	ee07 3a90 	vmov	s15, r3
 8001b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	TGSvar->Mode = 0;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	669a      	str	r2, [r3, #104]	; 0x68
	TGSvar->Submode = 0;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	66da      	str	r2, [r3, #108]	; 0x6c
	TGSvar->Loop_Freq = 10000;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ba4:	649a      	str	r2, [r3, #72]	; 0x48
	TGSvar->Loop_Period = 1000000/(TGSvar->Loop_Freq);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001baa:	4a16      	ldr	r2, [pc, #88]	; (8001c04 <TrajectoryGenerationStructureInit+0xf4>)
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	f04f 0300 	mov.w	r3, #0
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	TGSvar->BlendTimeLSPB = TGSvar->AngularVelocityMax_Setting/(TGSvar->AngularAccerationMax_Setting);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	edd3 6a04 	vldr	s13, [r3, #16]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	ed93 7a05 	vldr	s14, [r3, #20]
 8001bc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	edc3 7a00 	vstr	s15, [r3]
	TGSvar->Theta_min_for_LSPB = TGSvar->AngularVelocityMax_Setting*TGSvar->BlendTimeLSPB;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	ed93 7a04 	vldr	s14, [r3, #16]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	edd3 7a00 	vldr	s15, [r3]
 8001bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	9ba5e354 	.word	0x9ba5e354
 8001bf4:	400920c4 	.word	0x400920c4
 8001bf8:	3fd00000 	.word	0x3fd00000
 8001bfc:	404e0000 	.word	0x404e0000
 8001c00:	200001d8 	.word	0x200001d8
 8001c04:	000f4240 	.word	0x000f4240

08001c08 <VelocityControllerInit>:

void VelocityControllerInit(PIDStructure *VCvar,TrajectoryGenerationStructure *TGSvar)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
	VCvar->Kp = 5;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a12      	ldr	r2, [pc, #72]	; (8001c60 <VelocityControllerInit+0x58>)
 8001c16:	601a      	str	r2, [r3, #0]
	VCvar->Ki = 0.2;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a12      	ldr	r2, [pc, #72]	; (8001c64 <VelocityControllerInit+0x5c>)
 8001c1c:	605a      	str	r2, [r3, #4]
	VCvar->Kd = 0.1;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a11      	ldr	r2, [pc, #68]	; (8001c68 <VelocityControllerInit+0x60>)
 8001c22:	609a      	str	r2, [r3, #8]
	VCvar->Integral_Value = 0;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
	VCvar->SamplingTime = (TGSvar->Loop_Period)/1000000.0;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001c32:	4610      	mov	r0, r2
 8001c34:	4619      	mov	r1, r3
 8001c36:	f7fe fc55 	bl	80004e4 <__aeabi_ul2d>
 8001c3a:	a307      	add	r3, pc, #28	; (adr r3, 8001c58 <VelocityControllerInit+0x50>)
 8001c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c40:	f7fe fdb0 	bl	80007a4 <__aeabi_ddiv>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	00000000 	.word	0x00000000
 8001c5c:	412e8480 	.word	0x412e8480
 8001c60:	40a00000 	.word	0x40a00000
 8001c64:	3e4ccccd 	.word	0x3e4ccccd
 8001c68:	3dcccccd 	.word	0x3dcccccd
 8001c6c:	00000000 	.word	0x00000000

08001c70 <DisplacementControllerInit>:

void DisplacementControllerInit(PIDStructure *VCvar,TrajectoryGenerationStructure *TGSvar)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
	VCvar->Kp = 5;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a12      	ldr	r2, [pc, #72]	; (8001cc8 <DisplacementControllerInit+0x58>)
 8001c7e:	601a      	str	r2, [r3, #0]
	VCvar->Ki = 0.2;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <DisplacementControllerInit+0x5c>)
 8001c84:	605a      	str	r2, [r3, #4]
	VCvar->Kd = 0;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
	VCvar->Integral_Value = 0;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	619a      	str	r2, [r3, #24]
	VCvar->SamplingTime = (TGSvar->Loop_Period)/1000000.0;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f7fe fc20 	bl	80004e4 <__aeabi_ul2d>
 8001ca4:	a306      	add	r3, pc, #24	; (adr r3, 8001cc0 <DisplacementControllerInit+0x50>)
 8001ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001caa:	f7fe fd7b 	bl	80007a4 <__aeabi_ddiv>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	00000000 	.word	0x00000000
 8001cc4:	412e8480 	.word	0x412e8480
 8001cc8:	40a00000 	.word	0x40a00000
 8001ccc:	3e4ccccd 	.word	0x3e4ccccd

08001cd0 <TrajectoryGenerationVelocityMaxSetting>:

void TrajectoryGenerationVelocityMaxSetting(TrajectoryGenerationStructure *TGSvar , ConverterUnitSystemStructure *CUSSvar)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
	TGSvar->AngularVelocityMax_Setting = ((CUSSvar->PPRxQEI)*(CUSSvar->RPMp))/(60.0);   ///RPM to pps
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	6892      	ldr	r2, [r2, #8]
 8001ce2:	fb02 f303 	mul.w	r3, r2, r3
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fbb8 	bl	800045c <__aeabi_ui2d>
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <TrajectoryGenerationVelocityMaxSetting+0x6c>)
 8001cf2:	f7fe fd57 	bl	80007a4 <__aeabi_ddiv>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f7fe fef7 	bl	8000af0 <__aeabi_d2f>
 8001d02:	4602      	mov	r2, r0
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	611a      	str	r2, [r3, #16]
	TGSvar->BlendTimeLSPB = TGSvar->AngularVelocityMax_Setting/(TGSvar->AngularAccerationMax_Setting);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	edd3 6a04 	vldr	s13, [r3, #16]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	edc3 7a00 	vstr	s15, [r3]
	TGSvar->Theta_min_for_LSPB = TGSvar->AngularVelocityMax_Setting*TGSvar->BlendTimeLSPB;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	404e0000 	.word	0x404e0000

08001d40 <TrajectoryGenerationPrepareDATA>:

void TrajectoryGenerationPrepareDATA()
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
	if (MovingLinkMode == LMM_Set_Pos_Directly)
 8001d44:	4b94      	ldr	r3, [pc, #592]	; (8001f98 <TrajectoryGenerationPrepareDATA+0x258>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d165      	bne.n	8001e18 <TrajectoryGenerationPrepareDATA+0xd8>
	  {
		  TrjStruc.Desire_Theta = (Angularpos_InputNumber*CUSSStruc.PPRxQEI/(10000.0*2.0*3.14159));  //pulse
 8001d4c:	4b93      	ldr	r3, [pc, #588]	; (8001f9c <TrajectoryGenerationPrepareDATA+0x25c>)
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b93      	ldr	r3, [pc, #588]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	fb03 f302 	mul.w	r3, r3, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fb7e 	bl	800045c <__aeabi_ui2d>
 8001d60:	a38b      	add	r3, pc, #556	; (adr r3, 8001f90 <TrajectoryGenerationPrepareDATA+0x250>)
 8001d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d66:	f7fe fd1d 	bl	80007a4 <__aeabi_ddiv>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	f7fe febd 	bl	8000af0 <__aeabi_d2f>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4a8a      	ldr	r2, [pc, #552]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001d7a:	6593      	str	r3, [r2, #88]	; 0x58
		  if (TrjStruc.Desire_Theta >= CUSSStruc.PPRxQEI)   ///wrap input into 1 revolute.
 8001d7c:	4b89      	ldr	r3, [pc, #548]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001d7e:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001d82:	4b87      	ldr	r3, [pc, #540]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	ee07 3a90 	vmov	s15, r3
 8001d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	db0d      	blt.n	8001db4 <TrajectoryGenerationPrepareDATA+0x74>
		  {
			 TrjStruc.Desire_Theta -= CUSSStruc.PPRxQEI;
 8001d98:	4b82      	ldr	r3, [pc, #520]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001d9a:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001d9e:	4b80      	ldr	r3, [pc, #512]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001daa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dae:	4b7d      	ldr	r3, [pc, #500]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001db0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		  }
		  TrjStruc.Desire_Theta += CUSSStruc.PPRxQEI;  /// set to middle range
 8001db4:	4b7b      	ldr	r3, [pc, #492]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001db6:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001dba:	4b79      	ldr	r3, [pc, #484]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	ee07 3a90 	vmov	s15, r3
 8001dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dca:	4b76      	ldr	r3, [pc, #472]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001dcc:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

		  if (TrjStruc.Desire_Theta != TrjStruc.Start_Theta)
 8001dd0:	4b74      	ldr	r3, [pc, #464]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001dd2:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001dd6:	4b73      	ldr	r3, [pc, #460]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001dd8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001ddc:	eeb4 7a67 	vcmp.f32	s14, s15
 8001de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de4:	d00e      	beq.n	8001e04 <TrajectoryGenerationPrepareDATA+0xc4>
		  {
			  TrjStruc.Delta_Theta = TrjStruc.Desire_Theta - TrjStruc.Start_Theta;
 8001de6:	4b6f      	ldr	r3, [pc, #444]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001de8:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001dec:	4b6d      	ldr	r3, [pc, #436]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001dee:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001df2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df6:	4b6b      	ldr	r3, [pc, #428]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001df8:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			  Munmunbot_State = STATE_Calculation;
 8001dfc:	4b6a      	ldr	r3, [pc, #424]	; (8001fa8 <TrajectoryGenerationPrepareDATA+0x268>)
 8001dfe:	2203      	movs	r2, #3
 8001e00:	701a      	strb	r2, [r3, #0]
	  else  ///shouldn't happen
	  {
		MovingLinkMode = LMM_Not_Set;
		Munmunbot_State = STATE_Idle;
	  }
}
 8001e02:	e0c1      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
			Munmunbot_State = STATE_Idle;
 8001e04:	4b68      	ldr	r3, [pc, #416]	; (8001fa8 <TrajectoryGenerationPrepareDATA+0x268>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	701a      	strb	r2, [r3, #0]
			MovingLinkMode = LMM_Not_Set;
 8001e0a:	4b63      	ldr	r3, [pc, #396]	; (8001f98 <TrajectoryGenerationPrepareDATA+0x258>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
			ACK2Return(&UART2);
 8001e10:	4866      	ldr	r0, [pc, #408]	; (8001fac <TrajectoryGenerationPrepareDATA+0x26c>)
 8001e12:	f000 fdd1 	bl	80029b8 <ACK2Return>
}
 8001e16:	e0b7      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
	else if (MovingLinkMode == LMM_Set_Goal_1_Station || MovingLinkMode == LMM_Set_Goal_n_Station )
 8001e18:	4b5f      	ldr	r3, [pc, #380]	; (8001f98 <TrajectoryGenerationPrepareDATA+0x258>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d004      	beq.n	8001e2a <TrajectoryGenerationPrepareDATA+0xea>
 8001e20:	4b5d      	ldr	r3, [pc, #372]	; (8001f98 <TrajectoryGenerationPrepareDATA+0x258>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b03      	cmp	r3, #3
 8001e26:	f040 80a8 	bne.w	8001f7a <TrajectoryGenerationPrepareDATA+0x23a>
		  if (NumberOfStationToGo == 0)
 8001e2a:	4b61      	ldr	r3, [pc, #388]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d10f      	bne.n	8001e52 <TrajectoryGenerationPrepareDATA+0x112>
				Munmunbot_State = STATE_Idle;
 8001e32:	4b5d      	ldr	r3, [pc, #372]	; (8001fa8 <TrajectoryGenerationPrepareDATA+0x268>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
				NumberOfStationPTR = 0;
 8001e38:	4b5e      	ldr	r3, [pc, #376]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	701a      	strb	r2, [r3, #0]
				NumberOfStationToGo = 0;
 8001e3e:	4b5c      	ldr	r3, [pc, #368]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	701a      	strb	r2, [r3, #0]
				MovingLinkMode = LMM_Not_Set;
 8001e44:	4b54      	ldr	r3, [pc, #336]	; (8001f98 <TrajectoryGenerationPrepareDATA+0x258>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
				ACK2Return(&UART2);
 8001e4a:	4858      	ldr	r0, [pc, #352]	; (8001fac <TrajectoryGenerationPrepareDATA+0x26c>)
 8001e4c:	f000 fdb4 	bl	80029b8 <ACK2Return>
		  if (NumberOfStationToGo == 0)
 8001e50:	e09a      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
			Current_Station = Angularpos_InputArray[NumberOfStationPTR];
 8001e52:	4b58      	ldr	r3, [pc, #352]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	4b57      	ldr	r3, [pc, #348]	; (8001fb8 <TrajectoryGenerationPrepareDATA+0x278>)
 8001e5a:	5c9a      	ldrb	r2, [r3, r2]
 8001e5c:	4b57      	ldr	r3, [pc, #348]	; (8001fbc <TrajectoryGenerationPrepareDATA+0x27c>)
 8001e5e:	701a      	strb	r2, [r3, #0]
			if (Current_Station > 10)   //pass input
 8001e60:	4b56      	ldr	r3, [pc, #344]	; (8001fbc <TrajectoryGenerationPrepareDATA+0x27c>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b0a      	cmp	r3, #10
 8001e66:	d90c      	bls.n	8001e82 <TrajectoryGenerationPrepareDATA+0x142>
				NumberOfStationPTR += 1;
 8001e68:	4b52      	ldr	r3, [pc, #328]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	4b50      	ldr	r3, [pc, #320]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001e72:	701a      	strb	r2, [r3, #0]
				NumberOfStationToGo -= 1;
 8001e74:	4b4e      	ldr	r3, [pc, #312]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	4b4c      	ldr	r3, [pc, #304]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001e7e:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 8001e80:	e082      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
				TrjStruc.Desire_Theta = (StationPos[Current_Station-1]*CUSSStruc.PPRxQEI/(360.0));   ///fix this if change algorithm
 8001e82:	4b4e      	ldr	r3, [pc, #312]	; (8001fbc <TrajectoryGenerationPrepareDATA+0x27c>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	4a4d      	ldr	r2, [pc, #308]	; (8001fc0 <TrajectoryGenerationPrepareDATA+0x280>)
 8001e8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	4b43      	ldr	r3, [pc, #268]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	fb03 f302 	mul.w	r3, r3, r2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fadf 	bl	800045c <__aeabi_ui2d>
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	4b48      	ldr	r3, [pc, #288]	; (8001fc4 <TrajectoryGenerationPrepareDATA+0x284>)
 8001ea4:	f7fe fc7e 	bl	80007a4 <__aeabi_ddiv>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f7fe fe1e 	bl	8000af0 <__aeabi_d2f>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4a3b      	ldr	r2, [pc, #236]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001eb8:	6593      	str	r3, [r2, #88]	; 0x58
				if (TrjStruc.Desire_Theta >= CUSSStruc.PPRxQEI)  ///wrap input into 1 revolute. ///shouldn't happen
 8001eba:	4b3a      	ldr	r3, [pc, #232]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001ebc:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001ec0:	4b37      	ldr	r3, [pc, #220]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	ee07 3a90 	vmov	s15, r3
 8001ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ecc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed4:	db0d      	blt.n	8001ef2 <TrajectoryGenerationPrepareDATA+0x1b2>
					TrjStruc.Desire_Theta -= CUSSStruc.PPRxQEI;
 8001ed6:	4b33      	ldr	r3, [pc, #204]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001ed8:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001edc:	4b30      	ldr	r3, [pc, #192]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eec:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001eee:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
				TrjStruc.Desire_Theta += CUSSStruc.PPRxQEI;  /// set to middle range
 8001ef2:	4b2c      	ldr	r3, [pc, #176]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001ef4:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001ef8:	4b29      	ldr	r3, [pc, #164]	; (8001fa0 <TrajectoryGenerationPrepareDATA+0x260>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	ee07 3a90 	vmov	s15, r3
 8001f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f08:	4b26      	ldr	r3, [pc, #152]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001f0a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
				if (TrjStruc.Desire_Theta == TrjStruc.Start_Theta)
 8001f0e:	4b25      	ldr	r3, [pc, #148]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001f10:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001f14:	4b23      	ldr	r3, [pc, #140]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001f16:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001f1a:	eeb4 7a67 	vcmp.f32	s14, s15
 8001f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f22:	d10f      	bne.n	8001f44 <TrajectoryGenerationPrepareDATA+0x204>
					NumberOfStationPTR += 1;
 8001f24:	4b23      	ldr	r3, [pc, #140]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	4b21      	ldr	r3, [pc, #132]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001f2e:	701a      	strb	r2, [r3, #0]
					NumberOfStationToGo -= 1;
 8001f30:	4b1f      	ldr	r3, [pc, #124]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	3b01      	subs	r3, #1
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001f3a:	701a      	strb	r2, [r3, #0]
					Munmunbot_State = STATE_End_Effector_Working;
 8001f3c:	4b1a      	ldr	r3, [pc, #104]	; (8001fa8 <TrajectoryGenerationPrepareDATA+0x268>)
 8001f3e:	2205      	movs	r2, #5
 8001f40:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 8001f42:	e021      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
					TrjStruc.Delta_Theta = TrjStruc.Desire_Theta - TrjStruc.Start_Theta;
 8001f44:	4b17      	ldr	r3, [pc, #92]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001f46:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001f4c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f54:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <TrajectoryGenerationPrepareDATA+0x264>)
 8001f56:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
					Munmunbot_State = STATE_Calculation;
 8001f5a:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <TrajectoryGenerationPrepareDATA+0x268>)
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	701a      	strb	r2, [r3, #0]
					NumberOfStationPTR += 1;
 8001f60:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	3301      	adds	r3, #1
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <TrajectoryGenerationPrepareDATA+0x274>)
 8001f6a:	701a      	strb	r2, [r3, #0]
					NumberOfStationToGo -= 1;
 8001f6c:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	3b01      	subs	r3, #1
 8001f72:	b2da      	uxtb	r2, r3
 8001f74:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <TrajectoryGenerationPrepareDATA+0x270>)
 8001f76:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 8001f78:	e006      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
		MovingLinkMode = LMM_Not_Set;
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <TrajectoryGenerationPrepareDATA+0x258>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
		Munmunbot_State = STATE_Idle;
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <TrajectoryGenerationPrepareDATA+0x268>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	701a      	strb	r2, [r3, #0]
}
 8001f86:	e7ff      	b.n	8001f88 <TrajectoryGenerationPrepareDATA+0x248>
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	f3af 8000 	nop.w
 8001f90:	99999999 	.word	0x99999999
 8001f94:	40eeadf9 	.word	0x40eeadf9
 8001f98:	200000ee 	.word	0x200000ee
 8001f9c:	200000ec 	.word	0x200000ec
 8001fa0:	200001d8 	.word	0x200001d8
 8001fa4:	20000168 	.word	0x20000168
 8001fa8:	200000d9 	.word	0x200000d9
 8001fac:	200000b8 	.word	0x200000b8
 8001fb0:	200000f0 	.word	0x200000f0
 8001fb4:	200000f1 	.word	0x200000f1
 8001fb8:	200000dc 	.word	0x200000dc
 8001fbc:	200000ef 	.word	0x200000ef
 8001fc0:	20000000 	.word	0x20000000
 8001fc4:	40768000 	.word	0x40768000

08001fc8 <TrajectoryGenerationCalculation>:

void TrajectoryGenerationCalculation()
{
 8001fc8:	b5b0      	push	{r4, r5, r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	if (TrjStruc.Delta_Theta < 0)
 8001fcc:	4b84      	ldr	r3, [pc, #528]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8001fce:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001fd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fda:	d518      	bpl.n	800200e <TrajectoryGenerationCalculation+0x46>
	  {
		 TrjStruc.AngularAcceration = TrjStruc.AngularAccerationMax_Setting * -1;
 8001fdc:	4b80      	ldr	r3, [pc, #512]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8001fde:	edd3 7a05 	vldr	s15, [r3, #20]
 8001fe2:	eef1 7a67 	vneg.f32	s15, s15
 8001fe6:	4b7e      	ldr	r3, [pc, #504]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8001fe8:	edc3 7a07 	vstr	s15, [r3, #28]
		 TrjStruc.AngularVelocity = TrjStruc.AngularVelocityMax_Setting *-1;
 8001fec:	4b7c      	ldr	r3, [pc, #496]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8001fee:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ff2:	eef1 7a67 	vneg.f32	s15, s15
 8001ff6:	4b7a      	ldr	r3, [pc, #488]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8001ff8:	edc3 7a06 	vstr	s15, [r3, #24]
		 TrjStruc.Abs_Delta_Theta = TrjStruc.Delta_Theta * -1;
 8001ffc:	4b78      	ldr	r3, [pc, #480]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8001ffe:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002002:	eef1 7a67 	vneg.f32	s15, s15
 8002006:	4b76      	ldr	r3, [pc, #472]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002008:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
 800200c:	e013      	b.n	8002036 <TrajectoryGenerationCalculation+0x6e>
	  }
	  else if (TrjStruc.Delta_Theta > 0)
 800200e:	4b74      	ldr	r3, [pc, #464]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002010:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002014:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201c:	dd0b      	ble.n	8002036 <TrajectoryGenerationCalculation+0x6e>
	  {
		 TrjStruc.AngularAcceration = TrjStruc.AngularAccerationMax_Setting;
 800201e:	4b70      	ldr	r3, [pc, #448]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	4a6f      	ldr	r2, [pc, #444]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002024:	61d3      	str	r3, [r2, #28]
		 TrjStruc.AngularVelocity = TrjStruc.AngularVelocityMax_Setting;
 8002026:	4b6e      	ldr	r3, [pc, #440]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	4a6d      	ldr	r2, [pc, #436]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800202c:	6193      	str	r3, [r2, #24]
		 TrjStruc.Abs_Delta_Theta = TrjStruc.Delta_Theta;
 800202e:	4b6c      	ldr	r3, [pc, #432]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002032:	4a6b      	ldr	r2, [pc, #428]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002034:	6653      	str	r3, [r2, #100]	; 0x64
	  }

	  if (TrjStruc.Abs_Delta_Theta < TrjStruc.Theta_min_for_LSPB)   ///Triangular mode0
 8002036:	4b6a      	ldr	r3, [pc, #424]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002038:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800203c:	4b68      	ldr	r3, [pc, #416]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800203e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002042:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204a:	d554      	bpl.n	80020f6 <TrajectoryGenerationCalculation+0x12e>
	  {
		 TrjStruc.BlendTimeTriangular = sqrt(TrjStruc.Abs_Delta_Theta/TrjStruc.AngularAccerationMax_Setting);
 800204c:	4b64      	ldr	r3, [pc, #400]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800204e:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8002052:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002054:	edd3 7a05 	vldr	s15, [r3, #20]
 8002058:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800205c:	ee16 0a90 	vmov	r0, s13
 8002060:	f7fe fa1e 	bl	80004a0 <__aeabi_f2d>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	ec43 2b10 	vmov	d0, r2, r3
 800206c:	f006 ff38 	bl	8008ee0 <sqrt>
 8002070:	ec53 2b10 	vmov	r2, r3, d0
 8002074:	4610      	mov	r0, r2
 8002076:	4619      	mov	r1, r3
 8002078:	f7fe fd3a 	bl	8000af0 <__aeabi_d2f>
 800207c:	4603      	mov	r3, r0
 800207e:	4a58      	ldr	r2, [pc, #352]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002080:	6053      	str	r3, [r2, #4]
		 TrjStruc.Theta_Stamp_0 = TrjStruc.Start_Theta;
 8002082:	4b57      	ldr	r3, [pc, #348]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002086:	4a56      	ldr	r2, [pc, #344]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002088:	6253      	str	r3, [r2, #36]	; 0x24
		 TrjStruc.Theta_Stamp_1 = ((TrjStruc.AngularAcceration*(TrjStruc.BlendTimeTriangular*TrjStruc.BlendTimeTriangular))/2.0) + TrjStruc.Theta_Stamp_0;
 800208a:	4b55      	ldr	r3, [pc, #340]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800208c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002090:	4b53      	ldr	r3, [pc, #332]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002092:	edd3 6a01 	vldr	s13, [r3, #4]
 8002096:	4b52      	ldr	r3, [pc, #328]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002098:	edd3 7a01 	vldr	s15, [r3, #4]
 800209c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a4:	ee17 0a90 	vmov	r0, s15
 80020a8:	f7fe f9fa 	bl	80004a0 <__aeabi_f2d>
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020b4:	f7fe fb76 	bl	80007a4 <__aeabi_ddiv>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4614      	mov	r4, r2
 80020be:	461d      	mov	r5, r3
 80020c0:	4b47      	ldr	r3, [pc, #284]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe f9eb 	bl	80004a0 <__aeabi_f2d>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4620      	mov	r0, r4
 80020d0:	4629      	mov	r1, r5
 80020d2:	f7fe f887 	bl	80001e4 <__adddf3>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4610      	mov	r0, r2
 80020dc:	4619      	mov	r1, r3
 80020de:	f7fe fd07 	bl	8000af0 <__aeabi_d2f>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4a3e      	ldr	r2, [pc, #248]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80020e6:	6293      	str	r3, [r2, #40]	; 0x28
		 TrjStruc.Mode = 0;
 80020e8:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	669a      	str	r2, [r3, #104]	; 0x68
		 TrjStruc.Submode = 0;
 80020ee:	4b3c      	ldr	r3, [pc, #240]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	66da      	str	r2, [r3, #108]	; 0x6c
 80020f4:	e063      	b.n	80021be <TrajectoryGenerationCalculation+0x1f6>
	  }
	  else if (TrjStruc.Abs_Delta_Theta >= TrjStruc.Theta_min_for_LSPB)  ///LSPB mode1
 80020f6:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80020f8:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80020fc:	4b38      	ldr	r3, [pc, #224]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80020fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8002102:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210a:	db58      	blt.n	80021be <TrajectoryGenerationCalculation+0x1f6>
	  {
		  TrjStruc.LinearTimeLSPB = (TrjStruc.Abs_Delta_Theta-TrjStruc.Theta_min_for_LSPB)/TrjStruc.AngularVelocityMax_Setting;
 800210c:	4b34      	ldr	r3, [pc, #208]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800210e:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8002112:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002114:	edd3 7a03 	vldr	s15, [r3, #12]
 8002118:	ee77 6a67 	vsub.f32	s13, s14, s15
 800211c:	4b30      	ldr	r3, [pc, #192]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800211e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002122:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002126:	4b2e      	ldr	r3, [pc, #184]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002128:	edc3 7a02 	vstr	s15, [r3, #8]
		  TrjStruc.Theta_Stamp_0 = TrjStruc.Start_Theta;
 800212c:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800212e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002130:	4a2b      	ldr	r2, [pc, #172]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002132:	6253      	str	r3, [r2, #36]	; 0x24
		  TrjStruc.Theta_Stamp_1 = ((TrjStruc.AngularAcceration*(TrjStruc.BlendTimeLSPB*TrjStruc.BlendTimeLSPB))/2.0) + TrjStruc.Theta_Stamp_0;
 8002134:	4b2a      	ldr	r3, [pc, #168]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002136:	ed93 7a07 	vldr	s14, [r3, #28]
 800213a:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800213c:	edd3 6a00 	vldr	s13, [r3]
 8002140:	4b27      	ldr	r3, [pc, #156]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002142:	edd3 7a00 	vldr	s15, [r3]
 8002146:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800214e:	ee17 0a90 	vmov	r0, s15
 8002152:	f7fe f9a5 	bl	80004a0 <__aeabi_f2d>
 8002156:	f04f 0200 	mov.w	r2, #0
 800215a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800215e:	f7fe fb21 	bl	80007a4 <__aeabi_ddiv>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	4614      	mov	r4, r2
 8002168:	461d      	mov	r5, r3
 800216a:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	4618      	mov	r0, r3
 8002170:	f7fe f996 	bl	80004a0 <__aeabi_f2d>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	4620      	mov	r0, r4
 800217a:	4629      	mov	r1, r5
 800217c:	f7fe f832 	bl	80001e4 <__adddf3>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4610      	mov	r0, r2
 8002186:	4619      	mov	r1, r3
 8002188:	f7fe fcb2 	bl	8000af0 <__aeabi_d2f>
 800218c:	4603      	mov	r3, r0
 800218e:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002190:	6293      	str	r3, [r2, #40]	; 0x28
		  TrjStruc.Theta_Stamp_2 = (TrjStruc.AngularVelocity*TrjStruc.LinearTimeLSPB) + TrjStruc.Theta_Stamp_1;
 8002192:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 8002194:	ed93 7a06 	vldr	s14, [r3, #24]
 8002198:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 800219a:	edd3 7a02 	vldr	s15, [r3, #8]
 800219e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021a2:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80021a4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80021a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ac:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80021ae:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		  TrjStruc.Mode = 1;
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80021b4:	2201      	movs	r2, #1
 80021b6:	669a      	str	r2, [r3, #104]	; 0x68
		  TrjStruc.Submode = 0;
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	66da      	str	r2, [r3, #108]	; 0x6c
	  }
	 TrjStruc.Equation_Timestamp = micros();
 80021be:	f7ff fc77 	bl	8001ab0 <micros>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	4906      	ldr	r1, [pc, #24]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80021c8:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	 TrjStruc.Loop_Timestamp = micros();
 80021cc:	f7ff fc70 	bl	8001ab0 <micros>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	4902      	ldr	r1, [pc, #8]	; (80021e0 <TrajectoryGenerationCalculation+0x218>)
 80021d6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 80021da:	bf00      	nop
 80021dc:	bdb0      	pop	{r4, r5, r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000168 	.word	0x20000168
 80021e4:	00000000 	.word	0x00000000

080021e8 <TrajectoryGenerationProcess>:

void TrajectoryGenerationProcess()
{
 80021e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021ec:	b086      	sub	sp, #24
 80021ee:	af00      	add	r7, sp, #0

	TrjStruc.Equation_Realtime_Sec = (micros()-TrjStruc.Equation_Timestamp)/1000000.0;
 80021f0:	f7ff fc5e 	bl	8001ab0 <micros>
 80021f4:	4bb2      	ldr	r3, [pc, #712]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80021f6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80021fa:	1a84      	subs	r4, r0, r2
 80021fc:	eb61 0503 	sbc.w	r5, r1, r3
 8002200:	4620      	mov	r0, r4
 8002202:	4629      	mov	r1, r5
 8002204:	f7fe f96e 	bl	80004e4 <__aeabi_ul2d>
 8002208:	a3ab      	add	r3, pc, #684	; (adr r3, 80024b8 <TrajectoryGenerationProcess+0x2d0>)
 800220a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220e:	f7fe fac9 	bl	80007a4 <__aeabi_ddiv>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	49aa      	ldr	r1, [pc, #680]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002218:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	 switch (TrjStruc.Mode)
 800221c:	4ba8      	ldr	r3, [pc, #672]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800221e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002220:	2b02      	cmp	r3, #2
 8002222:	f000 8218 	beq.w	8002656 <TrajectoryGenerationProcess+0x46e>
 8002226:	2b02      	cmp	r3, #2
 8002228:	f200 8220 	bhi.w	800266c <TrajectoryGenerationProcess+0x484>
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <TrajectoryGenerationProcess+0x50>
 8002230:	2b01      	cmp	r3, #1
 8002232:	f000 80e0 	beq.w	80023f6 <TrajectoryGenerationProcess+0x20e>
		  case 2:
			  Moving_Link_Task_Flag = 1;
			  TrjStruc.AngularDisplacementDesire = TrjStruc.Desire_Theta;
			  break;
		  }
}
 8002236:	e219      	b.n	800266c <TrajectoryGenerationProcess+0x484>
			  if (TrjStruc.Submode == 0)
 8002238:	4ba1      	ldr	r3, [pc, #644]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800223a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800223c:	2b00      	cmp	r3, #0
 800223e:	d15b      	bne.n	80022f8 <TrajectoryGenerationProcess+0x110>
						  ((TrjStruc.AngularAcceration*0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002240:	4b9f      	ldr	r3, [pc, #636]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe f92b 	bl	80004a0 <__aeabi_f2d>
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	4b9d      	ldr	r3, [pc, #628]	; (80024c4 <TrajectoryGenerationProcess+0x2dc>)
 8002250:	f7fe f97e 	bl	8000550 <__aeabi_dmul>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4614      	mov	r4, r2
 800225a:	461d      	mov	r5, r3
 800225c:	4b98      	ldr	r3, [pc, #608]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800225e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002262:	4b97      	ldr	r3, [pc, #604]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002264:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002268:	f7fe f972 	bl	8000550 <__aeabi_dmul>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4620      	mov	r0, r4
 8002272:	4629      	mov	r1, r5
 8002274:	f7fe f96c 	bl	8000550 <__aeabi_dmul>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4614      	mov	r4, r2
 800227e:	461d      	mov	r5, r3
						  +TrjStruc.Theta_Stamp_0;
 8002280:	4b8f      	ldr	r3, [pc, #572]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe f90b 	bl	80004a0 <__aeabi_f2d>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4620      	mov	r0, r4
 8002290:	4629      	mov	r1, r5
 8002292:	f7fd ffa7 	bl	80001e4 <__adddf3>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4610      	mov	r0, r2
 800229c:	4619      	mov	r1, r3
 800229e:	f7fe fc27 	bl	8000af0 <__aeabi_d2f>
 80022a2:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 80022a4:	4a86      	ldr	r2, [pc, #536]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80022a6:	6213      	str	r3, [r2, #32]
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeTriangular*1000000)
 80022a8:	f7ff fc02 	bl	8001ab0 <micros>
 80022ac:	4b84      	ldr	r3, [pc, #528]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80022ae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80022b2:	1a84      	subs	r4, r0, r2
 80022b4:	613c      	str	r4, [r7, #16]
 80022b6:	eb61 0303 	sbc.w	r3, r1, r3
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022c0:	f7fe fd2e 	bl	8000d20 <__aeabi_ul2f>
 80022c4:	ee06 0a90 	vmov	s13, r0
 80022c8:	4b7d      	ldr	r3, [pc, #500]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80022ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80022ce:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80024c8 <TrajectoryGenerationProcess+0x2e0>
 80022d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d6:	eef4 6ae7 	vcmpe.f32	s13, s15
 80022da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022de:	da00      	bge.n	80022e2 <TrajectoryGenerationProcess+0xfa>
			  break;
 80022e0:	e1c1      	b.n	8002666 <TrajectoryGenerationProcess+0x47e>
					  TrjStruc.Equation_Timestamp = micros();
 80022e2:	f7ff fbe5 	bl	8001ab0 <micros>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4975      	ldr	r1, [pc, #468]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80022ec:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
					  TrjStruc.Submode = 1;
 80022f0:	4b73      	ldr	r3, [pc, #460]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	66da      	str	r2, [r3, #108]	; 0x6c
			  break;
 80022f6:	e1b6      	b.n	8002666 <TrajectoryGenerationProcess+0x47e>
			  else if (TrjStruc.Submode == 1)
 80022f8:	4b71      	ldr	r3, [pc, #452]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80022fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	f040 81b2 	bne.w	8002666 <TrajectoryGenerationProcess+0x47e>
						  ((TrjStruc.AngularAcceration*-0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002302:	4b6f      	ldr	r3, [pc, #444]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe f8ca 	bl	80004a0 <__aeabi_f2d>
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	4b6e      	ldr	r3, [pc, #440]	; (80024cc <TrajectoryGenerationProcess+0x2e4>)
 8002312:	f7fe f91d 	bl	8000550 <__aeabi_dmul>
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	4614      	mov	r4, r2
 800231c:	461d      	mov	r5, r3
 800231e:	4b68      	ldr	r3, [pc, #416]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002320:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002324:	4b66      	ldr	r3, [pc, #408]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002326:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800232a:	f7fe f911 	bl	8000550 <__aeabi_dmul>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4620      	mov	r0, r4
 8002334:	4629      	mov	r1, r5
 8002336:	f7fe f90b 	bl	8000550 <__aeabi_dmul>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4614      	mov	r4, r2
 8002340:	461d      	mov	r5, r3
						  + (TrjStruc.AngularAcceration*TrjStruc.BlendTimeTriangular*(TrjStruc.Equation_Realtime_Sec))
 8002342:	4b5f      	ldr	r3, [pc, #380]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002344:	ed93 7a07 	vldr	s14, [r3, #28]
 8002348:	4b5d      	ldr	r3, [pc, #372]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800234a:	edd3 7a01 	vldr	s15, [r3, #4]
 800234e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002352:	ee17 0a90 	vmov	r0, s15
 8002356:	f7fe f8a3 	bl	80004a0 <__aeabi_f2d>
 800235a:	4b59      	ldr	r3, [pc, #356]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800235c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002360:	f7fe f8f6 	bl	8000550 <__aeabi_dmul>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4620      	mov	r0, r4
 800236a:	4629      	mov	r1, r5
 800236c:	f7fd ff3a 	bl	80001e4 <__adddf3>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4614      	mov	r4, r2
 8002376:	461d      	mov	r5, r3
						  + TrjStruc.Theta_Stamp_1;
 8002378:	4b51      	ldr	r3, [pc, #324]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800237a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe f88f 	bl	80004a0 <__aeabi_f2d>
 8002382:	4602      	mov	r2, r0
 8002384:	460b      	mov	r3, r1
 8002386:	4620      	mov	r0, r4
 8002388:	4629      	mov	r1, r5
 800238a:	f7fd ff2b 	bl	80001e4 <__adddf3>
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f7fe fbab 	bl	8000af0 <__aeabi_d2f>
 800239a:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 800239c:	4a48      	ldr	r2, [pc, #288]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800239e:	6213      	str	r3, [r2, #32]
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeTriangular*1000000)
 80023a0:	f7ff fb86 	bl	8001ab0 <micros>
 80023a4:	4b46      	ldr	r3, [pc, #280]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80023a6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80023aa:	1a84      	subs	r4, r0, r2
 80023ac:	60bc      	str	r4, [r7, #8]
 80023ae:	eb61 0303 	sbc.w	r3, r1, r3
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023b8:	f7fe fcb2 	bl	8000d20 <__aeabi_ul2f>
 80023bc:	ee06 0a90 	vmov	s13, r0
 80023c0:	4b3f      	ldr	r3, [pc, #252]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80023c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80023c6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80024c8 <TrajectoryGenerationProcess+0x2e0>
 80023ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ce:	eef4 6ae7 	vcmpe.f32	s13, s15
 80023d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d6:	da00      	bge.n	80023da <TrajectoryGenerationProcess+0x1f2>
			  break;
 80023d8:	e145      	b.n	8002666 <TrajectoryGenerationProcess+0x47e>
					  TrjStruc.Equation_Timestamp = micros();
 80023da:	f7ff fb69 	bl	8001ab0 <micros>
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	4937      	ldr	r1, [pc, #220]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80023e4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
					  TrjStruc.Submode = 0;
 80023e8:	4b35      	ldr	r3, [pc, #212]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	66da      	str	r2, [r3, #108]	; 0x6c
					  TrjStruc.Mode = 2; ///Final Value Mode
 80023ee:	4b34      	ldr	r3, [pc, #208]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80023f0:	2202      	movs	r2, #2
 80023f2:	669a      	str	r2, [r3, #104]	; 0x68
			  break;
 80023f4:	e137      	b.n	8002666 <TrajectoryGenerationProcess+0x47e>
			  if (TrjStruc.Submode == 0)
 80023f6:	4b32      	ldr	r3, [pc, #200]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80023f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d168      	bne.n	80024d0 <TrajectoryGenerationProcess+0x2e8>
							((TrjStruc.AngularAcceration*0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 80023fe:	4b30      	ldr	r3, [pc, #192]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe f84c 	bl	80004a0 <__aeabi_f2d>
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	4b2d      	ldr	r3, [pc, #180]	; (80024c4 <TrajectoryGenerationProcess+0x2dc>)
 800240e:	f7fe f89f 	bl	8000550 <__aeabi_dmul>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4614      	mov	r4, r2
 8002418:	461d      	mov	r5, r3
 800241a:	4b29      	ldr	r3, [pc, #164]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800241c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002420:	4b27      	ldr	r3, [pc, #156]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002422:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002426:	f7fe f893 	bl	8000550 <__aeabi_dmul>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	4620      	mov	r0, r4
 8002430:	4629      	mov	r1, r5
 8002432:	f7fe f88d 	bl	8000550 <__aeabi_dmul>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	4614      	mov	r4, r2
 800243c:	461d      	mov	r5, r3
							+TrjStruc.Theta_Stamp_0;
 800243e:	4b20      	ldr	r3, [pc, #128]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe f82c 	bl	80004a0 <__aeabi_f2d>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4620      	mov	r0, r4
 800244e:	4629      	mov	r1, r5
 8002450:	f7fd fec8 	bl	80001e4 <__adddf3>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	4610      	mov	r0, r2
 800245a:	4619      	mov	r1, r3
 800245c:	f7fe fb48 	bl	8000af0 <__aeabi_d2f>
 8002460:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002462:	4a17      	ldr	r2, [pc, #92]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002464:	6213      	str	r3, [r2, #32]
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeLSPB*1000000)
 8002466:	f7ff fb23 	bl	8001ab0 <micros>
 800246a:	4b15      	ldr	r3, [pc, #84]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 800246c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002470:	1a84      	subs	r4, r0, r2
 8002472:	603c      	str	r4, [r7, #0]
 8002474:	eb61 0303 	sbc.w	r3, r1, r3
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800247e:	f7fe fc4f 	bl	8000d20 <__aeabi_ul2f>
 8002482:	ee06 0a90 	vmov	s13, r0
 8002486:	4b0e      	ldr	r3, [pc, #56]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80024c8 <TrajectoryGenerationProcess+0x2e0>
 8002490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002494:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249c:	da00      	bge.n	80024a0 <TrajectoryGenerationProcess+0x2b8>
			  break;
 800249e:	e0e4      	b.n	800266a <TrajectoryGenerationProcess+0x482>
					  TrjStruc.Equation_Timestamp = micros();
 80024a0:	f7ff fb06 	bl	8001ab0 <micros>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4905      	ldr	r1, [pc, #20]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80024aa:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
					  TrjStruc.Submode = 1;
 80024ae:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <TrajectoryGenerationProcess+0x2d8>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	66da      	str	r2, [r3, #108]	; 0x6c
			  break;
 80024b4:	e0d9      	b.n	800266a <TrajectoryGenerationProcess+0x482>
 80024b6:	bf00      	nop
 80024b8:	00000000 	.word	0x00000000
 80024bc:	412e8480 	.word	0x412e8480
 80024c0:	20000168 	.word	0x20000168
 80024c4:	3fe00000 	.word	0x3fe00000
 80024c8:	49742400 	.word	0x49742400
 80024cc:	bfe00000 	.word	0xbfe00000
			  else if (TrjStruc.Submode == 1)
 80024d0:	4b69      	ldr	r3, [pc, #420]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80024d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d148      	bne.n	800256a <TrajectoryGenerationProcess+0x382>
						  (TrjStruc.AngularVelocity*(TrjStruc.Equation_Realtime_Sec))
 80024d8:	4b67      	ldr	r3, [pc, #412]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7fd ffdf 	bl	80004a0 <__aeabi_f2d>
 80024e2:	4b65      	ldr	r3, [pc, #404]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80024e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80024e8:	f7fe f832 	bl	8000550 <__aeabi_dmul>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4614      	mov	r4, r2
 80024f2:	461d      	mov	r5, r3
						  +TrjStruc.Theta_Stamp_1;
 80024f4:	4b60      	ldr	r3, [pc, #384]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80024f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7fd ffd1 	bl	80004a0 <__aeabi_f2d>
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4620      	mov	r0, r4
 8002504:	4629      	mov	r1, r5
 8002506:	f7fd fe6d 	bl	80001e4 <__adddf3>
 800250a:	4602      	mov	r2, r0
 800250c:	460b      	mov	r3, r1
 800250e:	4610      	mov	r0, r2
 8002510:	4619      	mov	r1, r3
 8002512:	f7fe faed 	bl	8000af0 <__aeabi_d2f>
 8002516:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002518:	4a57      	ldr	r2, [pc, #348]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 800251a:	6213      	str	r3, [r2, #32]
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.LinearTimeLSPB*1000000)
 800251c:	f7ff fac8 	bl	8001ab0 <micros>
 8002520:	4b55      	ldr	r3, [pc, #340]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002522:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002526:	ebb0 0a02 	subs.w	sl, r0, r2
 800252a:	eb61 0b03 	sbc.w	fp, r1, r3
 800252e:	4650      	mov	r0, sl
 8002530:	4659      	mov	r1, fp
 8002532:	f7fe fbf5 	bl	8000d20 <__aeabi_ul2f>
 8002536:	ee06 0a90 	vmov	s13, r0
 800253a:	4b4f      	ldr	r3, [pc, #316]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 800253c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002540:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800267c <TrajectoryGenerationProcess+0x494>
 8002544:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002548:	eef4 6ae7 	vcmpe.f32	s13, s15
 800254c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002550:	da00      	bge.n	8002554 <TrajectoryGenerationProcess+0x36c>
			  break;
 8002552:	e08a      	b.n	800266a <TrajectoryGenerationProcess+0x482>
					  TrjStruc.Equation_Timestamp = micros();
 8002554:	f7ff faac 	bl	8001ab0 <micros>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4946      	ldr	r1, [pc, #280]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 800255e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
					  TrjStruc.Submode = 2;
 8002562:	4b45      	ldr	r3, [pc, #276]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002564:	2202      	movs	r2, #2
 8002566:	66da      	str	r2, [r3, #108]	; 0x6c
			  break;
 8002568:	e07f      	b.n	800266a <TrajectoryGenerationProcess+0x482>
			  else if (TrjStruc.Submode == 2)
 800256a:	4b43      	ldr	r3, [pc, #268]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 800256c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800256e:	2b02      	cmp	r3, #2
 8002570:	d17b      	bne.n	800266a <TrajectoryGenerationProcess+0x482>
						  ((TrjStruc.AngularAcceration*-0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002572:	4b41      	ldr	r3, [pc, #260]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fd ff92 	bl	80004a0 <__aeabi_f2d>
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	4b3f      	ldr	r3, [pc, #252]	; (8002680 <TrajectoryGenerationProcess+0x498>)
 8002582:	f7fd ffe5 	bl	8000550 <__aeabi_dmul>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4614      	mov	r4, r2
 800258c:	461d      	mov	r5, r3
 800258e:	4b3a      	ldr	r3, [pc, #232]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002590:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002594:	4b38      	ldr	r3, [pc, #224]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002596:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800259a:	f7fd ffd9 	bl	8000550 <__aeabi_dmul>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	4620      	mov	r0, r4
 80025a4:	4629      	mov	r1, r5
 80025a6:	f7fd ffd3 	bl	8000550 <__aeabi_dmul>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4614      	mov	r4, r2
 80025b0:	461d      	mov	r5, r3
						  + (TrjStruc.AngularVelocity*(TrjStruc.Equation_Realtime_Sec))
 80025b2:	4b31      	ldr	r3, [pc, #196]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fd ff72 	bl	80004a0 <__aeabi_f2d>
 80025bc:	4b2e      	ldr	r3, [pc, #184]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80025be:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80025c2:	f7fd ffc5 	bl	8000550 <__aeabi_dmul>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4620      	mov	r0, r4
 80025cc:	4629      	mov	r1, r5
 80025ce:	f7fd fe09 	bl	80001e4 <__adddf3>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4614      	mov	r4, r2
 80025d8:	461d      	mov	r5, r3
						  + TrjStruc.Theta_Stamp_2;
 80025da:	4b27      	ldr	r3, [pc, #156]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 80025dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd ff5e 	bl	80004a0 <__aeabi_f2d>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	4620      	mov	r0, r4
 80025ea:	4629      	mov	r1, r5
 80025ec:	f7fd fdfa 	bl	80001e4 <__adddf3>
 80025f0:	4602      	mov	r2, r0
 80025f2:	460b      	mov	r3, r1
 80025f4:	4610      	mov	r0, r2
 80025f6:	4619      	mov	r1, r3
 80025f8:	f7fe fa7a 	bl	8000af0 <__aeabi_d2f>
 80025fc:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 80025fe:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002600:	6213      	str	r3, [r2, #32]
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeLSPB*1000000)
 8002602:	f7ff fa55 	bl	8001ab0 <micros>
 8002606:	4b1c      	ldr	r3, [pc, #112]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002608:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800260c:	ebb0 0802 	subs.w	r8, r0, r2
 8002610:	eb61 0903 	sbc.w	r9, r1, r3
 8002614:	4640      	mov	r0, r8
 8002616:	4649      	mov	r1, r9
 8002618:	f7fe fb82 	bl	8000d20 <__aeabi_ul2f>
 800261c:	ee06 0a90 	vmov	s13, r0
 8002620:	4b15      	ldr	r3, [pc, #84]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002622:	edd3 7a00 	vldr	s15, [r3]
 8002626:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800267c <TrajectoryGenerationProcess+0x494>
 800262a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800262e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002636:	da00      	bge.n	800263a <TrajectoryGenerationProcess+0x452>
			  break;
 8002638:	e017      	b.n	800266a <TrajectoryGenerationProcess+0x482>
					  TrjStruc.Equation_Timestamp = micros();
 800263a:	f7ff fa39 	bl	8001ab0 <micros>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	490d      	ldr	r1, [pc, #52]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002644:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
					  TrjStruc.Submode = 0;
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 800264a:	2200      	movs	r2, #0
 800264c:	66da      	str	r2, [r3, #108]	; 0x6c
					  TrjStruc.Mode = 2; ///Final Value Mode
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002650:	2202      	movs	r2, #2
 8002652:	669a      	str	r2, [r3, #104]	; 0x68
			  break;
 8002654:	e009      	b.n	800266a <TrajectoryGenerationProcess+0x482>
			  Moving_Link_Task_Flag = 1;
 8002656:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <TrajectoryGenerationProcess+0x49c>)
 8002658:	2201      	movs	r2, #1
 800265a:	701a      	strb	r2, [r3, #0]
			  TrjStruc.AngularDisplacementDesire = TrjStruc.Desire_Theta;
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002660:	4a05      	ldr	r2, [pc, #20]	; (8002678 <TrajectoryGenerationProcess+0x490>)
 8002662:	6213      	str	r3, [r2, #32]
			  break;
 8002664:	e002      	b.n	800266c <TrajectoryGenerationProcess+0x484>
			  break;
 8002666:	bf00      	nop
 8002668:	e000      	b.n	800266c <TrajectoryGenerationProcess+0x484>
			  break;
 800266a:	bf00      	nop
}
 800266c:	bf00      	nop
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002676:	bf00      	nop
 8002678:	20000168 	.word	0x20000168
 800267c:	49742400 	.word	0x49742400
 8002680:	bfe00000 	.word	0xbfe00000
 8002684:	200000f8 	.word	0x200000f8

08002688 <PIDController2in1>:

void PIDController2in1()
{
 8002688:	b5b0      	push	{r4, r5, r7, lr}
 800268a:	af00      	add	r7, sp, #0
	PositionPIDController.OutputDesire = TrjStruc.AngularDisplacementDesire;
 800268c:	4b38      	ldr	r3, [pc, #224]	; (8002770 <PIDController2in1+0xe8>)
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4a38      	ldr	r2, [pc, #224]	; (8002774 <PIDController2in1+0xec>)
 8002692:	6113      	str	r3, [r2, #16]
    PositionPIDController.NowError = PositionPIDController.OutputFeedback-PositionPIDController.OutputDesire;
 8002694:	4b37      	ldr	r3, [pc, #220]	; (8002774 <PIDController2in1+0xec>)
 8002696:	ed93 7a05 	vldr	s14, [r3, #20]
 800269a:	4b36      	ldr	r3, [pc, #216]	; (8002774 <PIDController2in1+0xec>)
 800269c:	edd3 7a04 	vldr	s15, [r3, #16]
 80026a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026a4:	4b33      	ldr	r3, [pc, #204]	; (8002774 <PIDController2in1+0xec>)
 80026a6:	edc3 7a07 	vstr	s15, [r3, #28]
    PositionPIDController.Integral_Value += PositionPIDController.NowError*PositionPIDController.SamplingTime;
 80026aa:	4b32      	ldr	r3, [pc, #200]	; (8002774 <PIDController2in1+0xec>)
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fd fef6 	bl	80004a0 <__aeabi_f2d>
 80026b4:	4604      	mov	r4, r0
 80026b6:	460d      	mov	r5, r1
 80026b8:	4b2e      	ldr	r3, [pc, #184]	; (8002774 <PIDController2in1+0xec>)
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7fd feef 	bl	80004a0 <__aeabi_f2d>
 80026c2:	4b2c      	ldr	r3, [pc, #176]	; (8002774 <PIDController2in1+0xec>)
 80026c4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80026c8:	f7fd ff42 	bl	8000550 <__aeabi_dmul>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4620      	mov	r0, r4
 80026d2:	4629      	mov	r1, r5
 80026d4:	f7fd fd86 	bl	80001e4 <__adddf3>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	4610      	mov	r0, r2
 80026de:	4619      	mov	r1, r3
 80026e0:	f7fe fa06 	bl	8000af0 <__aeabi_d2f>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4a23      	ldr	r2, [pc, #140]	; (8002774 <PIDController2in1+0xec>)
 80026e8:	6193      	str	r3, [r2, #24]
    PositionPIDController.ControllerOutput = (PositionPIDController.Kp*PositionPIDController.NowError)
 80026ea:	4b22      	ldr	r3, [pc, #136]	; (8002774 <PIDController2in1+0xec>)
 80026ec:	ed93 7a00 	vldr	s14, [r3]
 80026f0:	4b20      	ldr	r3, [pc, #128]	; (8002774 <PIDController2in1+0xec>)
 80026f2:	edd3 7a07 	vldr	s15, [r3, #28]
 80026f6:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +(PositionPIDController.Ki * PositionPIDController.Integral_Value)
 80026fa:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <PIDController2in1+0xec>)
 80026fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8002700:	4b1c      	ldr	r3, [pc, #112]	; (8002774 <PIDController2in1+0xec>)
 8002702:	edd3 7a06 	vldr	s15, [r3, #24]
 8002706:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800270a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800270e:	ee17 0a90 	vmov	r0, s15
 8002712:	f7fd fec5 	bl	80004a0 <__aeabi_f2d>
 8002716:	4604      	mov	r4, r0
 8002718:	460d      	mov	r5, r1
					  +(PositionPIDController.Kd * (PositionPIDController.NowError-PositionPIDController.PreviousError)/PositionPIDController.SamplingTime);
 800271a:	4b16      	ldr	r3, [pc, #88]	; (8002774 <PIDController2in1+0xec>)
 800271c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002720:	4b14      	ldr	r3, [pc, #80]	; (8002774 <PIDController2in1+0xec>)
 8002722:	edd3 6a07 	vldr	s13, [r3, #28]
 8002726:	4b13      	ldr	r3, [pc, #76]	; (8002774 <PIDController2in1+0xec>)
 8002728:	edd3 7a08 	vldr	s15, [r3, #32]
 800272c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002730:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002734:	ee17 0a90 	vmov	r0, s15
 8002738:	f7fd feb2 	bl	80004a0 <__aeabi_f2d>
 800273c:	4b0d      	ldr	r3, [pc, #52]	; (8002774 <PIDController2in1+0xec>)
 800273e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002742:	f7fe f82f 	bl	80007a4 <__aeabi_ddiv>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4620      	mov	r0, r4
 800274c:	4629      	mov	r1, r5
 800274e:	f7fd fd49 	bl	80001e4 <__adddf3>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4610      	mov	r0, r2
 8002758:	4619      	mov	r1, r3
 800275a:	f7fe f9c9 	bl	8000af0 <__aeabi_d2f>
 800275e:	4603      	mov	r3, r0
    PositionPIDController.ControllerOutput = (PositionPIDController.Kp*PositionPIDController.NowError)
 8002760:	4a04      	ldr	r2, [pc, #16]	; (8002774 <PIDController2in1+0xec>)
 8002762:	60d3      	str	r3, [r2, #12]
    PositionPIDController.PreviousError = PositionPIDController.NowError;
 8002764:	4b03      	ldr	r3, [pc, #12]	; (8002774 <PIDController2in1+0xec>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	4a02      	ldr	r2, [pc, #8]	; (8002774 <PIDController2in1+0xec>)
 800276a:	6213      	str	r3, [r2, #32]
//    VelocityPIDController.ControllerOutput = (VelocityPIDController.Kp*VelocityPIDController.NowError)
//					  +(VelocityPIDController.Ki * VelocityPIDController.Integral_Value)
//					  +(VelocityPIDController.Kd * (VelocityPIDController.NowError-VelocityPIDController.PreviousError)/VelocityPIDController.SamplingTime);
//    VelocityPIDController.PreviousError = VelocityPIDController.NowError;

}
 800276c:	bf00      	nop
 800276e:	bdb0      	pop	{r4, r5, r7, pc}
 8002770:	20000168 	.word	0x20000168
 8002774:	20000108 	.word	0x20000108

08002778 <UARTInit>:



///UART ZONE
void UARTInit(UARTStucrture *uart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8002780:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <UARTInit+0x4c>)
 8002782:	88db      	ldrh	r3, [r3, #6]
 8002784:	4619      	mov	r1, r3
 8002786:	2001      	movs	r0, #1
 8002788:	f006 fada 	bl	8008d40 <calloc>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8002794:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <UARTInit+0x4c>)
 8002796:	889b      	ldrh	r3, [r3, #4]
 8002798:	4619      	mov	r1, r3
 800279a:	2001      	movs	r0, #1
 800279c:	f006 fad0 	bl	8008d40 <calloc>
 80027a0:	4603      	mov	r3, r0
 80027a2:	461a      	mov	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	81da      	strh	r2, [r3, #14]
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200000b8 	.word	0x200000b8

080027c8 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6818      	ldr	r0, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6919      	ldr	r1, [r3, #16]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	88db      	ldrh	r3, [r3, #6]
 80027dc:	461a      	mov	r2, r3
 80027de:	f005 fc2b 	bl	8008038 <HAL_UART_Receive_DMA>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <UARTGetRxHead>:

uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	88db      	ldrh	r3, [r3, #6]
 80027f6:	461a      	mov	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	1ad3      	subs	r3, r2, r3
}
 8002804:	4618      	mov	r0, r3
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <UARTReadChar>:

int16_t UARTReadChar(UARTStucrture *uart)
{
 8002810:	b590      	push	{r4, r7, lr}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 8002818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800281c:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	8a9b      	ldrh	r3, [r3, #20]
 8002822:	461c      	mov	r4, r3
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ffe0 	bl	80027ea <UARTGetRxHead>
 800282a:	4603      	mov	r3, r0
 800282c:	429c      	cmp	r4, r3
 800282e:	d013      	beq.n	8002858 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	691b      	ldr	r3, [r3, #16]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	8a92      	ldrh	r2, [r2, #20]
 8002838:	4413      	add	r3, r2
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	8a9b      	ldrh	r3, [r3, #20]
 8002842:	3301      	adds	r3, #1
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	88d2      	ldrh	r2, [r2, #6]
 8002848:	fb93 f1f2 	sdiv	r1, r3, r2
 800284c:	fb02 f201 	mul.w	r2, r2, r1
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	b29a      	uxth	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8002858:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	bd90      	pop	{r4, r7, pc}

08002864 <UARTTxDumpBuffer>:

void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b20      	cmp	r3, #32
 8002878:	d13d      	bne.n	80028f6 <UARTTxDumpBuffer+0x92>
 800287a:	4b21      	ldr	r3, [pc, #132]	; (8002900 <UARTTxDumpBuffer+0x9c>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d139      	bne.n	80028f6 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8002882:	4b1f      	ldr	r3, [pc, #124]	; (8002900 <UARTTxDumpBuffer+0x9c>)
 8002884:	2201      	movs	r2, #1
 8002886:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	89da      	ldrh	r2, [r3, #14]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	899b      	ldrh	r3, [r3, #12]
 8002890:	429a      	cmp	r2, r3
 8002892:	d02d      	beq.n	80028f0 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	89da      	ldrh	r2, [r3, #14]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 800289c:	429a      	cmp	r2, r3
 800289e:	d906      	bls.n	80028ae <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	89da      	ldrh	r2, [r3, #14]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	e005      	b.n	80028ba <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	889a      	ldrh	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6818      	ldr	r0, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	8992      	ldrh	r2, [r2, #12]
 80028c8:	4413      	add	r3, r2
 80028ca:	89fa      	ldrh	r2, [r7, #14]
 80028cc:	4619      	mov	r1, r3
 80028ce:	f005 fb47 	bl	8007f60 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	899b      	ldrh	r3, [r3, #12]
 80028d6:	461a      	mov	r2, r3
 80028d8:	89fb      	ldrh	r3, [r7, #14]
 80028da:	4413      	add	r3, r2
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	8892      	ldrh	r2, [r2, #4]
 80028e0:	fb93 f1f2 	sdiv	r1, r3, r2
 80028e4:	fb02 f201 	mul.w	r2, r2, r1
 80028e8:	1a9b      	subs	r3, r3, r2
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 80028f0:	4b03      	ldr	r3, [pc, #12]	; (8002900 <UARTTxDumpBuffer+0x9c>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
	}
}
 80028f6:	bf00      	nop
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	200001f8 	.word	0x200001f8

08002904 <UARTTxWrite>:

void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	4613      	mov	r3, r2
 8002910:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	889b      	ldrh	r3, [r3, #4]
 8002916:	88fa      	ldrh	r2, [r7, #6]
 8002918:	4293      	cmp	r3, r2
 800291a:	bf28      	it	cs
 800291c:	4613      	movcs	r3, r2
 800291e:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8002920:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	889b      	ldrh	r3, [r3, #4]
 8002926:	4619      	mov	r1, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	89db      	ldrh	r3, [r3, #14]
 800292c:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 800292e:	4293      	cmp	r3, r2
 8002930:	bfa8      	it	ge
 8002932:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8002934:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	89d2      	ldrh	r2, [r2, #14]
 800293e:	4413      	add	r3, r2
 8002940:	8aba      	ldrh	r2, [r7, #20]
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	4618      	mov	r0, r3
 8002946:	f006 fa2d 	bl	8008da4 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	89db      	ldrh	r3, [r3, #14]
 800294e:	461a      	mov	r2, r3
 8002950:	8afb      	ldrh	r3, [r7, #22]
 8002952:	4413      	add	r3, r2
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	8892      	ldrh	r2, [r2, #4]
 8002958:	fb93 f1f2 	sdiv	r1, r3, r2
 800295c:	fb02 f201 	mul.w	r2, r2, r1
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	b29a      	uxth	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8002968:	8afa      	ldrh	r2, [r7, #22]
 800296a:	8abb      	ldrh	r3, [r7, #20]
 800296c:	429a      	cmp	r2, r3
 800296e:	d00a      	beq.n	8002986 <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6898      	ldr	r0, [r3, #8]
 8002974:	8abb      	ldrh	r3, [r7, #20]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 800297a:	8afa      	ldrh	r2, [r7, #22]
 800297c:	8abb      	ldrh	r3, [r7, #20]
 800297e:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8002980:	461a      	mov	r2, r3
 8002982:	f006 fa0f 	bl	8008da4 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f7ff ff6c 	bl	8002864 <UARTTxDumpBuffer>

}
 800298c:	bf00      	nop
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <ACK1Return>:

void ACK1Return(UARTStucrture *uart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
	{
	uint8_t temp[] = {0x58, 0b01110101};
 800299c:	f247 5358 	movw	r3, #30040	; 0x7558
 80029a0:	81bb      	strh	r3, [r7, #12]
	UARTTxWrite(uart, temp, 2);
 80029a2:	f107 030c 	add.w	r3, r7, #12
 80029a6:	2202      	movs	r2, #2
 80029a8:	4619      	mov	r1, r3
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7ff ffaa 	bl	8002904 <UARTTxWrite>
	}
}
 80029b0:	bf00      	nop
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <ACK2Return>:

void ACK2Return(UARTStucrture *uart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
	{
	uint8_t temp[] = {70, 110};
 80029c0:	f646 6346 	movw	r3, #28230	; 0x6e46
 80029c4:	81bb      	strh	r3, [r7, #12]
	UARTTxWrite(uart, temp, 2);
 80029c6:	f107 030c 	add.w	r3, r7, #12
 80029ca:	2202      	movs	r2, #2
 80029cc:	4619      	mov	r1, r3
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff ff98 	bl	8002904 <UARTTxWrite>
	}
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	0000      	movs	r0, r0
	...

080029e0 <Munmunbot_Protocol>:
	UARTTxWrite(uart, temp, 2);
	}
}

void Munmunbot_Protocol(int16_t dataIn,UARTStucrture *uart)
{
 80029e0:	b5b0      	push	{r4, r5, r7, lr}
 80029e2:	b08e      	sub	sp, #56	; 0x38
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	6039      	str	r1, [r7, #0]
 80029ea:	80fb      	strh	r3, [r7, #6]
	static uint8_t parameter_ptr = 0;
	static uint16_t Data_HAck = 0;
	static uint32_t CheckSum = 0;
	static uint16_t DataForReturn = 0;

	switch (Munmunbot_Protocol_State)
 80029ec:	4b8b      	ldr	r3, [pc, #556]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b05      	cmp	r3, #5
 80029f2:	f200 83bd 	bhi.w	8003170 <Munmunbot_Protocol+0x790>
 80029f6:	a201      	add	r2, pc, #4	; (adr r2, 80029fc <Munmunbot_Protocol+0x1c>)
 80029f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fc:	08002a15 	.word	0x08002a15
 8002a00:	08002ac9 	.word	0x08002ac9
 8002a04:	08002b0b 	.word	0x08002b0b
 8002a08:	08002b59 	.word	0x08002b59
 8002a0c:	08002b7d 	.word	0x08002b7d
 8002a10:	08002c3d 	.word	0x08002c3d
	{
		case PP_STARTandMode:
			if (((dataIn>>4) & 0b1111) == 0b1001)
 8002a14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a18:	111b      	asrs	r3, r3, #4
 8002a1a:	b21b      	sxth	r3, r3
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	2b09      	cmp	r3, #9
 8002a24:	f040 83a1 	bne.w	800316a <Munmunbot_Protocol+0x78a>
			{
				CheckSum = dataIn;
 8002a28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a2c:	4a7c      	ldr	r2, [pc, #496]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002a2e:	6013      	str	r3, [r2, #0]
				ProtocolMode = dataIn & 0b1111;
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	f003 030f 	and.w	r3, r3, #15
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b7a      	ldr	r3, [pc, #488]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a3c:	701a      	strb	r2, [r3, #0]

				if (ProtocolMode == 7)
 8002a3e:	4b79      	ldr	r3, [pc, #484]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b07      	cmp	r3, #7
 8002a44:	d103      	bne.n	8002a4e <Munmunbot_Protocol+0x6e>
				{
					Munmunbot_Protocol_State = PP_Frame3_Data_0; ///Frame3
 8002a46:	4b75      	ldr	r3, [pc, #468]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002a48:	2203      	movs	r2, #3
 8002a4a:	701a      	strb	r2, [r3, #0]
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
				{
					Munmunbot_Protocol_State = PP_CheckSum;   /// Frame1
				}
			}
			break;
 8002a4c:	e38d      	b.n	800316a <Munmunbot_Protocol+0x78a>
				else if (ProtocolMode == 1 || ProtocolMode == 4 || ProtocolMode == 5 ||ProtocolMode == 6)
 8002a4e:	4b75      	ldr	r3, [pc, #468]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d00b      	beq.n	8002a6e <Munmunbot_Protocol+0x8e>
 8002a56:	4b73      	ldr	r3, [pc, #460]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d007      	beq.n	8002a6e <Munmunbot_Protocol+0x8e>
 8002a5e:	4b71      	ldr	r3, [pc, #452]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	2b05      	cmp	r3, #5
 8002a64:	d003      	beq.n	8002a6e <Munmunbot_Protocol+0x8e>
 8002a66:	4b6f      	ldr	r3, [pc, #444]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b06      	cmp	r3, #6
 8002a6c:	d103      	bne.n	8002a76 <Munmunbot_Protocol+0x96>
					Munmunbot_Protocol_State = PP_Frame2_Data_0; //Frame2
 8002a6e:	4b6b      	ldr	r3, [pc, #428]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]
			break;
 8002a74:	e379      	b.n	800316a <Munmunbot_Protocol+0x78a>
				else if (ProtocolMode == 2 || ProtocolMode == 3 || ProtocolMode == 8 || ProtocolMode == 9 || ProtocolMode == 10 ||
 8002a76:	4b6b      	ldr	r3, [pc, #428]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d020      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
 8002a7e:	4b69      	ldr	r3, [pc, #420]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	d01c      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
 8002a86:	4b67      	ldr	r3, [pc, #412]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b08      	cmp	r3, #8
 8002a8c:	d018      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
 8002a8e:	4b65      	ldr	r3, [pc, #404]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b09      	cmp	r3, #9
 8002a94:	d014      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
 8002a96:	4b63      	ldr	r3, [pc, #396]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b0a      	cmp	r3, #10
 8002a9c:	d010      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
 8002a9e:	4b61      	ldr	r3, [pc, #388]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002aa0:	781b      	ldrb	r3, [r3, #0]
				else if (ProtocolMode == 2 || ProtocolMode == 3 || ProtocolMode == 8 || ProtocolMode == 9 || ProtocolMode == 10 ||
 8002aa2:	2b0b      	cmp	r3, #11
 8002aa4:	d00c      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
 8002aa6:	4b5f      	ldr	r3, [pc, #380]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	d008      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
 8002aae:	4b5d      	ldr	r3, [pc, #372]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b0d      	cmp	r3, #13
 8002ab4:	d004      	beq.n	8002ac0 <Munmunbot_Protocol+0xe0>
 8002ab6:	4b5b      	ldr	r3, [pc, #364]	; (8002c24 <Munmunbot_Protocol+0x244>)
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b0e      	cmp	r3, #14
 8002abc:	f040 8355 	bne.w	800316a <Munmunbot_Protocol+0x78a>
					Munmunbot_Protocol_State = PP_CheckSum;   /// Frame1
 8002ac0:	4b56      	ldr	r3, [pc, #344]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002ac2:	2205      	movs	r2, #5
 8002ac4:	701a      	strb	r2, [r3, #0]
			break;
 8002ac6:	e350      	b.n	800316a <Munmunbot_Protocol+0x78a>
		case PP_Frame2_Data_0:
			 CheckSum += dataIn;
 8002ac8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002acc:	4b54      	ldr	r3, [pc, #336]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	4a53      	ldr	r2, [pc, #332]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002ad4:	6013      	str	r3, [r2, #0]
			 Data_HAck = ((dataIn&0b11111111)<<8)&0b1111111100000000;
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	021b      	lsls	r3, r3, #8
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	4b52      	ldr	r3, [pc, #328]	; (8002c28 <Munmunbot_Protocol+0x248>)
 8002ade:	801a      	strh	r2, [r3, #0]
			 parameter[0] = dataIn&0b1111;
 8002ae0:	88fb      	ldrh	r3, [r7, #6]
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	f003 030f 	and.w	r3, r3, #15
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	4b50      	ldr	r3, [pc, #320]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002aec:	701a      	strb	r2, [r3, #0]
			 parameter[1] = (dataIn>>4)&0b1111;
 8002aee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002af2:	111b      	asrs	r3, r3, #4
 8002af4:	b21b      	sxth	r3, r3
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	f003 030f 	and.w	r3, r3, #15
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	4b4b      	ldr	r3, [pc, #300]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002b00:	705a      	strb	r2, [r3, #1]
			 Munmunbot_Protocol_State = PP_Frame2_Data_1;
 8002b02:	4b46      	ldr	r3, [pc, #280]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002b04:	2202      	movs	r2, #2
 8002b06:	701a      	strb	r2, [r3, #0]

			 break;
 8002b08:	e332      	b.n	8003170 <Munmunbot_Protocol+0x790>
		case PP_Frame2_Data_1:
			 CheckSum += dataIn;
 8002b0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b0e:	4b44      	ldr	r3, [pc, #272]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	4a42      	ldr	r2, [pc, #264]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002b16:	6013      	str	r3, [r2, #0]
			 Data_HAck = (dataIn&0b11111111) | Data_HAck;
 8002b18:	88fb      	ldrh	r3, [r7, #6]
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	b21a      	sxth	r2, r3
 8002b1e:	4b42      	ldr	r3, [pc, #264]	; (8002c28 <Munmunbot_Protocol+0x248>)
 8002b20:	881b      	ldrh	r3, [r3, #0]
 8002b22:	b21b      	sxth	r3, r3
 8002b24:	4313      	orrs	r3, r2
 8002b26:	b21b      	sxth	r3, r3
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	4b3f      	ldr	r3, [pc, #252]	; (8002c28 <Munmunbot_Protocol+0x248>)
 8002b2c:	801a      	strh	r2, [r3, #0]
			 parameter[2] = dataIn&0b1111;
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	4b3c      	ldr	r3, [pc, #240]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002b3a:	709a      	strb	r2, [r3, #2]
			 parameter[3] = (dataIn>>4)&0b1111;
 8002b3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b40:	111b      	asrs	r3, r3, #4
 8002b42:	b21b      	sxth	r3, r3
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	b2da      	uxtb	r2, r3
 8002b4c:	4b37      	ldr	r3, [pc, #220]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002b4e:	70da      	strb	r2, [r3, #3]
			 Munmunbot_Protocol_State = PP_CheckSum;
 8002b50:	4b32      	ldr	r3, [pc, #200]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002b52:	2205      	movs	r2, #5
 8002b54:	701a      	strb	r2, [r3, #0]
			 break;
 8002b56:	e30b      	b.n	8003170 <Munmunbot_Protocol+0x790>

		case PP_Frame3_Data_0:
		     CheckSum += dataIn;
 8002b58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b5c:	4b30      	ldr	r3, [pc, #192]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4413      	add	r3, r2
 8002b62:	4a2f      	ldr	r2, [pc, #188]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002b64:	6013      	str	r3, [r2, #0]
		     n_station = dataIn;
 8002b66:	88fa      	ldrh	r2, [r7, #6]
 8002b68:	4b31      	ldr	r3, [pc, #196]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002b6a:	801a      	strh	r2, [r3, #0]
		     n_station_mem = n_station;
 8002b6c:	4b30      	ldr	r3, [pc, #192]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002b6e:	881a      	ldrh	r2, [r3, #0]
 8002b70:	4b30      	ldr	r3, [pc, #192]	; (8002c34 <Munmunbot_Protocol+0x254>)
 8002b72:	801a      	strh	r2, [r3, #0]
		     Munmunbot_Protocol_State = PP_Frame3_Data_1;
 8002b74:	4b29      	ldr	r3, [pc, #164]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002b76:	2204      	movs	r2, #4
 8002b78:	701a      	strb	r2, [r3, #0]

		   break;
 8002b7a:	e2f9      	b.n	8003170 <Munmunbot_Protocol+0x790>

		case PP_Frame3_Data_1:
				CheckSum += dataIn;
 8002b7c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b80:	4b27      	ldr	r3, [pc, #156]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4413      	add	r3, r2
 8002b86:	4a26      	ldr	r2, [pc, #152]	; (8002c20 <Munmunbot_Protocol+0x240>)
 8002b88:	6013      	str	r3, [r2, #0]
				if (n_station >= 2)
 8002b8a:	4b29      	ldr	r3, [pc, #164]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d927      	bls.n	8002be2 <Munmunbot_Protocol+0x202>
				{
					parameter[parameter_ptr] = dataIn&0b1111;
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	4a28      	ldr	r2, [pc, #160]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002b98:	7812      	ldrb	r2, [r2, #0]
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	b2d9      	uxtb	r1, r3
 8002ba0:	4b22      	ldr	r3, [pc, #136]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002ba2:	5499      	strb	r1, [r3, r2]
					parameter_ptr += 1;
 8002ba4:	4b24      	ldr	r3, [pc, #144]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	4b22      	ldr	r3, [pc, #136]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002bae:	701a      	strb	r2, [r3, #0]
					parameter[parameter_ptr] = (dataIn>>4)&0b1111;
 8002bb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bb4:	111b      	asrs	r3, r3, #4
 8002bb6:	b21b      	sxth	r3, r3
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	4a1f      	ldr	r2, [pc, #124]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002bbc:	7812      	ldrb	r2, [r2, #0]
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	b2d9      	uxtb	r1, r3
 8002bc4:	4b19      	ldr	r3, [pc, #100]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002bc6:	5499      	strb	r1, [r3, r2]
					parameter_ptr += 1;
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	4b19      	ldr	r3, [pc, #100]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002bd2:	701a      	strb	r2, [r3, #0]
					n_station -= 2;
 8002bd4:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002bd6:	881b      	ldrh	r3, [r3, #0]
 8002bd8:	3b02      	subs	r3, #2
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002bde:	801a      	strh	r2, [r3, #0]
 8002be0:	e012      	b.n	8002c08 <Munmunbot_Protocol+0x228>
				}
				else if (n_station == 1)
 8002be2:	4b13      	ldr	r3, [pc, #76]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002be4:	881b      	ldrh	r3, [r3, #0]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d10e      	bne.n	8002c08 <Munmunbot_Protocol+0x228>
				{
					parameter[parameter_ptr] = dataIn&0b1111;
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <Munmunbot_Protocol+0x258>)
 8002bf0:	7812      	ldrb	r2, [r2, #0]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	b2d9      	uxtb	r1, r3
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <Munmunbot_Protocol+0x24c>)
 8002bfa:	5499      	strb	r1, [r3, r2]
					n_station -= 1;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	4b0a      	ldr	r3, [pc, #40]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002c06:	801a      	strh	r2, [r3, #0]
				}
				if  (n_station == 0)
 8002c08:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <Munmunbot_Protocol+0x250>)
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f040 82ae 	bne.w	800316e <Munmunbot_Protocol+0x78e>
				{
					Munmunbot_Protocol_State = PP_CheckSum;
 8002c12:	4b02      	ldr	r3, [pc, #8]	; (8002c1c <Munmunbot_Protocol+0x23c>)
 8002c14:	2205      	movs	r2, #5
 8002c16:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002c18:	e2a9      	b.n	800316e <Munmunbot_Protocol+0x78e>
 8002c1a:	bf00      	nop
 8002c1c:	200000d8 	.word	0x200000d8
 8002c20:	200001fc 	.word	0x200001fc
 8002c24:	20000200 	.word	0x20000200
 8002c28:	20000202 	.word	0x20000202
 8002c2c:	20000204 	.word	0x20000204
 8002c30:	20000304 	.word	0x20000304
 8002c34:	20000306 	.word	0x20000306
 8002c38:	20000308 	.word	0x20000308

			case PP_CheckSum:
			{
				CheckSum = (~CheckSum) & 0xff;
 8002c3c:	4ba3      	ldr	r3, [pc, #652]	; (8002ecc <Munmunbot_Protocol+0x4ec>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	4aa1      	ldr	r2, [pc, #644]	; (8002ecc <Munmunbot_Protocol+0x4ec>)
 8002c46:	6013      	str	r3, [r2, #0]
				if (CheckSum == dataIn)
 8002c48:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002c4c:	4b9f      	ldr	r3, [pc, #636]	; (8002ecc <Munmunbot_Protocol+0x4ec>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	f040 8276 	bne.w	8003142 <Munmunbot_Protocol+0x762>
				{

					switch (ProtocolMode)
 8002c56:	4b9e      	ldr	r3, [pc, #632]	; (8002ed0 <Munmunbot_Protocol+0x4f0>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	2b0d      	cmp	r3, #13
 8002c5e:	f200 8271 	bhi.w	8003144 <Munmunbot_Protocol+0x764>
 8002c62:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <Munmunbot_Protocol+0x288>)
 8002c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c68:	08002ca1 	.word	0x08002ca1
 8002c6c:	08002d15 	.word	0x08002d15
 8002c70:	08002d2b 	.word	0x08002d2b
 8002c74:	08002d41 	.word	0x08002d41
 8002c78:	08002d63 	.word	0x08002d63
 8002c7c:	08002d81 	.word	0x08002d81
 8002c80:	08002da5 	.word	0x08002da5
 8002c84:	08002def 	.word	0x08002def
 8002c88:	08002e19 	.word	0x08002e19
 8002c8c:	08002f0d 	.word	0x08002f0d
 8002c90:	08003027 	.word	0x08003027
 8002c94:	080030fb 	.word	0x080030fb
 8002c98:	08003111 	.word	0x08003111
 8002c9c:	08003127 	.word	0x08003127
					{
					case 1: ///Test Command ##Complete##
						{
						uint8_t temp[] =
 8002ca0:	2391      	movs	r3, #145	; 0x91
 8002ca2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
						{0b10010001,
						((parameter[1] & 0xff) << 4)  | (parameter[0]& 0xff),
 8002ca6:	4b8b      	ldr	r3, [pc, #556]	; (8002ed4 <Munmunbot_Protocol+0x4f4>)
 8002ca8:	785b      	ldrb	r3, [r3, #1]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	b25a      	sxtb	r2, r3
 8002cae:	4b89      	ldr	r3, [pc, #548]	; (8002ed4 <Munmunbot_Protocol+0x4f4>)
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	b25b      	sxtb	r3, r3
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	b25b      	sxtb	r3, r3
 8002cb8:	b2db      	uxtb	r3, r3
						uint8_t temp[] =
 8002cba:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
						((parameter[3] & 0xff) << 4)  | (parameter[2]& 0xff),
 8002cbe:	4b85      	ldr	r3, [pc, #532]	; (8002ed4 <Munmunbot_Protocol+0x4f4>)
 8002cc0:	78db      	ldrb	r3, [r3, #3]
 8002cc2:	011b      	lsls	r3, r3, #4
 8002cc4:	b25a      	sxtb	r2, r3
 8002cc6:	4b83      	ldr	r3, [pc, #524]	; (8002ed4 <Munmunbot_Protocol+0x4f4>)
 8002cc8:	789b      	ldrb	r3, [r3, #2]
 8002cca:	b25b      	sxtb	r3, r3
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	b25b      	sxtb	r3, r3
 8002cd0:	b2db      	uxtb	r3, r3
						uint8_t temp[] =
 8002cd2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002cdc:	2358      	movs	r3, #88	; 0x58
 8002cde:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002ce2:	2375      	movs	r3, #117	; 0x75
 8002ce4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
						0b0 , 0x58 ,0x75 };
						temp[3] = (~(temp[0]+temp[1]+temp[2]))& 0xff;
 8002ce8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002cec:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002cf0:	4413      	add	r3, r2
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002cf8:	4413      	add	r3, r2
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
						UARTTxWrite(uart, temp, 6);
 8002d04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d08:	2206      	movs	r2, #6
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	6838      	ldr	r0, [r7, #0]
 8002d0e:	f7ff fdf9 	bl	8002904 <UARTTxWrite>
						}
						break;
 8002d12:	e217      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 2: //Connect MCU ##Complete##
						if (Munmunbot_State == STATE_Disconnected)
 8002d14:	4b70      	ldr	r3, [pc, #448]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d102      	bne.n	8002d22 <Munmunbot_Protocol+0x342>
						{
							Munmunbot_State = STATE_Idle;
 8002d1c:	4b6e      	ldr	r3, [pc, #440]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8002d22:	6838      	ldr	r0, [r7, #0]
 8002d24:	f7ff fe36 	bl	8002994 <ACK1Return>
						break;
 8002d28:	e20c      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 3: //Disconnect MCU ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8002d2a:	4b6b      	ldr	r3, [pc, #428]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d102      	bne.n	8002d38 <Munmunbot_Protocol+0x358>
						{
							Munmunbot_State = STATE_Disconnected;
 8002d32:	4b69      	ldr	r3, [pc, #420]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8002d38:	6838      	ldr	r0, [r7, #0]
 8002d3a:	f7ff fe2b 	bl	8002994 <ACK1Return>
						break;
 8002d3e:	e201      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 4: //Set Angular Velocity ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8002d40:	4b65      	ldr	r3, [pc, #404]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d108      	bne.n	8002d5a <Munmunbot_Protocol+0x37a>
						{
							CUSSStruc.RPMp = Data_HAck;
 8002d48:	4b64      	ldr	r3, [pc, #400]	; (8002edc <Munmunbot_Protocol+0x4fc>)
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4b64      	ldr	r3, [pc, #400]	; (8002ee0 <Munmunbot_Protocol+0x500>)
 8002d50:	609a      	str	r2, [r3, #8]
							TrajectoryGenerationVelocityMaxSetting(&TrjStruc , &CUSSStruc);
 8002d52:	4963      	ldr	r1, [pc, #396]	; (8002ee0 <Munmunbot_Protocol+0x500>)
 8002d54:	4863      	ldr	r0, [pc, #396]	; (8002ee4 <Munmunbot_Protocol+0x504>)
 8002d56:	f7fe ffbb 	bl	8001cd0 <TrajectoryGenerationVelocityMaxSetting>
						}
						ACK1Return(uart);
 8002d5a:	6838      	ldr	r0, [r7, #0]
 8002d5c:	f7ff fe1a 	bl	8002994 <ACK1Return>
						break;
 8002d60:	e1f0      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 5:   //Set Angular pos ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8002d62:	4b5d      	ldr	r3, [pc, #372]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d106      	bne.n	8002d78 <Munmunbot_Protocol+0x398>
						{
							Angularpos_InputNumber = Data_HAck;
 8002d6a:	4b5c      	ldr	r3, [pc, #368]	; (8002edc <Munmunbot_Protocol+0x4fc>)
 8002d6c:	881a      	ldrh	r2, [r3, #0]
 8002d6e:	4b5e      	ldr	r3, [pc, #376]	; (8002ee8 <Munmunbot_Protocol+0x508>)
 8002d70:	801a      	strh	r2, [r3, #0]
							MovingLinkMode = LMM_Set_Pos_Directly;
 8002d72:	4b5e      	ldr	r3, [pc, #376]	; (8002eec <Munmunbot_Protocol+0x50c>)
 8002d74:	2201      	movs	r2, #1
 8002d76:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8002d78:	6838      	ldr	r0, [r7, #0]
 8002d7a:	f7ff fe0b 	bl	8002994 <ACK1Return>
						break;
 8002d7e:	e1e1      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 6:  /// Set 1 Station ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8002d80:	4b55      	ldr	r3, [pc, #340]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d109      	bne.n	8002d9c <Munmunbot_Protocol+0x3bc>
						{
//							Angularpos_InputArray[0] = parameter[0];
							Angularpos_InputArray[0] = parameter[2];    //150 0x00 0x0A Checksum
 8002d88:	4b52      	ldr	r3, [pc, #328]	; (8002ed4 <Munmunbot_Protocol+0x4f4>)
 8002d8a:	789a      	ldrb	r2, [r3, #2]
 8002d8c:	4b58      	ldr	r3, [pc, #352]	; (8002ef0 <Munmunbot_Protocol+0x510>)
 8002d8e:	701a      	strb	r2, [r3, #0]
							MovingLinkMode = LMM_Set_Goal_1_Station;
 8002d90:	4b56      	ldr	r3, [pc, #344]	; (8002eec <Munmunbot_Protocol+0x50c>)
 8002d92:	2202      	movs	r2, #2
 8002d94:	701a      	strb	r2, [r3, #0]
							NumberOfStationToGo = 1;
 8002d96:	4b57      	ldr	r3, [pc, #348]	; (8002ef4 <Munmunbot_Protocol+0x514>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8002d9c:	6838      	ldr	r0, [r7, #0]
 8002d9e:	f7ff fdf9 	bl	8002994 <ACK1Return>
						break;
 8002da2:	e1cf      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 7:  /// Set n Station ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8002da4:	4b4c      	ldr	r3, [pc, #304]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d11c      	bne.n	8002de6 <Munmunbot_Protocol+0x406>
						{
							MovingLinkMode = LMM_Set_Goal_n_Station;
 8002dac:	4b4f      	ldr	r3, [pc, #316]	; (8002eec <Munmunbot_Protocol+0x50c>)
 8002dae:	2203      	movs	r2, #3
 8002db0:	701a      	strb	r2, [r3, #0]
							for (int i = 0; i < n_station_mem; i++)
 8002db2:	2300      	movs	r3, #0
 8002db4:	637b      	str	r3, [r7, #52]	; 0x34
 8002db6:	e00b      	b.n	8002dd0 <Munmunbot_Protocol+0x3f0>
							{
								Angularpos_InputArray[i] = parameter[i];
 8002db8:	4a46      	ldr	r2, [pc, #280]	; (8002ed4 <Munmunbot_Protocol+0x4f4>)
 8002dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dbc:	4413      	add	r3, r2
 8002dbe:	7819      	ldrb	r1, [r3, #0]
 8002dc0:	4a4b      	ldr	r2, [pc, #300]	; (8002ef0 <Munmunbot_Protocol+0x510>)
 8002dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dc4:	4413      	add	r3, r2
 8002dc6:	460a      	mov	r2, r1
 8002dc8:	701a      	strb	r2, [r3, #0]
							for (int i = 0; i < n_station_mem; i++)
 8002dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dcc:	3301      	adds	r3, #1
 8002dce:	637b      	str	r3, [r7, #52]	; 0x34
 8002dd0:	4b49      	ldr	r3, [pc, #292]	; (8002ef8 <Munmunbot_Protocol+0x518>)
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	dbed      	blt.n	8002db8 <Munmunbot_Protocol+0x3d8>
							}
							NumberOfStationToGo = n_station_mem;
 8002ddc:	4b46      	ldr	r3, [pc, #280]	; (8002ef8 <Munmunbot_Protocol+0x518>)
 8002dde:	881b      	ldrh	r3, [r3, #0]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	4b44      	ldr	r3, [pc, #272]	; (8002ef4 <Munmunbot_Protocol+0x514>)
 8002de4:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8002de6:	6838      	ldr	r0, [r7, #0]
 8002de8:	f7ff fdd4 	bl	8002994 <ACK1Return>
						break;
 8002dec:	e1aa      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 8:  /// Go go ##Complete##  ///But must implement return ACK after it's done
						if (Munmunbot_State == STATE_Idle)
 8002dee:	4b3a      	ldr	r3, [pc, #232]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d106      	bne.n	8002e04 <Munmunbot_Protocol+0x424>
						{
							Munmunbot_State = STATE_PrepareDATA;
 8002df6:	4b38      	ldr	r3, [pc, #224]	; (8002ed8 <Munmunbot_Protocol+0x4f8>)
 8002df8:	2202      	movs	r2, #2
 8002dfa:	701a      	strb	r2, [r3, #0]
							ACK1Return(uart);
 8002dfc:	6838      	ldr	r0, [r7, #0]
 8002dfe:	f7ff fdc9 	bl	8002994 <ACK1Return>
								{0x58 ,  0x75 ,
										70,  110};  ///ACK1 + ACK2
								UARTTxWrite(uart, temp, 4);
							}
						}
						break;
 8002e02:	e19f      	b.n	8003144 <Munmunbot_Protocol+0x764>
								uint8_t temp[] =
 8002e04:	4b3d      	ldr	r3, [pc, #244]	; (8002efc <Munmunbot_Protocol+0x51c>)
 8002e06:	627b      	str	r3, [r7, #36]	; 0x24
								UARTTxWrite(uart, temp, 4);
 8002e08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e0c:	2204      	movs	r2, #4
 8002e0e:	4619      	mov	r1, r3
 8002e10:	6838      	ldr	r0, [r7, #0]
 8002e12:	f7ff fd77 	bl	8002904 <UARTTxWrite>
						break;
 8002e16:	e195      	b.n	8003144 <Munmunbot_Protocol+0x764>

					case 9:  /// Return Current Station   ##Complete##

						{
							uint8_t temp[] =
 8002e18:	4a39      	ldr	r2, [pc, #228]	; (8002f00 <Munmunbot_Protocol+0x520>)
 8002e1a:	f107 031c 	add.w	r3, r7, #28
 8002e1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e22:	6018      	str	r0, [r3, #0]
 8002e24:	3304      	adds	r3, #4
 8002e26:	8019      	strh	r1, [r3, #0]
							{0x58 ,  0x75 ,
									153,  0b0,  0b0, 0b0}; ///ACK1 + Mode 9
							uint8_t Shift = 2;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
							DataForReturn = Current_Station&(0xff);
 8002e2e:	4b35      	ldr	r3, [pc, #212]	; (8002f04 <Munmunbot_Protocol+0x524>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	4b34      	ldr	r3, [pc, #208]	; (8002f08 <Munmunbot_Protocol+0x528>)
 8002e36:	801a      	strh	r2, [r3, #0]
							temp[1+Shift] = (DataForReturn>>8)&(0xff);
 8002e38:	4b33      	ldr	r3, [pc, #204]	; (8002f08 <Munmunbot_Protocol+0x528>)
 8002e3a:	881b      	ldrh	r3, [r3, #0]
 8002e3c:	0a1b      	lsrs	r3, r3, #8
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002e44:	3301      	adds	r3, #1
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002e4c:	440b      	add	r3, r1
 8002e4e:	f803 2c1c 	strb.w	r2, [r3, #-28]
							temp[2+Shift] = (DataForReturn)&(0xff);
 8002e52:	4b2d      	ldr	r3, [pc, #180]	; (8002f08 <Munmunbot_Protocol+0x528>)
 8002e54:	881a      	ldrh	r2, [r3, #0]
 8002e56:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002e5a:	3302      	adds	r3, #2
 8002e5c:	b2d2      	uxtb	r2, r2
 8002e5e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002e62:	440b      	add	r3, r1
 8002e64:	f803 2c1c 	strb.w	r2, [r3, #-28]
							temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8002e68:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002e6c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002e70:	4413      	add	r3, r2
 8002e72:	f813 2c1c 	ldrb.w	r2, [r3, #-28]
 8002e76:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002e80:	440b      	add	r3, r1
 8002e82:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002e86:	4413      	add	r3, r2
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002e8e:	3302      	adds	r3, #2
 8002e90:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002e94:	440b      	add	r3, r1
 8002e96:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002ea2:	3303      	adds	r3, #3
 8002ea4:	43d2      	mvns	r2, r2
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002eac:	440b      	add	r3, r1
 8002eae:	f803 2c1c 	strb.w	r2, [r3, #-28]
							UARTTxWrite(uart, temp, 4+Shift);
 8002eb2:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	3304      	adds	r3, #4
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	f107 031c 	add.w	r3, r7, #28
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	6838      	ldr	r0, [r7, #0]
 8002ec4:	f7ff fd1e 	bl	8002904 <UARTTxWrite>
						}

						break;
 8002ec8:	e13c      	b.n	8003144 <Munmunbot_Protocol+0x764>
 8002eca:	bf00      	nop
 8002ecc:	200001fc 	.word	0x200001fc
 8002ed0:	20000200 	.word	0x20000200
 8002ed4:	20000204 	.word	0x20000204
 8002ed8:	200000d9 	.word	0x200000d9
 8002edc:	20000202 	.word	0x20000202
 8002ee0:	200001d8 	.word	0x200001d8
 8002ee4:	20000168 	.word	0x20000168
 8002ee8:	200000ec 	.word	0x200000ec
 8002eec:	200000ee 	.word	0x200000ee
 8002ef0:	200000dc 	.word	0x200000dc
 8002ef4:	200000f0 	.word	0x200000f0
 8002ef8:	20000306 	.word	0x20000306
 8002efc:	6e467558 	.word	0x6e467558
 8002f00:	080090c8 	.word	0x080090c8
 8002f04:	200000ef 	.word	0x200000ef
 8002f08:	2000030a 	.word	0x2000030a

					case 10: /// Return Angular Position  ##Complete##
						{
							uint8_t temp[] =
 8002f0c:	4a9e      	ldr	r2, [pc, #632]	; (8003188 <Munmunbot_Protocol+0x7a8>)
 8002f0e:	f107 0314 	add.w	r3, r7, #20
 8002f12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002f16:	6018      	str	r0, [r3, #0]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	8019      	strh	r1, [r3, #0]
							{0x58 , 0x75 ,154, 0b0,  0b0, 0b0};
							uint8_t Shift = 2;
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
							DataForReturn = ((((int)PositionPIDController.OutputFeedback) % (CUSSStruc.PPRxQEI))*2*3.141*10000)/(CUSSStruc.PPRxQEI);  ///pulse to (radian*10000)
 8002f22:	4b9a      	ldr	r3, [pc, #616]	; (800318c <Munmunbot_Protocol+0x7ac>)
 8002f24:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f2c:	ee17 2a90 	vmov	r2, s15
 8002f30:	4b97      	ldr	r3, [pc, #604]	; (8003190 <Munmunbot_Protocol+0x7b0>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	fbb2 f1f3 	udiv	r1, r2, r3
 8002f38:	fb03 f301 	mul.w	r3, r3, r1
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fd fa8b 	bl	800045c <__aeabi_ui2d>
 8002f46:	a38c      	add	r3, pc, #560	; (adr r3, 8003178 <Munmunbot_Protocol+0x798>)
 8002f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f4c:	f7fd fb00 	bl	8000550 <__aeabi_dmul>
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4610      	mov	r0, r2
 8002f56:	4619      	mov	r1, r3
 8002f58:	a389      	add	r3, pc, #548	; (adr r3, 8003180 <Munmunbot_Protocol+0x7a0>)
 8002f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5e:	f7fd faf7 	bl	8000550 <__aeabi_dmul>
 8002f62:	4602      	mov	r2, r0
 8002f64:	460b      	mov	r3, r1
 8002f66:	4614      	mov	r4, r2
 8002f68:	461d      	mov	r5, r3
 8002f6a:	4b89      	ldr	r3, [pc, #548]	; (8003190 <Munmunbot_Protocol+0x7b0>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fd fa74 	bl	800045c <__aeabi_ui2d>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4620      	mov	r0, r4
 8002f7a:	4629      	mov	r1, r5
 8002f7c:	f7fd fc12 	bl	80007a4 <__aeabi_ddiv>
 8002f80:	4602      	mov	r2, r0
 8002f82:	460b      	mov	r3, r1
 8002f84:	4610      	mov	r0, r2
 8002f86:	4619      	mov	r1, r3
 8002f88:	f7fd fd92 	bl	8000ab0 <__aeabi_d2uiz>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	4b80      	ldr	r3, [pc, #512]	; (8003194 <Munmunbot_Protocol+0x7b4>)
 8002f92:	801a      	strh	r2, [r3, #0]
							temp[1+Shift] = (DataForReturn>>8)&(0xff);
 8002f94:	4b7f      	ldr	r3, [pc, #508]	; (8003194 <Munmunbot_Protocol+0x7b4>)
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002fa8:	440b      	add	r3, r1
 8002faa:	f803 2c24 	strb.w	r2, [r3, #-36]
							temp[2+Shift] = (DataForReturn)&(0xff);
 8002fae:	4b79      	ldr	r3, [pc, #484]	; (8003194 <Munmunbot_Protocol+0x7b4>)
 8002fb0:	881a      	ldrh	r2, [r3, #0]
 8002fb2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002fb6:	3302      	adds	r3, #2
 8002fb8:	b2d2      	uxtb	r2, r2
 8002fba:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002fbe:	440b      	add	r3, r1
 8002fc0:	f803 2c24 	strb.w	r2, [r3, #-36]
							temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8002fc4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002fc8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002fcc:	4413      	add	r3, r2
 8002fce:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8002fd2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002fdc:	440b      	add	r3, r1
 8002fde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002fea:	3302      	adds	r3, #2
 8002fec:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002ff0:	440b      	add	r3, r1
 8002ff2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002ffe:	3303      	adds	r3, #3
 8003000:	43d2      	mvns	r2, r2
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003008:	440b      	add	r3, r1
 800300a:	f803 2c24 	strb.w	r2, [r3, #-36]
							UARTTxWrite(uart, temp, 4+Shift);
 800300e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003012:	b29b      	uxth	r3, r3
 8003014:	3304      	adds	r3, #4
 8003016:	b29a      	uxth	r2, r3
 8003018:	f107 0314 	add.w	r3, r7, #20
 800301c:	4619      	mov	r1, r3
 800301e:	6838      	ldr	r0, [r7, #0]
 8003020:	f7ff fc70 	bl	8002904 <UARTTxWrite>
						}
						break;
 8003024:	e08e      	b.n	8003144 <Munmunbot_Protocol+0x764>

					case 11: /// Return Angular Velocity Max  ##Complete##
							{
								uint8_t temp[] =
 8003026:	4a5c      	ldr	r2, [pc, #368]	; (8003198 <Munmunbot_Protocol+0x7b8>)
 8003028:	f107 030c 	add.w	r3, r7, #12
 800302c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003030:	6018      	str	r0, [r3, #0]
 8003032:	3304      	adds	r3, #4
 8003034:	8019      	strh	r1, [r3, #0]
								{0x58 , 0x75 ,155, 0b0,  0b0, 0b0};
								uint8_t Shift = 2;
 8003036:	2302      	movs	r3, #2
 8003038:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
								DataForReturn = (TrjStruc.AngularVelocityMax_Setting*60)/(CUSSStruc.PPRxQEI);  ///pps to RPM
 800303c:	4b57      	ldr	r3, [pc, #348]	; (800319c <Munmunbot_Protocol+0x7bc>)
 800303e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003042:	ed9f 7a57 	vldr	s14, [pc, #348]	; 80031a0 <Munmunbot_Protocol+0x7c0>
 8003046:	ee67 6a87 	vmul.f32	s13, s15, s14
 800304a:	4b51      	ldr	r3, [pc, #324]	; (8003190 <Munmunbot_Protocol+0x7b0>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	ee07 3a90 	vmov	s15, r3
 8003052:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800305a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800305e:	ee17 3a90 	vmov	r3, s15
 8003062:	b29a      	uxth	r2, r3
 8003064:	4b4b      	ldr	r3, [pc, #300]	; (8003194 <Munmunbot_Protocol+0x7b4>)
 8003066:	801a      	strh	r2, [r3, #0]
								temp[1+Shift] = (DataForReturn>>8)&(0xff);
 8003068:	4b4a      	ldr	r3, [pc, #296]	; (8003194 <Munmunbot_Protocol+0x7b4>)
 800306a:	881b      	ldrh	r3, [r3, #0]
 800306c:	0a1b      	lsrs	r3, r3, #8
 800306e:	b29a      	uxth	r2, r3
 8003070:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003074:	3301      	adds	r3, #1
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800307c:	440b      	add	r3, r1
 800307e:	f803 2c2c 	strb.w	r2, [r3, #-44]
								temp[2+Shift] = (DataForReturn)&(0xff);
 8003082:	4b44      	ldr	r3, [pc, #272]	; (8003194 <Munmunbot_Protocol+0x7b4>)
 8003084:	881a      	ldrh	r2, [r3, #0]
 8003086:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800308a:	3302      	adds	r3, #2
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003092:	440b      	add	r3, r1
 8003094:	f803 2c2c 	strb.w	r2, [r3, #-44]
								temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8003098:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800309c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80030a0:	4413      	add	r3, r2
 80030a2:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 80030a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030aa:	3301      	adds	r3, #1
 80030ac:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80030b0:	440b      	add	r3, r1
 80030b2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80030b6:	4413      	add	r3, r2
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030be:	3302      	adds	r3, #2
 80030c0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80030c4:	440b      	add	r3, r1
 80030c6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80030ca:	4413      	add	r3, r2
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030d2:	3303      	adds	r3, #3
 80030d4:	43d2      	mvns	r2, r2
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80030dc:	440b      	add	r3, r1
 80030de:	f803 2c2c 	strb.w	r2, [r3, #-44]
								UARTTxWrite(uart, temp, 4+Shift);
 80030e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	3304      	adds	r3, #4
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	f107 030c 	add.w	r3, r7, #12
 80030f0:	4619      	mov	r1, r3
 80030f2:	6838      	ldr	r0, [r7, #0]
 80030f4:	f7ff fc06 	bl	8002904 <UARTTxWrite>
							}
						break;
 80030f8:	e024      	b.n	8003144 <Munmunbot_Protocol+0x764>

					case 12:  //Enable Gripper
						if (Munmunbot_State == STATE_Idle)
 80030fa:	4b2a      	ldr	r3, [pc, #168]	; (80031a4 <Munmunbot_Protocol+0x7c4>)
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d102      	bne.n	8003108 <Munmunbot_Protocol+0x728>
						{
							GripperEnable = 1;
 8003102:	4b29      	ldr	r3, [pc, #164]	; (80031a8 <Munmunbot_Protocol+0x7c8>)
 8003104:	2201      	movs	r2, #1
 8003106:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003108:	6838      	ldr	r0, [r7, #0]
 800310a:	f7ff fc43 	bl	8002994 <ACK1Return>
						break;
 800310e:	e019      	b.n	8003144 <Munmunbot_Protocol+0x764>
					case 13: //Disable Gripper
						if (Munmunbot_State == STATE_Idle)
 8003110:	4b24      	ldr	r3, [pc, #144]	; (80031a4 <Munmunbot_Protocol+0x7c4>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d102      	bne.n	800311e <Munmunbot_Protocol+0x73e>
						{
							GripperEnable = 0;
 8003118:	4b23      	ldr	r3, [pc, #140]	; (80031a8 <Munmunbot_Protocol+0x7c8>)
 800311a:	2200      	movs	r2, #0
 800311c:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 800311e:	6838      	ldr	r0, [r7, #0]
 8003120:	f7ff fc38 	bl	8002994 <ACK1Return>
						break;
 8003124:	e00e      	b.n	8003144 <Munmunbot_Protocol+0x764>

					case 14: /// Sethome  ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003126:	4b1f      	ldr	r3, [pc, #124]	; (80031a4 <Munmunbot_Protocol+0x7c4>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d105      	bne.n	800313a <Munmunbot_Protocol+0x75a>
						{
							Munmunbot_State = STATE_SetHome;
 800312e:	4b1d      	ldr	r3, [pc, #116]	; (80031a4 <Munmunbot_Protocol+0x7c4>)
 8003130:	2206      	movs	r2, #6
 8003132:	701a      	strb	r2, [r3, #0]
							SethomeMode = SetHomeState_0;
 8003134:	4b1d      	ldr	r3, [pc, #116]	; (80031ac <Munmunbot_Protocol+0x7cc>)
 8003136:	2200      	movs	r2, #0
 8003138:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 800313a:	6838      	ldr	r0, [r7, #0]
 800313c:	f7ff fc2a 	bl	8002994 <ACK1Return>
						break;
 8003140:	e000      	b.n	8003144 <Munmunbot_Protocol+0x764>
				    }
			   }
 8003142:	bf00      	nop
			n_station = 0;
 8003144:	4b1a      	ldr	r3, [pc, #104]	; (80031b0 <Munmunbot_Protocol+0x7d0>)
 8003146:	2200      	movs	r2, #0
 8003148:	801a      	strh	r2, [r3, #0]
			ProtocolMode = 0;
 800314a:	4b1a      	ldr	r3, [pc, #104]	; (80031b4 <Munmunbot_Protocol+0x7d4>)
 800314c:	2200      	movs	r2, #0
 800314e:	701a      	strb	r2, [r3, #0]
			parameter_ptr = 0;
 8003150:	4b19      	ldr	r3, [pc, #100]	; (80031b8 <Munmunbot_Protocol+0x7d8>)
 8003152:	2200      	movs	r2, #0
 8003154:	701a      	strb	r2, [r3, #0]
			Data_HAck = 0;
 8003156:	4b19      	ldr	r3, [pc, #100]	; (80031bc <Munmunbot_Protocol+0x7dc>)
 8003158:	2200      	movs	r2, #0
 800315a:	801a      	strh	r2, [r3, #0]
			CheckSum = 0;
 800315c:	4b18      	ldr	r3, [pc, #96]	; (80031c0 <Munmunbot_Protocol+0x7e0>)
 800315e:	2200      	movs	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
			Munmunbot_Protocol_State = PP_STARTandMode;
 8003162:	4b18      	ldr	r3, [pc, #96]	; (80031c4 <Munmunbot_Protocol+0x7e4>)
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
			break;
 8003168:	e002      	b.n	8003170 <Munmunbot_Protocol+0x790>
			break;
 800316a:	bf00      	nop
 800316c:	e000      	b.n	8003170 <Munmunbot_Protocol+0x790>
				break;
 800316e:	bf00      	nop
			}
	}
}
 8003170:	bf00      	nop
 8003172:	3738      	adds	r7, #56	; 0x38
 8003174:	46bd      	mov	sp, r7
 8003176:	bdb0      	pop	{r4, r5, r7, pc}
 8003178:	9ba5e354 	.word	0x9ba5e354
 800317c:	400920c4 	.word	0x400920c4
 8003180:	00000000 	.word	0x00000000
 8003184:	40c38800 	.word	0x40c38800
 8003188:	080090d0 	.word	0x080090d0
 800318c:	20000108 	.word	0x20000108
 8003190:	200001d8 	.word	0x200001d8
 8003194:	2000030a 	.word	0x2000030a
 8003198:	080090d8 	.word	0x080090d8
 800319c:	20000168 	.word	0x20000168
 80031a0:	42700000 	.word	0x42700000
 80031a4:	200000d9 	.word	0x200000d9
 80031a8:	20000014 	.word	0x20000014
 80031ac:	200000da 	.word	0x200000da
 80031b0:	20000304 	.word	0x20000304
 80031b4:	20000200 	.word	0x20000200
 80031b8:	20000308 	.word	0x20000308
 80031bc:	20000202 	.word	0x20000202
 80031c0:	200001fc 	.word	0x200001fc
 80031c4:	200000d8 	.word	0x200000d8

080031c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031cc:	b672      	cpsid	i
}
 80031ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031d0:	e7fe      	b.n	80031d0 <Error_Handler+0x8>
	...

080031d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	607b      	str	r3, [r7, #4]
 80031de:	4b10      	ldr	r3, [pc, #64]	; (8003220 <HAL_MspInit+0x4c>)
 80031e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e2:	4a0f      	ldr	r2, [pc, #60]	; (8003220 <HAL_MspInit+0x4c>)
 80031e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031e8:	6453      	str	r3, [r2, #68]	; 0x44
 80031ea:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <HAL_MspInit+0x4c>)
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031f2:	607b      	str	r3, [r7, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	603b      	str	r3, [r7, #0]
 80031fa:	4b09      	ldr	r3, [pc, #36]	; (8003220 <HAL_MspInit+0x4c>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	4a08      	ldr	r2, [pc, #32]	; (8003220 <HAL_MspInit+0x4c>)
 8003200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003204:	6413      	str	r3, [r2, #64]	; 0x40
 8003206:	4b06      	ldr	r3, [pc, #24]	; (8003220 <HAL_MspInit+0x4c>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003212:	2007      	movs	r0, #7
 8003214:	f000 fbf0 	bl	80039f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003218:	bf00      	nop
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40023800 	.word	0x40023800

08003224 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b08a      	sub	sp, #40	; 0x28
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322c:	f107 0314 	add.w	r3, r7, #20
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	60da      	str	r2, [r3, #12]
 800323a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a21      	ldr	r2, [pc, #132]	; (80032c8 <HAL_I2C_MspInit+0xa4>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d13b      	bne.n	80032be <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	4b20      	ldr	r3, [pc, #128]	; (80032cc <HAL_I2C_MspInit+0xa8>)
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	4a1f      	ldr	r2, [pc, #124]	; (80032cc <HAL_I2C_MspInit+0xa8>)
 8003250:	f043 0302 	orr.w	r3, r3, #2
 8003254:	6313      	str	r3, [r2, #48]	; 0x30
 8003256:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <HAL_I2C_MspInit+0xa8>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	613b      	str	r3, [r7, #16]
 8003260:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003262:	23c0      	movs	r3, #192	; 0xc0
 8003264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003266:	2312      	movs	r3, #18
 8003268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800326a:	2301      	movs	r3, #1
 800326c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800326e:	2303      	movs	r3, #3
 8003270:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003272:	2304      	movs	r3, #4
 8003274:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003276:	f107 0314 	add.w	r3, r7, #20
 800327a:	4619      	mov	r1, r3
 800327c:	4814      	ldr	r0, [pc, #80]	; (80032d0 <HAL_I2C_MspInit+0xac>)
 800327e:	f001 f80d 	bl	800429c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	4b11      	ldr	r3, [pc, #68]	; (80032cc <HAL_I2C_MspInit+0xa8>)
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	4a10      	ldr	r2, [pc, #64]	; (80032cc <HAL_I2C_MspInit+0xa8>)
 800328c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003290:	6413      	str	r3, [r2, #64]	; 0x40
 8003292:	4b0e      	ldr	r3, [pc, #56]	; (80032cc <HAL_I2C_MspInit+0xa8>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800329e:	2200      	movs	r2, #0
 80032a0:	2100      	movs	r1, #0
 80032a2:	201f      	movs	r0, #31
 80032a4:	f000 fbb3 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80032a8:	201f      	movs	r0, #31
 80032aa:	f000 fbcc 	bl	8003a46 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80032ae:	2200      	movs	r2, #0
 80032b0:	2100      	movs	r1, #0
 80032b2:	2020      	movs	r0, #32
 80032b4:	f000 fbab 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80032b8:	2020      	movs	r0, #32
 80032ba:	f000 fbc4 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80032be:	bf00      	nop
 80032c0:	3728      	adds	r7, #40	; 0x28
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40005400 	.word	0x40005400
 80032cc:	40023800 	.word	0x40023800
 80032d0:	40020400 	.word	0x40020400

080032d4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08a      	sub	sp, #40	; 0x28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032dc:	f107 0314 	add.w	r3, r7, #20
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	605a      	str	r2, [r3, #4]
 80032e6:	609a      	str	r2, [r3, #8]
 80032e8:	60da      	str	r2, [r3, #12]
 80032ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a19      	ldr	r2, [pc, #100]	; (8003358 <HAL_TIM_Encoder_MspInit+0x84>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d12c      	bne.n	8003350 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	4b18      	ldr	r3, [pc, #96]	; (800335c <HAL_TIM_Encoder_MspInit+0x88>)
 80032fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fe:	4a17      	ldr	r2, [pc, #92]	; (800335c <HAL_TIM_Encoder_MspInit+0x88>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6453      	str	r3, [r2, #68]	; 0x44
 8003306:	4b15      	ldr	r3, [pc, #84]	; (800335c <HAL_TIM_Encoder_MspInit+0x88>)
 8003308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	4b11      	ldr	r3, [pc, #68]	; (800335c <HAL_TIM_Encoder_MspInit+0x88>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331a:	4a10      	ldr	r2, [pc, #64]	; (800335c <HAL_TIM_Encoder_MspInit+0x88>)
 800331c:	f043 0301 	orr.w	r3, r3, #1
 8003320:	6313      	str	r3, [r2, #48]	; 0x30
 8003322:	4b0e      	ldr	r3, [pc, #56]	; (800335c <HAL_TIM_Encoder_MspInit+0x88>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	60fb      	str	r3, [r7, #12]
 800332c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor_Encoder_A_Pin|Motor_Encoder_B_Pin;
 800332e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003334:	2302      	movs	r3, #2
 8003336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333c:	2300      	movs	r3, #0
 800333e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003340:	2301      	movs	r3, #1
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003344:	f107 0314 	add.w	r3, r7, #20
 8003348:	4619      	mov	r1, r3
 800334a:	4805      	ldr	r0, [pc, #20]	; (8003360 <HAL_TIM_Encoder_MspInit+0x8c>)
 800334c:	f000 ffa6 	bl	800429c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003350:	bf00      	nop
 8003352:	3728      	adds	r7, #40	; 0x28
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	40010000 	.word	0x40010000
 800335c:	40023800 	.word	0x40023800
 8003360:	40020000 	.word	0x40020000

08003364 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003374:	d116      	bne.n	80033a4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	4b16      	ldr	r3, [pc, #88]	; (80033d4 <HAL_TIM_Base_MspInit+0x70>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	4a15      	ldr	r2, [pc, #84]	; (80033d4 <HAL_TIM_Base_MspInit+0x70>)
 8003380:	f043 0301 	orr.w	r3, r3, #1
 8003384:	6413      	str	r3, [r2, #64]	; 0x40
 8003386:	4b13      	ldr	r3, [pc, #76]	; (80033d4 <HAL_TIM_Base_MspInit+0x70>)
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003392:	2200      	movs	r2, #0
 8003394:	2100      	movs	r1, #0
 8003396:	201c      	movs	r0, #28
 8003398:	f000 fb39 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800339c:	201c      	movs	r0, #28
 800339e:	f000 fb52 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80033a2:	e012      	b.n	80033ca <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a0b      	ldr	r2, [pc, #44]	; (80033d8 <HAL_TIM_Base_MspInit+0x74>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d10d      	bne.n	80033ca <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <HAL_TIM_Base_MspInit+0x70>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	4a07      	ldr	r2, [pc, #28]	; (80033d4 <HAL_TIM_Base_MspInit+0x70>)
 80033b8:	f043 0302 	orr.w	r3, r3, #2
 80033bc:	6413      	str	r3, [r2, #64]	; 0x40
 80033be:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <HAL_TIM_Base_MspInit+0x70>)
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	68bb      	ldr	r3, [r7, #8]
}
 80033ca:	bf00      	nop
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	40023800 	.word	0x40023800
 80033d8:	40000400 	.word	0x40000400

080033dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e4:	f107 030c 	add.w	r3, r7, #12
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
 80033f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a12      	ldr	r2, [pc, #72]	; (8003444 <HAL_TIM_MspPostInit+0x68>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d11d      	bne.n	800343a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	60bb      	str	r3, [r7, #8]
 8003402:	4b11      	ldr	r3, [pc, #68]	; (8003448 <HAL_TIM_MspPostInit+0x6c>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003406:	4a10      	ldr	r2, [pc, #64]	; (8003448 <HAL_TIM_MspPostInit+0x6c>)
 8003408:	f043 0301 	orr.w	r3, r3, #1
 800340c:	6313      	str	r3, [r2, #48]	; 0x30
 800340e:	4b0e      	ldr	r3, [pc, #56]	; (8003448 <HAL_TIM_MspPostInit+0x6c>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	60bb      	str	r3, [r7, #8]
 8003418:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = PWM_Generation_Pin;
 800341a:	2340      	movs	r3, #64	; 0x40
 800341c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341e:	2302      	movs	r3, #2
 8003420:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003426:	2300      	movs	r3, #0
 8003428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800342a:	2302      	movs	r3, #2
 800342c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_Generation_GPIO_Port, &GPIO_InitStruct);
 800342e:	f107 030c 	add.w	r3, r7, #12
 8003432:	4619      	mov	r1, r3
 8003434:	4805      	ldr	r0, [pc, #20]	; (800344c <HAL_TIM_MspPostInit+0x70>)
 8003436:	f000 ff31 	bl	800429c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800343a:	bf00      	nop
 800343c:	3720      	adds	r7, #32
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40000400 	.word	0x40000400
 8003448:	40023800 	.word	0x40023800
 800344c:	40020000 	.word	0x40020000

08003450 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	; 0x28
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003458:	f107 0314 	add.w	r3, r7, #20
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a4c      	ldr	r2, [pc, #304]	; (80035a0 <HAL_UART_MspInit+0x150>)
 800346e:	4293      	cmp	r3, r2
 8003470:	f040 8091 	bne.w	8003596 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003474:	2300      	movs	r3, #0
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	4b4a      	ldr	r3, [pc, #296]	; (80035a4 <HAL_UART_MspInit+0x154>)
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	4a49      	ldr	r2, [pc, #292]	; (80035a4 <HAL_UART_MspInit+0x154>)
 800347e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003482:	6413      	str	r3, [r2, #64]	; 0x40
 8003484:	4b47      	ldr	r3, [pc, #284]	; (80035a4 <HAL_UART_MspInit+0x154>)
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003490:	2300      	movs	r3, #0
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	4b43      	ldr	r3, [pc, #268]	; (80035a4 <HAL_UART_MspInit+0x154>)
 8003496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003498:	4a42      	ldr	r2, [pc, #264]	; (80035a4 <HAL_UART_MspInit+0x154>)
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	6313      	str	r3, [r2, #48]	; 0x30
 80034a0:	4b40      	ldr	r3, [pc, #256]	; (80035a4 <HAL_UART_MspInit+0x154>)
 80034a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80034ac:	230c      	movs	r3, #12
 80034ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b0:	2302      	movs	r3, #2
 80034b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034b8:	2303      	movs	r3, #3
 80034ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034bc:	2307      	movs	r3, #7
 80034be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c0:	f107 0314 	add.w	r3, r7, #20
 80034c4:	4619      	mov	r1, r3
 80034c6:	4838      	ldr	r0, [pc, #224]	; (80035a8 <HAL_UART_MspInit+0x158>)
 80034c8:	f000 fee8 	bl	800429c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80034cc:	4b37      	ldr	r3, [pc, #220]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034ce:	4a38      	ldr	r2, [pc, #224]	; (80035b0 <HAL_UART_MspInit+0x160>)
 80034d0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80034d2:	4b36      	ldr	r3, [pc, #216]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034d8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034da:	4b34      	ldr	r3, [pc, #208]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034dc:	2240      	movs	r2, #64	; 0x40
 80034de:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034e0:	4b32      	ldr	r3, [pc, #200]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034e6:	4b31      	ldr	r3, [pc, #196]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034ee:	4b2f      	ldr	r3, [pc, #188]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034f4:	4b2d      	ldr	r3, [pc, #180]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80034fa:	4b2c      	ldr	r3, [pc, #176]	; (80035ac <HAL_UART_MspInit+0x15c>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003500:	4b2a      	ldr	r3, [pc, #168]	; (80035ac <HAL_UART_MspInit+0x15c>)
 8003502:	2200      	movs	r2, #0
 8003504:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003506:	4b29      	ldr	r3, [pc, #164]	; (80035ac <HAL_UART_MspInit+0x15c>)
 8003508:	2200      	movs	r2, #0
 800350a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800350c:	4827      	ldr	r0, [pc, #156]	; (80035ac <HAL_UART_MspInit+0x15c>)
 800350e:	f000 fab5 	bl	8003a7c <HAL_DMA_Init>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003518:	f7ff fe56 	bl	80031c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a23      	ldr	r2, [pc, #140]	; (80035ac <HAL_UART_MspInit+0x15c>)
 8003520:	635a      	str	r2, [r3, #52]	; 0x34
 8003522:	4a22      	ldr	r2, [pc, #136]	; (80035ac <HAL_UART_MspInit+0x15c>)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003528:	4b22      	ldr	r3, [pc, #136]	; (80035b4 <HAL_UART_MspInit+0x164>)
 800352a:	4a23      	ldr	r2, [pc, #140]	; (80035b8 <HAL_UART_MspInit+0x168>)
 800352c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800352e:	4b21      	ldr	r3, [pc, #132]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003530:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003534:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003536:	4b1f      	ldr	r3, [pc, #124]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800353c:	4b1d      	ldr	r3, [pc, #116]	; (80035b4 <HAL_UART_MspInit+0x164>)
 800353e:	2200      	movs	r2, #0
 8003540:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003542:	4b1c      	ldr	r3, [pc, #112]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003544:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003548:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800354a:	4b1a      	ldr	r3, [pc, #104]	; (80035b4 <HAL_UART_MspInit+0x164>)
 800354c:	2200      	movs	r2, #0
 800354e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003550:	4b18      	ldr	r3, [pc, #96]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003552:	2200      	movs	r2, #0
 8003554:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003556:	4b17      	ldr	r3, [pc, #92]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003558:	f44f 7280 	mov.w	r2, #256	; 0x100
 800355c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800355e:	4b15      	ldr	r3, [pc, #84]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003560:	2200      	movs	r2, #0
 8003562:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003564:	4b13      	ldr	r3, [pc, #76]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003566:	2200      	movs	r2, #0
 8003568:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800356a:	4812      	ldr	r0, [pc, #72]	; (80035b4 <HAL_UART_MspInit+0x164>)
 800356c:	f000 fa86 	bl	8003a7c <HAL_DMA_Init>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8003576:	f7ff fe27 	bl	80031c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a0d      	ldr	r2, [pc, #52]	; (80035b4 <HAL_UART_MspInit+0x164>)
 800357e:	639a      	str	r2, [r3, #56]	; 0x38
 8003580:	4a0c      	ldr	r2, [pc, #48]	; (80035b4 <HAL_UART_MspInit+0x164>)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	2026      	movs	r0, #38	; 0x26
 800358c:	f000 fa3f 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003590:	2026      	movs	r0, #38	; 0x26
 8003592:	f000 fa58 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003596:	bf00      	nop
 8003598:	3728      	adds	r7, #40	; 0x28
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40004400 	.word	0x40004400
 80035a4:	40023800 	.word	0x40023800
 80035a8:	40020000 	.word	0x40020000
 80035ac:	20000414 	.word	0x20000414
 80035b0:	400260a0 	.word	0x400260a0
 80035b4:	20000318 	.word	0x20000318
 80035b8:	40026088 	.word	0x40026088

080035bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80035c0:	e7fe      	b.n	80035c0 <NMI_Handler+0x4>

080035c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035c2:	b480      	push	{r7}
 80035c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035c6:	e7fe      	b.n	80035c6 <HardFault_Handler+0x4>

080035c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035cc:	e7fe      	b.n	80035cc <MemManage_Handler+0x4>

080035ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035ce:	b480      	push	{r7}
 80035d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035d2:	e7fe      	b.n	80035d2 <BusFault_Handler+0x4>

080035d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035d8:	e7fe      	b.n	80035d8 <UsageFault_Handler+0x4>

080035da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035da:	b480      	push	{r7}
 80035dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035de:	bf00      	nop
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035ec:	bf00      	nop
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035f6:	b480      	push	{r7}
 80035f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035fa:	bf00      	nop
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003608:	f000 f906 	bl	8003818 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800360c:	bf00      	nop
 800360e:	bd80      	pop	{r7, pc}

08003610 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003614:	4802      	ldr	r0, [pc, #8]	; (8003620 <DMA1_Stream5_IRQHandler+0x10>)
 8003616:	f000 fbc9 	bl	8003dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800361a:	bf00      	nop
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000318 	.word	0x20000318

08003624 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003628:	4802      	ldr	r0, [pc, #8]	; (8003634 <DMA1_Stream6_IRQHandler+0x10>)
 800362a:	f000 fbbf 	bl	8003dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800362e:	bf00      	nop
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	20000414 	.word	0x20000414

08003638 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800363c:	4802      	ldr	r0, [pc, #8]	; (8003648 <TIM2_IRQHandler+0x10>)
 800363e:	f003 fe41 	bl	80072c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003642:	bf00      	nop
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	200004bc 	.word	0x200004bc

0800364c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003650:	4802      	ldr	r0, [pc, #8]	; (800365c <I2C1_EV_IRQHandler+0x10>)
 8003652:	f001 f9c3 	bl	80049dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	20000378 	.word	0x20000378

08003660 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003664:	4802      	ldr	r0, [pc, #8]	; (8003670 <I2C1_ER_IRQHandler+0x10>)
 8003666:	f001 fb26 	bl	8004cb6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800366a:	bf00      	nop
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000378 	.word	0x20000378

08003674 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003678:	4802      	ldr	r0, [pc, #8]	; (8003684 <USART2_IRQHandler+0x10>)
 800367a:	f004 fd0d 	bl	8008098 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000504 	.word	0x20000504

08003688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003690:	4a14      	ldr	r2, [pc, #80]	; (80036e4 <_sbrk+0x5c>)
 8003692:	4b15      	ldr	r3, [pc, #84]	; (80036e8 <_sbrk+0x60>)
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800369c:	4b13      	ldr	r3, [pc, #76]	; (80036ec <_sbrk+0x64>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d102      	bne.n	80036aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036a4:	4b11      	ldr	r3, [pc, #68]	; (80036ec <_sbrk+0x64>)
 80036a6:	4a12      	ldr	r2, [pc, #72]	; (80036f0 <_sbrk+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036aa:	4b10      	ldr	r3, [pc, #64]	; (80036ec <_sbrk+0x64>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4413      	add	r3, r2
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d207      	bcs.n	80036c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b8:	f005 fb4a 	bl	8008d50 <__errno>
 80036bc:	4603      	mov	r3, r0
 80036be:	220c      	movs	r2, #12
 80036c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036c2:	f04f 33ff 	mov.w	r3, #4294967295
 80036c6:	e009      	b.n	80036dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <_sbrk+0x64>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ce:	4b07      	ldr	r3, [pc, #28]	; (80036ec <_sbrk+0x64>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4413      	add	r3, r2
 80036d6:	4a05      	ldr	r2, [pc, #20]	; (80036ec <_sbrk+0x64>)
 80036d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036da:	68fb      	ldr	r3, [r7, #12]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20020000 	.word	0x20020000
 80036e8:	00000400 	.word	0x00000400
 80036ec:	2000030c 	.word	0x2000030c
 80036f0:	20000560 	.word	0x20000560

080036f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036f8:	4b08      	ldr	r3, [pc, #32]	; (800371c <SystemInit+0x28>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	4a07      	ldr	r2, [pc, #28]	; (800371c <SystemInit+0x28>)
 8003700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003708:	4b04      	ldr	r3, [pc, #16]	; (800371c <SystemInit+0x28>)
 800370a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800370e:	609a      	str	r2, [r3, #8]
#endif
}
 8003710:	bf00      	nop
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	e000ed00 	.word	0xe000ed00

08003720 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003758 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003724:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003726:	e003      	b.n	8003730 <LoopCopyDataInit>

08003728 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003728:	4b0c      	ldr	r3, [pc, #48]	; (800375c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800372a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800372c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800372e:	3104      	adds	r1, #4

08003730 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003730:	480b      	ldr	r0, [pc, #44]	; (8003760 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003732:	4b0c      	ldr	r3, [pc, #48]	; (8003764 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003734:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003736:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003738:	d3f6      	bcc.n	8003728 <CopyDataInit>
  ldr  r2, =_sbss
 800373a:	4a0b      	ldr	r2, [pc, #44]	; (8003768 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800373c:	e002      	b.n	8003744 <LoopFillZerobss>

0800373e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800373e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003740:	f842 3b04 	str.w	r3, [r2], #4

08003744 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003744:	4b09      	ldr	r3, [pc, #36]	; (800376c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003746:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003748:	d3f9      	bcc.n	800373e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800374a:	f7ff ffd3 	bl	80036f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800374e:	f005 fb05 	bl	8008d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003752:	f7fd fca9 	bl	80010a8 <main>
  bx  lr    
 8003756:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003758:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800375c:	08009110 	.word	0x08009110
  ldr  r0, =_sdata
 8003760:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003764:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8003768:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 800376c:	2000055c 	.word	0x2000055c

08003770 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003770:	e7fe      	b.n	8003770 <ADC_IRQHandler>
	...

08003774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003778:	4b0e      	ldr	r3, [pc, #56]	; (80037b4 <HAL_Init+0x40>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a0d      	ldr	r2, [pc, #52]	; (80037b4 <HAL_Init+0x40>)
 800377e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003782:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003784:	4b0b      	ldr	r3, [pc, #44]	; (80037b4 <HAL_Init+0x40>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a0a      	ldr	r2, [pc, #40]	; (80037b4 <HAL_Init+0x40>)
 800378a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800378e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003790:	4b08      	ldr	r3, [pc, #32]	; (80037b4 <HAL_Init+0x40>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a07      	ldr	r2, [pc, #28]	; (80037b4 <HAL_Init+0x40>)
 8003796:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800379a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800379c:	2003      	movs	r0, #3
 800379e:	f000 f92b 	bl	80039f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037a2:	2000      	movs	r0, #0
 80037a4:	f000 f808 	bl	80037b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037a8:	f7ff fd14 	bl	80031d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40023c00 	.word	0x40023c00

080037b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037c0:	4b12      	ldr	r3, [pc, #72]	; (800380c <HAL_InitTick+0x54>)
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	4b12      	ldr	r3, [pc, #72]	; (8003810 <HAL_InitTick+0x58>)
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	4619      	mov	r1, r3
 80037ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80037d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 f943 	bl	8003a62 <HAL_SYSTICK_Config>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e00e      	b.n	8003804 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2b0f      	cmp	r3, #15
 80037ea:	d80a      	bhi.n	8003802 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037ec:	2200      	movs	r2, #0
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	f04f 30ff 	mov.w	r0, #4294967295
 80037f4:	f000 f90b 	bl	8003a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037f8:	4a06      	ldr	r2, [pc, #24]	; (8003814 <HAL_InitTick+0x5c>)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
 8003800:	e000      	b.n	8003804 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
}
 8003804:	4618      	mov	r0, r3
 8003806:	3708      	adds	r7, #8
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20000018 	.word	0x20000018
 8003810:	20000020 	.word	0x20000020
 8003814:	2000001c 	.word	0x2000001c

08003818 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800381c:	4b06      	ldr	r3, [pc, #24]	; (8003838 <HAL_IncTick+0x20>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	461a      	mov	r2, r3
 8003822:	4b06      	ldr	r3, [pc, #24]	; (800383c <HAL_IncTick+0x24>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4413      	add	r3, r2
 8003828:	4a04      	ldr	r2, [pc, #16]	; (800383c <HAL_IncTick+0x24>)
 800382a:	6013      	str	r3, [r2, #0]
}
 800382c:	bf00      	nop
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	20000020 	.word	0x20000020
 800383c:	20000548 	.word	0x20000548

08003840 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return uwTick;
 8003844:	4b03      	ldr	r3, [pc, #12]	; (8003854 <HAL_GetTick+0x14>)
 8003846:	681b      	ldr	r3, [r3, #0]
}
 8003848:	4618      	mov	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	20000548 	.word	0x20000548

08003858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003868:	4b0c      	ldr	r3, [pc, #48]	; (800389c <__NVIC_SetPriorityGrouping+0x44>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003874:	4013      	ands	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800388a:	4a04      	ldr	r2, [pc, #16]	; (800389c <__NVIC_SetPriorityGrouping+0x44>)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	60d3      	str	r3, [r2, #12]
}
 8003890:	bf00      	nop
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038a4:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <__NVIC_GetPriorityGrouping+0x18>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	0a1b      	lsrs	r3, r3, #8
 80038aa:	f003 0307 	and.w	r3, r3, #7
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000ed00 	.word	0xe000ed00

080038bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	db0b      	blt.n	80038e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	f003 021f 	and.w	r2, r3, #31
 80038d4:	4907      	ldr	r1, [pc, #28]	; (80038f4 <__NVIC_EnableIRQ+0x38>)
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	2001      	movs	r0, #1
 80038de:	fa00 f202 	lsl.w	r2, r0, r2
 80038e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000e100 	.word	0xe000e100

080038f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	2b00      	cmp	r3, #0
 800390a:	db0a      	blt.n	8003922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	b2da      	uxtb	r2, r3
 8003910:	490c      	ldr	r1, [pc, #48]	; (8003944 <__NVIC_SetPriority+0x4c>)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	0112      	lsls	r2, r2, #4
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	440b      	add	r3, r1
 800391c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003920:	e00a      	b.n	8003938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4908      	ldr	r1, [pc, #32]	; (8003948 <__NVIC_SetPriority+0x50>)
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	3b04      	subs	r3, #4
 8003930:	0112      	lsls	r2, r2, #4
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	440b      	add	r3, r1
 8003936:	761a      	strb	r2, [r3, #24]
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000e100 	.word	0xe000e100
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b480      	push	{r7}
 800394e:	b089      	sub	sp, #36	; 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f1c3 0307 	rsb	r3, r3, #7
 8003966:	2b04      	cmp	r3, #4
 8003968:	bf28      	it	cs
 800396a:	2304      	movcs	r3, #4
 800396c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3304      	adds	r3, #4
 8003972:	2b06      	cmp	r3, #6
 8003974:	d902      	bls.n	800397c <NVIC_EncodePriority+0x30>
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3b03      	subs	r3, #3
 800397a:	e000      	b.n	800397e <NVIC_EncodePriority+0x32>
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003980:	f04f 32ff 	mov.w	r2, #4294967295
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	401a      	ands	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003994:	f04f 31ff 	mov.w	r1, #4294967295
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa01 f303 	lsl.w	r3, r1, r3
 800399e:	43d9      	mvns	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	4313      	orrs	r3, r2
         );
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	; 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
	...

080039b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3b01      	subs	r3, #1
 80039c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039c4:	d301      	bcc.n	80039ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039c6:	2301      	movs	r3, #1
 80039c8:	e00f      	b.n	80039ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ca:	4a0a      	ldr	r2, [pc, #40]	; (80039f4 <SysTick_Config+0x40>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039d2:	210f      	movs	r1, #15
 80039d4:	f04f 30ff 	mov.w	r0, #4294967295
 80039d8:	f7ff ff8e 	bl	80038f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <SysTick_Config+0x40>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039e2:	4b04      	ldr	r3, [pc, #16]	; (80039f4 <SysTick_Config+0x40>)
 80039e4:	2207      	movs	r2, #7
 80039e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	e000e010 	.word	0xe000e010

080039f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff ff29 	bl	8003858 <__NVIC_SetPriorityGrouping>
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b086      	sub	sp, #24
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	4603      	mov	r3, r0
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a20:	f7ff ff3e 	bl	80038a0 <__NVIC_GetPriorityGrouping>
 8003a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	68b9      	ldr	r1, [r7, #8]
 8003a2a:	6978      	ldr	r0, [r7, #20]
 8003a2c:	f7ff ff8e 	bl	800394c <NVIC_EncodePriority>
 8003a30:	4602      	mov	r2, r0
 8003a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a36:	4611      	mov	r1, r2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff ff5d 	bl	80038f8 <__NVIC_SetPriority>
}
 8003a3e:	bf00      	nop
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b082      	sub	sp, #8
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff ff31 	bl	80038bc <__NVIC_EnableIRQ>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7ff ffa2 	bl	80039b4 <SysTick_Config>
 8003a70:	4603      	mov	r3, r0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
	...

08003a7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a88:	f7ff feda 	bl	8003840 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e099      	b.n	8003bcc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ab8:	e00f      	b.n	8003ada <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003aba:	f7ff fec1 	bl	8003840 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b05      	cmp	r3, #5
 8003ac6:	d908      	bls.n	8003ada <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2220      	movs	r2, #32
 8003acc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2203      	movs	r2, #3
 8003ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e078      	b.n	8003bcc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1e8      	bne.n	8003aba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	4b38      	ldr	r3, [pc, #224]	; (8003bd4 <HAL_DMA_Init+0x158>)
 8003af4:	4013      	ands	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d107      	bne.n	8003b44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f023 0307 	bic.w	r3, r3, #7
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d117      	bne.n	8003b9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00e      	beq.n	8003b9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fb0f 	bl	80041a4 <DMA_CheckFifoParam>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d008      	beq.n	8003b9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2240      	movs	r2, #64	; 0x40
 8003b90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e016      	b.n	8003bcc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	697a      	ldr	r2, [r7, #20]
 8003ba4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 fac6 	bl	8004138 <DMA_CalcBaseAndBitshift>
 8003bac:	4603      	mov	r3, r0
 8003bae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb4:	223f      	movs	r2, #63	; 0x3f
 8003bb6:	409a      	lsls	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	f010803f 	.word	0xf010803f

08003bd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003be6:	2300      	movs	r3, #0
 8003be8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d101      	bne.n	8003bfe <HAL_DMA_Start_IT+0x26>
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	e040      	b.n	8003c80 <HAL_DMA_Start_IT+0xa8>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d12f      	bne.n	8003c72 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2202      	movs	r2, #2
 8003c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	68b9      	ldr	r1, [r7, #8]
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 fa58 	bl	80040dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c30:	223f      	movs	r2, #63	; 0x3f
 8003c32:	409a      	lsls	r2, r3
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0216 	orr.w	r2, r2, #22
 8003c46:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d007      	beq.n	8003c60 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0208 	orr.w	r2, r2, #8
 8003c5e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0201 	orr.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	e005      	b.n	8003c7e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c94:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c96:	f7ff fdd3 	bl	8003840 <HAL_GetTick>
 8003c9a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d008      	beq.n	8003cba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2280      	movs	r2, #128	; 0x80
 8003cac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e052      	b.n	8003d60 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0216 	bic.w	r2, r2, #22
 8003cc8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695a      	ldr	r2, [r3, #20]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cd8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d103      	bne.n	8003cea <HAL_DMA_Abort+0x62>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d007      	beq.n	8003cfa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0208 	bic.w	r2, r2, #8
 8003cf8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0201 	bic.w	r2, r2, #1
 8003d08:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d0a:	e013      	b.n	8003d34 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d0c:	f7ff fd98 	bl	8003840 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b05      	cmp	r3, #5
 8003d18:	d90c      	bls.n	8003d34 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2203      	movs	r2, #3
 8003d2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e015      	b.n	8003d60 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1e4      	bne.n	8003d0c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d46:	223f      	movs	r2, #63	; 0x3f
 8003d48:	409a      	lsls	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d004      	beq.n	8003d86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2280      	movs	r2, #128	; 0x80
 8003d80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e00c      	b.n	8003da0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2205      	movs	r2, #5
 8003d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0201 	bic.w	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003db8:	4b92      	ldr	r3, [pc, #584]	; (8004004 <HAL_DMA_IRQHandler+0x258>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a92      	ldr	r2, [pc, #584]	; (8004008 <HAL_DMA_IRQHandler+0x25c>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	0a9b      	lsrs	r3, r3, #10
 8003dc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd6:	2208      	movs	r2, #8
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d01a      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0304 	and.w	r3, r3, #4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d013      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0204 	bic.w	r2, r2, #4
 8003dfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e04:	2208      	movs	r2, #8
 8003e06:	409a      	lsls	r2, r3
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e10:	f043 0201 	orr.w	r2, r3, #1
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	4013      	ands	r3, r2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d012      	beq.n	8003e4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00b      	beq.n	8003e4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	409a      	lsls	r2, r3
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e46:	f043 0202 	orr.w	r2, r3, #2
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e52:	2204      	movs	r2, #4
 8003e54:	409a      	lsls	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d012      	beq.n	8003e84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00b      	beq.n	8003e84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e70:	2204      	movs	r2, #4
 8003e72:	409a      	lsls	r2, r3
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7c:	f043 0204 	orr.w	r2, r3, #4
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e88:	2210      	movs	r2, #16
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d043      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d03c      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea6:	2210      	movs	r2, #16
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d018      	beq.n	8003eee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d108      	bne.n	8003edc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d024      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	4798      	blx	r3
 8003eda:	e01f      	b.n	8003f1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d01b      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	4798      	blx	r3
 8003eec:	e016      	b.n	8003f1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d107      	bne.n	8003f0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0208 	bic.w	r2, r2, #8
 8003f0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f20:	2220      	movs	r2, #32
 8003f22:	409a      	lsls	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4013      	ands	r3, r2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 808e 	beq.w	800404a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 8086 	beq.w	800404a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f42:	2220      	movs	r2, #32
 8003f44:	409a      	lsls	r2, r3
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b05      	cmp	r3, #5
 8003f54:	d136      	bne.n	8003fc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0216 	bic.w	r2, r2, #22
 8003f64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695a      	ldr	r2, [r3, #20]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d103      	bne.n	8003f86 <HAL_DMA_IRQHandler+0x1da>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d007      	beq.n	8003f96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0208 	bic.w	r2, r2, #8
 8003f94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f9a:	223f      	movs	r2, #63	; 0x3f
 8003f9c:	409a      	lsls	r2, r3
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d07d      	beq.n	80040b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	4798      	blx	r3
        }
        return;
 8003fc2:	e078      	b.n	80040b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d01c      	beq.n	800400c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d108      	bne.n	8003ff2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d030      	beq.n	800404a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
 8003ff0:	e02b      	b.n	800404a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d027      	beq.n	800404a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	4798      	blx	r3
 8004002:	e022      	b.n	800404a <HAL_DMA_IRQHandler+0x29e>
 8004004:	20000018 	.word	0x20000018
 8004008:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10f      	bne.n	800403a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0210 	bic.w	r2, r2, #16
 8004028:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404e:	2b00      	cmp	r3, #0
 8004050:	d032      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b00      	cmp	r3, #0
 800405c:	d022      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2205      	movs	r2, #5
 8004062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0201 	bic.w	r2, r2, #1
 8004074:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	3301      	adds	r3, #1
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	429a      	cmp	r2, r3
 8004080:	d307      	bcc.n	8004092 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1f2      	bne.n	8004076 <HAL_DMA_IRQHandler+0x2ca>
 8004090:	e000      	b.n	8004094 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004092:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
 80040b4:	e000      	b.n	80040b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80040b6:	bf00      	nop
    }
  }
}
 80040b8:	3718      	adds	r7, #24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop

080040c0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040ce:	b2db      	uxtb	r3, r3
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
 80040e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	2b40      	cmp	r3, #64	; 0x40
 8004108:	d108      	bne.n	800411c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800411a:	e007      	b.n	800412c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	60da      	str	r2, [r3, #12]
}
 800412c:	bf00      	nop
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004138:	b480      	push	{r7}
 800413a:	b085      	sub	sp, #20
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	b2db      	uxtb	r3, r3
 8004146:	3b10      	subs	r3, #16
 8004148:	4a14      	ldr	r2, [pc, #80]	; (800419c <DMA_CalcBaseAndBitshift+0x64>)
 800414a:	fba2 2303 	umull	r2, r3, r2, r3
 800414e:	091b      	lsrs	r3, r3, #4
 8004150:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004152:	4a13      	ldr	r2, [pc, #76]	; (80041a0 <DMA_CalcBaseAndBitshift+0x68>)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	4413      	add	r3, r2
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b03      	cmp	r3, #3
 8004164:	d909      	bls.n	800417a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800416e:	f023 0303 	bic.w	r3, r3, #3
 8004172:	1d1a      	adds	r2, r3, #4
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	659a      	str	r2, [r3, #88]	; 0x58
 8004178:	e007      	b.n	800418a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004182:	f023 0303 	bic.w	r3, r3, #3
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800418e:	4618      	mov	r0, r3
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	aaaaaaab 	.word	0xaaaaaaab
 80041a0:	080090f8 	.word	0x080090f8

080041a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041ac:	2300      	movs	r3, #0
 80041ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d11f      	bne.n	80041fe <DMA_CheckFifoParam+0x5a>
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	2b03      	cmp	r3, #3
 80041c2:	d856      	bhi.n	8004272 <DMA_CheckFifoParam+0xce>
 80041c4:	a201      	add	r2, pc, #4	; (adr r2, 80041cc <DMA_CheckFifoParam+0x28>)
 80041c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ca:	bf00      	nop
 80041cc:	080041dd 	.word	0x080041dd
 80041d0:	080041ef 	.word	0x080041ef
 80041d4:	080041dd 	.word	0x080041dd
 80041d8:	08004273 	.word	0x08004273
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d046      	beq.n	8004276 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ec:	e043      	b.n	8004276 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041f6:	d140      	bne.n	800427a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041fc:	e03d      	b.n	800427a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004206:	d121      	bne.n	800424c <DMA_CheckFifoParam+0xa8>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b03      	cmp	r3, #3
 800420c:	d837      	bhi.n	800427e <DMA_CheckFifoParam+0xda>
 800420e:	a201      	add	r2, pc, #4	; (adr r2, 8004214 <DMA_CheckFifoParam+0x70>)
 8004210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004214:	08004225 	.word	0x08004225
 8004218:	0800422b 	.word	0x0800422b
 800421c:	08004225 	.word	0x08004225
 8004220:	0800423d 	.word	0x0800423d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
      break;
 8004228:	e030      	b.n	800428c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d025      	beq.n	8004282 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800423a:	e022      	b.n	8004282 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004240:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004244:	d11f      	bne.n	8004286 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800424a:	e01c      	b.n	8004286 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d903      	bls.n	800425a <DMA_CheckFifoParam+0xb6>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d003      	beq.n	8004260 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004258:	e018      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	73fb      	strb	r3, [r7, #15]
      break;
 800425e:	e015      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004264:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00e      	beq.n	800428a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
      break;
 8004270:	e00b      	b.n	800428a <DMA_CheckFifoParam+0xe6>
      break;
 8004272:	bf00      	nop
 8004274:	e00a      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      break;
 8004276:	bf00      	nop
 8004278:	e008      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      break;
 800427a:	bf00      	nop
 800427c:	e006      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      break;
 800427e:	bf00      	nop
 8004280:	e004      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      break;
 8004282:	bf00      	nop
 8004284:	e002      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      break;   
 8004286:	bf00      	nop
 8004288:	e000      	b.n	800428c <DMA_CheckFifoParam+0xe8>
      break;
 800428a:	bf00      	nop
    }
  } 
  
  return status; 
 800428c:	7bfb      	ldrb	r3, [r7, #15]
}
 800428e:	4618      	mov	r0, r3
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop

0800429c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800429c:	b480      	push	{r7}
 800429e:	b089      	sub	sp, #36	; 0x24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042b2:	2300      	movs	r3, #0
 80042b4:	61fb      	str	r3, [r7, #28]
 80042b6:	e159      	b.n	800456c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042b8:	2201      	movs	r2, #1
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4013      	ands	r3, r2
 80042ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	f040 8148 	bne.w	8004566 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d005      	beq.n	80042ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d130      	bne.n	8004350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	2203      	movs	r2, #3
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43db      	mvns	r3, r3
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	4013      	ands	r3, r2
 8004304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4313      	orrs	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004324:	2201      	movs	r2, #1
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	43db      	mvns	r3, r3
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	4013      	ands	r3, r2
 8004332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	f003 0201 	and.w	r2, r3, #1
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	4313      	orrs	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f003 0303 	and.w	r3, r3, #3
 8004358:	2b03      	cmp	r3, #3
 800435a:	d017      	beq.n	800438c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	2203      	movs	r2, #3
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	43db      	mvns	r3, r3
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4013      	ands	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	fa02 f303 	lsl.w	r3, r2, r3
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0303 	and.w	r3, r3, #3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d123      	bne.n	80043e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	08da      	lsrs	r2, r3, #3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3208      	adds	r2, #8
 80043a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	f003 0307 	and.w	r3, r3, #7
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	220f      	movs	r2, #15
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	43db      	mvns	r3, r3
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	4013      	ands	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	691a      	ldr	r2, [r3, #16]
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	08da      	lsrs	r2, r3, #3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3208      	adds	r2, #8
 80043da:	69b9      	ldr	r1, [r7, #24]
 80043dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	2203      	movs	r2, #3
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f003 0203 	and.w	r2, r3, #3
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4313      	orrs	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80a2 	beq.w	8004566 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004422:	2300      	movs	r3, #0
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	4b57      	ldr	r3, [pc, #348]	; (8004584 <HAL_GPIO_Init+0x2e8>)
 8004428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442a:	4a56      	ldr	r2, [pc, #344]	; (8004584 <HAL_GPIO_Init+0x2e8>)
 800442c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004430:	6453      	str	r3, [r2, #68]	; 0x44
 8004432:	4b54      	ldr	r3, [pc, #336]	; (8004584 <HAL_GPIO_Init+0x2e8>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800443a:	60fb      	str	r3, [r7, #12]
 800443c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800443e:	4a52      	ldr	r2, [pc, #328]	; (8004588 <HAL_GPIO_Init+0x2ec>)
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	3302      	adds	r3, #2
 8004446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800444a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	220f      	movs	r2, #15
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4013      	ands	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a49      	ldr	r2, [pc, #292]	; (800458c <HAL_GPIO_Init+0x2f0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d019      	beq.n	800449e <HAL_GPIO_Init+0x202>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a48      	ldr	r2, [pc, #288]	; (8004590 <HAL_GPIO_Init+0x2f4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d013      	beq.n	800449a <HAL_GPIO_Init+0x1fe>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a47      	ldr	r2, [pc, #284]	; (8004594 <HAL_GPIO_Init+0x2f8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00d      	beq.n	8004496 <HAL_GPIO_Init+0x1fa>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a46      	ldr	r2, [pc, #280]	; (8004598 <HAL_GPIO_Init+0x2fc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d007      	beq.n	8004492 <HAL_GPIO_Init+0x1f6>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a45      	ldr	r2, [pc, #276]	; (800459c <HAL_GPIO_Init+0x300>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d101      	bne.n	800448e <HAL_GPIO_Init+0x1f2>
 800448a:	2304      	movs	r3, #4
 800448c:	e008      	b.n	80044a0 <HAL_GPIO_Init+0x204>
 800448e:	2307      	movs	r3, #7
 8004490:	e006      	b.n	80044a0 <HAL_GPIO_Init+0x204>
 8004492:	2303      	movs	r3, #3
 8004494:	e004      	b.n	80044a0 <HAL_GPIO_Init+0x204>
 8004496:	2302      	movs	r3, #2
 8004498:	e002      	b.n	80044a0 <HAL_GPIO_Init+0x204>
 800449a:	2301      	movs	r3, #1
 800449c:	e000      	b.n	80044a0 <HAL_GPIO_Init+0x204>
 800449e:	2300      	movs	r3, #0
 80044a0:	69fa      	ldr	r2, [r7, #28]
 80044a2:	f002 0203 	and.w	r2, r2, #3
 80044a6:	0092      	lsls	r2, r2, #2
 80044a8:	4093      	lsls	r3, r2
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044b0:	4935      	ldr	r1, [pc, #212]	; (8004588 <HAL_GPIO_Init+0x2ec>)
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	089b      	lsrs	r3, r3, #2
 80044b6:	3302      	adds	r3, #2
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044be:	4b38      	ldr	r3, [pc, #224]	; (80045a0 <HAL_GPIO_Init+0x304>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	43db      	mvns	r3, r3
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	4013      	ands	r3, r2
 80044cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4313      	orrs	r3, r2
 80044e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044e2:	4a2f      	ldr	r2, [pc, #188]	; (80045a0 <HAL_GPIO_Init+0x304>)
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80044e8:	4b2d      	ldr	r3, [pc, #180]	; (80045a0 <HAL_GPIO_Init+0x304>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	43db      	mvns	r3, r3
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	4013      	ands	r3, r2
 80044f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d003      	beq.n	800450c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	4313      	orrs	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800450c:	4a24      	ldr	r2, [pc, #144]	; (80045a0 <HAL_GPIO_Init+0x304>)
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004512:	4b23      	ldr	r3, [pc, #140]	; (80045a0 <HAL_GPIO_Init+0x304>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	43db      	mvns	r3, r3
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4013      	ands	r3, r2
 8004520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	4313      	orrs	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004536:	4a1a      	ldr	r2, [pc, #104]	; (80045a0 <HAL_GPIO_Init+0x304>)
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800453c:	4b18      	ldr	r3, [pc, #96]	; (80045a0 <HAL_GPIO_Init+0x304>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	43db      	mvns	r3, r3
 8004546:	69ba      	ldr	r2, [r7, #24]
 8004548:	4013      	ands	r3, r2
 800454a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	4313      	orrs	r3, r2
 800455e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004560:	4a0f      	ldr	r2, [pc, #60]	; (80045a0 <HAL_GPIO_Init+0x304>)
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	3301      	adds	r3, #1
 800456a:	61fb      	str	r3, [r7, #28]
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	2b0f      	cmp	r3, #15
 8004570:	f67f aea2 	bls.w	80042b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004574:	bf00      	nop
 8004576:	bf00      	nop
 8004578:	3724      	adds	r7, #36	; 0x24
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	40023800 	.word	0x40023800
 8004588:	40013800 	.word	0x40013800
 800458c:	40020000 	.word	0x40020000
 8004590:	40020400 	.word	0x40020400
 8004594:	40020800 	.word	0x40020800
 8004598:	40020c00 	.word	0x40020c00
 800459c:	40021000 	.word	0x40021000
 80045a0:	40013c00 	.word	0x40013c00

080045a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	887b      	ldrh	r3, [r7, #2]
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
 80045c0:	e001      	b.n	80045c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045c2:	2300      	movs	r3, #0
 80045c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	807b      	strh	r3, [r7, #2]
 80045e0:	4613      	mov	r3, r2
 80045e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045e4:	787b      	ldrb	r3, [r7, #1]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045ea:	887a      	ldrh	r2, [r7, #2]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045f0:	e003      	b.n	80045fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045f2:	887b      	ldrh	r3, [r7, #2]
 80045f4:	041a      	lsls	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	619a      	str	r2, [r3, #24]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
	...

08004608 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e12b      	b.n	8004872 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d106      	bne.n	8004634 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7fe fdf8 	bl	8003224 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2224      	movs	r2, #36	; 0x24
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0201 	bic.w	r2, r2, #1
 800464a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800465a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800466a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800466c:	f002 fab8 	bl	8006be0 <HAL_RCC_GetPCLK1Freq>
 8004670:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4a81      	ldr	r2, [pc, #516]	; (800487c <HAL_I2C_Init+0x274>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d807      	bhi.n	800468c <HAL_I2C_Init+0x84>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	4a80      	ldr	r2, [pc, #512]	; (8004880 <HAL_I2C_Init+0x278>)
 8004680:	4293      	cmp	r3, r2
 8004682:	bf94      	ite	ls
 8004684:	2301      	movls	r3, #1
 8004686:	2300      	movhi	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	e006      	b.n	800469a <HAL_I2C_Init+0x92>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4a7d      	ldr	r2, [pc, #500]	; (8004884 <HAL_I2C_Init+0x27c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	bf94      	ite	ls
 8004694:	2301      	movls	r3, #1
 8004696:	2300      	movhi	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e0e7      	b.n	8004872 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a78      	ldr	r2, [pc, #480]	; (8004888 <HAL_I2C_Init+0x280>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0c9b      	lsrs	r3, r3, #18
 80046ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	4a6a      	ldr	r2, [pc, #424]	; (800487c <HAL_I2C_Init+0x274>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d802      	bhi.n	80046dc <HAL_I2C_Init+0xd4>
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	3301      	adds	r3, #1
 80046da:	e009      	b.n	80046f0 <HAL_I2C_Init+0xe8>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	4a69      	ldr	r2, [pc, #420]	; (800488c <HAL_I2C_Init+0x284>)
 80046e8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ec:	099b      	lsrs	r3, r3, #6
 80046ee:	3301      	adds	r3, #1
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6812      	ldr	r2, [r2, #0]
 80046f4:	430b      	orrs	r3, r1
 80046f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004702:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	495c      	ldr	r1, [pc, #368]	; (800487c <HAL_I2C_Init+0x274>)
 800470c:	428b      	cmp	r3, r1
 800470e:	d819      	bhi.n	8004744 <HAL_I2C_Init+0x13c>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1e59      	subs	r1, r3, #1
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	fbb1 f3f3 	udiv	r3, r1, r3
 800471e:	1c59      	adds	r1, r3, #1
 8004720:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004724:	400b      	ands	r3, r1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00a      	beq.n	8004740 <HAL_I2C_Init+0x138>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	1e59      	subs	r1, r3, #1
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	fbb1 f3f3 	udiv	r3, r1, r3
 8004738:	3301      	adds	r3, #1
 800473a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800473e:	e051      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 8004740:	2304      	movs	r3, #4
 8004742:	e04f      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d111      	bne.n	8004770 <HAL_I2C_Init+0x168>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	1e58      	subs	r0, r3, #1
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6859      	ldr	r1, [r3, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	440b      	add	r3, r1
 800475a:	fbb0 f3f3 	udiv	r3, r0, r3
 800475e:	3301      	adds	r3, #1
 8004760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004764:	2b00      	cmp	r3, #0
 8004766:	bf0c      	ite	eq
 8004768:	2301      	moveq	r3, #1
 800476a:	2300      	movne	r3, #0
 800476c:	b2db      	uxtb	r3, r3
 800476e:	e012      	b.n	8004796 <HAL_I2C_Init+0x18e>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1e58      	subs	r0, r3, #1
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6859      	ldr	r1, [r3, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	0099      	lsls	r1, r3, #2
 8004780:	440b      	add	r3, r1
 8004782:	fbb0 f3f3 	udiv	r3, r0, r3
 8004786:	3301      	adds	r3, #1
 8004788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800478c:	2b00      	cmp	r3, #0
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_I2C_Init+0x196>
 800479a:	2301      	movs	r3, #1
 800479c:	e022      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10e      	bne.n	80047c4 <HAL_I2C_Init+0x1bc>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	1e58      	subs	r0, r3, #1
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6859      	ldr	r1, [r3, #4]
 80047ae:	460b      	mov	r3, r1
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	440b      	add	r3, r1
 80047b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80047b8:	3301      	adds	r3, #1
 80047ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047c2:	e00f      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	1e58      	subs	r0, r3, #1
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6859      	ldr	r1, [r3, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	440b      	add	r3, r1
 80047d2:	0099      	lsls	r1, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047da:	3301      	adds	r3, #1
 80047dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047e4:	6879      	ldr	r1, [r7, #4]
 80047e6:	6809      	ldr	r1, [r1, #0]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69da      	ldr	r2, [r3, #28]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004812:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6911      	ldr	r1, [r2, #16]
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	68d2      	ldr	r2, [r2, #12]
 800481e:	4311      	orrs	r1, r2
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6812      	ldr	r2, [r2, #0]
 8004824:	430b      	orrs	r3, r1
 8004826:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f042 0201 	orr.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	000186a0 	.word	0x000186a0
 8004880:	001e847f 	.word	0x001e847f
 8004884:	003d08ff 	.word	0x003d08ff
 8004888:	431bde83 	.word	0x431bde83
 800488c:	10624dd3 	.word	0x10624dd3

08004890 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	607a      	str	r2, [r7, #4]
 800489a:	461a      	mov	r2, r3
 800489c:	460b      	mov	r3, r1
 800489e:	817b      	strh	r3, [r7, #10]
 80048a0:	4613      	mov	r3, r2
 80048a2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	f040 8085 	bne.w	80049c0 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80048b6:	4b46      	ldr	r3, [pc, #280]	; (80049d0 <HAL_I2C_Master_Transmit_IT+0x140>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	08db      	lsrs	r3, r3, #3
 80048bc:	4a45      	ldr	r2, [pc, #276]	; (80049d4 <HAL_I2C_Master_Transmit_IT+0x144>)
 80048be:	fba2 2303 	umull	r2, r3, r2, r3
 80048c2:	0a1a      	lsrs	r2, r3, #8
 80048c4:	4613      	mov	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	009a      	lsls	r2, r3, #2
 80048cc:	4413      	add	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d116      	bne.n	800490a <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	f043 0220 	orr.w	r2, r3, #32
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e05b      	b.n	80049c2 <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b02      	cmp	r3, #2
 8004916:	d0db      	beq.n	80048d0 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <HAL_I2C_Master_Transmit_IT+0x96>
 8004922:	2302      	movs	r3, #2
 8004924:	e04d      	b.n	80049c2 <HAL_I2C_Master_Transmit_IT+0x132>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	2b01      	cmp	r3, #1
 800493a:	d007      	beq.n	800494c <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f042 0201 	orr.w	r2, r2, #1
 800494a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800495a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2221      	movs	r2, #33	; 0x21
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2210      	movs	r2, #16
 8004968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	893a      	ldrh	r2, [r7, #8]
 800497c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004982:	b29a      	uxth	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4a13      	ldr	r2, [pc, #76]	; (80049d8 <HAL_I2C_Master_Transmit_IT+0x148>)
 800498c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800498e:	897a      	ldrh	r2, [r7, #10]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	645a      	str	r2, [r3, #68]	; 0x44

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049a2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80049ba:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80049bc:	2300      	movs	r3, #0
 80049be:	e000      	b.n	80049c2 <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 80049c0:	2302      	movs	r3, #2
  }
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20000018 	.word	0x20000018
 80049d4:	14f8b589 	.word	0x14f8b589
 80049d8:	ffff0000 	.word	0xffff0000

080049dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b088      	sub	sp, #32
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049fc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a04:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a06:	7bfb      	ldrb	r3, [r7, #15]
 8004a08:	2b10      	cmp	r3, #16
 8004a0a:	d003      	beq.n	8004a14 <HAL_I2C_EV_IRQHandler+0x38>
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
 8004a0e:	2b40      	cmp	r3, #64	; 0x40
 8004a10:	f040 80bd 	bne.w	8004b8e <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10d      	bne.n	8004a4a <HAL_I2C_EV_IRQHandler+0x6e>
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004a34:	d003      	beq.n	8004a3e <HAL_I2C_EV_IRQHandler+0x62>
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004a3c:	d101      	bne.n	8004a42 <HAL_I2C_EV_IRQHandler+0x66>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <HAL_I2C_EV_IRQHandler+0x68>
 8004a42:	2300      	movs	r3, #0
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	f000 812e 	beq.w	8004ca6 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00c      	beq.n	8004a6e <HAL_I2C_EV_IRQHandler+0x92>
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	0a5b      	lsrs	r3, r3, #9
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d006      	beq.n	8004a6e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f001 fc55 	bl	8006310 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fd62 	bl	8005530 <I2C_Master_SB>
 8004a6c:	e08e      	b.n	8004b8c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	08db      	lsrs	r3, r3, #3
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d009      	beq.n	8004a8e <HAL_I2C_EV_IRQHandler+0xb2>
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	0a5b      	lsrs	r3, r3, #9
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 fdd8 	bl	800563c <I2C_Master_ADD10>
 8004a8c:	e07e      	b.n	8004b8c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	085b      	lsrs	r3, r3, #1
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d009      	beq.n	8004aae <HAL_I2C_EV_IRQHandler+0xd2>
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	0a5b      	lsrs	r3, r3, #9
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d003      	beq.n	8004aae <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f000 fdf2 	bl	8005690 <I2C_Master_ADDR>
 8004aac:	e06e      	b.n	8004b8c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	089b      	lsrs	r3, r3, #2
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d037      	beq.n	8004b2a <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac8:	f000 80ef 	beq.w	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	09db      	lsrs	r3, r3, #7
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00f      	beq.n	8004af8 <HAL_I2C_EV_IRQHandler+0x11c>
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	0a9b      	lsrs	r3, r3, #10
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d009      	beq.n	8004af8 <HAL_I2C_EV_IRQHandler+0x11c>
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	089b      	lsrs	r3, r3, #2
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d103      	bne.n	8004af8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f9ef 	bl	8004ed4 <I2C_MasterTransmit_TXE>
 8004af6:	e049      	b.n	8004b8c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	089b      	lsrs	r3, r3, #2
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 80d2 	beq.w	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	0a5b      	lsrs	r3, r3, #9
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	f000 80cb 	beq.w	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b10      	cmp	r3, #16
 8004b18:	d103      	bne.n	8004b22 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fa76 	bl	800500c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b20:	e0c3      	b.n	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fada 	bl	80050dc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b28:	e0bf      	b.n	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b38:	f000 80b7 	beq.w	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	099b      	lsrs	r3, r3, #6
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00f      	beq.n	8004b68 <HAL_I2C_EV_IRQHandler+0x18c>
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	0a9b      	lsrs	r3, r3, #10
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d009      	beq.n	8004b68 <HAL_I2C_EV_IRQHandler+0x18c>
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	089b      	lsrs	r3, r3, #2
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d103      	bne.n	8004b68 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 fb4a 	bl	80051fa <I2C_MasterReceive_RXNE>
 8004b66:	e011      	b.n	8004b8c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	089b      	lsrs	r3, r3, #2
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 809a 	beq.w	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	0a5b      	lsrs	r3, r3, #9
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 8093 	beq.w	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 fbe9 	bl	800535c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b8a:	e08e      	b.n	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
 8004b8c:	e08d      	b.n	8004caa <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d004      	beq.n	8004ba0 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	61fb      	str	r3, [r7, #28]
 8004b9e:	e007      	b.n	8004bb0 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	085b      	lsrs	r3, r3, #1
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d012      	beq.n	8004be2 <HAL_I2C_EV_IRQHandler+0x206>
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	0a5b      	lsrs	r3, r3, #9
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00c      	beq.n	8004be2 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004bd8:	69b9      	ldr	r1, [r7, #24]
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 ffa7 	bl	8005b2e <I2C_Slave_ADDR>
 8004be0:	e066      	b.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	091b      	lsrs	r3, r3, #4
 8004be6:	f003 0301 	and.w	r3, r3, #1
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d009      	beq.n	8004c02 <HAL_I2C_EV_IRQHandler+0x226>
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	0a5b      	lsrs	r3, r3, #9
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 ffdc 	bl	8005bb8 <I2C_Slave_STOPF>
 8004c00:	e056      	b.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c02:	7bbb      	ldrb	r3, [r7, #14]
 8004c04:	2b21      	cmp	r3, #33	; 0x21
 8004c06:	d002      	beq.n	8004c0e <HAL_I2C_EV_IRQHandler+0x232>
 8004c08:	7bbb      	ldrb	r3, [r7, #14]
 8004c0a:	2b29      	cmp	r3, #41	; 0x29
 8004c0c:	d125      	bne.n	8004c5a <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	09db      	lsrs	r3, r3, #7
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00f      	beq.n	8004c3a <HAL_I2C_EV_IRQHandler+0x25e>
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	0a9b      	lsrs	r3, r3, #10
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d009      	beq.n	8004c3a <HAL_I2C_EV_IRQHandler+0x25e>
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	089b      	lsrs	r3, r3, #2
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d103      	bne.n	8004c3a <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 febd 	bl	80059b2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c38:	e039      	b.n	8004cae <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	089b      	lsrs	r3, r3, #2
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d033      	beq.n	8004cae <HAL_I2C_EV_IRQHandler+0x2d2>
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	0a5b      	lsrs	r3, r3, #9
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d02d      	beq.n	8004cae <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 feea 	bl	8005a2c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c58:	e029      	b.n	8004cae <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	099b      	lsrs	r3, r3, #6
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00f      	beq.n	8004c86 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	0a9b      	lsrs	r3, r3, #10
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d009      	beq.n	8004c86 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	089b      	lsrs	r3, r3, #2
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d103      	bne.n	8004c86 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 fef5 	bl	8005a6e <I2C_SlaveReceive_RXNE>
 8004c84:	e014      	b.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	089b      	lsrs	r3, r3, #2
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00e      	beq.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	0a5b      	lsrs	r3, r3, #9
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d008      	beq.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 ff23 	bl	8005aea <I2C_SlaveReceive_BTF>
 8004ca4:	e004      	b.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8004ca6:	bf00      	nop
 8004ca8:	e002      	b.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004caa:	bf00      	nop
 8004cac:	e000      	b.n	8004cb0 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cae:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004cb0:	3720      	adds	r7, #32
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b08a      	sub	sp, #40	; 0x28
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cd8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	0a1b      	lsrs	r3, r3, #8
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00e      	beq.n	8004d04 <HAL_I2C_ER_IRQHandler+0x4e>
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	0a1b      	lsrs	r3, r3, #8
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d008      	beq.n	8004d04 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d02:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	0a5b      	lsrs	r3, r3, #9
 8004d08:	f003 0301 	and.w	r3, r3, #1
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00e      	beq.n	8004d2e <HAL_I2C_ER_IRQHandler+0x78>
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	0a1b      	lsrs	r3, r3, #8
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d008      	beq.n	8004d2e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1e:	f043 0302 	orr.w	r3, r3, #2
 8004d22:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004d2c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	0a9b      	lsrs	r3, r3, #10
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d03f      	beq.n	8004dba <HAL_I2C_ER_IRQHandler+0x104>
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	0a1b      	lsrs	r3, r3, #8
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d039      	beq.n	8004dba <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004d46:	7efb      	ldrb	r3, [r7, #27]
 8004d48:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d58:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004d60:	7ebb      	ldrb	r3, [r7, #26]
 8004d62:	2b20      	cmp	r3, #32
 8004d64:	d112      	bne.n	8004d8c <HAL_I2C_ER_IRQHandler+0xd6>
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10f      	bne.n	8004d8c <HAL_I2C_ER_IRQHandler+0xd6>
 8004d6c:	7cfb      	ldrb	r3, [r7, #19]
 8004d6e:	2b21      	cmp	r3, #33	; 0x21
 8004d70:	d008      	beq.n	8004d84 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004d72:	7cfb      	ldrb	r3, [r7, #19]
 8004d74:	2b29      	cmp	r3, #41	; 0x29
 8004d76:	d005      	beq.n	8004d84 <HAL_I2C_ER_IRQHandler+0xce>
 8004d78:	7cfb      	ldrb	r3, [r7, #19]
 8004d7a:	2b28      	cmp	r3, #40	; 0x28
 8004d7c:	d106      	bne.n	8004d8c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2b21      	cmp	r3, #33	; 0x21
 8004d82:	d103      	bne.n	8004d8c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f001 f847 	bl	8005e18 <I2C_Slave_AF>
 8004d8a:	e016      	b.n	8004dba <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d94:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d98:	f043 0304 	orr.w	r3, r3, #4
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d9e:	7efb      	ldrb	r3, [r7, #27]
 8004da0:	2b10      	cmp	r3, #16
 8004da2:	d002      	beq.n	8004daa <HAL_I2C_ER_IRQHandler+0xf4>
 8004da4:	7efb      	ldrb	r3, [r7, #27]
 8004da6:	2b40      	cmp	r3, #64	; 0x40
 8004da8:	d107      	bne.n	8004dba <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004db8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	0adb      	lsrs	r3, r3, #11
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00e      	beq.n	8004de4 <HAL_I2C_ER_IRQHandler+0x12e>
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	0a1b      	lsrs	r3, r3, #8
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d008      	beq.n	8004de4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd4:	f043 0308 	orr.w	r3, r3, #8
 8004dd8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004de2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d008      	beq.n	8004dfc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df0:	431a      	orrs	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f001 f87e 	bl	8005ef8 <I2C_ITError>
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	3728      	adds	r7, #40	; 0x28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	70fb      	strb	r3, [r7, #3]
 8004e60:	4613      	mov	r3, r2
 8004e62:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004eea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d150      	bne.n	8004f9c <I2C_MasterTransmit_TXE+0xc8>
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	2b21      	cmp	r3, #33	; 0x21
 8004efe:	d14d      	bne.n	8004f9c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d01d      	beq.n	8004f42 <I2C_MasterTransmit_TXE+0x6e>
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	d01a      	beq.n	8004f42 <I2C_MasterTransmit_TXE+0x6e>
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f12:	d016      	beq.n	8004f42 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f22:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2211      	movs	r2, #17
 8004f28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f7ff ff62 	bl	8004e04 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f40:	e060      	b.n	8005004 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f50:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f60:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	2b40      	cmp	r3, #64	; 0x40
 8004f7a:	d107      	bne.n	8004f8c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f7ff ff7d 	bl	8004e84 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f8a:	e03b      	b.n	8005004 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f7ff ff35 	bl	8004e04 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f9a:	e033      	b.n	8005004 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	2b21      	cmp	r3, #33	; 0x21
 8004fa0:	d005      	beq.n	8004fae <I2C_MasterTransmit_TXE+0xda>
 8004fa2:	7bbb      	ldrb	r3, [r7, #14]
 8004fa4:	2b40      	cmp	r3, #64	; 0x40
 8004fa6:	d12d      	bne.n	8005004 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b22      	cmp	r3, #34	; 0x22
 8004fac:	d12a      	bne.n	8005004 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d108      	bne.n	8004fca <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004fc8:	e01c      	b.n	8005004 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b40      	cmp	r3, #64	; 0x40
 8004fd4:	d103      	bne.n	8004fde <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f880 	bl	80050dc <I2C_MemoryTransmit_TXE_BTF>
}
 8004fdc:	e012      	b.n	8005004 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	781a      	ldrb	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	1c5a      	adds	r2, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005002:	e7ff      	b.n	8005004 <I2C_MasterTransmit_TXE+0x130>
 8005004:	bf00      	nop
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b21      	cmp	r3, #33	; 0x21
 8005024:	d156      	bne.n	80050d4 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800502a:	b29b      	uxth	r3, r3
 800502c:	2b00      	cmp	r3, #0
 800502e:	d012      	beq.n	8005056 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	781a      	ldrb	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005040:	1c5a      	adds	r2, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005054:	e03e      	b.n	80050d4 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b08      	cmp	r3, #8
 800505a:	d01d      	beq.n	8005098 <I2C_MasterTransmit_BTF+0x8c>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2b20      	cmp	r3, #32
 8005060:	d01a      	beq.n	8005098 <I2C_MasterTransmit_BTF+0x8c>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005068:	d016      	beq.n	8005098 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005078:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2211      	movs	r2, #17
 800507e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f7ff feb7 	bl	8004e04 <HAL_I2C_MasterTxCpltCallback>
}
 8005096:	e01d      	b.n	80050d4 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050a6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050b6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2220      	movs	r2, #32
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f7ff fe98 	bl	8004e04 <HAL_I2C_MasterTxCpltCallback>
}
 80050d4:	bf00      	nop
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ea:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d11d      	bne.n	8005130 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d10b      	bne.n	8005114 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005100:	b2da      	uxtb	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800510c:	1c9a      	adds	r2, r3, #2
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005112:	e06e      	b.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005118:	b29b      	uxth	r3, r3
 800511a:	121b      	asrs	r3, r3, #8
 800511c:	b2da      	uxtb	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800512e:	e060      	b.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005134:	2b01      	cmp	r3, #1
 8005136:	d10b      	bne.n	8005150 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800513c:	b2da      	uxtb	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800514e:	e050      	b.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005154:	2b02      	cmp	r3, #2
 8005156:	d14c      	bne.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005158:	7bfb      	ldrb	r3, [r7, #15]
 800515a:	2b22      	cmp	r3, #34	; 0x22
 800515c:	d108      	bne.n	8005170 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800516c:	601a      	str	r2, [r3, #0]
}
 800516e:	e040      	b.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005174:	b29b      	uxth	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d015      	beq.n	80051a6 <I2C_MemoryTransmit_TXE_BTF+0xca>
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	2b21      	cmp	r3, #33	; 0x21
 800517e:	d112      	bne.n	80051a6 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	781a      	ldrb	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29a      	uxth	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80051a4:	e025      	b.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d120      	bne.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	2b21      	cmp	r3, #33	; 0x21
 80051b4:	d11d      	bne.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80051c4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051d4:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f7ff fe49 	bl	8004e84 <HAL_I2C_MemTxCpltCallback>
}
 80051f2:	bf00      	nop
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b084      	sub	sp, #16
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b22      	cmp	r3, #34	; 0x22
 800520c:	f040 80a2 	bne.w	8005354 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2b03      	cmp	r3, #3
 800521c:	d921      	bls.n	8005262 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691a      	ldr	r2, [r3, #16]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005228:	b2d2      	uxtb	r2, r2
 800522a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800523a:	b29b      	uxth	r3, r3
 800523c:	3b01      	subs	r3, #1
 800523e:	b29a      	uxth	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b03      	cmp	r3, #3
 800524c:	f040 8082 	bne.w	8005354 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685a      	ldr	r2, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800525e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005260:	e078      	b.n	8005354 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005266:	2b02      	cmp	r3, #2
 8005268:	d074      	beq.n	8005354 <I2C_MasterReceive_RXNE+0x15a>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d002      	beq.n	8005276 <I2C_MasterReceive_RXNE+0x7c>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d16e      	bne.n	8005354 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f001 f818 	bl	80062ac <I2C_WaitOnSTOPRequestThroughIT>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d142      	bne.n	8005308 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005290:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052a0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	691a      	ldr	r2, [r3, #16]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ac:	b2d2      	uxtb	r2, r2
 80052ae:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b4:	1c5a      	adds	r2, r3, #1
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b40      	cmp	r3, #64	; 0x40
 80052da:	d10a      	bne.n	80052f2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7ff fdd4 	bl	8004e98 <HAL_I2C_MemRxCpltCallback>
}
 80052f0:	e030      	b.n	8005354 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2212      	movs	r2, #18
 80052fe:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff fd89 	bl	8004e18 <HAL_I2C_MasterRxCpltCallback>
}
 8005306:	e025      	b.n	8005354 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005316:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	691a      	ldr	r2, [r3, #16]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005322:	b2d2      	uxtb	r2, r2
 8005324:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532a:	1c5a      	adds	r2, r3, #1
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005334:	b29b      	uxth	r3, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2220      	movs	r2, #32
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7ff fdac 	bl	8004eac <HAL_I2C_ErrorCallback>
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005368:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	2b04      	cmp	r3, #4
 8005372:	d11b      	bne.n	80053ac <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005382:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538e:	b2d2      	uxtb	r2, r2
 8005390:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005396:	1c5a      	adds	r2, r3, #1
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3b01      	subs	r3, #1
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80053aa:	e0bd      	b.n	8005528 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	2b03      	cmp	r3, #3
 80053b4:	d129      	bne.n	800540a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053c4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d00a      	beq.n	80053e2 <I2C_MasterReceive_BTF+0x86>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d007      	beq.n	80053e2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fe:	b29b      	uxth	r3, r3
 8005400:	3b01      	subs	r3, #1
 8005402:	b29a      	uxth	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005408:	e08e      	b.n	8005528 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b02      	cmp	r3, #2
 8005412:	d176      	bne.n	8005502 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d002      	beq.n	8005420 <I2C_MasterReceive_BTF+0xc4>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2b10      	cmp	r3, #16
 800541e:	d108      	bne.n	8005432 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800542e:	601a      	str	r2, [r3, #0]
 8005430:	e019      	b.n	8005466 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2b04      	cmp	r3, #4
 8005436:	d002      	beq.n	800543e <I2C_MasterReceive_BTF+0xe2>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2b02      	cmp	r3, #2
 800543c:	d108      	bne.n	8005450 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	e00a      	b.n	8005466 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b10      	cmp	r3, #16
 8005454:	d007      	beq.n	8005466 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005464:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005482:	b29b      	uxth	r3, r3
 8005484:	3b01      	subs	r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691a      	ldr	r2, [r3, #16]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	b2d2      	uxtb	r2, r2
 8005498:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	1c5a      	adds	r2, r3, #1
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b29a      	uxth	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80054c0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2220      	movs	r2, #32
 80054c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b40      	cmp	r3, #64	; 0x40
 80054d4:	d10a      	bne.n	80054ec <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f7ff fcd7 	bl	8004e98 <HAL_I2C_MemRxCpltCallback>
}
 80054ea:	e01d      	b.n	8005528 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2212      	movs	r2, #18
 80054f8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7ff fc8c 	bl	8004e18 <HAL_I2C_MasterRxCpltCallback>
}
 8005500:	e012      	b.n	8005528 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550c:	b2d2      	uxtb	r2, r2
 800550e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005514:	1c5a      	adds	r2, r3, #1
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800551e:	b29b      	uxth	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	b29a      	uxth	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005528:	bf00      	nop
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b40      	cmp	r3, #64	; 0x40
 8005542:	d117      	bne.n	8005574 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005548:	2b00      	cmp	r3, #0
 800554a:	d109      	bne.n	8005560 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005550:	b2db      	uxtb	r3, r3
 8005552:	461a      	mov	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800555c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800555e:	e067      	b.n	8005630 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005564:	b2db      	uxtb	r3, r3
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	b2da      	uxtb	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	611a      	str	r2, [r3, #16]
}
 8005572:	e05d      	b.n	8005630 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800557c:	d133      	bne.n	80055e6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b21      	cmp	r3, #33	; 0x21
 8005588:	d109      	bne.n	800559e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558e:	b2db      	uxtb	r3, r3
 8005590:	461a      	mov	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800559a:	611a      	str	r2, [r3, #16]
 800559c:	e008      	b.n	80055b0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	f043 0301 	orr.w	r3, r3, #1
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d004      	beq.n	80055c2 <I2C_Master_SB+0x92>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d108      	bne.n	80055d4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d032      	beq.n	8005630 <I2C_Master_SB+0x100>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d02d      	beq.n	8005630 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055e2:	605a      	str	r2, [r3, #4]
}
 80055e4:	e024      	b.n	8005630 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10e      	bne.n	800560c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	11db      	asrs	r3, r3, #7
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	f003 0306 	and.w	r3, r3, #6
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	f063 030f 	orn	r3, r3, #15
 8005602:	b2da      	uxtb	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	611a      	str	r2, [r3, #16]
}
 800560a:	e011      	b.n	8005630 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005610:	2b01      	cmp	r3, #1
 8005612:	d10d      	bne.n	8005630 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005618:	b29b      	uxth	r3, r3
 800561a:	11db      	asrs	r3, r3, #7
 800561c:	b2db      	uxtb	r3, r3
 800561e:	f003 0306 	and.w	r3, r3, #6
 8005622:	b2db      	uxtb	r3, r3
 8005624:	f063 030e 	orn	r3, r3, #14
 8005628:	b2da      	uxtb	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	611a      	str	r2, [r3, #16]
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005648:	b2da      	uxtb	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005654:	2b00      	cmp	r3, #0
 8005656:	d004      	beq.n	8005662 <I2C_Master_ADD10+0x26>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800565e:	2b00      	cmp	r3, #0
 8005660:	d108      	bne.n	8005674 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00c      	beq.n	8005684 <I2C_Master_ADD10+0x48>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005670:	2b00      	cmp	r3, #0
 8005672:	d007      	beq.n	8005684 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005682:	605a      	str	r2, [r3, #4]
  }
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005690:	b480      	push	{r7}
 8005692:	b091      	sub	sp, #68	; 0x44
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800569e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ac:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b22      	cmp	r3, #34	; 0x22
 80056b8:	f040 8169 	bne.w	800598e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10f      	bne.n	80056e4 <I2C_Master_ADDR+0x54>
 80056c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80056c8:	2b40      	cmp	r3, #64	; 0x40
 80056ca:	d10b      	bne.n	80056e4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056cc:	2300      	movs	r3, #0
 80056ce:	633b      	str	r3, [r7, #48]	; 0x30
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	633b      	str	r3, [r7, #48]	; 0x30
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	699b      	ldr	r3, [r3, #24]
 80056de:	633b      	str	r3, [r7, #48]	; 0x30
 80056e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e2:	e160      	b.n	80059a6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d11d      	bne.n	8005728 <I2C_Master_ADDR+0x98>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80056f4:	d118      	bne.n	8005728 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056f6:	2300      	movs	r3, #0
 80056f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800570a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800571a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	651a      	str	r2, [r3, #80]	; 0x50
 8005726:	e13e      	b.n	80059a6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d113      	bne.n	800575a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005732:	2300      	movs	r3, #0
 8005734:	62bb      	str	r3, [r7, #40]	; 0x28
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	62bb      	str	r3, [r7, #40]	; 0x28
 8005746:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	e115      	b.n	8005986 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575e:	b29b      	uxth	r3, r3
 8005760:	2b01      	cmp	r3, #1
 8005762:	f040 808a 	bne.w	800587a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005768:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800576c:	d137      	bne.n	80057de <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800577c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005788:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800578c:	d113      	bne.n	80057b6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800579c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800579e:	2300      	movs	r3, #0
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	627b      	str	r3, [r7, #36]	; 0x24
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	627b      	str	r3, [r7, #36]	; 0x24
 80057b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b4:	e0e7      	b.n	8005986 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b6:	2300      	movs	r3, #0
 80057b8:	623b      	str	r3, [r7, #32]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695b      	ldr	r3, [r3, #20]
 80057c0:	623b      	str	r3, [r7, #32]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	623b      	str	r3, [r7, #32]
 80057ca:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	e0d3      	b.n	8005986 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80057de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d02e      	beq.n	8005842 <I2C_Master_ADDR+0x1b2>
 80057e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e6:	2b20      	cmp	r3, #32
 80057e8:	d02b      	beq.n	8005842 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80057ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ec:	2b12      	cmp	r3, #18
 80057ee:	d102      	bne.n	80057f6 <I2C_Master_ADDR+0x166>
 80057f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d125      	bne.n	8005842 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80057f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f8:	2b04      	cmp	r3, #4
 80057fa:	d00e      	beq.n	800581a <I2C_Master_ADDR+0x18a>
 80057fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d00b      	beq.n	800581a <I2C_Master_ADDR+0x18a>
 8005802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005804:	2b10      	cmp	r3, #16
 8005806:	d008      	beq.n	800581a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005816:	601a      	str	r2, [r3, #0]
 8005818:	e007      	b.n	800582a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005828:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800582a:	2300      	movs	r3, #0
 800582c:	61fb      	str	r3, [r7, #28]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	61fb      	str	r3, [r7, #28]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	61fb      	str	r3, [r7, #28]
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	e0a1      	b.n	8005986 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005850:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005852:	2300      	movs	r3, #0
 8005854:	61bb      	str	r3, [r7, #24]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	61bb      	str	r3, [r7, #24]
 8005866:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005876:	601a      	str	r2, [r3, #0]
 8005878:	e085      	b.n	8005986 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d14d      	bne.n	8005920 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005886:	2b04      	cmp	r3, #4
 8005888:	d016      	beq.n	80058b8 <I2C_Master_ADDR+0x228>
 800588a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588c:	2b02      	cmp	r3, #2
 800588e:	d013      	beq.n	80058b8 <I2C_Master_ADDR+0x228>
 8005890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005892:	2b10      	cmp	r3, #16
 8005894:	d010      	beq.n	80058b8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058a4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058b4:	601a      	str	r2, [r3, #0]
 80058b6:	e007      	b.n	80058c8 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058c6:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058d6:	d117      	bne.n	8005908 <I2C_Master_ADDR+0x278>
 80058d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80058de:	d00b      	beq.n	80058f8 <I2C_Master_ADDR+0x268>
 80058e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d008      	beq.n	80058f8 <I2C_Master_ADDR+0x268>
 80058e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d005      	beq.n	80058f8 <I2C_Master_ADDR+0x268>
 80058ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ee:	2b10      	cmp	r3, #16
 80058f0:	d002      	beq.n	80058f8 <I2C_Master_ADDR+0x268>
 80058f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f4:	2b20      	cmp	r3, #32
 80058f6:	d107      	bne.n	8005908 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005906:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005908:	2300      	movs	r3, #0
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	617b      	str	r3, [r7, #20]
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	e032      	b.n	8005986 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800592e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800593a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800593e:	d117      	bne.n	8005970 <I2C_Master_ADDR+0x2e0>
 8005940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005942:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005946:	d00b      	beq.n	8005960 <I2C_Master_ADDR+0x2d0>
 8005948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594a:	2b01      	cmp	r3, #1
 800594c:	d008      	beq.n	8005960 <I2C_Master_ADDR+0x2d0>
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	2b08      	cmp	r3, #8
 8005952:	d005      	beq.n	8005960 <I2C_Master_ADDR+0x2d0>
 8005954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005956:	2b10      	cmp	r3, #16
 8005958:	d002      	beq.n	8005960 <I2C_Master_ADDR+0x2d0>
 800595a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595c:	2b20      	cmp	r3, #32
 800595e:	d107      	bne.n	8005970 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800596e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005970:	2300      	movs	r3, #0
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	613b      	str	r3, [r7, #16]
 8005984:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800598c:	e00b      	b.n	80059a6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800598e:	2300      	movs	r3, #0
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	60fb      	str	r3, [r7, #12]
 80059a2:	68fb      	ldr	r3, [r7, #12]
}
 80059a4:	e7ff      	b.n	80059a6 <I2C_Master_ADDR+0x316>
 80059a6:	bf00      	nop
 80059a8:	3744      	adds	r7, #68	; 0x44
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b084      	sub	sp, #16
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d02b      	beq.n	8005a24 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	781a      	ldrb	r2, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059dc:	1c5a      	adds	r2, r3, #1
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	3b01      	subs	r3, #1
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d114      	bne.n	8005a24 <I2C_SlaveTransmit_TXE+0x72>
 80059fa:	7bfb      	ldrb	r3, [r7, #15]
 80059fc:	2b29      	cmp	r3, #41	; 0x29
 80059fe:	d111      	bne.n	8005a24 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a0e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2221      	movs	r2, #33	; 0x21
 8005a14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2228      	movs	r2, #40	; 0x28
 8005a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f7ff fa04 	bl	8004e2c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005a24:	bf00      	nop
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d011      	beq.n	8005a62 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a42:	781a      	ldrb	r2, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	1c5a      	adds	r2, r3, #1
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005a62:	bf00      	nop
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr

08005a6e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b084      	sub	sp, #16
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a7c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d02c      	beq.n	8005ae2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	691a      	ldr	r2, [r3, #16]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d114      	bne.n	8005ae2 <I2C_SlaveReceive_RXNE+0x74>
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	2b2a      	cmp	r3, #42	; 0x2a
 8005abc:	d111      	bne.n	8005ae2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005acc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2222      	movs	r2, #34	; 0x22
 8005ad2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2228      	movs	r2, #40	; 0x28
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f7ff f9af 	bl	8004e40 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005ae2:	bf00      	nop
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b083      	sub	sp, #12
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d012      	beq.n	8005b22 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	691a      	ldr	r2, [r3, #16]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b084      	sub	sp, #16
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
 8005b36:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b48:	2b28      	cmp	r3, #40	; 0x28
 8005b4a:	d127      	bne.n	8005b9c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	685a      	ldr	r2, [r3, #4]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b5a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	089b      	lsrs	r3, r3, #2
 8005b60:	f003 0301 	and.w	r3, r3, #1
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d101      	bne.n	8005b6c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	09db      	lsrs	r3, r3, #7
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d103      	bne.n	8005b80 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	81bb      	strh	r3, [r7, #12]
 8005b7e:	e002      	b.n	8005b86 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005b8e:	89ba      	ldrh	r2, [r7, #12]
 8005b90:	7bfb      	ldrb	r3, [r7, #15]
 8005b92:	4619      	mov	r1, r3
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f7ff f95d 	bl	8004e54 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005b9a:	e008      	b.n	8005bae <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0202 	mvn.w	r2, #2
 8005ba4:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005bae:	bf00      	nop
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
	...

08005bb8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005bd6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005bd8:	2300      	movs	r3, #0
 8005bda:	60bb      	str	r3, [r7, #8]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	60bb      	str	r3, [r7, #8]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0201 	orr.w	r2, r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c04:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c14:	d172      	bne.n	8005cfc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005c16:	7bfb      	ldrb	r3, [r7, #15]
 8005c18:	2b22      	cmp	r3, #34	; 0x22
 8005c1a:	d002      	beq.n	8005c22 <I2C_Slave_STOPF+0x6a>
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
 8005c1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005c20:	d135      	bne.n	8005c8e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d005      	beq.n	8005c46 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3e:	f043 0204 	orr.w	r2, r3, #4
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c54:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fe fa30 	bl	80040c0 <HAL_DMA_GetState>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d049      	beq.n	8005cfa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6a:	4a69      	ldr	r2, [pc, #420]	; (8005e10 <I2C_Slave_STOPF+0x258>)
 8005c6c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fe f878 	bl	8003d68 <HAL_DMA_Abort_IT>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d03d      	beq.n	8005cfa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c88:	4610      	mov	r0, r2
 8005c8a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c8c:	e035      	b.n	8005cfa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d005      	beq.n	8005cb2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005caa:	f043 0204 	orr.w	r2, r3, #4
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cc0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fe f9fa 	bl	80040c0 <HAL_DMA_GetState>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d014      	beq.n	8005cfc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd6:	4a4e      	ldr	r2, [pc, #312]	; (8005e10 <I2C_Slave_STOPF+0x258>)
 8005cd8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fe f842 	bl	8003d68 <HAL_DMA_Abort_IT>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d008      	beq.n	8005cfc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	4798      	blx	r3
 8005cf8:	e000      	b.n	8005cfc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005cfa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d03e      	beq.n	8005d84 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	695b      	ldr	r3, [r3, #20]
 8005d0c:	f003 0304 	and.w	r3, r3, #4
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	d112      	bne.n	8005d3a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691a      	ldr	r2, [r3, #16]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d26:	1c5a      	adds	r2, r3, #1
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	695b      	ldr	r3, [r3, #20]
 8005d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d44:	2b40      	cmp	r3, #64	; 0x40
 8005d46:	d112      	bne.n	8005d6e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	691a      	ldr	r2, [r3, #16]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d52:	b2d2      	uxtb	r2, r2
 8005d54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5a:	1c5a      	adds	r2, r3, #1
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	3b01      	subs	r3, #1
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d005      	beq.n	8005d84 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7c:	f043 0204 	orr.w	r2, r3, #4
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d003      	beq.n	8005d94 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f8b3 	bl	8005ef8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005d92:	e039      	b.n	8005e08 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b2a      	cmp	r3, #42	; 0x2a
 8005d98:	d109      	bne.n	8005dae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2228      	movs	r2, #40	; 0x28
 8005da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff f849 	bl	8004e40 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b28      	cmp	r3, #40	; 0x28
 8005db8:	d111      	bne.n	8005dde <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a15      	ldr	r2, [pc, #84]	; (8005e14 <I2C_Slave_STOPF+0x25c>)
 8005dbe:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7ff f84a 	bl	8004e70 <HAL_I2C_ListenCpltCallback>
}
 8005ddc:	e014      	b.n	8005e08 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de2:	2b22      	cmp	r3, #34	; 0x22
 8005de4:	d002      	beq.n	8005dec <I2C_Slave_STOPF+0x234>
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
 8005de8:	2b22      	cmp	r3, #34	; 0x22
 8005dea:	d10d      	bne.n	8005e08 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7ff f81c 	bl	8004e40 <HAL_I2C_SlaveRxCpltCallback>
}
 8005e08:	bf00      	nop
 8005e0a:	3710      	adds	r7, #16
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	0800615d 	.word	0x0800615d
 8005e14:	ffff0000 	.word	0xffff0000

08005e18 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e26:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d002      	beq.n	8005e3a <I2C_Slave_AF+0x22>
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b20      	cmp	r3, #32
 8005e38:	d129      	bne.n	8005e8e <I2C_Slave_AF+0x76>
 8005e3a:	7bfb      	ldrb	r3, [r7, #15]
 8005e3c:	2b28      	cmp	r3, #40	; 0x28
 8005e3e:	d126      	bne.n	8005e8e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a2c      	ldr	r2, [pc, #176]	; (8005ef4 <I2C_Slave_AF+0xdc>)
 8005e44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e54:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e5e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e6e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fe fff2 	bl	8004e70 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005e8c:	e02e      	b.n	8005eec <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	2b21      	cmp	r3, #33	; 0x21
 8005e92:	d126      	bne.n	8005ee2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a17      	ldr	r2, [pc, #92]	; (8005ef4 <I2C_Slave_AF+0xdc>)
 8005e98:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2221      	movs	r2, #33	; 0x21
 8005e9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685a      	ldr	r2, [r3, #4]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ebe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ec8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ed8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7fe ffa6 	bl	8004e2c <HAL_I2C_SlaveTxCpltCallback>
}
 8005ee0:	e004      	b.n	8005eec <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005eea:	615a      	str	r2, [r3, #20]
}
 8005eec:	bf00      	nop
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	ffff0000 	.word	0xffff0000

08005ef8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f06:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f0e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f10:	7bbb      	ldrb	r3, [r7, #14]
 8005f12:	2b10      	cmp	r3, #16
 8005f14:	d002      	beq.n	8005f1c <I2C_ITError+0x24>
 8005f16:	7bbb      	ldrb	r3, [r7, #14]
 8005f18:	2b40      	cmp	r3, #64	; 0x40
 8005f1a:	d10a      	bne.n	8005f32 <I2C_ITError+0x3a>
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
 8005f1e:	2b22      	cmp	r3, #34	; 0x22
 8005f20:	d107      	bne.n	8005f32 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f30:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f32:	7bfb      	ldrb	r3, [r7, #15]
 8005f34:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005f38:	2b28      	cmp	r3, #40	; 0x28
 8005f3a:	d107      	bne.n	8005f4c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2228      	movs	r2, #40	; 0x28
 8005f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005f4a:	e015      	b.n	8005f78 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f5a:	d00a      	beq.n	8005f72 <I2C_ITError+0x7a>
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
 8005f5e:	2b60      	cmp	r3, #96	; 0x60
 8005f60:	d007      	beq.n	8005f72 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2220      	movs	r2, #32
 8005f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f86:	d162      	bne.n	800604e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f96:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d020      	beq.n	8005fe8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005faa:	4a6a      	ldr	r2, [pc, #424]	; (8006154 <I2C_ITError+0x25c>)
 8005fac:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fd fed8 	bl	8003d68 <HAL_DMA_Abort_IT>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 8089 	beq.w	80060d2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0201 	bic.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2220      	movs	r2, #32
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	4798      	blx	r3
 8005fe6:	e074      	b.n	80060d2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fec:	4a59      	ldr	r2, [pc, #356]	; (8006154 <I2C_ITError+0x25c>)
 8005fee:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fd feb7 	bl	8003d68 <HAL_DMA_Abort_IT>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d068      	beq.n	80060d2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600a:	2b40      	cmp	r3, #64	; 0x40
 800600c:	d10b      	bne.n	8006026 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	691a      	ldr	r2, [r3, #16]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006018:	b2d2      	uxtb	r2, r2
 800601a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0201 	bic.w	r2, r2, #1
 8006034:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2220      	movs	r2, #32
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006042:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006048:	4610      	mov	r0, r2
 800604a:	4798      	blx	r3
 800604c:	e041      	b.n	80060d2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b60      	cmp	r3, #96	; 0x60
 8006058:	d125      	bne.n	80060a6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2220      	movs	r2, #32
 800605e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006072:	2b40      	cmp	r3, #64	; 0x40
 8006074:	d10b      	bne.n	800608e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	691a      	ldr	r2, [r3, #16]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	1c5a      	adds	r2, r3, #1
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f022 0201 	bic.w	r2, r2, #1
 800609c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7fe ff0e 	bl	8004ec0 <HAL_I2C_AbortCpltCallback>
 80060a4:	e015      	b.n	80060d2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	695b      	ldr	r3, [r3, #20]
 80060ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b0:	2b40      	cmp	r3, #64	; 0x40
 80060b2:	d10b      	bne.n	80060cc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	691a      	ldr	r2, [r3, #16]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f7fe feed 	bl	8004eac <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10e      	bne.n	8006100 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d109      	bne.n	8006100 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d104      	bne.n	8006100 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800610e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006116:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611c:	f003 0304 	and.w	r3, r3, #4
 8006120:	2b04      	cmp	r3, #4
 8006122:	d113      	bne.n	800614c <I2C_ITError+0x254>
 8006124:	7bfb      	ldrb	r3, [r7, #15]
 8006126:	2b28      	cmp	r3, #40	; 0x28
 8006128:	d110      	bne.n	800614c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a0a      	ldr	r2, [pc, #40]	; (8006158 <I2C_ITError+0x260>)
 800612e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2220      	movs	r2, #32
 800613a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fe fe92 	bl	8004e70 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800614c:	bf00      	nop
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	0800615d 	.word	0x0800615d
 8006158:	ffff0000 	.word	0xffff0000

0800615c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006174:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006176:	4b4b      	ldr	r3, [pc, #300]	; (80062a4 <I2C_DMAAbort+0x148>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	08db      	lsrs	r3, r3, #3
 800617c:	4a4a      	ldr	r2, [pc, #296]	; (80062a8 <I2C_DMAAbort+0x14c>)
 800617e:	fba2 2303 	umull	r2, r3, r2, r3
 8006182:	0a1a      	lsrs	r2, r3, #8
 8006184:	4613      	mov	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4413      	add	r3, r2
 800618a:	00da      	lsls	r2, r3, #3
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619a:	f043 0220 	orr.w	r2, r3, #32
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80061a2:	e00a      	b.n	80061ba <I2C_DMAAbort+0x5e>
    }
    count--;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	3b01      	subs	r3, #1
 80061a8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061b8:	d0ea      	beq.n	8006190 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c6:	2200      	movs	r2, #0
 80061c8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d6:	2200      	movs	r2, #0
 80061d8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061e8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	2200      	movs	r2, #0
 80061ee:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061fc:	2200      	movs	r2, #0
 80061fe:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620c:	2200      	movs	r2, #0
 800620e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0201 	bic.w	r2, r2, #1
 800621e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b60      	cmp	r3, #96	; 0x60
 800622a:	d10e      	bne.n	800624a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	2220      	movs	r2, #32
 8006230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	2200      	movs	r2, #0
 8006240:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006242:	6978      	ldr	r0, [r7, #20]
 8006244:	f7fe fe3c 	bl	8004ec0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006248:	e027      	b.n	800629a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800624a:	7cfb      	ldrb	r3, [r7, #19]
 800624c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006250:	2b28      	cmp	r3, #40	; 0x28
 8006252:	d117      	bne.n	8006284 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0201 	orr.w	r2, r2, #1
 8006262:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006272:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2200      	movs	r2, #0
 8006278:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	2228      	movs	r2, #40	; 0x28
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006282:	e007      	b.n	8006294 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006294:	6978      	ldr	r0, [r7, #20]
 8006296:	f7fe fe09 	bl	8004eac <HAL_I2C_ErrorCallback>
}
 800629a:	bf00      	nop
 800629c:	3718      	adds	r7, #24
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	20000018 	.word	0x20000018
 80062a8:	14f8b589 	.word	0x14f8b589

080062ac <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b085      	sub	sp, #20
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062b4:	2300      	movs	r3, #0
 80062b6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80062b8:	4b13      	ldr	r3, [pc, #76]	; (8006308 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	08db      	lsrs	r3, r3, #3
 80062be:	4a13      	ldr	r2, [pc, #76]	; (800630c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80062c0:	fba2 2303 	umull	r2, r3, r2, r3
 80062c4:	0a1a      	lsrs	r2, r3, #8
 80062c6:	4613      	mov	r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	4413      	add	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d107      	bne.n	80062ea <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062de:	f043 0220 	orr.w	r2, r3, #32
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e008      	b.n	80062fc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062f8:	d0e9      	beq.n	80062ce <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr
 8006308:	20000018 	.word	0x20000018
 800630c:	14f8b589 	.word	0x14f8b589

08006310 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800631c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006320:	d103      	bne.n	800632a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006328:	e007      	b.n	800633a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800632e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006332:	d102      	bne.n	800633a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2208      	movs	r2, #8
 8006338:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
	...

08006348 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e264      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d075      	beq.n	8006452 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006366:	4ba3      	ldr	r3, [pc, #652]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 030c 	and.w	r3, r3, #12
 800636e:	2b04      	cmp	r3, #4
 8006370:	d00c      	beq.n	800638c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006372:	4ba0      	ldr	r3, [pc, #640]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800637a:	2b08      	cmp	r3, #8
 800637c:	d112      	bne.n	80063a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800637e:	4b9d      	ldr	r3, [pc, #628]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006386:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800638a:	d10b      	bne.n	80063a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800638c:	4b99      	ldr	r3, [pc, #612]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d05b      	beq.n	8006450 <HAL_RCC_OscConfig+0x108>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d157      	bne.n	8006450 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e23f      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063ac:	d106      	bne.n	80063bc <HAL_RCC_OscConfig+0x74>
 80063ae:	4b91      	ldr	r3, [pc, #580]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a90      	ldr	r2, [pc, #576]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b8:	6013      	str	r3, [r2, #0]
 80063ba:	e01d      	b.n	80063f8 <HAL_RCC_OscConfig+0xb0>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063c4:	d10c      	bne.n	80063e0 <HAL_RCC_OscConfig+0x98>
 80063c6:	4b8b      	ldr	r3, [pc, #556]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a8a      	ldr	r2, [pc, #552]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	4b88      	ldr	r3, [pc, #544]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a87      	ldr	r2, [pc, #540]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063dc:	6013      	str	r3, [r2, #0]
 80063de:	e00b      	b.n	80063f8 <HAL_RCC_OscConfig+0xb0>
 80063e0:	4b84      	ldr	r3, [pc, #528]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a83      	ldr	r2, [pc, #524]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063ea:	6013      	str	r3, [r2, #0]
 80063ec:	4b81      	ldr	r3, [pc, #516]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a80      	ldr	r2, [pc, #512]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80063f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d013      	beq.n	8006428 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006400:	f7fd fa1e 	bl	8003840 <HAL_GetTick>
 8006404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006408:	f7fd fa1a 	bl	8003840 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b64      	cmp	r3, #100	; 0x64
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e204      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800641a:	4b76      	ldr	r3, [pc, #472]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d0f0      	beq.n	8006408 <HAL_RCC_OscConfig+0xc0>
 8006426:	e014      	b.n	8006452 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006428:	f7fd fa0a 	bl	8003840 <HAL_GetTick>
 800642c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800642e:	e008      	b.n	8006442 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006430:	f7fd fa06 	bl	8003840 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	2b64      	cmp	r3, #100	; 0x64
 800643c:	d901      	bls.n	8006442 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e1f0      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006442:	4b6c      	ldr	r3, [pc, #432]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1f0      	bne.n	8006430 <HAL_RCC_OscConfig+0xe8>
 800644e:	e000      	b.n	8006452 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d063      	beq.n	8006526 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800645e:	4b65      	ldr	r3, [pc, #404]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 030c 	and.w	r3, r3, #12
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00b      	beq.n	8006482 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800646a:	4b62      	ldr	r3, [pc, #392]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006472:	2b08      	cmp	r3, #8
 8006474:	d11c      	bne.n	80064b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006476:	4b5f      	ldr	r3, [pc, #380]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d116      	bne.n	80064b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006482:	4b5c      	ldr	r3, [pc, #368]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0302 	and.w	r3, r3, #2
 800648a:	2b00      	cmp	r3, #0
 800648c:	d005      	beq.n	800649a <HAL_RCC_OscConfig+0x152>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d001      	beq.n	800649a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e1c4      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800649a:	4b56      	ldr	r3, [pc, #344]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	00db      	lsls	r3, r3, #3
 80064a8:	4952      	ldr	r1, [pc, #328]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80064aa:	4313      	orrs	r3, r2
 80064ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ae:	e03a      	b.n	8006526 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d020      	beq.n	80064fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064b8:	4b4f      	ldr	r3, [pc, #316]	; (80065f8 <HAL_RCC_OscConfig+0x2b0>)
 80064ba:	2201      	movs	r2, #1
 80064bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064be:	f7fd f9bf 	bl	8003840 <HAL_GetTick>
 80064c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064c4:	e008      	b.n	80064d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064c6:	f7fd f9bb 	bl	8003840 <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d901      	bls.n	80064d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e1a5      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064d8:	4b46      	ldr	r3, [pc, #280]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d0f0      	beq.n	80064c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064e4:	4b43      	ldr	r3, [pc, #268]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	00db      	lsls	r3, r3, #3
 80064f2:	4940      	ldr	r1, [pc, #256]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80064f4:	4313      	orrs	r3, r2
 80064f6:	600b      	str	r3, [r1, #0]
 80064f8:	e015      	b.n	8006526 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064fa:	4b3f      	ldr	r3, [pc, #252]	; (80065f8 <HAL_RCC_OscConfig+0x2b0>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006500:	f7fd f99e 	bl	8003840 <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006506:	e008      	b.n	800651a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006508:	f7fd f99a 	bl	8003840 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d901      	bls.n	800651a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e184      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800651a:	4b36      	ldr	r3, [pc, #216]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1f0      	bne.n	8006508 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d030      	beq.n	8006594 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d016      	beq.n	8006568 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800653a:	4b30      	ldr	r3, [pc, #192]	; (80065fc <HAL_RCC_OscConfig+0x2b4>)
 800653c:	2201      	movs	r2, #1
 800653e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006540:	f7fd f97e 	bl	8003840 <HAL_GetTick>
 8006544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006546:	e008      	b.n	800655a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006548:	f7fd f97a 	bl	8003840 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b02      	cmp	r3, #2
 8006554:	d901      	bls.n	800655a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e164      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800655a:	4b26      	ldr	r3, [pc, #152]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800655c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d0f0      	beq.n	8006548 <HAL_RCC_OscConfig+0x200>
 8006566:	e015      	b.n	8006594 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006568:	4b24      	ldr	r3, [pc, #144]	; (80065fc <HAL_RCC_OscConfig+0x2b4>)
 800656a:	2200      	movs	r2, #0
 800656c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800656e:	f7fd f967 	bl	8003840 <HAL_GetTick>
 8006572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006574:	e008      	b.n	8006588 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006576:	f7fd f963 	bl	8003840 <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	2b02      	cmp	r3, #2
 8006582:	d901      	bls.n	8006588 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006584:	2303      	movs	r3, #3
 8006586:	e14d      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006588:	4b1a      	ldr	r3, [pc, #104]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 800658a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800658c:	f003 0302 	and.w	r3, r3, #2
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1f0      	bne.n	8006576 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0304 	and.w	r3, r3, #4
 800659c:	2b00      	cmp	r3, #0
 800659e:	f000 80a0 	beq.w	80066e2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065a2:	2300      	movs	r3, #0
 80065a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065a6:	4b13      	ldr	r3, [pc, #76]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10f      	bne.n	80065d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065b2:	2300      	movs	r3, #0
 80065b4:	60bb      	str	r3, [r7, #8]
 80065b6:	4b0f      	ldr	r3, [pc, #60]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80065b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ba:	4a0e      	ldr	r2, [pc, #56]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80065bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065c0:	6413      	str	r3, [r2, #64]	; 0x40
 80065c2:	4b0c      	ldr	r3, [pc, #48]	; (80065f4 <HAL_RCC_OscConfig+0x2ac>)
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065ca:	60bb      	str	r3, [r7, #8]
 80065cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065ce:	2301      	movs	r3, #1
 80065d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065d2:	4b0b      	ldr	r3, [pc, #44]	; (8006600 <HAL_RCC_OscConfig+0x2b8>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d121      	bne.n	8006622 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065de:	4b08      	ldr	r3, [pc, #32]	; (8006600 <HAL_RCC_OscConfig+0x2b8>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a07      	ldr	r2, [pc, #28]	; (8006600 <HAL_RCC_OscConfig+0x2b8>)
 80065e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065ea:	f7fd f929 	bl	8003840 <HAL_GetTick>
 80065ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065f0:	e011      	b.n	8006616 <HAL_RCC_OscConfig+0x2ce>
 80065f2:	bf00      	nop
 80065f4:	40023800 	.word	0x40023800
 80065f8:	42470000 	.word	0x42470000
 80065fc:	42470e80 	.word	0x42470e80
 8006600:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006604:	f7fd f91c 	bl	8003840 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e106      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006616:	4b85      	ldr	r3, [pc, #532]	; (800682c <HAL_RCC_OscConfig+0x4e4>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800661e:	2b00      	cmp	r3, #0
 8006620:	d0f0      	beq.n	8006604 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2b01      	cmp	r3, #1
 8006628:	d106      	bne.n	8006638 <HAL_RCC_OscConfig+0x2f0>
 800662a:	4b81      	ldr	r3, [pc, #516]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 800662c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800662e:	4a80      	ldr	r2, [pc, #512]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006630:	f043 0301 	orr.w	r3, r3, #1
 8006634:	6713      	str	r3, [r2, #112]	; 0x70
 8006636:	e01c      	b.n	8006672 <HAL_RCC_OscConfig+0x32a>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	2b05      	cmp	r3, #5
 800663e:	d10c      	bne.n	800665a <HAL_RCC_OscConfig+0x312>
 8006640:	4b7b      	ldr	r3, [pc, #492]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006644:	4a7a      	ldr	r2, [pc, #488]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006646:	f043 0304 	orr.w	r3, r3, #4
 800664a:	6713      	str	r3, [r2, #112]	; 0x70
 800664c:	4b78      	ldr	r3, [pc, #480]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 800664e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006650:	4a77      	ldr	r2, [pc, #476]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006652:	f043 0301 	orr.w	r3, r3, #1
 8006656:	6713      	str	r3, [r2, #112]	; 0x70
 8006658:	e00b      	b.n	8006672 <HAL_RCC_OscConfig+0x32a>
 800665a:	4b75      	ldr	r3, [pc, #468]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 800665c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800665e:	4a74      	ldr	r2, [pc, #464]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006660:	f023 0301 	bic.w	r3, r3, #1
 8006664:	6713      	str	r3, [r2, #112]	; 0x70
 8006666:	4b72      	ldr	r3, [pc, #456]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800666a:	4a71      	ldr	r2, [pc, #452]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 800666c:	f023 0304 	bic.w	r3, r3, #4
 8006670:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d015      	beq.n	80066a6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800667a:	f7fd f8e1 	bl	8003840 <HAL_GetTick>
 800667e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006680:	e00a      	b.n	8006698 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006682:	f7fd f8dd 	bl	8003840 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006690:	4293      	cmp	r3, r2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e0c5      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006698:	4b65      	ldr	r3, [pc, #404]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 800669a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800669c:	f003 0302 	and.w	r3, r3, #2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d0ee      	beq.n	8006682 <HAL_RCC_OscConfig+0x33a>
 80066a4:	e014      	b.n	80066d0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066a6:	f7fd f8cb 	bl	8003840 <HAL_GetTick>
 80066aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ac:	e00a      	b.n	80066c4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066ae:	f7fd f8c7 	bl	8003840 <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066bc:	4293      	cmp	r3, r2
 80066be:	d901      	bls.n	80066c4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e0af      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066c4:	4b5a      	ldr	r3, [pc, #360]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 80066c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1ee      	bne.n	80066ae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066d0:	7dfb      	ldrb	r3, [r7, #23]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d105      	bne.n	80066e2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066d6:	4b56      	ldr	r3, [pc, #344]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 80066d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066da:	4a55      	ldr	r2, [pc, #340]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 80066dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 809b 	beq.w	8006822 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066ec:	4b50      	ldr	r3, [pc, #320]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f003 030c 	and.w	r3, r3, #12
 80066f4:	2b08      	cmp	r3, #8
 80066f6:	d05c      	beq.n	80067b2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d141      	bne.n	8006784 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006700:	4b4c      	ldr	r3, [pc, #304]	; (8006834 <HAL_RCC_OscConfig+0x4ec>)
 8006702:	2200      	movs	r2, #0
 8006704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006706:	f7fd f89b 	bl	8003840 <HAL_GetTick>
 800670a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800670c:	e008      	b.n	8006720 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800670e:	f7fd f897 	bl	8003840 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d901      	bls.n	8006720 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e081      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006720:	4b43      	ldr	r3, [pc, #268]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1f0      	bne.n	800670e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	431a      	orrs	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	019b      	lsls	r3, r3, #6
 800673c:	431a      	orrs	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006742:	085b      	lsrs	r3, r3, #1
 8006744:	3b01      	subs	r3, #1
 8006746:	041b      	lsls	r3, r3, #16
 8006748:	431a      	orrs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800674e:	061b      	lsls	r3, r3, #24
 8006750:	4937      	ldr	r1, [pc, #220]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006752:	4313      	orrs	r3, r2
 8006754:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006756:	4b37      	ldr	r3, [pc, #220]	; (8006834 <HAL_RCC_OscConfig+0x4ec>)
 8006758:	2201      	movs	r2, #1
 800675a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800675c:	f7fd f870 	bl	8003840 <HAL_GetTick>
 8006760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006762:	e008      	b.n	8006776 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006764:	f7fd f86c 	bl	8003840 <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	2b02      	cmp	r3, #2
 8006770:	d901      	bls.n	8006776 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e056      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006776:	4b2e      	ldr	r3, [pc, #184]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d0f0      	beq.n	8006764 <HAL_RCC_OscConfig+0x41c>
 8006782:	e04e      	b.n	8006822 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006784:	4b2b      	ldr	r3, [pc, #172]	; (8006834 <HAL_RCC_OscConfig+0x4ec>)
 8006786:	2200      	movs	r2, #0
 8006788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800678a:	f7fd f859 	bl	8003840 <HAL_GetTick>
 800678e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006790:	e008      	b.n	80067a4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006792:	f7fd f855 	bl	8003840 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d901      	bls.n	80067a4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e03f      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067a4:	4b22      	ldr	r3, [pc, #136]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1f0      	bne.n	8006792 <HAL_RCC_OscConfig+0x44a>
 80067b0:	e037      	b.n	8006822 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	699b      	ldr	r3, [r3, #24]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e032      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067be:	4b1c      	ldr	r3, [pc, #112]	; (8006830 <HAL_RCC_OscConfig+0x4e8>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d028      	beq.n	800681e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d121      	bne.n	800681e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d11a      	bne.n	800681e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80067ee:	4013      	ands	r3, r2
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80067f4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d111      	bne.n	800681e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006804:	085b      	lsrs	r3, r3, #1
 8006806:	3b01      	subs	r3, #1
 8006808:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800680a:	429a      	cmp	r2, r3
 800680c:	d107      	bne.n	800681e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006818:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800681a:	429a      	cmp	r2, r3
 800681c:	d001      	beq.n	8006822 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e000      	b.n	8006824 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3718      	adds	r7, #24
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	40007000 	.word	0x40007000
 8006830:	40023800 	.word	0x40023800
 8006834:	42470060 	.word	0x42470060

08006838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0cc      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800684c:	4b68      	ldr	r3, [pc, #416]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0307 	and.w	r3, r3, #7
 8006854:	683a      	ldr	r2, [r7, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	d90c      	bls.n	8006874 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800685a:	4b65      	ldr	r3, [pc, #404]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 800685c:	683a      	ldr	r2, [r7, #0]
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006862:	4b63      	ldr	r3, [pc, #396]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0307 	and.w	r3, r3, #7
 800686a:	683a      	ldr	r2, [r7, #0]
 800686c:	429a      	cmp	r2, r3
 800686e:	d001      	beq.n	8006874 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e0b8      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d020      	beq.n	80068c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d005      	beq.n	8006898 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800688c:	4b59      	ldr	r3, [pc, #356]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	4a58      	ldr	r2, [pc, #352]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006892:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006896:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068a4:	4b53      	ldr	r3, [pc, #332]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	4a52      	ldr	r2, [pc, #328]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068b0:	4b50      	ldr	r3, [pc, #320]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	494d      	ldr	r1, [pc, #308]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d044      	beq.n	8006958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d107      	bne.n	80068e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d6:	4b47      	ldr	r3, [pc, #284]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d119      	bne.n	8006916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e07f      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d003      	beq.n	80068f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068f2:	2b03      	cmp	r3, #3
 80068f4:	d107      	bne.n	8006906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068f6:	4b3f      	ldr	r3, [pc, #252]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d109      	bne.n	8006916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e06f      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006906:	4b3b      	ldr	r3, [pc, #236]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e067      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006916:	4b37      	ldr	r3, [pc, #220]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f023 0203 	bic.w	r2, r3, #3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	4934      	ldr	r1, [pc, #208]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006924:	4313      	orrs	r3, r2
 8006926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006928:	f7fc ff8a 	bl	8003840 <HAL_GetTick>
 800692c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800692e:	e00a      	b.n	8006946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006930:	f7fc ff86 	bl	8003840 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	f241 3288 	movw	r2, #5000	; 0x1388
 800693e:	4293      	cmp	r3, r2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e04f      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006946:	4b2b      	ldr	r3, [pc, #172]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f003 020c 	and.w	r2, r3, #12
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	429a      	cmp	r2, r3
 8006956:	d1eb      	bne.n	8006930 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006958:	4b25      	ldr	r3, [pc, #148]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0307 	and.w	r3, r3, #7
 8006960:	683a      	ldr	r2, [r7, #0]
 8006962:	429a      	cmp	r2, r3
 8006964:	d20c      	bcs.n	8006980 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006966:	4b22      	ldr	r3, [pc, #136]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	b2d2      	uxtb	r2, r2
 800696c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800696e:	4b20      	ldr	r3, [pc, #128]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0307 	and.w	r3, r3, #7
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d001      	beq.n	8006980 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e032      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0304 	and.w	r3, r3, #4
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800698c:	4b19      	ldr	r3, [pc, #100]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	4916      	ldr	r1, [pc, #88]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 800699a:	4313      	orrs	r3, r2
 800699c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0308 	and.w	r3, r3, #8
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d009      	beq.n	80069be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069aa:	4b12      	ldr	r3, [pc, #72]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	691b      	ldr	r3, [r3, #16]
 80069b6:	00db      	lsls	r3, r3, #3
 80069b8:	490e      	ldr	r1, [pc, #56]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069be:	f000 f821 	bl	8006a04 <HAL_RCC_GetSysClockFreq>
 80069c2:	4602      	mov	r2, r0
 80069c4:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	091b      	lsrs	r3, r3, #4
 80069ca:	f003 030f 	and.w	r3, r3, #15
 80069ce:	490a      	ldr	r1, [pc, #40]	; (80069f8 <HAL_RCC_ClockConfig+0x1c0>)
 80069d0:	5ccb      	ldrb	r3, [r1, r3]
 80069d2:	fa22 f303 	lsr.w	r3, r2, r3
 80069d6:	4a09      	ldr	r2, [pc, #36]	; (80069fc <HAL_RCC_ClockConfig+0x1c4>)
 80069d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069da:	4b09      	ldr	r3, [pc, #36]	; (8006a00 <HAL_RCC_ClockConfig+0x1c8>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fc feea 	bl	80037b8 <HAL_InitTick>

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	40023c00 	.word	0x40023c00
 80069f4:	40023800 	.word	0x40023800
 80069f8:	080090e0 	.word	0x080090e0
 80069fc:	20000018 	.word	0x20000018
 8006a00:	2000001c 	.word	0x2000001c

08006a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006a08:	b084      	sub	sp, #16
 8006a0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	607b      	str	r3, [r7, #4]
 8006a10:	2300      	movs	r3, #0
 8006a12:	60fb      	str	r3, [r7, #12]
 8006a14:	2300      	movs	r3, #0
 8006a16:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a1c:	4b67      	ldr	r3, [pc, #412]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f003 030c 	and.w	r3, r3, #12
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	d00d      	beq.n	8006a44 <HAL_RCC_GetSysClockFreq+0x40>
 8006a28:	2b08      	cmp	r3, #8
 8006a2a:	f200 80bd 	bhi.w	8006ba8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d002      	beq.n	8006a38 <HAL_RCC_GetSysClockFreq+0x34>
 8006a32:	2b04      	cmp	r3, #4
 8006a34:	d003      	beq.n	8006a3e <HAL_RCC_GetSysClockFreq+0x3a>
 8006a36:	e0b7      	b.n	8006ba8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a38:	4b61      	ldr	r3, [pc, #388]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006a3a:	60bb      	str	r3, [r7, #8]
       break;
 8006a3c:	e0b7      	b.n	8006bae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a3e:	4b61      	ldr	r3, [pc, #388]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006a40:	60bb      	str	r3, [r7, #8]
      break;
 8006a42:	e0b4      	b.n	8006bae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a44:	4b5d      	ldr	r3, [pc, #372]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a4e:	4b5b      	ldr	r3, [pc, #364]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d04d      	beq.n	8006af6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a5a:	4b58      	ldr	r3, [pc, #352]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	099b      	lsrs	r3, r3, #6
 8006a60:	461a      	mov	r2, r3
 8006a62:	f04f 0300 	mov.w	r3, #0
 8006a66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006a6a:	f04f 0100 	mov.w	r1, #0
 8006a6e:	ea02 0800 	and.w	r8, r2, r0
 8006a72:	ea03 0901 	and.w	r9, r3, r1
 8006a76:	4640      	mov	r0, r8
 8006a78:	4649      	mov	r1, r9
 8006a7a:	f04f 0200 	mov.w	r2, #0
 8006a7e:	f04f 0300 	mov.w	r3, #0
 8006a82:	014b      	lsls	r3, r1, #5
 8006a84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006a88:	0142      	lsls	r2, r0, #5
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	ebb0 0008 	subs.w	r0, r0, r8
 8006a92:	eb61 0109 	sbc.w	r1, r1, r9
 8006a96:	f04f 0200 	mov.w	r2, #0
 8006a9a:	f04f 0300 	mov.w	r3, #0
 8006a9e:	018b      	lsls	r3, r1, #6
 8006aa0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006aa4:	0182      	lsls	r2, r0, #6
 8006aa6:	1a12      	subs	r2, r2, r0
 8006aa8:	eb63 0301 	sbc.w	r3, r3, r1
 8006aac:	f04f 0000 	mov.w	r0, #0
 8006ab0:	f04f 0100 	mov.w	r1, #0
 8006ab4:	00d9      	lsls	r1, r3, #3
 8006ab6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006aba:	00d0      	lsls	r0, r2, #3
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	eb12 0208 	adds.w	r2, r2, r8
 8006ac4:	eb43 0309 	adc.w	r3, r3, r9
 8006ac8:	f04f 0000 	mov.w	r0, #0
 8006acc:	f04f 0100 	mov.w	r1, #0
 8006ad0:	0259      	lsls	r1, r3, #9
 8006ad2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006ad6:	0250      	lsls	r0, r2, #9
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4610      	mov	r0, r2
 8006ade:	4619      	mov	r1, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f04f 0300 	mov.w	r3, #0
 8006ae8:	f7fa f960 	bl	8000dac <__aeabi_uldivmod>
 8006aec:	4602      	mov	r2, r0
 8006aee:	460b      	mov	r3, r1
 8006af0:	4613      	mov	r3, r2
 8006af2:	60fb      	str	r3, [r7, #12]
 8006af4:	e04a      	b.n	8006b8c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006af6:	4b31      	ldr	r3, [pc, #196]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	099b      	lsrs	r3, r3, #6
 8006afc:	461a      	mov	r2, r3
 8006afe:	f04f 0300 	mov.w	r3, #0
 8006b02:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006b06:	f04f 0100 	mov.w	r1, #0
 8006b0a:	ea02 0400 	and.w	r4, r2, r0
 8006b0e:	ea03 0501 	and.w	r5, r3, r1
 8006b12:	4620      	mov	r0, r4
 8006b14:	4629      	mov	r1, r5
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	f04f 0300 	mov.w	r3, #0
 8006b1e:	014b      	lsls	r3, r1, #5
 8006b20:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006b24:	0142      	lsls	r2, r0, #5
 8006b26:	4610      	mov	r0, r2
 8006b28:	4619      	mov	r1, r3
 8006b2a:	1b00      	subs	r0, r0, r4
 8006b2c:	eb61 0105 	sbc.w	r1, r1, r5
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	018b      	lsls	r3, r1, #6
 8006b3a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006b3e:	0182      	lsls	r2, r0, #6
 8006b40:	1a12      	subs	r2, r2, r0
 8006b42:	eb63 0301 	sbc.w	r3, r3, r1
 8006b46:	f04f 0000 	mov.w	r0, #0
 8006b4a:	f04f 0100 	mov.w	r1, #0
 8006b4e:	00d9      	lsls	r1, r3, #3
 8006b50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006b54:	00d0      	lsls	r0, r2, #3
 8006b56:	4602      	mov	r2, r0
 8006b58:	460b      	mov	r3, r1
 8006b5a:	1912      	adds	r2, r2, r4
 8006b5c:	eb45 0303 	adc.w	r3, r5, r3
 8006b60:	f04f 0000 	mov.w	r0, #0
 8006b64:	f04f 0100 	mov.w	r1, #0
 8006b68:	0299      	lsls	r1, r3, #10
 8006b6a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006b6e:	0290      	lsls	r0, r2, #10
 8006b70:	4602      	mov	r2, r0
 8006b72:	460b      	mov	r3, r1
 8006b74:	4610      	mov	r0, r2
 8006b76:	4619      	mov	r1, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	f7fa f914 	bl	8000dac <__aeabi_uldivmod>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	4613      	mov	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b8c:	4b0b      	ldr	r3, [pc, #44]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	0c1b      	lsrs	r3, r3, #16
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	3301      	adds	r3, #1
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba4:	60bb      	str	r3, [r7, #8]
      break;
 8006ba6:	e002      	b.n	8006bae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ba8:	4b05      	ldr	r3, [pc, #20]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006baa:	60bb      	str	r3, [r7, #8]
      break;
 8006bac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bae:	68bb      	ldr	r3, [r7, #8]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006bba:	bf00      	nop
 8006bbc:	40023800 	.word	0x40023800
 8006bc0:	00f42400 	.word	0x00f42400
 8006bc4:	007a1200 	.word	0x007a1200

08006bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bcc:	4b03      	ldr	r3, [pc, #12]	; (8006bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8006bce:	681b      	ldr	r3, [r3, #0]
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	20000018 	.word	0x20000018

08006be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006be4:	f7ff fff0 	bl	8006bc8 <HAL_RCC_GetHCLKFreq>
 8006be8:	4602      	mov	r2, r0
 8006bea:	4b05      	ldr	r3, [pc, #20]	; (8006c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	0a9b      	lsrs	r3, r3, #10
 8006bf0:	f003 0307 	and.w	r3, r3, #7
 8006bf4:	4903      	ldr	r1, [pc, #12]	; (8006c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bf6:	5ccb      	ldrb	r3, [r1, r3]
 8006bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	40023800 	.word	0x40023800
 8006c04:	080090f0 	.word	0x080090f0

08006c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c0c:	f7ff ffdc 	bl	8006bc8 <HAL_RCC_GetHCLKFreq>
 8006c10:	4602      	mov	r2, r0
 8006c12:	4b05      	ldr	r3, [pc, #20]	; (8006c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	0b5b      	lsrs	r3, r3, #13
 8006c18:	f003 0307 	and.w	r3, r3, #7
 8006c1c:	4903      	ldr	r1, [pc, #12]	; (8006c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c1e:	5ccb      	ldrb	r3, [r1, r3]
 8006c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	40023800 	.word	0x40023800
 8006c2c:	080090f0 	.word	0x080090f0

08006c30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d101      	bne.n	8006c42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e041      	b.n	8006cc6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d106      	bne.n	8006c5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7fc fb84 	bl	8003364 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	4610      	mov	r0, r2
 8006c70:	f000 fdda 	bl	8007828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3708      	adds	r7, #8
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
	...

08006cd0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d001      	beq.n	8006ce8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e03c      	b.n	8006d62 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a1e      	ldr	r2, [pc, #120]	; (8006d70 <HAL_TIM_Base_Start+0xa0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d018      	beq.n	8006d2c <HAL_TIM_Base_Start+0x5c>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d02:	d013      	beq.n	8006d2c <HAL_TIM_Base_Start+0x5c>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a1a      	ldr	r2, [pc, #104]	; (8006d74 <HAL_TIM_Base_Start+0xa4>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d00e      	beq.n	8006d2c <HAL_TIM_Base_Start+0x5c>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a19      	ldr	r2, [pc, #100]	; (8006d78 <HAL_TIM_Base_Start+0xa8>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d009      	beq.n	8006d2c <HAL_TIM_Base_Start+0x5c>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a17      	ldr	r2, [pc, #92]	; (8006d7c <HAL_TIM_Base_Start+0xac>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d004      	beq.n	8006d2c <HAL_TIM_Base_Start+0x5c>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a16      	ldr	r2, [pc, #88]	; (8006d80 <HAL_TIM_Base_Start+0xb0>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d111      	bne.n	8006d50 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 0307 	and.w	r3, r3, #7
 8006d36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2b06      	cmp	r3, #6
 8006d3c:	d010      	beq.n	8006d60 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f042 0201 	orr.w	r2, r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d4e:	e007      	b.n	8006d60 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f042 0201 	orr.w	r2, r2, #1
 8006d5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40010000 	.word	0x40010000
 8006d74:	40000400 	.word	0x40000400
 8006d78:	40000800 	.word	0x40000800
 8006d7c:	40000c00 	.word	0x40000c00
 8006d80:	40014000 	.word	0x40014000

08006d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d001      	beq.n	8006d9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e044      	b.n	8006e26 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68da      	ldr	r2, [r3, #12]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 0201 	orr.w	r2, r2, #1
 8006db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a1e      	ldr	r2, [pc, #120]	; (8006e34 <HAL_TIM_Base_Start_IT+0xb0>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d018      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x6c>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc6:	d013      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x6c>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a1a      	ldr	r2, [pc, #104]	; (8006e38 <HAL_TIM_Base_Start_IT+0xb4>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00e      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x6c>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a19      	ldr	r2, [pc, #100]	; (8006e3c <HAL_TIM_Base_Start_IT+0xb8>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d009      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x6c>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a17      	ldr	r2, [pc, #92]	; (8006e40 <HAL_TIM_Base_Start_IT+0xbc>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d004      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x6c>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a16      	ldr	r2, [pc, #88]	; (8006e44 <HAL_TIM_Base_Start_IT+0xc0>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d111      	bne.n	8006e14 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2b06      	cmp	r3, #6
 8006e00:	d010      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f042 0201 	orr.w	r2, r2, #1
 8006e10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e12:	e007      	b.n	8006e24 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f042 0201 	orr.w	r2, r2, #1
 8006e22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	40010000 	.word	0x40010000
 8006e38:	40000400 	.word	0x40000400
 8006e3c:	40000800 	.word	0x40000800
 8006e40:	40000c00 	.word	0x40000c00
 8006e44:	40014000 	.word	0x40014000

08006e48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d101      	bne.n	8006e5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e041      	b.n	8006ede <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d106      	bne.n	8006e74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f839 	bl	8006ee6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4619      	mov	r1, r3
 8006e86:	4610      	mov	r0, r2
 8006e88:	f000 fcce 	bl	8007828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b083      	sub	sp, #12
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006eee:	bf00      	nop
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
	...

08006efc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d109      	bne.n	8006f20 <HAL_TIM_PWM_Start+0x24>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	bf14      	ite	ne
 8006f18:	2301      	movne	r3, #1
 8006f1a:	2300      	moveq	r3, #0
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	e022      	b.n	8006f66 <HAL_TIM_PWM_Start+0x6a>
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	d109      	bne.n	8006f3a <HAL_TIM_PWM_Start+0x3e>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	bf14      	ite	ne
 8006f32:	2301      	movne	r3, #1
 8006f34:	2300      	moveq	r3, #0
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	e015      	b.n	8006f66 <HAL_TIM_PWM_Start+0x6a>
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	2b08      	cmp	r3, #8
 8006f3e:	d109      	bne.n	8006f54 <HAL_TIM_PWM_Start+0x58>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	bf14      	ite	ne
 8006f4c:	2301      	movne	r3, #1
 8006f4e:	2300      	moveq	r3, #0
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	e008      	b.n	8006f66 <HAL_TIM_PWM_Start+0x6a>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	bf14      	ite	ne
 8006f60:	2301      	movne	r3, #1
 8006f62:	2300      	moveq	r3, #0
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e068      	b.n	8007040 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d104      	bne.n	8006f7e <HAL_TIM_PWM_Start+0x82>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2202      	movs	r2, #2
 8006f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f7c:	e013      	b.n	8006fa6 <HAL_TIM_PWM_Start+0xaa>
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	d104      	bne.n	8006f8e <HAL_TIM_PWM_Start+0x92>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2202      	movs	r2, #2
 8006f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f8c:	e00b      	b.n	8006fa6 <HAL_TIM_PWM_Start+0xaa>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d104      	bne.n	8006f9e <HAL_TIM_PWM_Start+0xa2>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f9c:	e003      	b.n	8006fa6 <HAL_TIM_PWM_Start+0xaa>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2201      	movs	r2, #1
 8006fac:	6839      	ldr	r1, [r7, #0]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f000 fee0 	bl	8007d74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a23      	ldr	r2, [pc, #140]	; (8007048 <HAL_TIM_PWM_Start+0x14c>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d107      	bne.n	8006fce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fcc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a1d      	ldr	r2, [pc, #116]	; (8007048 <HAL_TIM_PWM_Start+0x14c>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d018      	beq.n	800700a <HAL_TIM_PWM_Start+0x10e>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fe0:	d013      	beq.n	800700a <HAL_TIM_PWM_Start+0x10e>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a19      	ldr	r2, [pc, #100]	; (800704c <HAL_TIM_PWM_Start+0x150>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d00e      	beq.n	800700a <HAL_TIM_PWM_Start+0x10e>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a17      	ldr	r2, [pc, #92]	; (8007050 <HAL_TIM_PWM_Start+0x154>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d009      	beq.n	800700a <HAL_TIM_PWM_Start+0x10e>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a16      	ldr	r2, [pc, #88]	; (8007054 <HAL_TIM_PWM_Start+0x158>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d004      	beq.n	800700a <HAL_TIM_PWM_Start+0x10e>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a14      	ldr	r2, [pc, #80]	; (8007058 <HAL_TIM_PWM_Start+0x15c>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d111      	bne.n	800702e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0307 	and.w	r3, r3, #7
 8007014:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2b06      	cmp	r3, #6
 800701a:	d010      	beq.n	800703e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f042 0201 	orr.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800702c:	e007      	b.n	800703e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f042 0201 	orr.w	r2, r2, #1
 800703c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	40010000 	.word	0x40010000
 800704c:	40000400 	.word	0x40000400
 8007050:	40000800 	.word	0x40000800
 8007054:	40000c00 	.word	0x40000c00
 8007058:	40014000 	.word	0x40014000

0800705c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e097      	b.n	80071a0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b00      	cmp	r3, #0
 800707a:	d106      	bne.n	800708a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7fc f925 	bl	80032d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2202      	movs	r2, #2
 800708e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070a0:	f023 0307 	bic.w	r3, r3, #7
 80070a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	3304      	adds	r3, #4
 80070ae:	4619      	mov	r1, r3
 80070b0:	4610      	mov	r0, r2
 80070b2:	f000 fbb9 	bl	8007828 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	6a1b      	ldr	r3, [r3, #32]
 80070cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070de:	f023 0303 	bic.w	r3, r3, #3
 80070e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	021b      	lsls	r3, r3, #8
 80070ee:	4313      	orrs	r3, r2
 80070f0:	693a      	ldr	r2, [r7, #16]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80070fc:	f023 030c 	bic.w	r3, r3, #12
 8007100:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007108:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800710c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	68da      	ldr	r2, [r3, #12]
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	4313      	orrs	r3, r2
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	4313      	orrs	r3, r2
 800711e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	011a      	lsls	r2, r3, #4
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	6a1b      	ldr	r3, [r3, #32]
 800712a:	031b      	lsls	r3, r3, #12
 800712c:	4313      	orrs	r3, r2
 800712e:	693a      	ldr	r2, [r7, #16]
 8007130:	4313      	orrs	r3, r2
 8007132:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800713a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007142:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685a      	ldr	r2, [r3, #4]
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	011b      	lsls	r3, r3, #4
 800714e:	4313      	orrs	r3, r2
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	4313      	orrs	r3, r2
 8007154:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2201      	movs	r2, #1
 800719a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3718      	adds	r7, #24
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80071c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80071c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80071d0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d110      	bne.n	80071fa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d102      	bne.n	80071e4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80071de:	7b7b      	ldrb	r3, [r7, #13]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d001      	beq.n	80071e8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e069      	b.n	80072bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2202      	movs	r2, #2
 80071f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071f8:	e031      	b.n	800725e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	2b04      	cmp	r3, #4
 80071fe:	d110      	bne.n	8007222 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007200:	7bbb      	ldrb	r3, [r7, #14]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d102      	bne.n	800720c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007206:	7b3b      	ldrb	r3, [r7, #12]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d001      	beq.n	8007210 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e055      	b.n	80072bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2202      	movs	r2, #2
 800721c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007220:	e01d      	b.n	800725e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007222:	7bfb      	ldrb	r3, [r7, #15]
 8007224:	2b01      	cmp	r3, #1
 8007226:	d108      	bne.n	800723a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007228:	7bbb      	ldrb	r3, [r7, #14]
 800722a:	2b01      	cmp	r3, #1
 800722c:	d105      	bne.n	800723a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800722e:	7b7b      	ldrb	r3, [r7, #13]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d102      	bne.n	800723a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007234:	7b3b      	ldrb	r3, [r7, #12]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d001      	beq.n	800723e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e03e      	b.n	80072bc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2202      	movs	r2, #2
 8007242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2202      	movs	r2, #2
 800724a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2202      	movs	r2, #2
 8007252:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2202      	movs	r2, #2
 800725a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <HAL_TIM_Encoder_Start+0xc4>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b04      	cmp	r3, #4
 8007268:	d008      	beq.n	800727c <HAL_TIM_Encoder_Start+0xd4>
 800726a:	e00f      	b.n	800728c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2201      	movs	r2, #1
 8007272:	2100      	movs	r1, #0
 8007274:	4618      	mov	r0, r3
 8007276:	f000 fd7d 	bl	8007d74 <TIM_CCxChannelCmd>
      break;
 800727a:	e016      	b.n	80072aa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2201      	movs	r2, #1
 8007282:	2104      	movs	r1, #4
 8007284:	4618      	mov	r0, r3
 8007286:	f000 fd75 	bl	8007d74 <TIM_CCxChannelCmd>
      break;
 800728a:	e00e      	b.n	80072aa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2201      	movs	r2, #1
 8007292:	2100      	movs	r1, #0
 8007294:	4618      	mov	r0, r3
 8007296:	f000 fd6d 	bl	8007d74 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2201      	movs	r2, #1
 80072a0:	2104      	movs	r1, #4
 80072a2:	4618      	mov	r0, r3
 80072a4:	f000 fd66 	bl	8007d74 <TIM_CCxChannelCmd>
      break;
 80072a8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f042 0201 	orr.w	r2, r2, #1
 80072b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f003 0302 	and.w	r3, r3, #2
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d122      	bne.n	8007320 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f003 0302 	and.w	r3, r3, #2
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d11b      	bne.n	8007320 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f06f 0202 	mvn.w	r2, #2
 80072f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	f003 0303 	and.w	r3, r3, #3
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fa70 	bl	80077ec <HAL_TIM_IC_CaptureCallback>
 800730c:	e005      	b.n	800731a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fa62 	bl	80077d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 fa73 	bl	8007800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	f003 0304 	and.w	r3, r3, #4
 800732a:	2b04      	cmp	r3, #4
 800732c:	d122      	bne.n	8007374 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b04      	cmp	r3, #4
 800733a:	d11b      	bne.n	8007374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f06f 0204 	mvn.w	r2, #4
 8007344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2202      	movs	r2, #2
 800734a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fa46 	bl	80077ec <HAL_TIM_IC_CaptureCallback>
 8007360:	e005      	b.n	800736e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fa38 	bl	80077d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 fa49 	bl	8007800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	f003 0308 	and.w	r3, r3, #8
 800737e:	2b08      	cmp	r3, #8
 8007380:	d122      	bne.n	80073c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	f003 0308 	and.w	r3, r3, #8
 800738c:	2b08      	cmp	r3, #8
 800738e:	d11b      	bne.n	80073c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f06f 0208 	mvn.w	r2, #8
 8007398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2204      	movs	r2, #4
 800739e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	69db      	ldr	r3, [r3, #28]
 80073a6:	f003 0303 	and.w	r3, r3, #3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d003      	beq.n	80073b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fa1c 	bl	80077ec <HAL_TIM_IC_CaptureCallback>
 80073b4:	e005      	b.n	80073c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fa0e 	bl	80077d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fa1f 	bl	8007800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	f003 0310 	and.w	r3, r3, #16
 80073d2:	2b10      	cmp	r3, #16
 80073d4:	d122      	bne.n	800741c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	f003 0310 	and.w	r3, r3, #16
 80073e0:	2b10      	cmp	r3, #16
 80073e2:	d11b      	bne.n	800741c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f06f 0210 	mvn.w	r2, #16
 80073ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2208      	movs	r2, #8
 80073f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	69db      	ldr	r3, [r3, #28]
 80073fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d003      	beq.n	800740a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f9f2 	bl	80077ec <HAL_TIM_IC_CaptureCallback>
 8007408:	e005      	b.n	8007416 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f9e4 	bl	80077d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f9f5 	bl	8007800 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b01      	cmp	r3, #1
 8007428:	d10e      	bne.n	8007448 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	f003 0301 	and.w	r3, r3, #1
 8007434:	2b01      	cmp	r3, #1
 8007436:	d107      	bne.n	8007448 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f06f 0201 	mvn.w	r2, #1
 8007440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7fa fb18 	bl	8001a78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007452:	2b80      	cmp	r3, #128	; 0x80
 8007454:	d10e      	bne.n	8007474 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007460:	2b80      	cmp	r3, #128	; 0x80
 8007462:	d107      	bne.n	8007474 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800746c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 fd1e 	bl	8007eb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800747e:	2b40      	cmp	r3, #64	; 0x40
 8007480:	d10e      	bne.n	80074a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748c:	2b40      	cmp	r3, #64	; 0x40
 800748e:	d107      	bne.n	80074a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f9ba 	bl	8007814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	f003 0320 	and.w	r3, r3, #32
 80074aa:	2b20      	cmp	r3, #32
 80074ac:	d10e      	bne.n	80074cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f003 0320 	and.w	r3, r3, #32
 80074b8:	2b20      	cmp	r3, #32
 80074ba:	d107      	bne.n	80074cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f06f 0220 	mvn.w	r2, #32
 80074c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 fce8 	bl	8007e9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074cc:	bf00      	nop
 80074ce:	3708      	adds	r7, #8
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e0ac      	b.n	8007648 <HAL_TIM_PWM_ConfigChannel+0x174>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	f200 809f 	bhi.w	800763c <HAL_TIM_PWM_ConfigChannel+0x168>
 80074fe:	a201      	add	r2, pc, #4	; (adr r2, 8007504 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007504:	08007539 	.word	0x08007539
 8007508:	0800763d 	.word	0x0800763d
 800750c:	0800763d 	.word	0x0800763d
 8007510:	0800763d 	.word	0x0800763d
 8007514:	08007579 	.word	0x08007579
 8007518:	0800763d 	.word	0x0800763d
 800751c:	0800763d 	.word	0x0800763d
 8007520:	0800763d 	.word	0x0800763d
 8007524:	080075bb 	.word	0x080075bb
 8007528:	0800763d 	.word	0x0800763d
 800752c:	0800763d 	.word	0x0800763d
 8007530:	0800763d 	.word	0x0800763d
 8007534:	080075fb 	.word	0x080075fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68b9      	ldr	r1, [r7, #8]
 800753e:	4618      	mov	r0, r3
 8007540:	f000 f9f2 	bl	8007928 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	699a      	ldr	r2, [r3, #24]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f042 0208 	orr.w	r2, r2, #8
 8007552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	699a      	ldr	r2, [r3, #24]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0204 	bic.w	r2, r2, #4
 8007562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6999      	ldr	r1, [r3, #24]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	691a      	ldr	r2, [r3, #16]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	619a      	str	r2, [r3, #24]
      break;
 8007576:	e062      	b.n	800763e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68b9      	ldr	r1, [r7, #8]
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fa38 	bl	80079f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	699a      	ldr	r2, [r3, #24]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	699a      	ldr	r2, [r3, #24]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6999      	ldr	r1, [r3, #24]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	021a      	lsls	r2, r3, #8
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	619a      	str	r2, [r3, #24]
      break;
 80075b8:	e041      	b.n	800763e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68b9      	ldr	r1, [r7, #8]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 fa83 	bl	8007acc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f042 0208 	orr.w	r2, r2, #8
 80075d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	69da      	ldr	r2, [r3, #28]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 0204 	bic.w	r2, r2, #4
 80075e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69d9      	ldr	r1, [r3, #28]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	691a      	ldr	r2, [r3, #16]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	61da      	str	r2, [r3, #28]
      break;
 80075f8:	e021      	b.n	800763e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68b9      	ldr	r1, [r7, #8]
 8007600:	4618      	mov	r0, r3
 8007602:	f000 facd 	bl	8007ba0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	69da      	ldr	r2, [r3, #28]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	69da      	ldr	r2, [r3, #28]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69d9      	ldr	r1, [r3, #28]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	021a      	lsls	r2, r3, #8
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	61da      	str	r2, [r3, #28]
      break;
 800763a:	e000      	b.n	800763e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800763c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007660:	2b01      	cmp	r3, #1
 8007662:	d101      	bne.n	8007668 <HAL_TIM_ConfigClockSource+0x18>
 8007664:	2302      	movs	r3, #2
 8007666:	e0b3      	b.n	80077d0 <HAL_TIM_ConfigClockSource+0x180>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2202      	movs	r2, #2
 8007674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007686:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800768e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076a0:	d03e      	beq.n	8007720 <HAL_TIM_ConfigClockSource+0xd0>
 80076a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076a6:	f200 8087 	bhi.w	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ae:	f000 8085 	beq.w	80077bc <HAL_TIM_ConfigClockSource+0x16c>
 80076b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076b6:	d87f      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076b8:	2b70      	cmp	r3, #112	; 0x70
 80076ba:	d01a      	beq.n	80076f2 <HAL_TIM_ConfigClockSource+0xa2>
 80076bc:	2b70      	cmp	r3, #112	; 0x70
 80076be:	d87b      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076c0:	2b60      	cmp	r3, #96	; 0x60
 80076c2:	d050      	beq.n	8007766 <HAL_TIM_ConfigClockSource+0x116>
 80076c4:	2b60      	cmp	r3, #96	; 0x60
 80076c6:	d877      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076c8:	2b50      	cmp	r3, #80	; 0x50
 80076ca:	d03c      	beq.n	8007746 <HAL_TIM_ConfigClockSource+0xf6>
 80076cc:	2b50      	cmp	r3, #80	; 0x50
 80076ce:	d873      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076d0:	2b40      	cmp	r3, #64	; 0x40
 80076d2:	d058      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0x136>
 80076d4:	2b40      	cmp	r3, #64	; 0x40
 80076d6:	d86f      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076d8:	2b30      	cmp	r3, #48	; 0x30
 80076da:	d064      	beq.n	80077a6 <HAL_TIM_ConfigClockSource+0x156>
 80076dc:	2b30      	cmp	r3, #48	; 0x30
 80076de:	d86b      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076e0:	2b20      	cmp	r3, #32
 80076e2:	d060      	beq.n	80077a6 <HAL_TIM_ConfigClockSource+0x156>
 80076e4:	2b20      	cmp	r3, #32
 80076e6:	d867      	bhi.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d05c      	beq.n	80077a6 <HAL_TIM_ConfigClockSource+0x156>
 80076ec:	2b10      	cmp	r3, #16
 80076ee:	d05a      	beq.n	80077a6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80076f0:	e062      	b.n	80077b8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6818      	ldr	r0, [r3, #0]
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	6899      	ldr	r1, [r3, #8]
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	685a      	ldr	r2, [r3, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	f000 fb17 	bl	8007d34 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007714:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	68fa      	ldr	r2, [r7, #12]
 800771c:	609a      	str	r2, [r3, #8]
      break;
 800771e:	e04e      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	6899      	ldr	r1, [r3, #8]
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	f000 fb00 	bl	8007d34 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	689a      	ldr	r2, [r3, #8]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007742:	609a      	str	r2, [r3, #8]
      break;
 8007744:	e03b      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	6859      	ldr	r1, [r3, #4]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	461a      	mov	r2, r3
 8007754:	f000 fa74 	bl	8007c40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2150      	movs	r1, #80	; 0x50
 800775e:	4618      	mov	r0, r3
 8007760:	f000 facd 	bl	8007cfe <TIM_ITRx_SetConfig>
      break;
 8007764:	e02b      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6818      	ldr	r0, [r3, #0]
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	6859      	ldr	r1, [r3, #4]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	461a      	mov	r2, r3
 8007774:	f000 fa93 	bl	8007c9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2160      	movs	r1, #96	; 0x60
 800777e:	4618      	mov	r0, r3
 8007780:	f000 fabd 	bl	8007cfe <TIM_ITRx_SetConfig>
      break;
 8007784:	e01b      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6818      	ldr	r0, [r3, #0]
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	6859      	ldr	r1, [r3, #4]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	461a      	mov	r2, r3
 8007794:	f000 fa54 	bl	8007c40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2140      	movs	r1, #64	; 0x40
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 faad 	bl	8007cfe <TIM_ITRx_SetConfig>
      break;
 80077a4:	e00b      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4619      	mov	r1, r3
 80077b0:	4610      	mov	r0, r2
 80077b2:	f000 faa4 	bl	8007cfe <TIM_ITRx_SetConfig>
        break;
 80077b6:	e002      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80077b8:	bf00      	nop
 80077ba:	e000      	b.n	80077be <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80077bc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3710      	adds	r7, #16
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a34      	ldr	r2, [pc, #208]	; (800790c <TIM_Base_SetConfig+0xe4>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d00f      	beq.n	8007860 <TIM_Base_SetConfig+0x38>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007846:	d00b      	beq.n	8007860 <TIM_Base_SetConfig+0x38>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a31      	ldr	r2, [pc, #196]	; (8007910 <TIM_Base_SetConfig+0xe8>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d007      	beq.n	8007860 <TIM_Base_SetConfig+0x38>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a30      	ldr	r2, [pc, #192]	; (8007914 <TIM_Base_SetConfig+0xec>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d003      	beq.n	8007860 <TIM_Base_SetConfig+0x38>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a2f      	ldr	r2, [pc, #188]	; (8007918 <TIM_Base_SetConfig+0xf0>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d108      	bne.n	8007872 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4313      	orrs	r3, r2
 8007870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a25      	ldr	r2, [pc, #148]	; (800790c <TIM_Base_SetConfig+0xe4>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d01b      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007880:	d017      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a22      	ldr	r2, [pc, #136]	; (8007910 <TIM_Base_SetConfig+0xe8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d013      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a21      	ldr	r2, [pc, #132]	; (8007914 <TIM_Base_SetConfig+0xec>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d00f      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	4a20      	ldr	r2, [pc, #128]	; (8007918 <TIM_Base_SetConfig+0xf0>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d00b      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a1f      	ldr	r2, [pc, #124]	; (800791c <TIM_Base_SetConfig+0xf4>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d007      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a1e      	ldr	r2, [pc, #120]	; (8007920 <TIM_Base_SetConfig+0xf8>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d003      	beq.n	80078b2 <TIM_Base_SetConfig+0x8a>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a1d      	ldr	r2, [pc, #116]	; (8007924 <TIM_Base_SetConfig+0xfc>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d108      	bne.n	80078c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	689a      	ldr	r2, [r3, #8]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a08      	ldr	r2, [pc, #32]	; (800790c <TIM_Base_SetConfig+0xe4>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d103      	bne.n	80078f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	691a      	ldr	r2, [r3, #16]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	615a      	str	r2, [r3, #20]
}
 80078fe:	bf00      	nop
 8007900:	3714      	adds	r7, #20
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	40010000 	.word	0x40010000
 8007910:	40000400 	.word	0x40000400
 8007914:	40000800 	.word	0x40000800
 8007918:	40000c00 	.word	0x40000c00
 800791c:	40014000 	.word	0x40014000
 8007920:	40014400 	.word	0x40014400
 8007924:	40014800 	.word	0x40014800

08007928 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007928:	b480      	push	{r7}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	f023 0201 	bic.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f023 0303 	bic.w	r3, r3, #3
 800795e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	4313      	orrs	r3, r2
 8007968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f023 0302 	bic.w	r3, r3, #2
 8007970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	4313      	orrs	r3, r2
 800797a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a1c      	ldr	r2, [pc, #112]	; (80079f0 <TIM_OC1_SetConfig+0xc8>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d10c      	bne.n	800799e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	f023 0308 	bic.w	r3, r3, #8
 800798a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	4313      	orrs	r3, r2
 8007994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	f023 0304 	bic.w	r3, r3, #4
 800799c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a13      	ldr	r2, [pc, #76]	; (80079f0 <TIM_OC1_SetConfig+0xc8>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d111      	bne.n	80079ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	693a      	ldr	r2, [r7, #16]
 80079bc:	4313      	orrs	r3, r2
 80079be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	699b      	ldr	r3, [r3, #24]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	68fa      	ldr	r2, [r7, #12]
 80079d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	685a      	ldr	r2, [r3, #4]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	621a      	str	r2, [r3, #32]
}
 80079e4:	bf00      	nop
 80079e6:	371c      	adds	r7, #28
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr
 80079f0:	40010000 	.word	0x40010000

080079f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b087      	sub	sp, #28
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	f023 0210 	bic.w	r2, r3, #16
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6a1b      	ldr	r3, [r3, #32]
 8007a0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	021b      	lsls	r3, r3, #8
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	f023 0320 	bic.w	r3, r3, #32
 8007a3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	011b      	lsls	r3, r3, #4
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a1e      	ldr	r2, [pc, #120]	; (8007ac8 <TIM_OC2_SetConfig+0xd4>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d10d      	bne.n	8007a70 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	697a      	ldr	r2, [r7, #20]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a15      	ldr	r2, [pc, #84]	; (8007ac8 <TIM_OC2_SetConfig+0xd4>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d113      	bne.n	8007aa0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	695b      	ldr	r3, [r3, #20]
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	621a      	str	r2, [r3, #32]
}
 8007aba:	bf00      	nop
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	40010000 	.word	0x40010000

08007acc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b087      	sub	sp, #28
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6a1b      	ldr	r3, [r3, #32]
 8007ada:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6a1b      	ldr	r3, [r3, #32]
 8007ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	69db      	ldr	r3, [r3, #28]
 8007af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f023 0303 	bic.w	r3, r3, #3
 8007b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	021b      	lsls	r3, r3, #8
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a1d      	ldr	r2, [pc, #116]	; (8007b9c <TIM_OC3_SetConfig+0xd0>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d10d      	bne.n	8007b46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	021b      	lsls	r3, r3, #8
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a14      	ldr	r2, [pc, #80]	; (8007b9c <TIM_OC3_SetConfig+0xd0>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d113      	bne.n	8007b76 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	695b      	ldr	r3, [r3, #20]
 8007b62:	011b      	lsls	r3, r3, #4
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	011b      	lsls	r3, r3, #4
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68fa      	ldr	r2, [r7, #12]
 8007b80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	685a      	ldr	r2, [r3, #4]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	621a      	str	r2, [r3, #32]
}
 8007b90:	bf00      	nop
 8007b92:	371c      	adds	r7, #28
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr
 8007b9c:	40010000 	.word	0x40010000

08007ba0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	69db      	ldr	r3, [r3, #28]
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	021b      	lsls	r3, r3, #8
 8007bde:	68fa      	ldr	r2, [r7, #12]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	031b      	lsls	r3, r3, #12
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a10      	ldr	r2, [pc, #64]	; (8007c3c <TIM_OC4_SetConfig+0x9c>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d109      	bne.n	8007c14 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	695b      	ldr	r3, [r3, #20]
 8007c0c:	019b      	lsls	r3, r3, #6
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	685a      	ldr	r2, [r3, #4]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	621a      	str	r2, [r3, #32]
}
 8007c2e:	bf00      	nop
 8007c30:	371c      	adds	r7, #28
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr
 8007c3a:	bf00      	nop
 8007c3c:	40010000 	.word	0x40010000

08007c40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b087      	sub	sp, #28
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a1b      	ldr	r3, [r3, #32]
 8007c50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	f023 0201 	bic.w	r2, r3, #1
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	699b      	ldr	r3, [r3, #24]
 8007c62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	011b      	lsls	r3, r3, #4
 8007c70:	693a      	ldr	r2, [r7, #16]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f023 030a 	bic.w	r3, r3, #10
 8007c7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	621a      	str	r2, [r3, #32]
}
 8007c92:	bf00      	nop
 8007c94:	371c      	adds	r7, #28
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b087      	sub	sp, #28
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	60f8      	str	r0, [r7, #12]
 8007ca6:	60b9      	str	r1, [r7, #8]
 8007ca8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6a1b      	ldr	r3, [r3, #32]
 8007cae:	f023 0210 	bic.w	r2, r3, #16
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6a1b      	ldr	r3, [r3, #32]
 8007cc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cc8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	031b      	lsls	r3, r3, #12
 8007cce:	697a      	ldr	r2, [r7, #20]
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007cda:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	011b      	lsls	r3, r3, #4
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	621a      	str	r2, [r3, #32]
}
 8007cf2:	bf00      	nop
 8007cf4:	371c      	adds	r7, #28
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr

08007cfe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007cfe:	b480      	push	{r7}
 8007d00:	b085      	sub	sp, #20
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
 8007d06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	f043 0307 	orr.w	r3, r3, #7
 8007d20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	609a      	str	r2, [r3, #8]
}
 8007d28:	bf00      	nop
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b087      	sub	sp, #28
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	607a      	str	r2, [r7, #4]
 8007d40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	021a      	lsls	r2, r3, #8
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	431a      	orrs	r2, r3
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	609a      	str	r2, [r3, #8]
}
 8007d68:	bf00      	nop
 8007d6a:	371c      	adds	r7, #28
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b087      	sub	sp, #28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	f003 031f 	and.w	r3, r3, #31
 8007d86:	2201      	movs	r2, #1
 8007d88:	fa02 f303 	lsl.w	r3, r2, r3
 8007d8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6a1a      	ldr	r2, [r3, #32]
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	43db      	mvns	r3, r3
 8007d96:	401a      	ands	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a1a      	ldr	r2, [r3, #32]
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	f003 031f 	and.w	r3, r3, #31
 8007da6:	6879      	ldr	r1, [r7, #4]
 8007da8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dac:	431a      	orrs	r2, r3
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	621a      	str	r2, [r3, #32]
}
 8007db2:	bf00      	nop
 8007db4:	371c      	adds	r7, #28
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
	...

08007dc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d101      	bne.n	8007dd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	e050      	b.n	8007e7a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2202      	movs	r2, #2
 8007de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a1c      	ldr	r2, [pc, #112]	; (8007e88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d018      	beq.n	8007e4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e24:	d013      	beq.n	8007e4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a18      	ldr	r2, [pc, #96]	; (8007e8c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d00e      	beq.n	8007e4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a16      	ldr	r2, [pc, #88]	; (8007e90 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d009      	beq.n	8007e4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a15      	ldr	r2, [pc, #84]	; (8007e94 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d004      	beq.n	8007e4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a13      	ldr	r2, [pc, #76]	; (8007e98 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d10c      	bne.n	8007e68 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	40010000 	.word	0x40010000
 8007e8c:	40000400 	.word	0x40000400
 8007e90:	40000800 	.word	0x40000800
 8007e94:	40000c00 	.word	0x40000c00
 8007e98:	40014000 	.word	0x40014000

08007e9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ea4:	bf00      	nop
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007eb8:	bf00      	nop
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d101      	bne.n	8007ed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e03f      	b.n	8007f56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d106      	bne.n	8007ef0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f7fb fab0 	bl	8003450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2224      	movs	r2, #36	; 0x24
 8007ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68da      	ldr	r2, [r3, #12]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 fd51 	bl	80089b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	691a      	ldr	r2, [r3, #16]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	695a      	ldr	r2, [r3, #20]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68da      	ldr	r2, [r3, #12]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2220      	movs	r2, #32
 8007f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2220      	movs	r2, #32
 8007f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3708      	adds	r7, #8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
	...

08007f60 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	2b20      	cmp	r3, #32
 8007f78:	d153      	bne.n	8008022 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <HAL_UART_Transmit_DMA+0x26>
 8007f80:	88fb      	ldrh	r3, [r7, #6]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e04c      	b.n	8008024 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d101      	bne.n	8007f98 <HAL_UART_Transmit_DMA+0x38>
 8007f94:	2302      	movs	r3, #2
 8007f96:	e045      	b.n	8008024 <HAL_UART_Transmit_DMA+0xc4>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	88fa      	ldrh	r2, [r7, #6]
 8007faa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	88fa      	ldrh	r2, [r7, #6]
 8007fb0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2221      	movs	r2, #33	; 0x21
 8007fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fc4:	4a19      	ldr	r2, [pc, #100]	; (800802c <HAL_UART_Transmit_DMA+0xcc>)
 8007fc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fcc:	4a18      	ldr	r2, [pc, #96]	; (8008030 <HAL_UART_Transmit_DMA+0xd0>)
 8007fce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd4:	4a17      	ldr	r2, [pc, #92]	; (8008034 <HAL_UART_Transmit_DMA+0xd4>)
 8007fd6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fdc:	2200      	movs	r2, #0
 8007fde:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007fe0:	f107 0308 	add.w	r3, r7, #8
 8007fe4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	6819      	ldr	r1, [r3, #0]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	3304      	adds	r3, #4
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	88fb      	ldrh	r3, [r7, #6]
 8007ff8:	f7fb fdee 	bl	8003bd8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008004:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	695a      	ldr	r2, [r3, #20]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800801c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800801e:	2300      	movs	r3, #0
 8008020:	e000      	b.n	8008024 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8008022:	2302      	movs	r3, #2
  }
}
 8008024:	4618      	mov	r0, r3
 8008026:	3718      	adds	r7, #24
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	0800846d 	.word	0x0800846d
 8008030:	080084bf 	.word	0x080084bf
 8008034:	080085a7 	.word	0x080085a7

08008038 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	4613      	mov	r3, r2
 8008044:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b20      	cmp	r3, #32
 8008050:	d11d      	bne.n	800808e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d002      	beq.n	800805e <HAL_UART_Receive_DMA+0x26>
 8008058:	88fb      	ldrh	r3, [r7, #6]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d101      	bne.n	8008062 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e016      	b.n	8008090 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008068:	2b01      	cmp	r3, #1
 800806a:	d101      	bne.n	8008070 <HAL_UART_Receive_DMA+0x38>
 800806c:	2302      	movs	r3, #2
 800806e:	e00f      	b.n	8008090 <HAL_UART_Receive_DMA+0x58>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800807e:	88fb      	ldrh	r3, [r7, #6]
 8008080:	461a      	mov	r2, r3
 8008082:	68b9      	ldr	r1, [r7, #8]
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f000 fad9 	bl	800863c <UART_Start_Receive_DMA>
 800808a:	4603      	mov	r3, r0
 800808c:	e000      	b.n	8008090 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800808e:	2302      	movs	r3, #2
  }
}
 8008090:	4618      	mov	r0, r3
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b08a      	sub	sp, #40	; 0x28
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	695b      	ldr	r3, [r3, #20]
 80080b6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80080b8:	2300      	movs	r3, #0
 80080ba:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80080bc:	2300      	movs	r3, #0
 80080be:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c2:	f003 030f 	and.w	r3, r3, #15
 80080c6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10d      	bne.n	80080ea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d0:	f003 0320 	and.w	r3, r3, #32
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d008      	beq.n	80080ea <HAL_UART_IRQHandler+0x52>
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	f003 0320 	and.w	r3, r3, #32
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d003      	beq.n	80080ea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fbcd 	bl	8008882 <UART_Receive_IT>
      return;
 80080e8:	e17c      	b.n	80083e4 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 80b1 	beq.w	8008254 <HAL_UART_IRQHandler+0x1bc>
 80080f2:	69fb      	ldr	r3, [r7, #28]
 80080f4:	f003 0301 	and.w	r3, r3, #1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d105      	bne.n	8008108 <HAL_UART_IRQHandler+0x70>
 80080fc:	6a3b      	ldr	r3, [r7, #32]
 80080fe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008102:	2b00      	cmp	r3, #0
 8008104:	f000 80a6 	beq.w	8008254 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00a      	beq.n	8008128 <HAL_UART_IRQHandler+0x90>
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008118:	2b00      	cmp	r3, #0
 800811a:	d005      	beq.n	8008128 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008120:	f043 0201 	orr.w	r2, r3, #1
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	f003 0304 	and.w	r3, r3, #4
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00a      	beq.n	8008148 <HAL_UART_IRQHandler+0xb0>
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	f003 0301 	and.w	r3, r3, #1
 8008138:	2b00      	cmp	r3, #0
 800813a:	d005      	beq.n	8008148 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008140:	f043 0202 	orr.w	r2, r3, #2
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814a:	f003 0302 	and.w	r3, r3, #2
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00a      	beq.n	8008168 <HAL_UART_IRQHandler+0xd0>
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008160:	f043 0204 	orr.w	r2, r3, #4
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	f003 0308 	and.w	r3, r3, #8
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00f      	beq.n	8008192 <HAL_UART_IRQHandler+0xfa>
 8008172:	6a3b      	ldr	r3, [r7, #32]
 8008174:	f003 0320 	and.w	r3, r3, #32
 8008178:	2b00      	cmp	r3, #0
 800817a:	d104      	bne.n	8008186 <HAL_UART_IRQHandler+0xee>
 800817c:	69fb      	ldr	r3, [r7, #28]
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b00      	cmp	r3, #0
 8008184:	d005      	beq.n	8008192 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818a:	f043 0208 	orr.w	r2, r3, #8
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 811f 	beq.w	80083da <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	f003 0320 	and.w	r3, r3, #32
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d007      	beq.n	80081b6 <HAL_UART_IRQHandler+0x11e>
 80081a6:	6a3b      	ldr	r3, [r7, #32]
 80081a8:	f003 0320 	and.w	r3, r3, #32
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 fb66 	bl	8008882 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	695b      	ldr	r3, [r3, #20]
 80081bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c0:	2b40      	cmp	r3, #64	; 0x40
 80081c2:	bf0c      	ite	eq
 80081c4:	2301      	moveq	r3, #1
 80081c6:	2300      	movne	r3, #0
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d0:	f003 0308 	and.w	r3, r3, #8
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d102      	bne.n	80081de <HAL_UART_IRQHandler+0x146>
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d031      	beq.n	8008242 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 faa6 	bl	8008730 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ee:	2b40      	cmp	r3, #64	; 0x40
 80081f0:	d123      	bne.n	800823a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	695a      	ldr	r2, [r3, #20]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008200:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008206:	2b00      	cmp	r3, #0
 8008208:	d013      	beq.n	8008232 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820e:	4a77      	ldr	r2, [pc, #476]	; (80083ec <HAL_UART_IRQHandler+0x354>)
 8008210:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008216:	4618      	mov	r0, r3
 8008218:	f7fb fda6 	bl	8003d68 <HAL_DMA_Abort_IT>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d016      	beq.n	8008250 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800822c:	4610      	mov	r0, r2
 800822e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008230:	e00e      	b.n	8008250 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f904 	bl	8008440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008238:	e00a      	b.n	8008250 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f900 	bl	8008440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008240:	e006      	b.n	8008250 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f8fc 	bl	8008440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800824e:	e0c4      	b.n	80083da <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008250:	bf00      	nop
    return;
 8008252:	e0c2      	b.n	80083da <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008258:	2b01      	cmp	r3, #1
 800825a:	f040 80a2 	bne.w	80083a2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008260:	f003 0310 	and.w	r3, r3, #16
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 809c 	beq.w	80083a2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	f003 0310 	and.w	r3, r3, #16
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 8096 	beq.w	80083a2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008276:	2300      	movs	r3, #0
 8008278:	60fb      	str	r3, [r7, #12]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	60fb      	str	r3, [r7, #12]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	60fb      	str	r3, [r7, #12]
 800828a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008296:	2b40      	cmp	r3, #64	; 0x40
 8008298:	d14f      	bne.n	800833a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80082a4:	8a3b      	ldrh	r3, [r7, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f000 8099 	beq.w	80083de <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082b0:	8a3a      	ldrh	r2, [r7, #16]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	f080 8093 	bcs.w	80083de <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	8a3a      	ldrh	r2, [r7, #16]
 80082bc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c2:	69db      	ldr	r3, [r3, #28]
 80082c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082c8:	d02b      	beq.n	8008322 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68da      	ldr	r2, [r3, #12]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082d8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	695a      	ldr	r2, [r3, #20]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f022 0201 	bic.w	r2, r2, #1
 80082e8:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	695a      	ldr	r2, [r3, #20]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082f8:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2220      	movs	r2, #32
 80082fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	68da      	ldr	r2, [r3, #12]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f022 0210 	bic.w	r2, r2, #16
 8008316:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831c:	4618      	mov	r0, r3
 800831e:	f7fb fcb3 	bl	8003c88 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800832a:	b29b      	uxth	r3, r3
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	b29b      	uxth	r3, r3
 8008330:	4619      	mov	r1, r3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f88e 	bl	8008454 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008338:	e051      	b.n	80083de <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008342:	b29b      	uxth	r3, r3
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800834c:	b29b      	uxth	r3, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d047      	beq.n	80083e2 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8008352:	8a7b      	ldrh	r3, [r7, #18]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d044      	beq.n	80083e2 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68da      	ldr	r2, [r3, #12]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008366:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	695a      	ldr	r2, [r3, #20]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f022 0201 	bic.w	r2, r2, #1
 8008376:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2220      	movs	r2, #32
 800837c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	68da      	ldr	r2, [r3, #12]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f022 0210 	bic.w	r2, r2, #16
 8008394:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008396:	8a7b      	ldrh	r3, [r7, #18]
 8008398:	4619      	mov	r1, r3
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f85a 	bl	8008454 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80083a0:	e01f      	b.n	80083e2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80083a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d008      	beq.n	80083be <HAL_UART_IRQHandler+0x326>
 80083ac:	6a3b      	ldr	r3, [r7, #32]
 80083ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d003      	beq.n	80083be <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f9fb 	bl	80087b2 <UART_Transmit_IT>
    return;
 80083bc:	e012      	b.n	80083e4 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80083be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00d      	beq.n	80083e4 <HAL_UART_IRQHandler+0x34c>
 80083c8:	6a3b      	ldr	r3, [r7, #32]
 80083ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d008      	beq.n	80083e4 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fa3d 	bl	8008852 <UART_EndTransmit_IT>
    return;
 80083d8:	e004      	b.n	80083e4 <HAL_UART_IRQHandler+0x34c>
    return;
 80083da:	bf00      	nop
 80083dc:	e002      	b.n	80083e4 <HAL_UART_IRQHandler+0x34c>
      return;
 80083de:	bf00      	nop
 80083e0:	e000      	b.n	80083e4 <HAL_UART_IRQHandler+0x34c>
      return;
 80083e2:	bf00      	nop
  }
}
 80083e4:	3728      	adds	r7, #40	; 0x28
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	0800878b 	.word	0x0800878b

080083f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800840c:	bf00      	nop
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008420:	bf00      	nop
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	460b      	mov	r3, r1
 800845e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008478:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008484:	2b00      	cmp	r3, #0
 8008486:	d113      	bne.n	80084b0 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	695a      	ldr	r2, [r3, #20]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800849c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68da      	ldr	r2, [r3, #12]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084ac:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80084ae:	e002      	b.n	80084b6 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f7ff ff9d 	bl	80083f0 <HAL_UART_TxCpltCallback>
}
 80084b6:	bf00      	nop
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b084      	sub	sp, #16
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80084cc:	68f8      	ldr	r0, [r7, #12]
 80084ce:	f7ff ff99 	bl	8008404 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084d2:	bf00      	nop
 80084d4:	3710      	adds	r7, #16
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b084      	sub	sp, #16
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d12a      	bne.n	800854c <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2200      	movs	r2, #0
 80084fa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68da      	ldr	r2, [r3, #12]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800850a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	695a      	ldr	r2, [r3, #20]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f022 0201 	bic.w	r2, r2, #1
 800851a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	695a      	ldr	r2, [r3, #20]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800852a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2220      	movs	r2, #32
 8008530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008538:	2b01      	cmp	r3, #1
 800853a:	d107      	bne.n	800854c <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68da      	ldr	r2, [r3, #12]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f022 0210 	bic.w	r2, r2, #16
 800854a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008550:	2b01      	cmp	r3, #1
 8008552:	d106      	bne.n	8008562 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008558:	4619      	mov	r1, r3
 800855a:	68f8      	ldr	r0, [r7, #12]
 800855c:	f7ff ff7a 	bl	8008454 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008560:	e002      	b.n	8008568 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f7ff ff58 	bl	8008418 <HAL_UART_RxCpltCallback>
}
 8008568:	bf00      	nop
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008582:	2b01      	cmp	r3, #1
 8008584:	d108      	bne.n	8008598 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800858a:	085b      	lsrs	r3, r3, #1
 800858c:	b29b      	uxth	r3, r3
 800858e:	4619      	mov	r1, r3
 8008590:	68f8      	ldr	r0, [r7, #12]
 8008592:	f7ff ff5f 	bl	8008454 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008596:	e002      	b.n	800859e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f7ff ff47 	bl	800842c <HAL_UART_RxHalfCpltCallback>
}
 800859e:	bf00      	nop
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80085ae:	2300      	movs	r3, #0
 80085b0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	695b      	ldr	r3, [r3, #20]
 80085be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085c2:	2b80      	cmp	r3, #128	; 0x80
 80085c4:	bf0c      	ite	eq
 80085c6:	2301      	moveq	r3, #1
 80085c8:	2300      	movne	r3, #0
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	2b21      	cmp	r3, #33	; 0x21
 80085d8:	d108      	bne.n	80085ec <UART_DMAError+0x46>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d005      	beq.n	80085ec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	2200      	movs	r2, #0
 80085e4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80085e6:	68b8      	ldr	r0, [r7, #8]
 80085e8:	f000 f88c 	bl	8008704 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085f6:	2b40      	cmp	r3, #64	; 0x40
 80085f8:	bf0c      	ite	eq
 80085fa:	2301      	moveq	r3, #1
 80085fc:	2300      	movne	r3, #0
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b22      	cmp	r3, #34	; 0x22
 800860c:	d108      	bne.n	8008620 <UART_DMAError+0x7a>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d005      	beq.n	8008620 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2200      	movs	r2, #0
 8008618:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800861a:	68b8      	ldr	r0, [r7, #8]
 800861c:	f000 f888 	bl	8008730 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008624:	f043 0210 	orr.w	r2, r3, #16
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800862c:	68b8      	ldr	r0, [r7, #8]
 800862e:	f7ff ff07 	bl	8008440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008632:	bf00      	nop
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b086      	sub	sp, #24
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	4613      	mov	r3, r2
 8008648:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800864a:	68ba      	ldr	r2, [r7, #8]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	88fa      	ldrh	r2, [r7, #6]
 8008654:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2222      	movs	r2, #34	; 0x22
 8008660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008668:	4a23      	ldr	r2, [pc, #140]	; (80086f8 <UART_Start_Receive_DMA+0xbc>)
 800866a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008670:	4a22      	ldr	r2, [pc, #136]	; (80086fc <UART_Start_Receive_DMA+0xc0>)
 8008672:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008678:	4a21      	ldr	r2, [pc, #132]	; (8008700 <UART_Start_Receive_DMA+0xc4>)
 800867a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008680:	2200      	movs	r2, #0
 8008682:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008684:	f107 0308 	add.w	r3, r7, #8
 8008688:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	3304      	adds	r3, #4
 8008694:	4619      	mov	r1, r3
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	88fb      	ldrh	r3, [r7, #6]
 800869c:	f7fb fa9c 	bl	8003bd8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80086a0:	2300      	movs	r3, #0
 80086a2:	613b      	str	r3, [r7, #16]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	613b      	str	r3, [r7, #16]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	613b      	str	r3, [r7, #16]
 80086b4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	68da      	ldr	r2, [r3, #12]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086cc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	695a      	ldr	r2, [r3, #20]
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f042 0201 	orr.w	r2, r2, #1
 80086dc:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	695a      	ldr	r2, [r3, #20]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086ec:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3718      	adds	r7, #24
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	080084db 	.word	0x080084db
 80086fc:	08008571 	.word	0x08008571
 8008700:	080085a7 	.word	0x080085a7

08008704 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68da      	ldr	r2, [r3, #12]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800871a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2220      	movs	r2, #32
 8008720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008724:	bf00      	nop
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	68da      	ldr	r2, [r3, #12]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008746:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	695a      	ldr	r2, [r3, #20]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 0201 	bic.w	r2, r2, #1
 8008756:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800875c:	2b01      	cmp	r3, #1
 800875e:	d107      	bne.n	8008770 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68da      	ldr	r2, [r3, #12]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f022 0210 	bic.w	r2, r2, #16
 800876e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2220      	movs	r2, #32
 8008774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800877e:	bf00      	nop
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b084      	sub	sp, #16
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008796:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f7ff fe4b 	bl	8008440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087aa:	bf00      	nop
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b085      	sub	sp, #20
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	2b21      	cmp	r3, #33	; 0x21
 80087c4:	d13e      	bne.n	8008844 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087ce:	d114      	bne.n	80087fa <UART_Transmit_IT+0x48>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	691b      	ldr	r3, [r3, #16]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d110      	bne.n	80087fa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	881b      	ldrh	r3, [r3, #0]
 80087e2:	461a      	mov	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6a1b      	ldr	r3, [r3, #32]
 80087f2:	1c9a      	adds	r2, r3, #2
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	621a      	str	r2, [r3, #32]
 80087f8:	e008      	b.n	800880c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	1c59      	adds	r1, r3, #1
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	6211      	str	r1, [r2, #32]
 8008804:	781a      	ldrb	r2, [r3, #0]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008810:	b29b      	uxth	r3, r3
 8008812:	3b01      	subs	r3, #1
 8008814:	b29b      	uxth	r3, r3
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	4619      	mov	r1, r3
 800881a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10f      	bne.n	8008840 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68da      	ldr	r2, [r3, #12]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800882e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800883e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008840:	2300      	movs	r3, #0
 8008842:	e000      	b.n	8008846 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008844:	2302      	movs	r3, #2
  }
}
 8008846:	4618      	mov	r0, r3
 8008848:	3714      	adds	r7, #20
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr

08008852 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b082      	sub	sp, #8
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68da      	ldr	r2, [r3, #12]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008868:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2220      	movs	r2, #32
 800886e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7ff fdbc 	bl	80083f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b084      	sub	sp, #16
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b22      	cmp	r3, #34	; 0x22
 8008894:	f040 8087 	bne.w	80089a6 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088a0:	d117      	bne.n	80088d2 <UART_Receive_IT+0x50>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d113      	bne.n	80088d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088aa:	2300      	movs	r3, #0
 80088ac:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088b2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088ca:	1c9a      	adds	r2, r3, #2
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	629a      	str	r2, [r3, #40]	; 0x28
 80088d0:	e026      	b.n	8008920 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088d6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80088d8:	2300      	movs	r3, #0
 80088da:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088e4:	d007      	beq.n	80088f6 <UART_Receive_IT+0x74>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10a      	bne.n	8008904 <UART_Receive_IT+0x82>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d106      	bne.n	8008904 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	b2da      	uxtb	r2, r3
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	701a      	strb	r2, [r3, #0]
 8008902:	e008      	b.n	8008916 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	b2db      	uxtb	r3, r3
 800890c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008910:	b2da      	uxtb	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891a:	1c5a      	adds	r2, r3, #1
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008924:	b29b      	uxth	r3, r3
 8008926:	3b01      	subs	r3, #1
 8008928:	b29b      	uxth	r3, r3
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	4619      	mov	r1, r3
 800892e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008930:	2b00      	cmp	r3, #0
 8008932:	d136      	bne.n	80089a2 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	68da      	ldr	r2, [r3, #12]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f022 0220 	bic.w	r2, r2, #32
 8008942:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68da      	ldr	r2, [r3, #12]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008952:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	695a      	ldr	r2, [r3, #20]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 0201 	bic.w	r2, r2, #1
 8008962:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2220      	movs	r2, #32
 8008968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008970:	2b01      	cmp	r3, #1
 8008972:	d10e      	bne.n	8008992 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	68da      	ldr	r2, [r3, #12]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 0210 	bic.w	r2, r2, #16
 8008982:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008988:	4619      	mov	r1, r3
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f7ff fd62 	bl	8008454 <HAL_UARTEx_RxEventCallback>
 8008990:	e002      	b.n	8008998 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7ff fd40 	bl	8008418 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800899e:	2300      	movs	r3, #0
 80089a0:	e002      	b.n	80089a8 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80089a2:	2300      	movs	r3, #0
 80089a4:	e000      	b.n	80089a8 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80089a6:	2302      	movs	r3, #2
  }
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3710      	adds	r7, #16
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b4:	b09f      	sub	sp, #124	; 0x7c
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80089c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c6:	68d9      	ldr	r1, [r3, #12]
 80089c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	ea40 0301 	orr.w	r3, r0, r1
 80089d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089d4:	689a      	ldr	r2, [r3, #8]
 80089d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	431a      	orrs	r2, r3
 80089dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089de:	695b      	ldr	r3, [r3, #20]
 80089e0:	431a      	orrs	r2, r3
 80089e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089e4:	69db      	ldr	r3, [r3, #28]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80089ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80089f4:	f021 010c 	bic.w	r1, r1, #12
 80089f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80089fe:	430b      	orrs	r3, r1
 8008a00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a0e:	6999      	ldr	r1, [r3, #24]
 8008a10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a12:	681a      	ldr	r2, [r3, #0]
 8008a14:	ea40 0301 	orr.w	r3, r0, r1
 8008a18:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	4bc5      	ldr	r3, [pc, #788]	; (8008d34 <UART_SetConfig+0x384>)
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d004      	beq.n	8008a2e <UART_SetConfig+0x7e>
 8008a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	4bc3      	ldr	r3, [pc, #780]	; (8008d38 <UART_SetConfig+0x388>)
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d103      	bne.n	8008a36 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a2e:	f7fe f8eb 	bl	8006c08 <HAL_RCC_GetPCLK2Freq>
 8008a32:	6778      	str	r0, [r7, #116]	; 0x74
 8008a34:	e002      	b.n	8008a3c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a36:	f7fe f8d3 	bl	8006be0 <HAL_RCC_GetPCLK1Freq>
 8008a3a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a44:	f040 80b6 	bne.w	8008bb4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a4a:	461c      	mov	r4, r3
 8008a4c:	f04f 0500 	mov.w	r5, #0
 8008a50:	4622      	mov	r2, r4
 8008a52:	462b      	mov	r3, r5
 8008a54:	1891      	adds	r1, r2, r2
 8008a56:	6439      	str	r1, [r7, #64]	; 0x40
 8008a58:	415b      	adcs	r3, r3
 8008a5a:	647b      	str	r3, [r7, #68]	; 0x44
 8008a5c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008a60:	1912      	adds	r2, r2, r4
 8008a62:	eb45 0303 	adc.w	r3, r5, r3
 8008a66:	f04f 0000 	mov.w	r0, #0
 8008a6a:	f04f 0100 	mov.w	r1, #0
 8008a6e:	00d9      	lsls	r1, r3, #3
 8008a70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008a74:	00d0      	lsls	r0, r2, #3
 8008a76:	4602      	mov	r2, r0
 8008a78:	460b      	mov	r3, r1
 8008a7a:	1911      	adds	r1, r2, r4
 8008a7c:	6639      	str	r1, [r7, #96]	; 0x60
 8008a7e:	416b      	adcs	r3, r5
 8008a80:	667b      	str	r3, [r7, #100]	; 0x64
 8008a82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	461a      	mov	r2, r3
 8008a88:	f04f 0300 	mov.w	r3, #0
 8008a8c:	1891      	adds	r1, r2, r2
 8008a8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008a90:	415b      	adcs	r3, r3
 8008a92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008a98:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008a9c:	f7f8 f986 	bl	8000dac <__aeabi_uldivmod>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	4ba5      	ldr	r3, [pc, #660]	; (8008d3c <UART_SetConfig+0x38c>)
 8008aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8008aaa:	095b      	lsrs	r3, r3, #5
 8008aac:	011e      	lsls	r6, r3, #4
 8008aae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ab0:	461c      	mov	r4, r3
 8008ab2:	f04f 0500 	mov.w	r5, #0
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	462b      	mov	r3, r5
 8008aba:	1891      	adds	r1, r2, r2
 8008abc:	6339      	str	r1, [r7, #48]	; 0x30
 8008abe:	415b      	adcs	r3, r3
 8008ac0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ac2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008ac6:	1912      	adds	r2, r2, r4
 8008ac8:	eb45 0303 	adc.w	r3, r5, r3
 8008acc:	f04f 0000 	mov.w	r0, #0
 8008ad0:	f04f 0100 	mov.w	r1, #0
 8008ad4:	00d9      	lsls	r1, r3, #3
 8008ad6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ada:	00d0      	lsls	r0, r2, #3
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	1911      	adds	r1, r2, r4
 8008ae2:	65b9      	str	r1, [r7, #88]	; 0x58
 8008ae4:	416b      	adcs	r3, r5
 8008ae6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	461a      	mov	r2, r3
 8008aee:	f04f 0300 	mov.w	r3, #0
 8008af2:	1891      	adds	r1, r2, r2
 8008af4:	62b9      	str	r1, [r7, #40]	; 0x28
 8008af6:	415b      	adcs	r3, r3
 8008af8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008afa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008afe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008b02:	f7f8 f953 	bl	8000dac <__aeabi_uldivmod>
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	4b8c      	ldr	r3, [pc, #560]	; (8008d3c <UART_SetConfig+0x38c>)
 8008b0c:	fba3 1302 	umull	r1, r3, r3, r2
 8008b10:	095b      	lsrs	r3, r3, #5
 8008b12:	2164      	movs	r1, #100	; 0x64
 8008b14:	fb01 f303 	mul.w	r3, r1, r3
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	00db      	lsls	r3, r3, #3
 8008b1c:	3332      	adds	r3, #50	; 0x32
 8008b1e:	4a87      	ldr	r2, [pc, #540]	; (8008d3c <UART_SetConfig+0x38c>)
 8008b20:	fba2 2303 	umull	r2, r3, r2, r3
 8008b24:	095b      	lsrs	r3, r3, #5
 8008b26:	005b      	lsls	r3, r3, #1
 8008b28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008b2c:	441e      	add	r6, r3
 8008b2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b30:	4618      	mov	r0, r3
 8008b32:	f04f 0100 	mov.w	r1, #0
 8008b36:	4602      	mov	r2, r0
 8008b38:	460b      	mov	r3, r1
 8008b3a:	1894      	adds	r4, r2, r2
 8008b3c:	623c      	str	r4, [r7, #32]
 8008b3e:	415b      	adcs	r3, r3
 8008b40:	627b      	str	r3, [r7, #36]	; 0x24
 8008b42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b46:	1812      	adds	r2, r2, r0
 8008b48:	eb41 0303 	adc.w	r3, r1, r3
 8008b4c:	f04f 0400 	mov.w	r4, #0
 8008b50:	f04f 0500 	mov.w	r5, #0
 8008b54:	00dd      	lsls	r5, r3, #3
 8008b56:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008b5a:	00d4      	lsls	r4, r2, #3
 8008b5c:	4622      	mov	r2, r4
 8008b5e:	462b      	mov	r3, r5
 8008b60:	1814      	adds	r4, r2, r0
 8008b62:	653c      	str	r4, [r7, #80]	; 0x50
 8008b64:	414b      	adcs	r3, r1
 8008b66:	657b      	str	r3, [r7, #84]	; 0x54
 8008b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	f04f 0300 	mov.w	r3, #0
 8008b72:	1891      	adds	r1, r2, r2
 8008b74:	61b9      	str	r1, [r7, #24]
 8008b76:	415b      	adcs	r3, r3
 8008b78:	61fb      	str	r3, [r7, #28]
 8008b7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b7e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008b82:	f7f8 f913 	bl	8000dac <__aeabi_uldivmod>
 8008b86:	4602      	mov	r2, r0
 8008b88:	460b      	mov	r3, r1
 8008b8a:	4b6c      	ldr	r3, [pc, #432]	; (8008d3c <UART_SetConfig+0x38c>)
 8008b8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008b90:	095b      	lsrs	r3, r3, #5
 8008b92:	2164      	movs	r1, #100	; 0x64
 8008b94:	fb01 f303 	mul.w	r3, r1, r3
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	00db      	lsls	r3, r3, #3
 8008b9c:	3332      	adds	r3, #50	; 0x32
 8008b9e:	4a67      	ldr	r2, [pc, #412]	; (8008d3c <UART_SetConfig+0x38c>)
 8008ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ba4:	095b      	lsrs	r3, r3, #5
 8008ba6:	f003 0207 	and.w	r2, r3, #7
 8008baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4432      	add	r2, r6
 8008bb0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008bb2:	e0b9      	b.n	8008d28 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008bb6:	461c      	mov	r4, r3
 8008bb8:	f04f 0500 	mov.w	r5, #0
 8008bbc:	4622      	mov	r2, r4
 8008bbe:	462b      	mov	r3, r5
 8008bc0:	1891      	adds	r1, r2, r2
 8008bc2:	6139      	str	r1, [r7, #16]
 8008bc4:	415b      	adcs	r3, r3
 8008bc6:	617b      	str	r3, [r7, #20]
 8008bc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008bcc:	1912      	adds	r2, r2, r4
 8008bce:	eb45 0303 	adc.w	r3, r5, r3
 8008bd2:	f04f 0000 	mov.w	r0, #0
 8008bd6:	f04f 0100 	mov.w	r1, #0
 8008bda:	00d9      	lsls	r1, r3, #3
 8008bdc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008be0:	00d0      	lsls	r0, r2, #3
 8008be2:	4602      	mov	r2, r0
 8008be4:	460b      	mov	r3, r1
 8008be6:	eb12 0804 	adds.w	r8, r2, r4
 8008bea:	eb43 0905 	adc.w	r9, r3, r5
 8008bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f04f 0100 	mov.w	r1, #0
 8008bf8:	f04f 0200 	mov.w	r2, #0
 8008bfc:	f04f 0300 	mov.w	r3, #0
 8008c00:	008b      	lsls	r3, r1, #2
 8008c02:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008c06:	0082      	lsls	r2, r0, #2
 8008c08:	4640      	mov	r0, r8
 8008c0a:	4649      	mov	r1, r9
 8008c0c:	f7f8 f8ce 	bl	8000dac <__aeabi_uldivmod>
 8008c10:	4602      	mov	r2, r0
 8008c12:	460b      	mov	r3, r1
 8008c14:	4b49      	ldr	r3, [pc, #292]	; (8008d3c <UART_SetConfig+0x38c>)
 8008c16:	fba3 2302 	umull	r2, r3, r3, r2
 8008c1a:	095b      	lsrs	r3, r3, #5
 8008c1c:	011e      	lsls	r6, r3, #4
 8008c1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c20:	4618      	mov	r0, r3
 8008c22:	f04f 0100 	mov.w	r1, #0
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	1894      	adds	r4, r2, r2
 8008c2c:	60bc      	str	r4, [r7, #8]
 8008c2e:	415b      	adcs	r3, r3
 8008c30:	60fb      	str	r3, [r7, #12]
 8008c32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c36:	1812      	adds	r2, r2, r0
 8008c38:	eb41 0303 	adc.w	r3, r1, r3
 8008c3c:	f04f 0400 	mov.w	r4, #0
 8008c40:	f04f 0500 	mov.w	r5, #0
 8008c44:	00dd      	lsls	r5, r3, #3
 8008c46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c4a:	00d4      	lsls	r4, r2, #3
 8008c4c:	4622      	mov	r2, r4
 8008c4e:	462b      	mov	r3, r5
 8008c50:	1814      	adds	r4, r2, r0
 8008c52:	64bc      	str	r4, [r7, #72]	; 0x48
 8008c54:	414b      	adcs	r3, r1
 8008c56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f04f 0100 	mov.w	r1, #0
 8008c62:	f04f 0200 	mov.w	r2, #0
 8008c66:	f04f 0300 	mov.w	r3, #0
 8008c6a:	008b      	lsls	r3, r1, #2
 8008c6c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008c70:	0082      	lsls	r2, r0, #2
 8008c72:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008c76:	f7f8 f899 	bl	8000dac <__aeabi_uldivmod>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	4b2f      	ldr	r3, [pc, #188]	; (8008d3c <UART_SetConfig+0x38c>)
 8008c80:	fba3 1302 	umull	r1, r3, r3, r2
 8008c84:	095b      	lsrs	r3, r3, #5
 8008c86:	2164      	movs	r1, #100	; 0x64
 8008c88:	fb01 f303 	mul.w	r3, r1, r3
 8008c8c:	1ad3      	subs	r3, r2, r3
 8008c8e:	011b      	lsls	r3, r3, #4
 8008c90:	3332      	adds	r3, #50	; 0x32
 8008c92:	4a2a      	ldr	r2, [pc, #168]	; (8008d3c <UART_SetConfig+0x38c>)
 8008c94:	fba2 2303 	umull	r2, r3, r2, r3
 8008c98:	095b      	lsrs	r3, r3, #5
 8008c9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c9e:	441e      	add	r6, r3
 8008ca0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f04f 0100 	mov.w	r1, #0
 8008ca8:	4602      	mov	r2, r0
 8008caa:	460b      	mov	r3, r1
 8008cac:	1894      	adds	r4, r2, r2
 8008cae:	603c      	str	r4, [r7, #0]
 8008cb0:	415b      	adcs	r3, r3
 8008cb2:	607b      	str	r3, [r7, #4]
 8008cb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cb8:	1812      	adds	r2, r2, r0
 8008cba:	eb41 0303 	adc.w	r3, r1, r3
 8008cbe:	f04f 0400 	mov.w	r4, #0
 8008cc2:	f04f 0500 	mov.w	r5, #0
 8008cc6:	00dd      	lsls	r5, r3, #3
 8008cc8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008ccc:	00d4      	lsls	r4, r2, #3
 8008cce:	4622      	mov	r2, r4
 8008cd0:	462b      	mov	r3, r5
 8008cd2:	eb12 0a00 	adds.w	sl, r2, r0
 8008cd6:	eb43 0b01 	adc.w	fp, r3, r1
 8008cda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f04f 0100 	mov.w	r1, #0
 8008ce4:	f04f 0200 	mov.w	r2, #0
 8008ce8:	f04f 0300 	mov.w	r3, #0
 8008cec:	008b      	lsls	r3, r1, #2
 8008cee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008cf2:	0082      	lsls	r2, r0, #2
 8008cf4:	4650      	mov	r0, sl
 8008cf6:	4659      	mov	r1, fp
 8008cf8:	f7f8 f858 	bl	8000dac <__aeabi_uldivmod>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	460b      	mov	r3, r1
 8008d00:	4b0e      	ldr	r3, [pc, #56]	; (8008d3c <UART_SetConfig+0x38c>)
 8008d02:	fba3 1302 	umull	r1, r3, r3, r2
 8008d06:	095b      	lsrs	r3, r3, #5
 8008d08:	2164      	movs	r1, #100	; 0x64
 8008d0a:	fb01 f303 	mul.w	r3, r1, r3
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	011b      	lsls	r3, r3, #4
 8008d12:	3332      	adds	r3, #50	; 0x32
 8008d14:	4a09      	ldr	r2, [pc, #36]	; (8008d3c <UART_SetConfig+0x38c>)
 8008d16:	fba2 2303 	umull	r2, r3, r2, r3
 8008d1a:	095b      	lsrs	r3, r3, #5
 8008d1c:	f003 020f 	and.w	r2, r3, #15
 8008d20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4432      	add	r2, r6
 8008d26:	609a      	str	r2, [r3, #8]
}
 8008d28:	bf00      	nop
 8008d2a:	377c      	adds	r7, #124	; 0x7c
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d32:	bf00      	nop
 8008d34:	40011000 	.word	0x40011000
 8008d38:	40011400 	.word	0x40011400
 8008d3c:	51eb851f 	.word	0x51eb851f

08008d40 <calloc>:
 8008d40:	4b02      	ldr	r3, [pc, #8]	; (8008d4c <calloc+0xc>)
 8008d42:	460a      	mov	r2, r1
 8008d44:	4601      	mov	r1, r0
 8008d46:	6818      	ldr	r0, [r3, #0]
 8008d48:	f000 b842 	b.w	8008dd0 <_calloc_r>
 8008d4c:	20000024 	.word	0x20000024

08008d50 <__errno>:
 8008d50:	4b01      	ldr	r3, [pc, #4]	; (8008d58 <__errno+0x8>)
 8008d52:	6818      	ldr	r0, [r3, #0]
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	20000024 	.word	0x20000024

08008d5c <__libc_init_array>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	4d0d      	ldr	r5, [pc, #52]	; (8008d94 <__libc_init_array+0x38>)
 8008d60:	4c0d      	ldr	r4, [pc, #52]	; (8008d98 <__libc_init_array+0x3c>)
 8008d62:	1b64      	subs	r4, r4, r5
 8008d64:	10a4      	asrs	r4, r4, #2
 8008d66:	2600      	movs	r6, #0
 8008d68:	42a6      	cmp	r6, r4
 8008d6a:	d109      	bne.n	8008d80 <__libc_init_array+0x24>
 8008d6c:	4d0b      	ldr	r5, [pc, #44]	; (8008d9c <__libc_init_array+0x40>)
 8008d6e:	4c0c      	ldr	r4, [pc, #48]	; (8008da0 <__libc_init_array+0x44>)
 8008d70:	f000 f99e 	bl	80090b0 <_init>
 8008d74:	1b64      	subs	r4, r4, r5
 8008d76:	10a4      	asrs	r4, r4, #2
 8008d78:	2600      	movs	r6, #0
 8008d7a:	42a6      	cmp	r6, r4
 8008d7c:	d105      	bne.n	8008d8a <__libc_init_array+0x2e>
 8008d7e:	bd70      	pop	{r4, r5, r6, pc}
 8008d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d84:	4798      	blx	r3
 8008d86:	3601      	adds	r6, #1
 8008d88:	e7ee      	b.n	8008d68 <__libc_init_array+0xc>
 8008d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d8e:	4798      	blx	r3
 8008d90:	3601      	adds	r6, #1
 8008d92:	e7f2      	b.n	8008d7a <__libc_init_array+0x1e>
 8008d94:	08009108 	.word	0x08009108
 8008d98:	08009108 	.word	0x08009108
 8008d9c:	08009108 	.word	0x08009108
 8008da0:	0800910c 	.word	0x0800910c

08008da4 <memcpy>:
 8008da4:	440a      	add	r2, r1
 8008da6:	4291      	cmp	r1, r2
 8008da8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008dac:	d100      	bne.n	8008db0 <memcpy+0xc>
 8008dae:	4770      	bx	lr
 8008db0:	b510      	push	{r4, lr}
 8008db2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008db6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dba:	4291      	cmp	r1, r2
 8008dbc:	d1f9      	bne.n	8008db2 <memcpy+0xe>
 8008dbe:	bd10      	pop	{r4, pc}

08008dc0 <memset>:
 8008dc0:	4402      	add	r2, r0
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d100      	bne.n	8008dca <memset+0xa>
 8008dc8:	4770      	bx	lr
 8008dca:	f803 1b01 	strb.w	r1, [r3], #1
 8008dce:	e7f9      	b.n	8008dc4 <memset+0x4>

08008dd0 <_calloc_r>:
 8008dd0:	b513      	push	{r0, r1, r4, lr}
 8008dd2:	434a      	muls	r2, r1
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	9201      	str	r2, [sp, #4]
 8008dd8:	f000 f80a 	bl	8008df0 <_malloc_r>
 8008ddc:	4604      	mov	r4, r0
 8008dde:	b118      	cbz	r0, 8008de8 <_calloc_r+0x18>
 8008de0:	9a01      	ldr	r2, [sp, #4]
 8008de2:	2100      	movs	r1, #0
 8008de4:	f7ff ffec 	bl	8008dc0 <memset>
 8008de8:	4620      	mov	r0, r4
 8008dea:	b002      	add	sp, #8
 8008dec:	bd10      	pop	{r4, pc}
	...

08008df0 <_malloc_r>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	1ccd      	adds	r5, r1, #3
 8008df4:	f025 0503 	bic.w	r5, r5, #3
 8008df8:	3508      	adds	r5, #8
 8008dfa:	2d0c      	cmp	r5, #12
 8008dfc:	bf38      	it	cc
 8008dfe:	250c      	movcc	r5, #12
 8008e00:	2d00      	cmp	r5, #0
 8008e02:	4606      	mov	r6, r0
 8008e04:	db01      	blt.n	8008e0a <_malloc_r+0x1a>
 8008e06:	42a9      	cmp	r1, r5
 8008e08:	d903      	bls.n	8008e12 <_malloc_r+0x22>
 8008e0a:	230c      	movs	r3, #12
 8008e0c:	6033      	str	r3, [r6, #0]
 8008e0e:	2000      	movs	r0, #0
 8008e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e12:	f000 f857 	bl	8008ec4 <__malloc_lock>
 8008e16:	4921      	ldr	r1, [pc, #132]	; (8008e9c <_malloc_r+0xac>)
 8008e18:	680a      	ldr	r2, [r1, #0]
 8008e1a:	4614      	mov	r4, r2
 8008e1c:	b99c      	cbnz	r4, 8008e46 <_malloc_r+0x56>
 8008e1e:	4f20      	ldr	r7, [pc, #128]	; (8008ea0 <_malloc_r+0xb0>)
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	b923      	cbnz	r3, 8008e2e <_malloc_r+0x3e>
 8008e24:	4621      	mov	r1, r4
 8008e26:	4630      	mov	r0, r6
 8008e28:	f000 f83c 	bl	8008ea4 <_sbrk_r>
 8008e2c:	6038      	str	r0, [r7, #0]
 8008e2e:	4629      	mov	r1, r5
 8008e30:	4630      	mov	r0, r6
 8008e32:	f000 f837 	bl	8008ea4 <_sbrk_r>
 8008e36:	1c43      	adds	r3, r0, #1
 8008e38:	d123      	bne.n	8008e82 <_malloc_r+0x92>
 8008e3a:	230c      	movs	r3, #12
 8008e3c:	6033      	str	r3, [r6, #0]
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f000 f846 	bl	8008ed0 <__malloc_unlock>
 8008e44:	e7e3      	b.n	8008e0e <_malloc_r+0x1e>
 8008e46:	6823      	ldr	r3, [r4, #0]
 8008e48:	1b5b      	subs	r3, r3, r5
 8008e4a:	d417      	bmi.n	8008e7c <_malloc_r+0x8c>
 8008e4c:	2b0b      	cmp	r3, #11
 8008e4e:	d903      	bls.n	8008e58 <_malloc_r+0x68>
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	441c      	add	r4, r3
 8008e54:	6025      	str	r5, [r4, #0]
 8008e56:	e004      	b.n	8008e62 <_malloc_r+0x72>
 8008e58:	6863      	ldr	r3, [r4, #4]
 8008e5a:	42a2      	cmp	r2, r4
 8008e5c:	bf0c      	ite	eq
 8008e5e:	600b      	streq	r3, [r1, #0]
 8008e60:	6053      	strne	r3, [r2, #4]
 8008e62:	4630      	mov	r0, r6
 8008e64:	f000 f834 	bl	8008ed0 <__malloc_unlock>
 8008e68:	f104 000b 	add.w	r0, r4, #11
 8008e6c:	1d23      	adds	r3, r4, #4
 8008e6e:	f020 0007 	bic.w	r0, r0, #7
 8008e72:	1ac2      	subs	r2, r0, r3
 8008e74:	d0cc      	beq.n	8008e10 <_malloc_r+0x20>
 8008e76:	1a1b      	subs	r3, r3, r0
 8008e78:	50a3      	str	r3, [r4, r2]
 8008e7a:	e7c9      	b.n	8008e10 <_malloc_r+0x20>
 8008e7c:	4622      	mov	r2, r4
 8008e7e:	6864      	ldr	r4, [r4, #4]
 8008e80:	e7cc      	b.n	8008e1c <_malloc_r+0x2c>
 8008e82:	1cc4      	adds	r4, r0, #3
 8008e84:	f024 0403 	bic.w	r4, r4, #3
 8008e88:	42a0      	cmp	r0, r4
 8008e8a:	d0e3      	beq.n	8008e54 <_malloc_r+0x64>
 8008e8c:	1a21      	subs	r1, r4, r0
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f000 f808 	bl	8008ea4 <_sbrk_r>
 8008e94:	3001      	adds	r0, #1
 8008e96:	d1dd      	bne.n	8008e54 <_malloc_r+0x64>
 8008e98:	e7cf      	b.n	8008e3a <_malloc_r+0x4a>
 8008e9a:	bf00      	nop
 8008e9c:	20000310 	.word	0x20000310
 8008ea0:	20000314 	.word	0x20000314

08008ea4 <_sbrk_r>:
 8008ea4:	b538      	push	{r3, r4, r5, lr}
 8008ea6:	4d06      	ldr	r5, [pc, #24]	; (8008ec0 <_sbrk_r+0x1c>)
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	4604      	mov	r4, r0
 8008eac:	4608      	mov	r0, r1
 8008eae:	602b      	str	r3, [r5, #0]
 8008eb0:	f7fa fbea 	bl	8003688 <_sbrk>
 8008eb4:	1c43      	adds	r3, r0, #1
 8008eb6:	d102      	bne.n	8008ebe <_sbrk_r+0x1a>
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	b103      	cbz	r3, 8008ebe <_sbrk_r+0x1a>
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	bd38      	pop	{r3, r4, r5, pc}
 8008ec0:	2000054c 	.word	0x2000054c

08008ec4 <__malloc_lock>:
 8008ec4:	4801      	ldr	r0, [pc, #4]	; (8008ecc <__malloc_lock+0x8>)
 8008ec6:	f000 b809 	b.w	8008edc <__retarget_lock_acquire_recursive>
 8008eca:	bf00      	nop
 8008ecc:	20000554 	.word	0x20000554

08008ed0 <__malloc_unlock>:
 8008ed0:	4801      	ldr	r0, [pc, #4]	; (8008ed8 <__malloc_unlock+0x8>)
 8008ed2:	f000 b804 	b.w	8008ede <__retarget_lock_release_recursive>
 8008ed6:	bf00      	nop
 8008ed8:	20000554 	.word	0x20000554

08008edc <__retarget_lock_acquire_recursive>:
 8008edc:	4770      	bx	lr

08008ede <__retarget_lock_release_recursive>:
 8008ede:	4770      	bx	lr

08008ee0 <sqrt>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	ed2d 8b02 	vpush	{d8}
 8008ee6:	ec55 4b10 	vmov	r4, r5, d0
 8008eea:	f000 f82d 	bl	8008f48 <__ieee754_sqrt>
 8008eee:	4b15      	ldr	r3, [pc, #84]	; (8008f44 <sqrt+0x64>)
 8008ef0:	eeb0 8a40 	vmov.f32	s16, s0
 8008ef4:	eef0 8a60 	vmov.f32	s17, s1
 8008ef8:	f993 3000 	ldrsb.w	r3, [r3]
 8008efc:	3301      	adds	r3, #1
 8008efe:	d019      	beq.n	8008f34 <sqrt+0x54>
 8008f00:	4622      	mov	r2, r4
 8008f02:	462b      	mov	r3, r5
 8008f04:	4620      	mov	r0, r4
 8008f06:	4629      	mov	r1, r5
 8008f08:	f7f7 fdbc 	bl	8000a84 <__aeabi_dcmpun>
 8008f0c:	b990      	cbnz	r0, 8008f34 <sqrt+0x54>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	2300      	movs	r3, #0
 8008f12:	4620      	mov	r0, r4
 8008f14:	4629      	mov	r1, r5
 8008f16:	f7f7 fd8d 	bl	8000a34 <__aeabi_dcmplt>
 8008f1a:	b158      	cbz	r0, 8008f34 <sqrt+0x54>
 8008f1c:	f7ff ff18 	bl	8008d50 <__errno>
 8008f20:	2321      	movs	r3, #33	; 0x21
 8008f22:	6003      	str	r3, [r0, #0]
 8008f24:	2200      	movs	r2, #0
 8008f26:	2300      	movs	r3, #0
 8008f28:	4610      	mov	r0, r2
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	f7f7 fc3a 	bl	80007a4 <__aeabi_ddiv>
 8008f30:	ec41 0b18 	vmov	d8, r0, r1
 8008f34:	eeb0 0a48 	vmov.f32	s0, s16
 8008f38:	eef0 0a68 	vmov.f32	s1, s17
 8008f3c:	ecbd 8b02 	vpop	{d8}
 8008f40:	bd38      	pop	{r3, r4, r5, pc}
 8008f42:	bf00      	nop
 8008f44:	20000088 	.word	0x20000088

08008f48 <__ieee754_sqrt>:
 8008f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4c:	ec55 4b10 	vmov	r4, r5, d0
 8008f50:	4e56      	ldr	r6, [pc, #344]	; (80090ac <__ieee754_sqrt+0x164>)
 8008f52:	43ae      	bics	r6, r5
 8008f54:	ee10 0a10 	vmov	r0, s0
 8008f58:	ee10 3a10 	vmov	r3, s0
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	462a      	mov	r2, r5
 8008f60:	d110      	bne.n	8008f84 <__ieee754_sqrt+0x3c>
 8008f62:	ee10 2a10 	vmov	r2, s0
 8008f66:	462b      	mov	r3, r5
 8008f68:	f7f7 faf2 	bl	8000550 <__aeabi_dmul>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	460b      	mov	r3, r1
 8008f70:	4620      	mov	r0, r4
 8008f72:	4629      	mov	r1, r5
 8008f74:	f7f7 f936 	bl	80001e4 <__adddf3>
 8008f78:	4604      	mov	r4, r0
 8008f7a:	460d      	mov	r5, r1
 8008f7c:	ec45 4b10 	vmov	d0, r4, r5
 8008f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f84:	2d00      	cmp	r5, #0
 8008f86:	dc10      	bgt.n	8008faa <__ieee754_sqrt+0x62>
 8008f88:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008f8c:	4330      	orrs	r0, r6
 8008f8e:	d0f5      	beq.n	8008f7c <__ieee754_sqrt+0x34>
 8008f90:	b15d      	cbz	r5, 8008faa <__ieee754_sqrt+0x62>
 8008f92:	ee10 2a10 	vmov	r2, s0
 8008f96:	462b      	mov	r3, r5
 8008f98:	ee10 0a10 	vmov	r0, s0
 8008f9c:	f7f7 f920 	bl	80001e0 <__aeabi_dsub>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	460b      	mov	r3, r1
 8008fa4:	f7f7 fbfe 	bl	80007a4 <__aeabi_ddiv>
 8008fa8:	e7e6      	b.n	8008f78 <__ieee754_sqrt+0x30>
 8008faa:	1509      	asrs	r1, r1, #20
 8008fac:	d076      	beq.n	800909c <__ieee754_sqrt+0x154>
 8008fae:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008fb2:	07ce      	lsls	r6, r1, #31
 8008fb4:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8008fb8:	bf5e      	ittt	pl
 8008fba:	0fda      	lsrpl	r2, r3, #31
 8008fbc:	005b      	lslpl	r3, r3, #1
 8008fbe:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8008fc2:	0fda      	lsrs	r2, r3, #31
 8008fc4:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8008fc8:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8008fcc:	2000      	movs	r0, #0
 8008fce:	106d      	asrs	r5, r5, #1
 8008fd0:	005b      	lsls	r3, r3, #1
 8008fd2:	f04f 0e16 	mov.w	lr, #22
 8008fd6:	4684      	mov	ip, r0
 8008fd8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008fdc:	eb0c 0401 	add.w	r4, ip, r1
 8008fe0:	4294      	cmp	r4, r2
 8008fe2:	bfde      	ittt	le
 8008fe4:	1b12      	suble	r2, r2, r4
 8008fe6:	eb04 0c01 	addle.w	ip, r4, r1
 8008fea:	1840      	addle	r0, r0, r1
 8008fec:	0052      	lsls	r2, r2, #1
 8008fee:	f1be 0e01 	subs.w	lr, lr, #1
 8008ff2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008ff6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008ffa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ffe:	d1ed      	bne.n	8008fdc <__ieee754_sqrt+0x94>
 8009000:	4671      	mov	r1, lr
 8009002:	2720      	movs	r7, #32
 8009004:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009008:	4562      	cmp	r2, ip
 800900a:	eb04 060e 	add.w	r6, r4, lr
 800900e:	dc02      	bgt.n	8009016 <__ieee754_sqrt+0xce>
 8009010:	d113      	bne.n	800903a <__ieee754_sqrt+0xf2>
 8009012:	429e      	cmp	r6, r3
 8009014:	d811      	bhi.n	800903a <__ieee754_sqrt+0xf2>
 8009016:	2e00      	cmp	r6, #0
 8009018:	eb06 0e04 	add.w	lr, r6, r4
 800901c:	da43      	bge.n	80090a6 <__ieee754_sqrt+0x15e>
 800901e:	f1be 0f00 	cmp.w	lr, #0
 8009022:	db40      	blt.n	80090a6 <__ieee754_sqrt+0x15e>
 8009024:	f10c 0801 	add.w	r8, ip, #1
 8009028:	eba2 020c 	sub.w	r2, r2, ip
 800902c:	429e      	cmp	r6, r3
 800902e:	bf88      	it	hi
 8009030:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009034:	1b9b      	subs	r3, r3, r6
 8009036:	4421      	add	r1, r4
 8009038:	46c4      	mov	ip, r8
 800903a:	0052      	lsls	r2, r2, #1
 800903c:	3f01      	subs	r7, #1
 800903e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009042:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009046:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800904a:	d1dd      	bne.n	8009008 <__ieee754_sqrt+0xc0>
 800904c:	4313      	orrs	r3, r2
 800904e:	d006      	beq.n	800905e <__ieee754_sqrt+0x116>
 8009050:	1c4c      	adds	r4, r1, #1
 8009052:	bf13      	iteet	ne
 8009054:	3101      	addne	r1, #1
 8009056:	3001      	addeq	r0, #1
 8009058:	4639      	moveq	r1, r7
 800905a:	f021 0101 	bicne.w	r1, r1, #1
 800905e:	1043      	asrs	r3, r0, #1
 8009060:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009064:	0849      	lsrs	r1, r1, #1
 8009066:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800906a:	07c2      	lsls	r2, r0, #31
 800906c:	bf48      	it	mi
 800906e:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8009072:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8009076:	460c      	mov	r4, r1
 8009078:	463d      	mov	r5, r7
 800907a:	e77f      	b.n	8008f7c <__ieee754_sqrt+0x34>
 800907c:	0ada      	lsrs	r2, r3, #11
 800907e:	3815      	subs	r0, #21
 8009080:	055b      	lsls	r3, r3, #21
 8009082:	2a00      	cmp	r2, #0
 8009084:	d0fa      	beq.n	800907c <__ieee754_sqrt+0x134>
 8009086:	02d7      	lsls	r7, r2, #11
 8009088:	d50a      	bpl.n	80090a0 <__ieee754_sqrt+0x158>
 800908a:	f1c1 0420 	rsb	r4, r1, #32
 800908e:	fa23 f404 	lsr.w	r4, r3, r4
 8009092:	1e4d      	subs	r5, r1, #1
 8009094:	408b      	lsls	r3, r1
 8009096:	4322      	orrs	r2, r4
 8009098:	1b41      	subs	r1, r0, r5
 800909a:	e788      	b.n	8008fae <__ieee754_sqrt+0x66>
 800909c:	4608      	mov	r0, r1
 800909e:	e7f0      	b.n	8009082 <__ieee754_sqrt+0x13a>
 80090a0:	0052      	lsls	r2, r2, #1
 80090a2:	3101      	adds	r1, #1
 80090a4:	e7ef      	b.n	8009086 <__ieee754_sqrt+0x13e>
 80090a6:	46e0      	mov	r8, ip
 80090a8:	e7be      	b.n	8009028 <__ieee754_sqrt+0xe0>
 80090aa:	bf00      	nop
 80090ac:	7ff00000 	.word	0x7ff00000

080090b0 <_init>:
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b2:	bf00      	nop
 80090b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b6:	bc08      	pop	{r3}
 80090b8:	469e      	mov	lr, r3
 80090ba:	4770      	bx	lr

080090bc <_fini>:
 80090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090be:	bf00      	nop
 80090c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090c2:	bc08      	pop	{r3}
 80090c4:	469e      	mov	lr, r3
 80090c6:	4770      	bx	lr
