#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  9 08:36:21 2024
# Process ID: 13584
# Current directory: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42248 C:\Git\GitHub\MCS\MC\MC_state_machine_all_functions\V2\Vivado\Vivado.xpr
# Log file: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado\vivado.jou
# Running On        :Soeren-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :16106 MB
# Total Virtual     :33075 MB
# Available Virtual :5989 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_all_functions/V2/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property location {1 251 118} [get_bd_cells xadc_wiz_0]
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP10_VAUXN10 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP11_VAUXN11 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP12_VAUXN12 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP13_VAUXN13 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP4_VAUXN4 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP5_VAUXN5 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux1]
endgroup
delete_bd_objs [get_bd_intf_nets Vp_Vn_0_1] [get_bd_intf_ports Vp_Vn_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux2]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux3]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux4]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux5]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux9]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux10]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux11]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux12]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux13]
endgroup
set_property name Vaux0_BP1 [get_bd_intf_ports Vaux0_0]
set_property name Vaux1_TP0 [get_bd_intf_ports Vaux1_0]
set_property name Vaux2_NetINV34C [get_bd_intf_ports Vaux2_0]
set_property name Vaux3_SW [get_bd_intf_ports Vaux3_0]
set_property name Vaux4_DASHAMSC [get_bd_intf_ports Vaux4_0]
set_property name Vaux5_LVSV [get_bd_intf_ports Vaux5_0]
set_property name Vaux6_BrakeC [get_bd_intf_ports Vaux6_0]
set_property name Vaux7_PoEC [get_bd_intf_ports Vaux7_0]
set_property name Vaux8_BP0 [get_bd_intf_ports Vaux8_0]
set_property name Vaux9_TP1 [get_bd_intf_ports Vaux9_0]
set_property name Vaux10_TSCINV12C [get_bd_intf_ports Vaux10_0]
set_property name Vaux11_RTDSC [get_bd_intf_ports Vaux11_0]
set_property name Vaux12_CoolC [get_bd_intf_ports Vaux12_0]
set_property name Vaux13_LVSC [get_bd_intf_ports Vaux13_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
regenerate_bd_layout
