// Seed: 4160212311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_8,
      id_4,
      id_8,
      id_7,
      id_14,
      id_3,
      id_15,
      id_11,
      id_1,
      id_15,
      id_10,
      id_10,
      id_11,
      id_8,
      id_10,
      id_10,
      id_10,
      id_1,
      id_8,
      id_11,
      id_8,
      id_13,
      id_12
  );
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire _id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial id_9.id_7[id_5] <= (id_12) - id_7;
  wire id_16;
  ;
endmodule
