Protel Design System Design Rule Check
PCB File : D:\墨现-工作资料\3.项目\16x16 + BT\Hardware_16x16_BLE\Harware_Insole_16x16\16x16_ble.PcbDoc
Date     : 2023/6/28
Time     : 19:37:30

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (5.471mil < 6mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Polygon Track (1056.55mil,278.4mil)(1100mil,278.4mil) on Bottom Layer 
   Violation between Clearance Constraint: (5.471mil < 6mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Polygon Track (759.8mil,278.4mil)(803.25mil,278.4mil) on Bottom Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=100mil) (Preferred=12mil) (InNetClass('pwr'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (InNetClass('Column Data'))
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
   Violation between Routing Via Style: Via (1010mil,1208.842mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (108.15mil,1035.315mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1110mil,1230mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1110mil,845mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1135mil,380mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1154.587mil,947.933mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1185mil,500mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1187.342mil,610mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1193.957mil,947.933mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1195mil,405mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1210mil,1236.842mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1213.268mil,835mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1224.889mil,410mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1233.327mil,947.933mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1240mil,735mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1245mil,455mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1247.088mil,375.773mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1275mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1290.7mil,364.943mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1300mil,690.85mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1310mil,520mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1313.534mil,946.466mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1315mil,670mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1334.452mil,651.566mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1345mil,380mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1350mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1355mil,635mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1387.021mil,689.362mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1390.404mil,945.158mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1415mil,695mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1430mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1435mil,340mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1438.469mil,681.651mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1445.676mil,529.324mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1445mil,555mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1465mil,574.842mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1466.873mil,688.812mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1470mil,509.481mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1470mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1484.908mil,614.874mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1499.962mil,635.685mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1500mil,594.09mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1520mil,333.268mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1550mil,780mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1575mil,180mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1625mil,670mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1630mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1650mil,690mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1650mil,770mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1665mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1700mil,730mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1700mil,810mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1705mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1745.944mil,945.379mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1750mil,690mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1750mil,770mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1800mil,730mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1800mil,810mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1815mil,180mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1815mil,250mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1815mil,555mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1825mil,750mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1825mil,790mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1830mil,710mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1850mil,690mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1850mil,770mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1870mil,205mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1900mil,730mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1900mil,810mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1901mil,650.158mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1910mil,230mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1950mil,690mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (1950mil,770mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2000mil,635mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2000mil,730mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2000mil,810mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2015.489mil,614.511mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2050mil,690mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2050mil,770mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (208.15mil,1035.315mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2092mil,583mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2125.044mil,620.018mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2155mil,455mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2158mil,526mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2175mil,435mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2178.469mil,158.469mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2184.092mil,675.092mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2195mil,395mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2198.901mil,838.901mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2199.589mil,735.548mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2211.165mil,623.534mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2215mil,150mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2215mil,715mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2216mil,506mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2227mil,380.158mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2266mil,663.842mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2276.732mil,285mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2276.732mil,570mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2280mil,360mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2315mil,495mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2319.7mil,170.3mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2320mil,210mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2324mil,277mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2335mil,665mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2339mil,564mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2360mil,605mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2369mil,390mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2390mil,316mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2411mil,621mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2435mil,665mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2493.957mil,868.957mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2511mil,621mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2535mil,715mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2535mil,890mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2555mil,735mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (255mil,450mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2562.764mil,415mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2574.742mil,900.857mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2611mil,621mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2615mil,905mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2630mil,670mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2650mil,315mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2650mil,905mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2690mil,203mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2690mil,303mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2690mil,403mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2690mil,503mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2690mil,603mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2690mil,905mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2712.5mil,637.5mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2720mil,265mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2730mil,905mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2765mil,645mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2770mil,905mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2775mil,555mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2778.024mil,315mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (278.268mil,580mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2796mil,669mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (281.535mil,690mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (281.535mil,745mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (281.535mil,800mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2810mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2850mil,945mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2855mil,715mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2875.15mil,735.15mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2890mil,935mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2893mil,670mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2927.027mil,919.679mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2940mil,685mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2950mil,385mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2953mil,623mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (2965mil,899.837mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3004mil,576mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3005mil,880.158mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3017.41mil,270mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3018mil,481mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3045mil,360mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3045mil,645mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (308.15mil,1035.315mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3095mil,550mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3127.557mil,860.317mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3145mil,250mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3145mil,465mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3155.15mil,735.15mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3159.863mil,709.639mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3174.7mil,289.7mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3174.7mil,504.557mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3200mil,305mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3200mil,525mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (320mil,850mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3305mil,550mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (3385mil,795mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (375mil,850mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (408.15mil,1035.315mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (408.546mil,582.308mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (435.473mil,896.22mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (435mil,850mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (464.789mil,689.596mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (494.528mil,424.528mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (553.832mil,465.577mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (615mil,325mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (707.221mil,445mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (710mil,1160mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (725mil,425mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (750mil,485mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (810mil,1195mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (910mil,1210mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (919.857mil,340mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
   Violation between Routing Via Style: Via (955mil,251mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 11.811mil
Rule Violations :189

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=10mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=15mil) (Prefered=6mil) (InDifferentialPairClass('90OM'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPairClass('USB_CH340'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('CH340'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('D_CH340'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('USB_CH340'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C10-1(1246.732mil,330mil) on Top Layer And Pad C10-2(1213.268mil,330mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C1-1(3340mil,796.732mil) on Top Layer And Pad C1-2(3340mil,763.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C11-1(1520mil,366.732mil) on Top Layer And Pad C11-2(1520mil,333.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C12-1(1575mil,366.732mil) on Top Layer And Pad C12-2(1575mil,333.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C13-1(1688.268mil,510mil) on Top Layer And Pad C13-2(1721.732mil,510mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C14-1(281.535mil,800mil) on Top Layer And Pad C14-2(315mil,800mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C15-1(281.535mil,745mil) on Top Layer And Pad C15-2(315mil,745mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C16-1(281.535mil,690mil) on Top Layer And Pad C16-2(315mil,690mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C17-1(278.268mil,580mil) on Top Layer And Pad C17-2(311.732mil,580mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C18-1(2868.268mil,380mil) on Top Layer And Pad C18-2(2901.732mil,380mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C19-1(2948.268mil,270mil) on Top Layer And Pad C19-2(2981.732mil,270mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C20-1(2948.268mil,455mil) on Top Layer And Pad C20-2(2981.732mil,455mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C2-1(3020mil,796.732mil) on Top Layer And Pad C2-2(3020mil,763.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C21-1(2396.732mil,455mil) on Top Layer And Pad C21-2(2363.268mil,455mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C22-1(2401.732mil,275mil) on Top Layer And Pad C22-2(2368.268mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C23-1(3088.268mil,175mil) on Top Layer And Pad C23-2(3121.732mil,175mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C24-1(3088.268mil,390mil) on Top Layer And Pad C24-2(3121.732mil,390mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C25-1(2276.732mil,570mil) on Top Layer And Pad C25-2(2243.268mil,570mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C26-1(2276.732mil,285mil) on Top Layer And Pad C26-2(2243.268mil,285mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C27-1(775mil,646.732mil) on Top Layer And Pad C27-2(775mil,613.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C28-1(1075.473mil,680.394mil) on Top Layer And Pad C28-2(1042.008mil,680.394mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C29-1(1075.473mil,735.394mil) on Top Layer And Pad C29-2(1042.008mil,735.394mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C30-1(206.811mil,141.575mil) on Top Layer And Pad C30-2(240.275mil,141.575mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C3-1(2700mil,796.732mil) on Top Layer And Pad C3-2(2700mil,763.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C31-1(206.811mil,86.575mil) on Top Layer And Pad C31-2(240.275mil,86.575mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C32-1(203.268mil,280mil) on Top Layer And Pad C32-2(236.732mil,280mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C33-1(203.268mil,335mil) on Top Layer And Pad C33-2(236.732mil,335mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C4-1(2370mil,796.732mil) on Top Layer And Pad C4-2(2370mil,763.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C5-1(1805mil,413.268mil) on Top Layer And Pad C5-2(1805mil,446.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C6-1(1746.732mil,315mil) on Top Layer And Pad C6-2(1713.268mil,315mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C7-1(1685mil,651.732mil) on Top Layer And Pad C7-2(1685mil,618.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C8-1(1740mil,618.268mil) on Top Layer And Pad C8-2(1740mil,651.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C9-1(1246.732mil,835mil) on Top Layer And Pad C9-2(1213.268mil,835mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R10-1(2863.268mil,515mil) on Top Layer And Pad R10-2(2896.732mil,515mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R1-1(1688.268mil,565mil) on Top Layer And Pad R1-2(1721.732mil,565mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R11-1(2896.732mil,270mil) on Top Layer And Pad R11-2(2863.268mil,270mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R12-1(2948.268mil,215mil) on Top Layer And Pad R12-2(2981.732mil,215mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R13-1(2896.732mil,455mil) on Top Layer And Pad R13-2(2863.268mil,455mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R14-1(2948.268mil,515mil) on Top Layer And Pad R14-2(2981.732mil,515mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R15-1(2481.732mil,510mil) on Top Layer And Pad R15-2(2448.268mil,510mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R16-1(2486.732mil,220mil) on Top Layer And Pad R16-2(2453.268mil,220mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R17-1(2448.268mil,455mil) on Top Layer And Pad R17-2(2481.732mil,455mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R18-1(2453.268mil,275mil) on Top Layer And Pad R18-2(2486.732mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R19-1(2396.732mil,510mil) on Top Layer And Pad R19-2(2363.268mil,510mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R20-1(2401.732mil,220mil) on Top Layer And Pad R20-2(2368.268mil,220mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R2-1(1213.268mil,270mil) on Top Layer And Pad R2-2(1246.732mil,270mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R21-1(3372.126mil,200mil) on Top Layer And Pad R21-2(3338.662mil,200mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R22-1(3371.732mil,410mil) on Top Layer And Pad R22-2(3338.268mil,410mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R23-1(1988.662mil,540mil) on Top Layer And Pad R23-2(2022.126mil,540mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R24-1(1996.142mil,260mil) on Top Layer And Pad R24-2(2029.606mil,260mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R25-1(3338.662mil,255mil) on Top Layer And Pad R25-2(3372.126mil,255mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R26-1(3338.662mil,465mil) on Top Layer And Pad R26-2(3372.126mil,465mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R27-1(2022.126mil,485mil) on Top Layer And Pad R27-2(1988.662mil,485mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R28-1(2030mil,205mil) on Top Layer And Pad R28-2(1996.536mil,205mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R29-1(3338.268mil,310mil) on Top Layer And Pad R29-2(3371.732mil,310mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R30-1(3338.662mil,520mil) on Top Layer And Pad R30-2(3372.126mil,520mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R3-1(281.535mil,635mil) on Top Layer And Pad R3-2(315mil,635mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R31-1(2022.126mil,430mil) on Top Layer And Pad R31-2(1988.662mil,430mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R32-1(2030mil,150mil) on Top Layer And Pad R32-2(1996.536mil,150mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R33-1(3178.268mil,175mil) on Top Layer And Pad R33-2(3211.732mil,175mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R34-1(3178.268mil,390mil) on Top Layer And Pad R34-2(3211.732mil,390mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R35-1(2191.732mil,570mil) on Top Layer And Pad R35-2(2158.268mil,570mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R36-1(2191.732mil,285mil) on Top Layer And Pad R36-2(2158.268mil,285mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R37-1(860mil,371.93mil) on Top Layer And Pad R37-2(860mil,405.394mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R38-1(913.268mil,850mil) on Top Layer And Pad R38-2(946.732mil,850mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R39-1(913.268mil,795mil) on Top Layer And Pad R39-2(946.732mil,795mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R40-1(1025mil,371.93mil) on Top Layer And Pad R40-2(1025mil,405.394mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R4-1(430.079mil,727.362mil) on Top Layer And Pad R4-2(463.543mil,727.362mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R41-1(915mil,405.394mil) on Top Layer And Pad R41-2(915mil,371.93mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R42-1(970mil,405.394mil) on Top Layer And Pad R42-2(970mil,371.93mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R43-1(438.285mil,645.748mil) on Top Layer And Pad R43-2(471.749mil,645.748mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R5-1(428.268mil,785mil) on Top Layer And Pad R5-2(461.732mil,785mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R6-1(598.465mil,870mil) on Top Layer And Pad R6-2(565mil,870mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R7-1(598.465mil,925mil) on Top Layer And Pad R7-2(565mil,925mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R8-1(2901.732mil,330mil) on Top Layer And Pad R8-2(2868.268mil,330mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R9-1(2863.268mil,215mil) on Top Layer And Pad R9-2(2896.732mil,215mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-1(2097.294mil,514.4mil) on Top Layer And Pad U10-2(2097.294mil,494.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-10(2263.494mil,514.4mil) on Top Layer And Pad U10-9(2263.494mil,494.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-2(2097.294mil,494.7mil) on Top Layer And Pad U10-3(2097.294mil,475mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-3(2097.294mil,475mil) on Top Layer And Pad U10-4(2097.294mil,455.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-4(2097.294mil,455.3mil) on Top Layer And Pad U10-5(2097.294mil,435.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-6(2263.494mil,435.6mil) on Top Layer And Pad U10-7(2263.494mil,455.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-7(2263.494mil,455.3mil) on Top Layer And Pad U10-8(2263.494mil,475mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-8(2263.494mil,475mil) on Top Layer And Pad U10-9(2263.494mil,494.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-1(3097.294mil,794.4mil) on Top Layer And Pad U1-2(3097.294mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-10(3263.494mil,794.4mil) on Top Layer And Pad U1-9(3263.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-1(2106.9mil,229.4mil) on Top Layer And Pad U11-2(2106.9mil,209.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-10(2273.1mil,229.4mil) on Top Layer And Pad U11-9(2273.1mil,209.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-2(2106.9mil,209.7mil) on Top Layer And Pad U11-3(2106.9mil,190mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-3(2106.9mil,190mil) on Top Layer And Pad U11-4(2106.9mil,170.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-4(2106.9mil,170.3mil) on Top Layer And Pad U11-5(2106.9mil,150.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-6(2273.1mil,150.6mil) on Top Layer And Pad U11-7(2273.1mil,170.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-7(2273.1mil,170.3mil) on Top Layer And Pad U11-8(2273.1mil,190mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-8(2273.1mil,190mil) on Top Layer And Pad U11-9(2273.1mil,209.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-2(3097.294mil,774.7mil) on Top Layer And Pad U1-3(3097.294mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-3(3097.294mil,755mil) on Top Layer And Pad U1-4(3097.294mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-4(3097.294mil,735.3mil) on Top Layer And Pad U1-5(3097.294mil,715.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-6(3263.494mil,715.6mil) on Top Layer And Pad U1-7(3263.494mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-7(3263.494mil,735.3mil) on Top Layer And Pad U1-8(3263.494mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U1-8(3263.494mil,755mil) on Top Layer And Pad U1-9(3263.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-1(2767.294mil,794.4mil) on Top Layer And Pad U2-2(2767.294mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-10(2933.494mil,794.4mil) on Top Layer And Pad U2-9(2933.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-2(2767.294mil,774.7mil) on Top Layer And Pad U2-3(2767.294mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-3(2767.294mil,755mil) on Top Layer And Pad U2-4(2767.294mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-4(2767.294mil,735.3mil) on Top Layer And Pad U2-5(2767.294mil,715.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-6(2933.494mil,715.6mil) on Top Layer And Pad U2-7(2933.494mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-7(2933.494mil,735.3mil) on Top Layer And Pad U2-8(2933.494mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U2-8(2933.494mil,755mil) on Top Layer And Pad U2-9(2933.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-1(2437.294mil,794.4mil) on Top Layer And Pad U3-2(2437.294mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-10(2603.494mil,794.4mil) on Top Layer And Pad U3-9(2603.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-2(2437.294mil,774.7mil) on Top Layer And Pad U3-3(2437.294mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-3(2437.294mil,755mil) on Top Layer And Pad U3-4(2437.294mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-4(2437.294mil,735.3mil) on Top Layer And Pad U3-5(2437.294mil,715.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-6(2603.494mil,715.6mil) on Top Layer And Pad U3-7(2603.494mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-7(2603.494mil,735.3mil) on Top Layer And Pad U3-8(2603.494mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-8(2603.494mil,755mil) on Top Layer And Pad U3-9(2603.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-1(2107.294mil,794.4mil) on Top Layer And Pad U4-2(2107.294mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-10(2273.494mil,794.4mil) on Top Layer And Pad U4-9(2273.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-2(2107.294mil,774.7mil) on Top Layer And Pad U4-3(2107.294mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-3(2107.294mil,755mil) on Top Layer And Pad U4-4(2107.294mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-4(2107.294mil,735.3mil) on Top Layer And Pad U4-5(2107.294mil,715.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-6(2273.494mil,715.6mil) on Top Layer And Pad U4-7(2273.494mil,735.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-7(2273.494mil,735.3mil) on Top Layer And Pad U4-8(2273.494mil,755mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-8(2273.494mil,755mil) on Top Layer And Pad U4-9(2273.494mil,774.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-1(3256.762mil,230.6mil) on Top Layer And Pad U8-2(3256.762mil,250.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-10(3090.562mil,230.6mil) on Top Layer And Pad U8-9(3090.562mil,250.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-2(3256.762mil,250.3mil) on Top Layer And Pad U8-3(3256.762mil,270mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-3(3256.762mil,270mil) on Top Layer And Pad U8-4(3256.762mil,289.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-4(3256.762mil,289.7mil) on Top Layer And Pad U8-5(3256.762mil,309.4mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-6(3090.562mil,309.4mil) on Top Layer And Pad U8-7(3090.562mil,289.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-7(3090.562mil,289.7mil) on Top Layer And Pad U8-8(3090.562mil,270mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U8-8(3090.562mil,270mil) on Top Layer And Pad U8-9(3090.562mil,250.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-1(3256.762mil,445.6mil) on Top Layer And Pad U9-2(3256.762mil,465.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-10(3090.562mil,445.6mil) on Top Layer And Pad U9-9(3090.562mil,465.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-2(3256.762mil,465.3mil) on Top Layer And Pad U9-3(3256.762mil,485mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-3(3256.762mil,485mil) on Top Layer And Pad U9-4(3256.762mil,504.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-4(3256.762mil,504.7mil) on Top Layer And Pad U9-5(3256.762mil,524.4mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-6(3090.562mil,524.4mil) on Top Layer And Pad U9-7(3090.562mil,504.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-7(3090.562mil,504.7mil) on Top Layer And Pad U9-8(3090.562mil,485mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-8(3090.562mil,485mil) on Top Layer And Pad U9-9(3090.562mil,465.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.6mil < 10mil) Between Pad USB1-1(759.8mil,278.4mil) on Multi-Layer And Pad USB1-A1B12(803.9mil,301mil) on Top Layer [Top Solder] Mask Sliver [8.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.6mil < 10mil) Between Pad USB1-2(1100mil,278.4mil) on Multi-Layer And Pad USB1-B1A12(1055.9mil,301mil) on Top Layer [Top Solder] Mask Sliver [8.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A1B12(803.9mil,301mil) on Top Layer And Pad USB1-A4B9(835.4mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A4B9(835.4mil,301mil) on Top Layer And Pad USB1-A8(861mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A5(880.7mil,301mil) on Top Layer And Pad USB1-A8(861mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A5(880.7mil,301mil) on Top Layer And Pad USB1-B7(900.4mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.8mil < 10mil) Between Pad USB1-A6(920.1mil,301mil) on Top Layer And Pad USB1-A7(939.7mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A6(920.1mil,301mil) on Top Layer And Pad USB1-B7(900.4mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A7(939.7mil,301mil) on Top Layer And Pad USB1-B6(959.4mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B1A12(1055.9mil,301mil) on Top Layer And Pad USB1-B4A9(1024.4mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B4A9(1024.4mil,301mil) on Top Layer And Pad USB1-B5(998.8mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B5(998.8mil,301mil) on Top Layer And Pad USB1-B8(979.1mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B6(959.4mil,301mil) on Top Layer And Pad USB1-B8(979.1mil,301mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
Rule Violations :153

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1029.016mil,666.418mil) on Top Overlay And Pad C28-2(1042.008mil,680.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1029.016mil,694.37mil) on Top Overlay And Pad C28-2(1042.008mil,680.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1029.016mil,721.418mil) on Top Overlay And Pad C29-2(1042.008mil,735.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1029.016mil,749.37mil) on Top Overlay And Pad C29-2(1042.008mil,735.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1088.465mil,666.417mil) on Top Overlay And Pad C28-1(1075.473mil,680.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1088.465mil,694.37mil) on Top Overlay And Pad C28-1(1075.473mil,680.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1088.465mil,721.417mil) on Top Overlay And Pad C29-1(1075.473mil,735.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1088.465mil,749.37mil) on Top Overlay And Pad C29-1(1075.473mil,735.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1200.276mil,316.024mil) on Top Overlay And Pad C10-2(1213.268mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1200.276mil,343.976mil) on Top Overlay And Pad C10-2(1213.268mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1200.276mil,821.024mil) on Top Overlay And Pad C9-2(1213.268mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1200.276mil,848.976mil) on Top Overlay And Pad C9-2(1213.268mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1259.724mil,316.024mil) on Top Overlay And Pad C10-1(1246.732mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1259.724mil,343.976mil) on Top Overlay And Pad C10-1(1246.732mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1259.724mil,821.024mil) on Top Overlay And Pad C9-1(1246.732mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1259.724mil,848.976mil) on Top Overlay And Pad C9-1(1246.732mil,835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1506.024mil,320.276mil) on Top Overlay And Pad C11-2(1520mil,333.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1506.024mil,379.724mil) on Top Overlay And Pad C11-1(1520mil,366.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1533.976mil,320.276mil) on Top Overlay And Pad C11-2(1520mil,333.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1533.976mil,379.724mil) on Top Overlay And Pad C11-1(1520mil,366.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1561.024mil,320.276mil) on Top Overlay And Pad C12-2(1575mil,333.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1561.024mil,379.724mil) on Top Overlay And Pad C12-1(1575mil,366.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1588.976mil,320.276mil) on Top Overlay And Pad C12-2(1575mil,333.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1588.976mil,379.724mil) on Top Overlay And Pad C12-1(1575mil,366.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1671.024mil,605.276mil) on Top Overlay And Pad C7-2(1685mil,618.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1671.024mil,664.724mil) on Top Overlay And Pad C7-1(1685mil,651.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1675.276mil,496.024mil) on Top Overlay And Pad C13-1(1688.268mil,510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.158mil < 10mil) Between Arc (1675.276mil,496.024mil) on Top Overlay And Pad Y1-3(1687.48mil,456.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1675.276mil,523.976mil) on Top Overlay And Pad C13-1(1688.268mil,510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1698.976mil,605.276mil) on Top Overlay And Pad C7-2(1685mil,618.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1698.976mil,664.724mil) on Top Overlay And Pad C7-1(1685mil,651.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1700.276mil,301.024mil) on Top Overlay And Pad C6-2(1713.268mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1700.276mil,328.976mil) on Top Overlay And Pad C6-2(1713.268mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Arc (1700.276mil,328.976mil) on Top Overlay And Pad Y1-4(1687.48mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1726.024mil,605.276mil) on Top Overlay And Pad C8-1(1740mil,618.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1726.024mil,664.724mil) on Top Overlay And Pad C8-2(1740mil,651.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1734.724mil,496.024mil) on Top Overlay And Pad C13-2(1721.732mil,510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.158mil < 10mil) Between Arc (1734.724mil,496.024mil) on Top Overlay And Pad Y1-2(1750.472mil,456.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1734.724mil,523.976mil) on Top Overlay And Pad C13-2(1721.732mil,510mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Arc (1750.394mil,405mil) on Top Overlay And Pad Y1-1(1750.472mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1753.976mil,605.276mil) on Top Overlay And Pad C8-1(1740mil,618.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1753.976mil,664.724mil) on Top Overlay And Pad C8-2(1740mil,651.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1759.724mil,301.024mil) on Top Overlay And Pad C6-1(1746.732mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1759.724mil,328.976mil) on Top Overlay And Pad C6-1(1746.732mil,315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Arc (1759.724mil,328.976mil) on Top Overlay And Pad Y1-1(1750.472mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.925mil < 10mil) Between Arc (1790.923mil,998.946mil) on Top Overlay And Pad FPC1-1(1745.137mil,991.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1791.024mil,400.276mil) on Top Overlay And Pad C5-1(1805mil,413.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.979mil < 10mil) Between Arc (1791.024mil,400.276mil) on Top Overlay And Pad Y1-1(1750.472mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1791.024mil,459.724mil) on Top Overlay And Pad C5-2(1805mil,446.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Arc (1791.024mil,459.724mil) on Top Overlay And Pad Y1-2(1750.472mil,456.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1818.976mil,400.276mil) on Top Overlay And Pad C5-1(1805mil,413.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1818.976mil,459.724mil) on Top Overlay And Pad C5-2(1805mil,446.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (190.276mil,266.024mil) on Top Overlay And Pad C32-1(203.268mil,280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (190.276mil,293.976mil) on Top Overlay And Pad C32-1(203.268mil,280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (190.276mil,321.024mil) on Top Overlay And Pad C33-1(203.268mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (190.276mil,348.976mil) on Top Overlay And Pad C33-1(203.268mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (193.819mil,100.551mil) on Top Overlay And Pad C31-1(206.811mil,86.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (193.819mil,127.598mil) on Top Overlay And Pad C30-1(206.811mil,141.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (193.819mil,155.551mil) on Top Overlay And Pad C30-1(206.811mil,141.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (193.819mil,72.598mil) on Top Overlay And Pad C31-1(206.811mil,86.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2097.294mil,537.7mil) on Top Overlay And Pad U10-1(2097.294mil,514.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2106.9mil,252.7mil) on Top Overlay And Pad U11-1(2106.9mil,229.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2107.294mil,817.7mil) on Top Overlay And Pad U4-1(2107.294mil,794.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2230.276mil,271.024mil) on Top Overlay And Pad C26-2(2243.268mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2230.276mil,298.976mil) on Top Overlay And Pad C26-2(2243.268mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2230.276mil,556.024mil) on Top Overlay And Pad C25-2(2243.268mil,570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2230.276mil,583.976mil) on Top Overlay And Pad C25-2(2243.268mil,570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2289.724mil,271.024mil) on Top Overlay And Pad C26-1(2276.732mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2289.724mil,298.976mil) on Top Overlay And Pad C26-1(2276.732mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2289.724mil,556.024mil) on Top Overlay And Pad C25-1(2276.732mil,570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2289.724mil,583.976mil) on Top Overlay And Pad C25-1(2276.732mil,570mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2350.276mil,441.024mil) on Top Overlay And Pad C21-2(2363.268mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2350.276mil,468.976mil) on Top Overlay And Pad C21-2(2363.268mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2355.276mil,261.024mil) on Top Overlay And Pad C22-2(2368.268mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2355.276mil,288.976mil) on Top Overlay And Pad C22-2(2368.268mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2356.024mil,750.276mil) on Top Overlay And Pad C4-2(2370mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2356.024mil,809.724mil) on Top Overlay And Pad C4-1(2370mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2383.976mil,750.276mil) on Top Overlay And Pad C4-2(2370mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.418mil < 10mil) Between Arc (2383.976mil,750.276mil) on Top Overlay And Pad U3-3(2437.294mil,755mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2383.976mil,809.724mil) on Top Overlay And Pad C4-1(2370mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2409.724mil,441.024mil) on Top Overlay And Pad C21-1(2396.732mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2409.724mil,468.976mil) on Top Overlay And Pad C21-1(2396.732mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2414.724mil,261.024mil) on Top Overlay And Pad C22-1(2401.732mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2414.724mil,288.976mil) on Top Overlay And Pad C22-1(2401.732mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2437.294mil,817.7mil) on Top Overlay And Pad U3-1(2437.294mil,794.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (249.724mil,266.024mil) on Top Overlay And Pad C32-2(236.732mil,280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (249.724mil,293.976mil) on Top Overlay And Pad C32-2(236.732mil,280mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (249.724mil,321.024mil) on Top Overlay And Pad C33-2(236.732mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (249.724mil,348.976mil) on Top Overlay And Pad C33-2(236.732mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (253.267mil,100.551mil) on Top Overlay And Pad C31-2(240.275mil,86.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.842mil < 10mil) Between Arc (253.267mil,100.551mil) on Top Overlay And Pad U13-4(316.615mil,180.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (253.267mil,127.598mil) on Top Overlay And Pad C30-2(240.275mil,141.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.686mil < 10mil) Between Arc (253.267mil,127.598mil) on Top Overlay And Pad U13-4(316.615mil,180.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (253.267mil,155.551mil) on Top Overlay And Pad C30-2(240.275mil,141.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.686mil < 10mil) Between Arc (253.267mil,155.551mil) on Top Overlay And Pad U13-4(316.615mil,180.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (253.267mil,72.598mil) on Top Overlay And Pad C31-2(240.275mil,86.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (265.276mil,566.024mil) on Top Overlay And Pad C17-1(278.268mil,580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (265.276mil,593.976mil) on Top Overlay And Pad C17-1(278.268mil,580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (268.543mil,676.024mil) on Top Overlay And Pad C16-1(281.535mil,690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (268.543mil,703.976mil) on Top Overlay And Pad C16-1(281.535mil,690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (268.543mil,731.024mil) on Top Overlay And Pad C15-1(281.535mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (268.543mil,758.976mil) on Top Overlay And Pad C15-1(281.535mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (268.543mil,786.024mil) on Top Overlay And Pad C14-1(281.535mil,800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (268.543mil,813.976mil) on Top Overlay And Pad C14-1(281.535mil,800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2686.024mil,750.276mil) on Top Overlay And Pad C3-2(2700mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2686.024mil,809.724mil) on Top Overlay And Pad C3-1(2700mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2713.976mil,750.276mil) on Top Overlay And Pad C3-2(2700mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.418mil < 10mil) Between Arc (2713.976mil,750.276mil) on Top Overlay And Pad U2-3(2767.294mil,755mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2713.976mil,809.724mil) on Top Overlay And Pad C3-1(2700mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2767.294mil,817.7mil) on Top Overlay And Pad U2-1(2767.294mil,794.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Arc (2778.024mil,185.48mil) on Top Overlay And Pad U6-1(2778.024mil,215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2855.276mil,366.024mil) on Top Overlay And Pad C18-1(2868.268mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2855.276mil,393.976mil) on Top Overlay And Pad C18-1(2868.268mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2914.724mil,366.024mil) on Top Overlay And Pad C18-2(2901.732mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2914.724mil,393.976mil) on Top Overlay And Pad C18-2(2901.732mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2935.276mil,256.024mil) on Top Overlay And Pad C19-1(2948.268mil,270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2935.276mil,283.976mil) on Top Overlay And Pad C19-1(2948.268mil,270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2935.276mil,441.024mil) on Top Overlay And Pad C20-1(2948.268mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2935.276mil,468.976mil) on Top Overlay And Pad C20-1(2948.268mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2994.724mil,256.024mil) on Top Overlay And Pad C19-2(2981.732mil,270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2994.724mil,283.976mil) on Top Overlay And Pad C19-2(2981.732mil,270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2994.724mil,441.024mil) on Top Overlay And Pad C20-2(2981.732mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2994.724mil,468.976mil) on Top Overlay And Pad C20-2(2981.732mil,455mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3006.024mil,750.276mil) on Top Overlay And Pad C2-2(3020mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3006.024mil,809.724mil) on Top Overlay And Pad C2-1(3020mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3033.976mil,750.276mil) on Top Overlay And Pad C2-2(3020mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3033.976mil,809.724mil) on Top Overlay And Pad C2-1(3020mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3075.276mil,161.024mil) on Top Overlay And Pad C23-1(3088.268mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3075.276mil,188.976mil) on Top Overlay And Pad C23-1(3088.268mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3075.276mil,376.024mil) on Top Overlay And Pad C24-1(3088.268mil,390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3075.276mil,403.976mil) on Top Overlay And Pad C24-1(3088.268mil,390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (3079.764mil,1008.15mil) on Top Overlay And Pad FPC2-1(3044.331mil,1001.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3097.294mil,817.7mil) on Top Overlay And Pad U1-1(3097.294mil,794.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3134.724mil,161.024mil) on Top Overlay And Pad C23-2(3121.732mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3134.724mil,188.976mil) on Top Overlay And Pad C23-2(3121.732mil,175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3134.724mil,376.024mil) on Top Overlay And Pad C24-2(3121.732mil,390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3134.724mil,403.976mil) on Top Overlay And Pad C24-2(3121.732mil,390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (324.724mil,566.024mil) on Top Overlay And Pad C17-2(311.732mil,580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (324.724mil,593.976mil) on Top Overlay And Pad C17-2(311.732mil,580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3256.762mil,207.3mil) on Top Overlay And Pad U8-1(3256.762mil,230.6mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3256.762mil,422.3mil) on Top Overlay And Pad U9-1(3256.762mil,445.6mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (327.992mil,676.024mil) on Top Overlay And Pad C16-2(315mil,690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (327.992mil,703.976mil) on Top Overlay And Pad C16-2(315mil,690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (327.992mil,731.024mil) on Top Overlay And Pad C15-2(315mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (327.992mil,758.976mil) on Top Overlay And Pad C15-2(315mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (327.992mil,786.024mil) on Top Overlay And Pad C14-2(315mil,800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (327.992mil,813.976mil) on Top Overlay And Pad C14-2(315mil,800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3326.024mil,750.276mil) on Top Overlay And Pad C1-2(3340mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3326.024mil,809.724mil) on Top Overlay And Pad C1-1(3340mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3353.976mil,750.276mil) on Top Overlay And Pad C1-2(3340mil,763.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3353.976mil,809.724mil) on Top Overlay And Pad C1-1(3340mil,796.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (761.024mil,600.276mil) on Top Overlay And Pad C27-2(775mil,613.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (761.024mil,659.724mil) on Top Overlay And Pad C27-1(775mil,646.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (788.976mil,600.276mil) on Top Overlay And Pad C27-2(775mil,613.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (788.976mil,659.724mil) on Top Overlay And Pad C27-1(775mil,646.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.99mil < 10mil) Between Arc (800.89mil,501.424mil) on Top Overlay And Pad U12-1(830mil,501.428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-1(258.307mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-10(612.638mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-11(553.583mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.973mil < 10mil) Between Pad BLT1-11(553.583mil,424.528mil) on Bottom Layer And Track (544.362mil,343.724mil)(556mil,355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.973mil < 10mil) Between Pad BLT1-11(553.583mil,424.528mil) on Bottom Layer And Track (556mil,331.362mil)(556mil,355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.973mil < 10mil) Between Pad BLT1-11(553.583mil,424.528mil) on Bottom Layer And Track (556mil,355mil)(567.276mil,343.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-12(494.528mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.973mil < 10mil) Between Pad BLT1-12(494.528mil,424.528mil) on Bottom Layer And Track (485.362mil,343.724mil)(497mil,355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.973mil < 10mil) Between Pad BLT1-12(494.528mil,424.528mil) on Bottom Layer And Track (497mil,331.362mil)(497mil,355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.973mil < 10mil) Between Pad BLT1-12(494.528mil,424.528mil) on Bottom Layer And Track (497mil,355mil)(508.276mil,343.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-13(435.473mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-14(376.417mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-15(317.362mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-16(258.307mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.335mil < 10mil) Between Pad BLT1-16(258.307mil,424.528mil) on Bottom Layer And Track (246.087mil,343.362mil)(257.724mil,354.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.335mil < 10mil) Between Pad BLT1-16(258.307mil,424.528mil) on Bottom Layer And Track (257.724mil,331mil)(257.724mil,354.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.335mil < 10mil) Between Pad BLT1-16(258.307mil,424.528mil) on Bottom Layer And Track (257.724mil,354.638mil)(269mil,343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-2(317.362mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-3(376.417mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.225mil < 10mil) Between Pad BLT1-3(376.417mil,896.22mil) on Bottom Layer And Track (365.724mil,977.638mil)(377mil,966mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.225mil < 10mil) Between Pad BLT1-3(376.417mil,896.22mil) on Bottom Layer And Track (377mil,966mil)(377mil,989.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.225mil < 10mil) Between Pad BLT1-3(376.417mil,896.22mil) on Bottom Layer And Track (377mil,966mil)(388.638mil,977.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-4(435.473mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.224mil < 10mil) Between Pad BLT1-4(435.473mil,896.22mil) on Bottom Layer And Track (424.724mil,976.638mil)(436mil,965mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.224mil < 10mil) Between Pad BLT1-4(435.473mil,896.22mil) on Bottom Layer And Track (436mil,965mil)(436mil,988.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.224mil < 10mil) Between Pad BLT1-4(435.473mil,896.22mil) on Bottom Layer And Track (436mil,965mil)(447.638mil,976.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-5(494.528mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-6(553.583mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-7(612.638mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-8(671.693mil,896.22mil) on Bottom Layer And Track (199.252mil,876.535mil)(720.905mil,876.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BLT1-9(671.693mil,424.528mil) on Bottom Layer And Track (199.252mil,443.465mil)(720.905mil,443.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(1246.732mil,330mil) on Top Layer And Track (1241.812mil,307.362mil)(1259.528mil,307.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(1246.732mil,330mil) on Top Layer And Track (1241.81mil,352.638mil)(1259.528mil,352.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(1246.732mil,330mil) on Top Layer And Track (1268.386mil,316.024mil)(1268.386mil,343.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(1213.268mil,330mil) on Top Layer And Track (1191.614mil,316.024mil)(1191.614mil,343.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(1213.268mil,330mil) on Top Layer And Track (1200.472mil,307.362mil)(1218.19mil,307.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(1213.268mil,330mil) on Top Layer And Track (1200.472mil,352.638mil)(1218.19mil,352.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(3340mil,796.732mil) on Top Layer And Track (3317.362mil,791.81mil)(3317.362mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(3340mil,796.732mil) on Top Layer And Track (3326.024mil,818.386mil)(3353.976mil,818.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(3340mil,796.732mil) on Top Layer And Track (3362.638mil,791.81mil)(3362.638mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1520mil,366.732mil) on Top Layer And Track (1497.362mil,361.81mil)(1497.362mil,379.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1520mil,366.732mil) on Top Layer And Track (1506.024mil,388.386mil)(1533.976mil,388.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1520mil,366.732mil) on Top Layer And Track (1542.638mil,361.812mil)(1542.638mil,379.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1520mil,333.268mil) on Top Layer And Track (1497.362mil,320.472mil)(1497.362mil,338.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1520mil,333.268mil) on Top Layer And Track (1506.024mil,311.614mil)(1533.976mil,311.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1520mil,333.268mil) on Top Layer And Track (1542.638mil,320.472mil)(1542.638mil,338.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(3340mil,763.268mil) on Top Layer And Track (3317.362mil,750.472mil)(3317.362mil,768.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(3340mil,763.268mil) on Top Layer And Track (3326.024mil,741.614mil)(3353.976mil,741.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(3340mil,763.268mil) on Top Layer And Track (3362.638mil,750.472mil)(3362.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1575mil,366.732mil) on Top Layer And Track (1552.362mil,361.81mil)(1552.362mil,379.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1575mil,366.732mil) on Top Layer And Track (1561.024mil,388.386mil)(1588.976mil,388.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1575mil,366.732mil) on Top Layer And Track (1597.638mil,361.812mil)(1597.638mil,379.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1575mil,333.268mil) on Top Layer And Track (1552.362mil,320.472mil)(1552.362mil,338.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1575mil,333.268mil) on Top Layer And Track (1561.024mil,311.614mil)(1588.976mil,311.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1575mil,333.268mil) on Top Layer And Track (1597.638mil,320.472mil)(1597.638mil,338.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1688.268mil,510mil) on Top Layer And Track (1666.614mil,496.024mil)(1666.614mil,523.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1688.268mil,510mil) on Top Layer And Track (1675.472mil,487.362mil)(1693.19mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1688.268mil,510mil) on Top Layer And Track (1675.472mil,532.638mil)(1693.19mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1721.732mil,510mil) on Top Layer And Track (1716.812mil,487.362mil)(1734.528mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1721.732mil,510mil) on Top Layer And Track (1716.812mil,532.638mil)(1734.528mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1721.732mil,510mil) on Top Layer And Track (1743.386mil,496.024mil)(1743.386mil,523.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-1(281.535mil,800mil) on Top Layer And Track (259.882mil,786.024mil)(259.882mil,813.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(281.535mil,800mil) on Top Layer And Track (268.74mil,777.362mil)(286.457mil,777.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-1(281.535mil,800mil) on Top Layer And Track (268.74mil,822.638mil)(286.457mil,822.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(315mil,800mil) on Top Layer And Track (310.079mil,777.362mil)(327.795mil,777.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-2(315mil,800mil) on Top Layer And Track (310.079mil,822.638mil)(327.795mil,822.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-2(315mil,800mil) on Top Layer And Track (336.653mil,786.024mil)(336.653mil,813.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C15-1(281.535mil,745mil) on Top Layer And Track (259.882mil,731.024mil)(259.882mil,758.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(281.535mil,745mil) on Top Layer And Track (268.74mil,722.362mil)(286.457mil,722.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C15-1(281.535mil,745mil) on Top Layer And Track (268.74mil,767.638mil)(286.457mil,767.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(315mil,745mil) on Top Layer And Track (310.079mil,722.362mil)(327.795mil,722.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C15-2(315mil,745mil) on Top Layer And Track (310.079mil,767.638mil)(327.795mil,767.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C15-2(315mil,745mil) on Top Layer And Track (336.653mil,731.024mil)(336.653mil,758.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-1(281.535mil,690mil) on Top Layer And Track (259.882mil,676.024mil)(259.882mil,703.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(281.535mil,690mil) on Top Layer And Track (268.74mil,667.362mil)(286.457mil,667.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-1(281.535mil,690mil) on Top Layer And Track (268.74mil,712.638mil)(286.457mil,712.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(315mil,690mil) on Top Layer And Track (310.079mil,667.362mil)(327.795mil,667.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-2(315mil,690mil) on Top Layer And Track (310.079mil,712.638mil)(327.795mil,712.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-2(315mil,690mil) on Top Layer And Track (336.653mil,676.024mil)(336.653mil,703.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C17-1(278.268mil,580mil) on Top Layer And Track (256.614mil,566.024mil)(256.614mil,593.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(278.268mil,580mil) on Top Layer And Track (265.473mil,557.362mil)(283.189mil,557.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C17-1(278.268mil,580mil) on Top Layer And Track (265.473mil,602.638mil)(283.189mil,602.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(311.732mil,580mil) on Top Layer And Track (306.811mil,557.362mil)(324.528mil,557.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C17-2(311.732mil,580mil) on Top Layer And Track (306.811mil,602.638mil)(324.528mil,602.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C17-2(311.732mil,580mil) on Top Layer And Track (333.386mil,566.024mil)(333.386mil,593.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2868.268mil,380mil) on Top Layer And Track (2846.614mil,366.024mil)(2846.614mil,393.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2868.268mil,380mil) on Top Layer And Track (2855.472mil,357.362mil)(2873.19mil,357.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2868.268mil,380mil) on Top Layer And Track (2855.472mil,402.638mil)(2873.19mil,402.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2901.732mil,380mil) on Top Layer And Track (2896.812mil,357.362mil)(2914.528mil,357.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2901.732mil,380mil) on Top Layer And Track (2896.812mil,402.638mil)(2914.528mil,402.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2901.732mil,380mil) on Top Layer And Track (2923.386mil,366.024mil)(2923.386mil,393.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2948.268mil,270mil) on Top Layer And Track (2926.614mil,256.024mil)(2926.614mil,283.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2948.268mil,270mil) on Top Layer And Track (2935.472mil,247.362mil)(2953.19mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2948.268mil,270mil) on Top Layer And Track (2935.472mil,292.638mil)(2953.19mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2981.732mil,270mil) on Top Layer And Track (2976.812mil,247.362mil)(2994.528mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2981.732mil,270mil) on Top Layer And Track (2976.812mil,292.638mil)(2994.528mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2981.732mil,270mil) on Top Layer And Track (3003.386mil,256.024mil)(3003.386mil,283.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2948.268mil,455mil) on Top Layer And Track (2926.614mil,441.024mil)(2926.614mil,468.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2948.268mil,455mil) on Top Layer And Track (2935.472mil,432.362mil)(2953.19mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2948.268mil,455mil) on Top Layer And Track (2935.472mil,477.638mil)(2953.19mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2981.732mil,455mil) on Top Layer And Track (2976.812mil,432.362mil)(2994.528mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2981.732mil,455mil) on Top Layer And Track (2976.812mil,477.638mil)(2994.528mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2981.732mil,455mil) on Top Layer And Track (3003.386mil,441.024mil)(3003.386mil,468.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(3020mil,796.732mil) on Top Layer And Track (2997.362mil,791.81mil)(2997.362mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(3020mil,796.732mil) on Top Layer And Track (3006.024mil,818.386mil)(3033.976mil,818.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(3020mil,796.732mil) on Top Layer And Track (3042.638mil,791.81mil)(3042.638mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(2396.732mil,455mil) on Top Layer And Track (2391.81mil,432.362mil)(2409.528mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(2396.732mil,455mil) on Top Layer And Track (2391.81mil,477.638mil)(2409.528mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(2396.732mil,455mil) on Top Layer And Track (2418.386mil,441.024mil)(2418.386mil,468.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(2363.268mil,455mil) on Top Layer And Track (2341.614mil,441.024mil)(2341.614mil,468.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(2363.268mil,455mil) on Top Layer And Track (2350.472mil,432.362mil)(2368.188mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(2363.268mil,455mil) on Top Layer And Track (2350.472mil,477.638mil)(2368.188mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(3020mil,763.268mil) on Top Layer And Track (2997.362mil,750.472mil)(2997.362mil,768.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(3020mil,763.268mil) on Top Layer And Track (3006.024mil,741.614mil)(3033.976mil,741.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(3020mil,763.268mil) on Top Layer And Track (3042.638mil,750.472mil)(3042.638mil,768.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(2401.732mil,275mil) on Top Layer And Track (2396.81mil,252.362mil)(2414.528mil,252.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(2401.732mil,275mil) on Top Layer And Track (2396.81mil,297.638mil)(2414.528mil,297.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(2401.732mil,275mil) on Top Layer And Track (2423.386mil,261.024mil)(2423.386mil,288.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(2368.268mil,275mil) on Top Layer And Track (2346.614mil,261.024mil)(2346.614mil,288.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(2368.268mil,275mil) on Top Layer And Track (2355.472mil,252.362mil)(2373.19mil,252.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(2368.268mil,275mil) on Top Layer And Track (2355.472mil,297.638mil)(2373.188mil,297.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3088.268mil,175mil) on Top Layer And Track (3066.614mil,161.024mil)(3066.614mil,188.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3088.268mil,175mil) on Top Layer And Track (3075.472mil,152.362mil)(3093.19mil,152.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3088.268mil,175mil) on Top Layer And Track (3075.472mil,197.638mil)(3093.19mil,197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3121.732mil,175mil) on Top Layer And Track (3116.812mil,152.362mil)(3134.528mil,152.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3121.732mil,175mil) on Top Layer And Track (3116.812mil,197.638mil)(3134.528mil,197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3121.732mil,175mil) on Top Layer And Track (3143.386mil,161.024mil)(3143.386mil,188.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(3088.268mil,390mil) on Top Layer And Track (3066.614mil,376.024mil)(3066.614mil,403.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(3088.268mil,390mil) on Top Layer And Track (3075.472mil,367.362mil)(3093.19mil,367.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(3088.268mil,390mil) on Top Layer And Track (3075.472mil,412.638mil)(3093.19mil,412.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(3121.732mil,390mil) on Top Layer And Track (3116.812mil,367.362mil)(3134.528mil,367.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(3121.732mil,390mil) on Top Layer And Track (3116.81mil,412.638mil)(3134.528mil,412.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(3121.732mil,390mil) on Top Layer And Track (3143.386mil,376.024mil)(3143.386mil,403.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(2276.732mil,570mil) on Top Layer And Track (2271.81mil,547.362mil)(2289.528mil,547.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(2276.732mil,570mil) on Top Layer And Track (2271.81mil,592.638mil)(2289.528mil,592.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(2276.732mil,570mil) on Top Layer And Track (2298.386mil,556.024mil)(2298.386mil,583.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(2243.268mil,570mil) on Top Layer And Track (2221.614mil,556.024mil)(2221.614mil,583.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(2243.268mil,570mil) on Top Layer And Track (2230.472mil,547.362mil)(2248.19mil,547.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(2243.268mil,570mil) on Top Layer And Track (2230.472mil,592.638mil)(2248.188mil,592.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(2276.732mil,285mil) on Top Layer And Track (2271.81mil,262.362mil)(2289.528mil,262.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(2276.732mil,285mil) on Top Layer And Track (2271.81mil,307.638mil)(2289.528mil,307.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(2276.732mil,285mil) on Top Layer And Track (2298.386mil,271.024mil)(2298.386mil,298.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(2243.268mil,285mil) on Top Layer And Track (2221.614mil,271.024mil)(2221.614mil,298.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(2243.268mil,285mil) on Top Layer And Track (2230.472mil,262.362mil)(2248.19mil,262.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(2243.268mil,285mil) on Top Layer And Track (2230.472mil,307.638mil)(2248.188mil,307.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(775mil,646.732mil) on Top Layer And Track (752.362mil,641.81mil)(752.362mil,659.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(775mil,646.732mil) on Top Layer And Track (761.024mil,668.386mil)(788.976mil,668.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(775mil,646.732mil) on Top Layer And Track (797.638mil,641.812mil)(797.638mil,659.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(775mil,613.268mil) on Top Layer And Track (752.362mil,600.472mil)(752.362mil,618.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(775mil,613.268mil) on Top Layer And Track (761.024mil,591.614mil)(788.976mil,591.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(775mil,613.268mil) on Top Layer And Track (797.638mil,600.472mil)(797.638mil,618.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(1075.473mil,680.394mil) on Top Layer And Track (1070.551mil,657.756mil)(1088.268mil,657.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(1075.473mil,680.394mil) on Top Layer And Track (1070.551mil,703.032mil)(1088.268mil,703.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(1075.473mil,680.394mil) on Top Layer And Track (1097.127mil,666.418mil)(1097.127mil,694.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(1042.008mil,680.394mil) on Top Layer And Track (1020.355mil,666.418mil)(1020.355mil,694.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(1042.008mil,680.394mil) on Top Layer And Track (1029.213mil,657.756mil)(1046.93mil,657.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(1042.008mil,680.394mil) on Top Layer And Track (1029.213mil,703.032mil)(1046.928mil,703.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(1075.473mil,735.394mil) on Top Layer And Track (1070.551mil,712.756mil)(1088.268mil,712.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(1075.473mil,735.394mil) on Top Layer And Track (1070.551mil,758.032mil)(1088.268mil,758.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(1075.473mil,735.394mil) on Top Layer And Track (1097.127mil,721.418mil)(1097.127mil,749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(1042.008mil,735.394mil) on Top Layer And Track (1020.355mil,721.418mil)(1020.355mil,749.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(1042.008mil,735.394mil) on Top Layer And Track (1029.213mil,712.756mil)(1046.93mil,712.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(1042.008mil,735.394mil) on Top Layer And Track (1029.213mil,758.032mil)(1046.928mil,758.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-1(206.811mil,141.575mil) on Top Layer And Track (185.157mil,127.599mil)(185.157mil,155.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-1(206.811mil,141.575mil) on Top Layer And Track (194.015mil,118.936mil)(211.733mil,118.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-1(206.811mil,141.575mil) on Top Layer And Track (194.015mil,164.213mil)(211.731mil,164.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-2(240.275mil,141.575mil) on Top Layer And Track (235.353mil,118.936mil)(253.071mil,118.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-2(240.275mil,141.575mil) on Top Layer And Track (235.353mil,164.213mil)(253.071mil,164.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-2(240.275mil,141.575mil) on Top Layer And Track (261.929mil,127.599mil)(261.929mil,155.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(2700mil,796.732mil) on Top Layer And Track (2677.362mil,791.81mil)(2677.362mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(2700mil,796.732mil) on Top Layer And Track (2686.024mil,818.386mil)(2713.976mil,818.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(2700mil,796.732mil) on Top Layer And Track (2722.638mil,791.81mil)(2722.638mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-1(206.811mil,86.575mil) on Top Layer And Track (185.157mil,72.599mil)(185.157mil,100.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-1(206.811mil,86.575mil) on Top Layer And Track (194.015mil,109.213mil)(211.731mil,109.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-1(206.811mil,86.575mil) on Top Layer And Track (194.015mil,63.937mil)(211.733mil,63.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-2(240.275mil,86.575mil) on Top Layer And Track (235.353mil,109.213mil)(253.071mil,109.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-2(240.275mil,86.575mil) on Top Layer And Track (235.353mil,63.937mil)(253.071mil,63.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C31-2(240.275mil,86.575mil) on Top Layer And Track (261.929mil,72.599mil)(261.929mil,100.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(2700mil,763.268mil) on Top Layer And Track (2677.362mil,750.472mil)(2677.362mil,768.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(2700mil,763.268mil) on Top Layer And Track (2686.024mil,741.614mil)(2713.976mil,741.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(2700mil,763.268mil) on Top Layer And Track (2722.638mil,750.472mil)(2722.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-1(203.268mil,280mil) on Top Layer And Track (181.614mil,266.024mil)(181.614mil,293.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-1(203.268mil,280mil) on Top Layer And Track (190.472mil,257.362mil)(208.19mil,257.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-1(203.268mil,280mil) on Top Layer And Track (190.472mil,302.638mil)(208.188mil,302.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-2(236.732mil,280mil) on Top Layer And Track (231.81mil,257.362mil)(249.528mil,257.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-2(236.732mil,280mil) on Top Layer And Track (231.81mil,302.638mil)(249.528mil,302.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-2(236.732mil,280mil) on Top Layer And Track (258.386mil,266.024mil)(258.386mil,293.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C33-1(203.268mil,335mil) on Top Layer And Track (181.614mil,321.024mil)(181.614mil,348.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C33-1(203.268mil,335mil) on Top Layer And Track (190.472mil,312.362mil)(208.19mil,312.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C33-1(203.268mil,335mil) on Top Layer And Track (190.472mil,357.638mil)(208.188mil,357.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C33-2(236.732mil,335mil) on Top Layer And Track (231.81mil,312.362mil)(249.528mil,312.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C33-2(236.732mil,335mil) on Top Layer And Track (231.81mil,357.638mil)(249.528mil,357.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C33-2(236.732mil,335mil) on Top Layer And Track (258.386mil,321.024mil)(258.386mil,348.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2370mil,796.732mil) on Top Layer And Track (2347.362mil,791.81mil)(2347.362mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2370mil,796.732mil) on Top Layer And Track (2356.024mil,818.386mil)(2383.976mil,818.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2370mil,796.732mil) on Top Layer And Track (2392.638mil,791.81mil)(2392.638mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2370mil,763.268mil) on Top Layer And Track (2347.362mil,750.472mil)(2347.362mil,768.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2370mil,763.268mil) on Top Layer And Track (2356.024mil,741.614mil)(2383.976mil,741.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2370mil,763.268mil) on Top Layer And Track (2392.638mil,750.472mil)(2392.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(1805mil,413.268mil) on Top Layer And Track (1782.362mil,400.472mil)(1782.362mil,418.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(1805mil,413.268mil) on Top Layer And Track (1791.024mil,391.614mil)(1818.976mil,391.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(1805mil,413.268mil) on Top Layer And Track (1827.638mil,400.472mil)(1827.638mil,418.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(1805mil,446.732mil) on Top Layer And Track (1782.362mil,441.812mil)(1782.362mil,459.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(1805mil,446.732mil) on Top Layer And Track (1791.024mil,468.386mil)(1818.976mil,468.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(1805mil,446.732mil) on Top Layer And Track (1827.638mil,441.812mil)(1827.638mil,459.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1746.732mil,315mil) on Top Layer And Track (1741.812mil,292.362mil)(1759.528mil,292.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1746.732mil,315mil) on Top Layer And Track (1741.81mil,337.638mil)(1759.528mil,337.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1746.732mil,315mil) on Top Layer And Track (1768.386mil,301.024mil)(1768.386mil,328.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1713.268mil,315mil) on Top Layer And Track (1691.614mil,301.024mil)(1691.614mil,328.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1713.268mil,315mil) on Top Layer And Track (1700.472mil,292.362mil)(1718.19mil,292.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1713.268mil,315mil) on Top Layer And Track (1700.472mil,337.638mil)(1718.19mil,337.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1685mil,651.732mil) on Top Layer And Track (1662.362mil,646.81mil)(1662.362mil,664.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1685mil,651.732mil) on Top Layer And Track (1671.024mil,673.386mil)(1698.976mil,673.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1685mil,651.732mil) on Top Layer And Track (1707.638mil,646.812mil)(1707.638mil,664.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1685mil,618.268mil) on Top Layer And Track (1662.362mil,605.472mil)(1662.362mil,623.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1685mil,618.268mil) on Top Layer And Track (1671.024mil,596.614mil)(1698.976mil,596.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1685mil,618.268mil) on Top Layer And Track (1707.638mil,605.472mil)(1707.638mil,623.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1740mil,618.268mil) on Top Layer And Track (1717.362mil,605.472mil)(1717.362mil,623.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1740mil,618.268mil) on Top Layer And Track (1726.024mil,596.614mil)(1753.976mil,596.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1740mil,618.268mil) on Top Layer And Track (1762.638mil,605.472mil)(1762.638mil,623.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1740mil,651.732mil) on Top Layer And Track (1717.362mil,646.812mil)(1717.362mil,664.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1740mil,651.732mil) on Top Layer And Track (1726.024mil,673.386mil)(1753.976mil,673.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1740mil,651.732mil) on Top Layer And Track (1762.638mil,646.812mil)(1762.638mil,664.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(1246.732mil,835mil) on Top Layer And Track (1241.812mil,812.362mil)(1259.528mil,812.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(1246.732mil,835mil) on Top Layer And Track (1241.81mil,857.638mil)(1259.528mil,857.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(1246.732mil,835mil) on Top Layer And Track (1268.386mil,821.024mil)(1268.386mil,848.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(1213.268mil,835mil) on Top Layer And Track (1191.614mil,821.024mil)(1191.614mil,848.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(1213.268mil,835mil) on Top Layer And Track (1200.472mil,812.362mil)(1218.19mil,812.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(1213.268mil,835mil) on Top Layer And Track (1200.472mil,857.638mil)(1218.19mil,857.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(1319.684mil,310mil) on Top Layer And Track (1289.566mil,278.898mil)(1289.566mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(1319.684mil,310mil) on Top Layer And Track (1289.566mil,278.898mil)(1334.252mil,278.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(1319.684mil,310mil) on Top Layer And Track (1289.566mil,341.102mil)(1334.252mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(1380.314mil,310mil) on Top Layer And Track (1365.748mil,278.898mil)(1401.182mil,278.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(1380.314mil,310mil) on Top Layer And Track (1365.748mil,341.102mil)(1401.182mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(1380.314mil,310mil) on Top Layer And Track (1401.182mil,278.898mil)(1409.056mil,286.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(1380.314mil,310mil) on Top Layer And Track (1401.182mil,341.102mil)(1409.056mil,333.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D1-K(1380.314mil,310mil) on Top Layer And Track (1409.056mil,286.496mil)(1409.056mil,333.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-1(1055mil,614.98mil) on Top Layer And Track (1015mil,590mil)(1015mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.343mil < 10mil) Between Pad F1-1(1055mil,614.98mil) on Top Layer And Track (1024mil,642mil)(1084mil,642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-1(1055mil,614.98mil) on Top Layer And Track (1095mil,591.442mil)(1095mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-2(1055mil,525.02mil) on Top Layer And Track (1015mil,500mil)(1015mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.343mil < 10mil) Between Pad F1-2(1055mil,525.02mil) on Top Layer And Track (1026mil,497mil)(1086mil,497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-2(1055mil,525.02mil) on Top Layer And Track (1095mil,500mil)(1095mil,550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1815mil,564.962mil) on Top Layer And Track (1774.252mil,530.316mil)(1774.252mil,669.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1815mil,564.962mil) on Top Layer And Track (1774.252mil,530.316mil)(1855.748mil,530.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1815mil,564.962mil) on Top Layer And Track (1855.748mil,530.316mil)(1855.748mil,669.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1815mil,635.04mil) on Top Layer And Track (1774.252mil,530.316mil)(1774.252mil,669.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1815mil,635.04mil) on Top Layer And Track (1774.252mil,669.686mil)(1855.748mil,669.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1815mil,635.04mil) on Top Layer And Track (1855.748mil,530.316mil)(1855.748mil,669.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.377mil < 10mil) Between Pad FPC1-17(1050.257mil,1099.656mil) on Top Layer And Track (1101.161mil,1037.452mil)(1798.546mil,1037.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.893mil < 10mil) Between Pad FPC1-17(1050.257mil,1099.656mil) on Top Layer And Track (997.106mil,1151.359mil)(997.106mil,1253.043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.385mil < 10mil) Between Pad FPC1-18(1849.467mil,1099.656mil) on Top Layer And Track (1101.161mil,1037.452mil)(1798.546mil,1037.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.895mil < 10mil) Between Pad FPC1-18(1849.467mil,1099.656mil) on Top Layer And Track (1902.62mil,1151.358mil)(1902.62mil,1253.043mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad FPC2-1(3044.331mil,1001.26mil) on Top Layer And Track (3065.242mil,1039.648mil)(3094.285mil,1039.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad FPC2-16(2453.78mil,1001.26mil) on Top Layer And Track (2403.825mil,1039.648mil)(2432.869mil,1039.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad FPC2-17(2345.51mil,1097.719mil) on Top Layer And Track (2296.3mil,1165.871mil)(2296.3mil,1249.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad FPC2-17(2345.51mil,1097.719mil) on Top Layer And Track (2403.825mil,1039.648mil)(2432.869mil,1039.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad FPC2-18(3152.601mil,1097.719mil) on Top Layer And Track (3065.242mil,1039.648mil)(3094.285mil,1039.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad FPC2-18(3152.601mil,1097.719mil) on Top Layer And Track (3201.811mil,1165.871mil)(3201.811mil,1249.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.96mil < 10mil) Between Pad H2-13(408.15mil,1055mil) on Bottom Layer And Track (377mil,966mil)(377mil,989.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.223mil < 10mil) Between Pad H2-13(408.15mil,1055mil) on Bottom Layer And Track (436mil,965mil)(436mil,988.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (431.322mil,571.357mil)(444.708mil,584.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (431.322mil,584.743mil)(444.708mil,584.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (431.714mil,597.737mil)(444.708mil,584.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.732mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (486.837mil,555.304mil)(498.646mil,567.113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.305mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (486.837mil,614.364mil)(498.646mil,602.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (498.646mil,567.113mil)(498.646mil,571.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (498.646mil,571.056mil)(498.646mil,598.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(471.475mil,585.135mil) on Top Layer And Track (498.646mil,598.613mil)(498.646mil,602.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (385.257mil,555.217mil)(385.257mil,613.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (431.322mil,570.964mil)(431.322mil,571.357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (431.322mil,570.964mil)(431.322mil,597.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (431.322mil,571.357mil)(444.708mil,584.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (431.322mil,584.743mil)(444.708mil,584.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (431.322mil,597.737mil)(431.714mil,597.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad LED2-2(408.525mil,584.865mil) on Top Layer And Track (431.714mil,597.737mil)(444.708mil,584.743mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2863.268mil,515mil) on Top Layer And Track (2841.614mil,492.362mil)(2841.614mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2863.268mil,515mil) on Top Layer And Track (2841.614mil,492.362mil)(2868.188mil,492.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2863.268mil,515mil) on Top Layer And Track (2841.614mil,537.638mil)(2868.188mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2896.732mil,515mil) on Top Layer And Track (2891.81mil,492.362mil)(2918.386mil,492.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2896.732mil,515mil) on Top Layer And Track (2891.81mil,537.638mil)(2918.386mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2896.732mil,515mil) on Top Layer And Track (2918.386mil,492.362mil)(2918.386mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(1688.268mil,565mil) on Top Layer And Track (1666.614mil,542.362mil)(1666.614mil,587.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(1688.268mil,565mil) on Top Layer And Track (1666.614mil,542.362mil)(1693.19mil,542.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(1688.268mil,565mil) on Top Layer And Track (1666.614mil,587.638mil)(1693.19mil,587.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2896.732mil,270mil) on Top Layer And Track (2891.81mil,247.362mil)(2918.386mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2896.732mil,270mil) on Top Layer And Track (2891.81mil,292.638mil)(2918.386mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2896.732mil,270mil) on Top Layer And Track (2918.386mil,247.362mil)(2918.386mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2863.268mil,270mil) on Top Layer And Track (2841.614mil,247.362mil)(2841.614mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2863.268mil,270mil) on Top Layer And Track (2841.614mil,247.362mil)(2868.188mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2863.268mil,270mil) on Top Layer And Track (2841.614mil,292.638mil)(2868.188mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(1721.732mil,565mil) on Top Layer And Track (1716.812mil,542.362mil)(1743.386mil,542.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(1721.732mil,565mil) on Top Layer And Track (1716.812mil,587.638mil)(1743.386mil,587.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(1721.732mil,565mil) on Top Layer And Track (1743.386mil,542.362mil)(1743.386mil,587.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2948.268mil,215mil) on Top Layer And Track (2926.614mil,192.362mil)(2926.614mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2948.268mil,215mil) on Top Layer And Track (2926.614mil,192.362mil)(2953.19mil,192.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2948.268mil,215mil) on Top Layer And Track (2926.614mil,237.638mil)(2953.19mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2981.732mil,215mil) on Top Layer And Track (2976.812mil,192.362mil)(3003.386mil,192.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2981.732mil,215mil) on Top Layer And Track (2976.812mil,237.638mil)(3003.386mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2981.732mil,215mil) on Top Layer And Track (3003.386mil,192.362mil)(3003.386mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2896.732mil,455mil) on Top Layer And Track (2891.81mil,432.362mil)(2918.386mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2896.732mil,455mil) on Top Layer And Track (2891.81mil,477.638mil)(2918.386mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2896.732mil,455mil) on Top Layer And Track (2918.386mil,432.362mil)(2918.386mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2863.268mil,455mil) on Top Layer And Track (2841.614mil,432.362mil)(2841.614mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2863.268mil,455mil) on Top Layer And Track (2841.614mil,432.362mil)(2868.188mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2863.268mil,455mil) on Top Layer And Track (2841.614mil,477.638mil)(2868.188mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2948.268mil,515mil) on Top Layer And Track (2926.614mil,492.362mil)(2926.614mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2948.268mil,515mil) on Top Layer And Track (2926.614mil,492.362mil)(2953.19mil,492.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2948.268mil,515mil) on Top Layer And Track (2926.614mil,537.638mil)(2953.19mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2981.732mil,515mil) on Top Layer And Track (2976.812mil,492.362mil)(3003.386mil,492.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2981.732mil,515mil) on Top Layer And Track (2976.812mil,537.638mil)(3003.386mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2981.732mil,515mil) on Top Layer And Track (3003.386mil,492.362mil)(3003.386mil,537.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2481.732mil,510mil) on Top Layer And Track (2476.812mil,487.362mil)(2503.386mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2481.732mil,510mil) on Top Layer And Track (2476.812mil,532.638mil)(2503.386mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2481.732mil,510mil) on Top Layer And Track (2503.386mil,487.362mil)(2503.386mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2448.268mil,510mil) on Top Layer And Track (2426.614mil,487.362mil)(2426.614mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2448.268mil,510mil) on Top Layer And Track (2426.614mil,487.362mil)(2453.19mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2448.268mil,510mil) on Top Layer And Track (2426.614mil,532.638mil)(2453.19mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2486.732mil,220mil) on Top Layer And Track (2481.81mil,197.362mil)(2508.386mil,197.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2486.732mil,220mil) on Top Layer And Track (2481.81mil,242.638mil)(2508.386mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2486.732mil,220mil) on Top Layer And Track (2508.386mil,197.362mil)(2508.386mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2453.268mil,220mil) on Top Layer And Track (2431.614mil,197.362mil)(2431.614mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2453.268mil,220mil) on Top Layer And Track (2431.614mil,197.362mil)(2458.188mil,197.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2453.268mil,220mil) on Top Layer And Track (2431.614mil,242.638mil)(2458.188mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2448.268mil,455mil) on Top Layer And Track (2426.614mil,432.362mil)(2426.614mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2448.268mil,455mil) on Top Layer And Track (2426.614mil,432.362mil)(2453.19mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2448.268mil,455mil) on Top Layer And Track (2426.614mil,477.638mil)(2453.19mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(2481.732mil,455mil) on Top Layer And Track (2476.812mil,432.362mil)(2503.386mil,432.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(2481.732mil,455mil) on Top Layer And Track (2476.812mil,477.638mil)(2503.386mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(2481.732mil,455mil) on Top Layer And Track (2503.386mil,432.362mil)(2503.386mil,477.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(2453.268mil,275mil) on Top Layer And Track (2431.614mil,252.362mil)(2431.614mil,297.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(2453.268mil,275mil) on Top Layer And Track (2431.614mil,252.362mil)(2458.19mil,252.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(2453.268mil,275mil) on Top Layer And Track (2431.614mil,297.638mil)(2458.19mil,297.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(2486.732mil,275mil) on Top Layer And Track (2481.812mil,252.362mil)(2508.386mil,252.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(2486.732mil,275mil) on Top Layer And Track (2481.812mil,297.638mil)(2508.386mil,297.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(2486.732mil,275mil) on Top Layer And Track (2508.386mil,252.362mil)(2508.386mil,297.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(2396.732mil,510mil) on Top Layer And Track (2391.81mil,487.362mil)(2418.386mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(2396.732mil,510mil) on Top Layer And Track (2391.81mil,532.638mil)(2418.386mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(2396.732mil,510mil) on Top Layer And Track (2418.386mil,487.362mil)(2418.386mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(2363.268mil,510mil) on Top Layer And Track (2341.614mil,487.362mil)(2341.614mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(2363.268mil,510mil) on Top Layer And Track (2341.614mil,487.362mil)(2368.188mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(2363.268mil,510mil) on Top Layer And Track (2341.614mil,532.638mil)(2368.188mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(2401.732mil,220mil) on Top Layer And Track (2396.81mil,197.362mil)(2423.386mil,197.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(2401.732mil,220mil) on Top Layer And Track (2396.81mil,242.638mil)(2423.386mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(2401.732mil,220mil) on Top Layer And Track (2423.386mil,197.362mil)(2423.386mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(2368.268mil,220mil) on Top Layer And Track (2346.614mil,197.362mil)(2346.614mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(2368.268mil,220mil) on Top Layer And Track (2346.614mil,197.362mil)(2373.188mil,197.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(2368.268mil,220mil) on Top Layer And Track (2346.614mil,242.638mil)(2373.188mil,242.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1213.268mil,270mil) on Top Layer And Track (1191.614mil,247.362mil)(1191.614mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1213.268mil,270mil) on Top Layer And Track (1191.614mil,247.362mil)(1218.188mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1213.268mil,270mil) on Top Layer And Track (1191.614mil,292.638mil)(1218.188mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(3372.126mil,200mil) on Top Layer And Track (3367.206mil,177.362mil)(3393.78mil,177.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(3372.126mil,200mil) on Top Layer And Track (3367.206mil,222.638mil)(3393.78mil,222.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(3372.126mil,200mil) on Top Layer And Track (3393.78mil,177.362mil)(3393.78mil,222.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(3338.662mil,200mil) on Top Layer And Track (3317.008mil,177.362mil)(3317.008mil,222.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(3338.662mil,200mil) on Top Layer And Track (3317.008mil,177.362mil)(3343.584mil,177.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(3338.662mil,200mil) on Top Layer And Track (3317.008mil,222.638mil)(3343.584mil,222.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1246.732mil,270mil) on Top Layer And Track (1241.81mil,247.362mil)(1268.386mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1246.732mil,270mil) on Top Layer And Track (1241.81mil,292.638mil)(1268.386mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1246.732mil,270mil) on Top Layer And Track (1268.386mil,247.362mil)(1268.386mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3371.732mil,410mil) on Top Layer And Track (3366.812mil,387.362mil)(3393.386mil,387.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3371.732mil,410mil) on Top Layer And Track (3366.812mil,432.638mil)(3393.386mil,432.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3371.732mil,410mil) on Top Layer And Track (3393.386mil,387.362mil)(3393.386mil,432.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3338.268mil,410mil) on Top Layer And Track (3316.614mil,387.362mil)(3316.614mil,432.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3338.268mil,410mil) on Top Layer And Track (3316.614mil,387.362mil)(3343.19mil,387.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3338.268mil,410mil) on Top Layer And Track (3316.614mil,432.638mil)(3343.19mil,432.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1988.662mil,540mil) on Top Layer And Track (1967.008mil,517.362mil)(1967.008mil,562.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1988.662mil,540mil) on Top Layer And Track (1967.008mil,517.362mil)(1993.582mil,517.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1988.662mil,540mil) on Top Layer And Track (1967.008mil,562.638mil)(1993.582mil,562.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(2022.126mil,540mil) on Top Layer And Track (2017.204mil,517.362mil)(2043.78mil,517.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(2022.126mil,540mil) on Top Layer And Track (2017.204mil,562.638mil)(2043.78mil,562.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(2022.126mil,540mil) on Top Layer And Track (2043.78mil,517.362mil)(2043.78mil,562.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1996.142mil,260mil) on Top Layer And Track (1974.488mil,237.362mil)(1974.488mil,282.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1996.142mil,260mil) on Top Layer And Track (1974.488mil,237.362mil)(2001.064mil,237.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1996.142mil,260mil) on Top Layer And Track (1974.488mil,282.638mil)(2001.064mil,282.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(2029.606mil,260mil) on Top Layer And Track (2024.686mil,237.362mil)(2051.26mil,237.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(2029.606mil,260mil) on Top Layer And Track (2024.686mil,282.638mil)(2051.26mil,282.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(2029.606mil,260mil) on Top Layer And Track (2051.26mil,237.362mil)(2051.26mil,282.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(3338.662mil,255mil) on Top Layer And Track (3317.008mil,232.362mil)(3317.008mil,277.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(3338.662mil,255mil) on Top Layer And Track (3317.008mil,232.362mil)(3343.584mil,232.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(3338.662mil,255mil) on Top Layer And Track (3317.008mil,277.638mil)(3343.584mil,277.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(3372.126mil,255mil) on Top Layer And Track (3367.206mil,232.362mil)(3393.78mil,232.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(3372.126mil,255mil) on Top Layer And Track (3367.206mil,277.638mil)(3393.78mil,277.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(3372.126mil,255mil) on Top Layer And Track (3393.78mil,232.362mil)(3393.78mil,277.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3338.662mil,465mil) on Top Layer And Track (3317.008mil,442.362mil)(3317.008mil,487.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3338.662mil,465mil) on Top Layer And Track (3317.008mil,442.362mil)(3343.582mil,442.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3338.662mil,465mil) on Top Layer And Track (3317.008mil,487.638mil)(3343.582mil,487.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3372.126mil,465mil) on Top Layer And Track (3367.204mil,442.362mil)(3393.78mil,442.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3372.126mil,465mil) on Top Layer And Track (3367.204mil,487.638mil)(3393.78mil,487.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3372.126mil,465mil) on Top Layer And Track (3393.78mil,442.362mil)(3393.78mil,487.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(2022.126mil,485mil) on Top Layer And Track (2017.206mil,462.362mil)(2043.78mil,462.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(2022.126mil,485mil) on Top Layer And Track (2017.206mil,507.638mil)(2043.78mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(2022.126mil,485mil) on Top Layer And Track (2043.78mil,462.362mil)(2043.78mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(1988.662mil,485mil) on Top Layer And Track (1967.008mil,462.362mil)(1967.008mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(1988.662mil,485mil) on Top Layer And Track (1967.008mil,462.362mil)(1993.584mil,462.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(1988.662mil,485mil) on Top Layer And Track (1967.008mil,507.638mil)(1993.584mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(2030mil,205mil) on Top Layer And Track (2025.08mil,182.362mil)(2051.654mil,182.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(2030mil,205mil) on Top Layer And Track (2025.08mil,227.638mil)(2051.654mil,227.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(2030mil,205mil) on Top Layer And Track (2051.654mil,182.362mil)(2051.654mil,227.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1996.536mil,205mil) on Top Layer And Track (1974.882mil,182.362mil)(1974.882mil,227.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1996.536mil,205mil) on Top Layer And Track (1974.882mil,182.362mil)(2001.458mil,182.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1996.536mil,205mil) on Top Layer And Track (1974.882mil,227.638mil)(2001.458mil,227.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(3338.268mil,310mil) on Top Layer And Track (3316.614mil,287.362mil)(3316.614mil,332.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(3338.268mil,310mil) on Top Layer And Track (3316.614mil,287.362mil)(3343.19mil,287.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(3338.268mil,310mil) on Top Layer And Track (3316.614mil,332.638mil)(3343.19mil,332.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(3371.732mil,310mil) on Top Layer And Track (3366.812mil,287.362mil)(3393.386mil,287.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(3371.732mil,310mil) on Top Layer And Track (3366.812mil,332.638mil)(3393.386mil,332.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(3371.732mil,310mil) on Top Layer And Track (3393.386mil,287.362mil)(3393.386mil,332.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3338.662mil,520mil) on Top Layer And Track (3317.008mil,497.362mil)(3317.008mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3338.662mil,520mil) on Top Layer And Track (3317.008mil,497.362mil)(3343.582mil,497.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3338.662mil,520mil) on Top Layer And Track (3317.008mil,542.638mil)(3343.582mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3372.126mil,520mil) on Top Layer And Track (3367.204mil,497.362mil)(3393.78mil,497.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3372.126mil,520mil) on Top Layer And Track (3367.204mil,542.638mil)(3393.78mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3372.126mil,520mil) on Top Layer And Track (3393.78mil,497.362mil)(3393.78mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(281.535mil,635mil) on Top Layer And Track (259.882mil,612.362mil)(259.882mil,657.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(281.535mil,635mil) on Top Layer And Track (259.882mil,612.362mil)(286.457mil,612.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-1(281.535mil,635mil) on Top Layer And Track (259.882mil,657.638mil)(286.457mil,657.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(2022.126mil,430mil) on Top Layer And Track (2017.204mil,407.362mil)(2043.78mil,407.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(2022.126mil,430mil) on Top Layer And Track (2017.204mil,452.638mil)(2043.78mil,452.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(2022.126mil,430mil) on Top Layer And Track (2043.78mil,407.362mil)(2043.78mil,452.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(1988.662mil,430mil) on Top Layer And Track (1967.008mil,407.362mil)(1967.008mil,452.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(1988.662mil,430mil) on Top Layer And Track (1967.008mil,407.362mil)(1993.582mil,407.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(1988.662mil,430mil) on Top Layer And Track (1967.008mil,452.638mil)(1993.582mil,452.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(315mil,635mil) on Top Layer And Track (310.079mil,612.362mil)(336.653mil,612.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-2(315mil,635mil) on Top Layer And Track (310.079mil,657.638mil)(336.653mil,657.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-2(315mil,635mil) on Top Layer And Track (336.653mil,612.362mil)(336.653mil,657.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(2030mil,150mil) on Top Layer And Track (2025.08mil,127.362mil)(2051.654mil,127.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(2030mil,150mil) on Top Layer And Track (2025.08mil,172.638mil)(2051.654mil,172.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(2030mil,150mil) on Top Layer And Track (2051.654mil,127.362mil)(2051.654mil,172.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1996.536mil,150mil) on Top Layer And Track (1974.882mil,127.362mil)(1974.882mil,172.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1996.536mil,150mil) on Top Layer And Track (1974.882mil,127.362mil)(2001.458mil,127.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1996.536mil,150mil) on Top Layer And Track (1974.882mil,172.638mil)(2001.458mil,172.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(3178.268mil,175mil) on Top Layer And Track (3156.614mil,152.362mil)(3156.614mil,197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(3178.268mil,175mil) on Top Layer And Track (3156.614mil,152.362mil)(3183.19mil,152.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(3178.268mil,175mil) on Top Layer And Track (3156.614mil,197.638mil)(3183.19mil,197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(3211.732mil,175mil) on Top Layer And Track (3206.812mil,152.362mil)(3233.386mil,152.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(3211.732mil,175mil) on Top Layer And Track (3206.812mil,197.638mil)(3233.386mil,197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(3211.732mil,175mil) on Top Layer And Track (3233.386mil,152.362mil)(3233.386mil,197.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(3178.268mil,390mil) on Top Layer And Track (3156.614mil,367.362mil)(3156.614mil,412.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(3178.268mil,390mil) on Top Layer And Track (3156.614mil,367.362mil)(3183.188mil,367.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(3178.268mil,390mil) on Top Layer And Track (3156.614mil,412.638mil)(3183.188mil,412.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(3211.732mil,390mil) on Top Layer And Track (3206.81mil,367.362mil)(3233.386mil,367.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(3211.732mil,390mil) on Top Layer And Track (3206.81mil,412.638mil)(3233.386mil,412.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(3211.732mil,390mil) on Top Layer And Track (3233.386mil,367.362mil)(3233.386mil,412.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(2191.732mil,570mil) on Top Layer And Track (2186.812mil,547.362mil)(2213.386mil,547.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(2191.732mil,570mil) on Top Layer And Track (2186.812mil,592.638mil)(2213.386mil,592.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(2191.732mil,570mil) on Top Layer And Track (2213.386mil,547.362mil)(2213.386mil,592.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(2158.268mil,570mil) on Top Layer And Track (2136.614mil,547.362mil)(2136.614mil,592.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(2158.268mil,570mil) on Top Layer And Track (2136.614mil,547.362mil)(2163.19mil,547.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(2158.268mil,570mil) on Top Layer And Track (2136.614mil,592.638mil)(2163.19mil,592.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-1(2191.732mil,285mil) on Top Layer And Track (2186.812mil,262.362mil)(2213.386mil,262.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-1(2191.732mil,285mil) on Top Layer And Track (2186.812mil,307.638mil)(2213.386mil,307.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-1(2191.732mil,285mil) on Top Layer And Track (2213.386mil,262.362mil)(2213.386mil,307.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-2(2158.268mil,285mil) on Top Layer And Track (2136.614mil,262.362mil)(2136.614mil,307.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-2(2158.268mil,285mil) on Top Layer And Track (2136.614mil,262.362mil)(2163.19mil,262.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-2(2158.268mil,285mil) on Top Layer And Track (2136.614mil,307.638mil)(2163.19mil,307.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(860mil,371.93mil) on Top Layer And Track (837.362mil,350.276mil)(837.362mil,376.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(860mil,371.93mil) on Top Layer And Track (837.362mil,350.276mil)(882.639mil,350.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(860mil,371.93mil) on Top Layer And Track (882.639mil,350.276mil)(882.639mil,376.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(860mil,405.394mil) on Top Layer And Track (837.362mil,400.472mil)(837.362mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(860mil,405.394mil) on Top Layer And Track (837.362mil,427.048mil)(882.639mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(860mil,405.394mil) on Top Layer And Track (882.639mil,400.472mil)(882.639mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(913.268mil,850mil) on Top Layer And Track (891.614mil,827.362mil)(891.614mil,872.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(913.268mil,850mil) on Top Layer And Track (891.614mil,827.362mil)(918.188mil,827.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(913.268mil,850mil) on Top Layer And Track (891.614mil,872.638mil)(918.188mil,872.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(946.732mil,850mil) on Top Layer And Track (941.81mil,827.362mil)(968.386mil,827.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(946.732mil,850mil) on Top Layer And Track (941.81mil,872.638mil)(968.386mil,872.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(946.732mil,850mil) on Top Layer And Track (968.386mil,827.362mil)(968.386mil,872.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(913.268mil,795mil) on Top Layer And Track (891.614mil,772.362mil)(891.614mil,817.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(913.268mil,795mil) on Top Layer And Track (891.614mil,772.362mil)(918.188mil,772.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(913.268mil,795mil) on Top Layer And Track (891.614mil,817.638mil)(918.188mil,817.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(946.732mil,795mil) on Top Layer And Track (941.81mil,772.362mil)(968.386mil,772.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(946.732mil,795mil) on Top Layer And Track (941.81mil,817.638mil)(968.386mil,817.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(946.732mil,795mil) on Top Layer And Track (968.386mil,772.362mil)(968.386mil,817.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(1025mil,371.93mil) on Top Layer And Track (1002.362mil,350.276mil)(1002.362mil,376.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(1025mil,371.93mil) on Top Layer And Track (1002.362mil,350.276mil)(1047.638mil,350.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(1025mil,371.93mil) on Top Layer And Track (1047.638mil,350.276mil)(1047.638mil,376.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(1025mil,405.394mil) on Top Layer And Track (1002.362mil,400.472mil)(1002.362mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(1025mil,405.394mil) on Top Layer And Track (1002.362mil,427.048mil)(1047.638mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(1025mil,405.394mil) on Top Layer And Track (1047.638mil,400.472mil)(1047.638mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(430.079mil,727.362mil) on Top Layer And Track (408.425mil,704.724mil)(408.425mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(430.079mil,727.362mil) on Top Layer And Track (408.425mil,704.724mil)(435mil,704.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-1(430.079mil,727.362mil) on Top Layer And Track (408.425mil,750mil)(435mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(915mil,405.394mil) on Top Layer And Track (892.362mil,400.474mil)(892.362mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(915mil,405.394mil) on Top Layer And Track (892.362mil,427.048mil)(937.638mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(915mil,405.394mil) on Top Layer And Track (937.638mil,400.474mil)(937.638mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(915mil,371.93mil) on Top Layer And Track (892.362mil,350.276mil)(892.362mil,376.852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(915mil,371.93mil) on Top Layer And Track (892.362mil,350.276mil)(937.638mil,350.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(915mil,371.93mil) on Top Layer And Track (937.638mil,350.276mil)(937.638mil,376.852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(463.543mil,727.362mil) on Top Layer And Track (458.622mil,704.724mil)(485.197mil,704.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-2(463.543mil,727.362mil) on Top Layer And Track (458.622mil,750mil)(485.197mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-2(463.543mil,727.362mil) on Top Layer And Track (485.197mil,704.724mil)(485.197mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(970mil,405.394mil) on Top Layer And Track (947.362mil,400.474mil)(947.362mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(970mil,405.394mil) on Top Layer And Track (947.362mil,427.048mil)(992.638mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(970mil,405.394mil) on Top Layer And Track (992.638mil,400.474mil)(992.638mil,427.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(970mil,371.93mil) on Top Layer And Track (947.362mil,350.276mil)(947.362mil,376.852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(970mil,371.93mil) on Top Layer And Track (947.362mil,350.276mil)(992.638mil,350.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(970mil,371.93mil) on Top Layer And Track (992.638mil,350.276mil)(992.638mil,376.852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-1(438.285mil,645.748mil) on Top Layer And Track (416.631mil,623.11mil)(416.631mil,668.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-1(438.285mil,645.748mil) on Top Layer And Track (416.631mil,623.11mil)(443.206mil,623.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R43-1(438.285mil,645.748mil) on Top Layer And Track (416.631mil,668.386mil)(443.206mil,668.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R43-2(471.749mil,645.748mil) on Top Layer And Track (466.828mil,623.11mil)(493.403mil,623.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R43-2(471.749mil,645.748mil) on Top Layer And Track (466.828mil,668.386mil)(493.403mil,668.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R43-2(471.749mil,645.748mil) on Top Layer And Track (493.403mil,623.11mil)(493.403mil,668.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(428.268mil,785mil) on Top Layer And Track (406.614mil,762.362mil)(406.614mil,807.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(428.268mil,785mil) on Top Layer And Track (406.614mil,762.362mil)(433.189mil,762.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-1(428.268mil,785mil) on Top Layer And Track (406.614mil,807.638mil)(433.189mil,807.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(461.732mil,785mil) on Top Layer And Track (456.811mil,762.362mil)(483.386mil,762.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-2(461.732mil,785mil) on Top Layer And Track (456.811mil,807.638mil)(483.386mil,807.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-2(461.732mil,785mil) on Top Layer And Track (483.386mil,762.362mil)(483.386mil,807.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-1(598.465mil,870mil) on Top Layer And Track (593.543mil,847.362mil)(620.118mil,847.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(598.465mil,870mil) on Top Layer And Track (593.543mil,892.638mil)(620.118mil,892.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(598.465mil,870mil) on Top Layer And Track (620.118mil,847.362mil)(620.118mil,892.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-2(565mil,870mil) on Top Layer And Track (543.347mil,847.362mil)(543.347mil,892.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-2(565mil,870mil) on Top Layer And Track (543.347mil,847.362mil)(569.921mil,847.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(565mil,870mil) on Top Layer And Track (543.347mil,892.638mil)(569.921mil,892.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-1(598.465mil,925mil) on Top Layer And Track (593.543mil,902.362mil)(620.118mil,902.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(598.465mil,925mil) on Top Layer And Track (593.543mil,947.638mil)(620.118mil,947.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(598.465mil,925mil) on Top Layer And Track (620.118mil,902.362mil)(620.118mil,947.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(565mil,925mil) on Top Layer And Track (543.347mil,902.362mil)(543.347mil,947.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(565mil,925mil) on Top Layer And Track (543.347mil,902.362mil)(569.921mil,902.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(565mil,925mil) on Top Layer And Track (543.347mil,947.638mil)(569.921mil,947.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2901.732mil,330mil) on Top Layer And Track (2896.812mil,307.362mil)(2923.386mil,307.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2901.732mil,330mil) on Top Layer And Track (2896.812mil,352.638mil)(2923.386mil,352.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2901.732mil,330mil) on Top Layer And Track (2923.386mil,307.362mil)(2923.386mil,352.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2868.268mil,330mil) on Top Layer And Track (2846.614mil,307.362mil)(2846.614mil,352.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2868.268mil,330mil) on Top Layer And Track (2846.614mil,307.362mil)(2873.19mil,307.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2868.268mil,330mil) on Top Layer And Track (2846.614mil,352.638mil)(2873.19mil,352.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2863.268mil,215mil) on Top Layer And Track (2841.614mil,192.362mil)(2841.614mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2863.268mil,215mil) on Top Layer And Track (2841.614mil,192.362mil)(2868.188mil,192.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2863.268mil,215mil) on Top Layer And Track (2841.614mil,237.638mil)(2868.188mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2896.732mil,215mil) on Top Layer And Track (2891.81mil,192.362mil)(2918.386mil,192.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2896.732mil,215mil) on Top Layer And Track (2891.81mil,237.638mil)(2918.386mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2896.732mil,215mil) on Top Layer And Track (2918.386mil,192.362mil)(2918.386mil,237.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-1(2097.294mil,514.4mil) on Top Layer And Track (2138.194mil,412.9mil)(2138.194mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-10(2263.494mil,514.4mil) on Top Layer And Track (2222.594mil,412.9mil)(2222.594mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-2(2097.294mil,494.7mil) on Top Layer And Track (2138.194mil,412.9mil)(2138.194mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-3(2097.294mil,475mil) on Top Layer And Track (2138.194mil,412.9mil)(2138.194mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-4(2097.294mil,455.3mil) on Top Layer And Track (2138.194mil,412.9mil)(2138.194mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-5(2097.294mil,435.6mil) on Top Layer And Track (2138.194mil,412.9mil)(2138.194mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-6(2263.494mil,435.6mil) on Top Layer And Track (2222.594mil,412.9mil)(2222.594mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-7(2263.494mil,455.3mil) on Top Layer And Track (2222.594mil,412.9mil)(2222.594mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-8(2263.494mil,475mil) on Top Layer And Track (2222.594mil,412.9mil)(2222.594mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-9(2263.494mil,494.7mil) on Top Layer And Track (2222.594mil,412.9mil)(2222.594mil,537.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-1(3097.294mil,794.4mil) on Top Layer And Track (3138.194mil,692.9mil)(3138.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-10(3263.494mil,794.4mil) on Top Layer And Track (3222.594mil,692.9mil)(3222.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-1(2106.9mil,229.4mil) on Top Layer And Track (2147.8mil,127.9mil)(2147.8mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-10(2273.1mil,229.4mil) on Top Layer And Track (2232.2mil,127.9mil)(2232.2mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-2(2106.9mil,209.7mil) on Top Layer And Track (2147.8mil,127.9mil)(2147.8mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-3(2106.9mil,190mil) on Top Layer And Track (2147.8mil,127.9mil)(2147.8mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-4(2106.9mil,170.3mil) on Top Layer And Track (2147.8mil,127.9mil)(2147.8mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-5(2106.9mil,150.6mil) on Top Layer And Track (2147.8mil,127.9mil)(2147.8mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-6(2273.1mil,150.6mil) on Top Layer And Track (2232.2mil,127.9mil)(2232.2mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-7(2273.1mil,170.3mil) on Top Layer And Track (2232.2mil,127.9mil)(2232.2mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-8(2273.1mil,190mil) on Top Layer And Track (2232.2mil,127.9mil)(2232.2mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-9(2273.1mil,209.7mil) on Top Layer And Track (2232.2mil,127.9mil)(2232.2mil,252.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-2(3097.294mil,774.7mil) on Top Layer And Track (3138.194mil,692.9mil)(3138.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U12-1(830mil,501.428mil) on Top Layer And Track (805.542mil,550.496mil)(1004.456mil,550.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U12-2(880mil,501.428mil) on Top Layer And Track (805.542mil,550.496mil)(1004.456mil,550.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U12-3(930mil,501.428mil) on Top Layer And Track (805.542mil,550.496mil)(1004.456mil,550.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U12-4(980mil,501.428mil) on Top Layer And Track (805.542mil,550.496mil)(1004.456mil,550.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-5(980mil,719.362mil) on Top Layer And Track (805.542mil,670.292mil)(1004.456mil,670.292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-6(930mil,719.362mil) on Top Layer And Track (805.542mil,670.292mil)(1004.456mil,670.292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-7(880mil,719.362mil) on Top Layer And Track (805.542mil,670.292mil)(1004.456mil,670.292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-8(830mil,719.362mil) on Top Layer And Track (805.542mil,670.292mil)(1004.456mil,670.292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-3(3097.294mil,755mil) on Top Layer And Track (3138.194mil,692.9mil)(3138.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.686mil < 10mil) Between Pad U13-4(316.615mil,180.315mil) on Top Layer And Track (261.929mil,127.599mil)(261.929mil,155.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.454mil < 10mil) Between Pad U13-4(316.615mil,180.315mil) on Top Layer And Track (261.929mil,72.599mil)(261.929mil,100.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.454mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad U13-4(316.615mil,180.315mil) on Top Layer And Track (371.676mil,49.362mil)(371.676mil,311.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-4(3097.294mil,735.3mil) on Top Layer And Track (3138.194mil,692.9mil)(3138.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-5(3097.294mil,715.6mil) on Top Layer And Track (3138.194mil,692.9mil)(3138.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-6(3263.494mil,715.6mil) on Top Layer And Track (3222.594mil,692.9mil)(3222.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-7(3263.494mil,735.3mil) on Top Layer And Track (3222.594mil,692.9mil)(3222.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-8(3263.494mil,755mil) on Top Layer And Track (3222.594mil,692.9mil)(3222.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U1-9(3263.494mil,774.7mil) on Top Layer And Track (3222.594mil,692.9mil)(3222.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.815mil < 10mil) Between Pad U2-1(2767.294mil,794.4mil) on Top Layer And Track (2722.638mil,791.81mil)(2722.638mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-1(2767.294mil,794.4mil) on Top Layer And Track (2808.194mil,692.9mil)(2808.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-10(2933.494mil,794.4mil) on Top Layer And Track (2892.594mil,692.9mil)(2892.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.944mil < 10mil) Between Pad U2-2(2767.294mil,774.7mil) on Top Layer And Track (2722.638mil,750.472mil)(2722.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-2(2767.294mil,774.7mil) on Top Layer And Track (2808.194mil,692.9mil)(2808.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.815mil < 10mil) Between Pad U2-3(2767.294mil,755mil) on Top Layer And Track (2722.638mil,750.472mil)(2722.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-3(2767.294mil,755mil) on Top Layer And Track (2808.194mil,692.9mil)(2808.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-4(2767.294mil,735.3mil) on Top Layer And Track (2808.194mil,692.9mil)(2808.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-5(2767.294mil,715.6mil) on Top Layer And Track (2808.194mil,692.9mil)(2808.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-6(2933.494mil,715.6mil) on Top Layer And Track (2892.594mil,692.9mil)(2892.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-7(2933.494mil,735.3mil) on Top Layer And Track (2892.594mil,692.9mil)(2892.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-8(2933.494mil,755mil) on Top Layer And Track (2892.594mil,692.9mil)(2892.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U2-9(2933.494mil,774.7mil) on Top Layer And Track (2892.594mil,692.9mil)(2892.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.815mil < 10mil) Between Pad U3-1(2437.294mil,794.4mil) on Top Layer And Track (2392.638mil,791.81mil)(2392.638mil,809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-1(2437.294mil,794.4mil) on Top Layer And Track (2478.194mil,692.9mil)(2478.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-10(2603.494mil,794.4mil) on Top Layer And Track (2562.594mil,692.9mil)(2562.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.944mil < 10mil) Between Pad U3-2(2437.294mil,774.7mil) on Top Layer And Track (2392.638mil,750.472mil)(2392.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-2(2437.294mil,774.7mil) on Top Layer And Track (2478.194mil,692.9mil)(2478.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.815mil < 10mil) Between Pad U3-3(2437.294mil,755mil) on Top Layer And Track (2392.638mil,750.472mil)(2392.638mil,768.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-3(2437.294mil,755mil) on Top Layer And Track (2478.194mil,692.9mil)(2478.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-4(2437.294mil,735.3mil) on Top Layer And Track (2478.194mil,692.9mil)(2478.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-5(2437.294mil,715.6mil) on Top Layer And Track (2478.194mil,692.9mil)(2478.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-6(2603.494mil,715.6mil) on Top Layer And Track (2562.594mil,692.9mil)(2562.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-7(2603.494mil,735.3mil) on Top Layer And Track (2562.594mil,692.9mil)(2562.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-8(2603.494mil,755mil) on Top Layer And Track (2562.594mil,692.9mil)(2562.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-9(2603.494mil,774.7mil) on Top Layer And Track (2562.594mil,692.9mil)(2562.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-1(2107.294mil,794.4mil) on Top Layer And Track (2148.194mil,692.9mil)(2148.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-10(2273.494mil,794.4mil) on Top Layer And Track (2232.594mil,692.9mil)(2232.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-2(2107.294mil,774.7mil) on Top Layer And Track (2148.194mil,692.9mil)(2148.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-3(2107.294mil,755mil) on Top Layer And Track (2148.194mil,692.9mil)(2148.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-4(2107.294mil,735.3mil) on Top Layer And Track (2148.194mil,692.9mil)(2148.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-5(2107.294mil,715.6mil) on Top Layer And Track (2148.194mil,692.9mil)(2148.194mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-6(2273.494mil,715.6mil) on Top Layer And Track (2232.594mil,692.9mil)(2232.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-7(2273.494mil,735.3mil) on Top Layer And Track (2232.594mil,692.9mil)(2232.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-8(2273.494mil,755mil) on Top Layer And Track (2232.594mil,692.9mil)(2232.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-9(2273.494mil,774.7mil) on Top Layer And Track (2232.594mil,692.9mil)(2232.594mil,817.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-1(2778.024mil,215mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-10(2562.764mil,415mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-11(2562.764mil,365mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-12(2562.764mil,315mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-13(2562.764mil,265mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-14(2562.764mil,215mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-2(2778.024mil,265mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-3(2778.024mil,315mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-4(2778.024mil,365mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-5(2778.024mil,415mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-6(2778.024mil,465mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-7(2778.024mil,515mil) on Top Layer And Track (2730.292mil,191.724mil)(2730.292mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-8(2562.764mil,515mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-9(2562.764mil,465mil) on Top Layer And Track (2610.496mil,191.724mil)(2610.496mil,538.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-1(3256.762mil,230.6mil) on Top Layer And Track (3215.862mil,207.9mil)(3215.862mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-10(3090.562mil,230.6mil) on Top Layer And Track (3131.462mil,207.9mil)(3131.462mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-2(3256.762mil,250.3mil) on Top Layer And Track (3215.862mil,207.9mil)(3215.862mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-3(3256.762mil,270mil) on Top Layer And Track (3215.862mil,207.9mil)(3215.862mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-4(3256.762mil,289.7mil) on Top Layer And Track (3215.862mil,207.9mil)(3215.862mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-5(3256.762mil,309.4mil) on Top Layer And Track (3215.862mil,207.9mil)(3215.862mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-6(3090.562mil,309.4mil) on Top Layer And Track (3131.462mil,207.9mil)(3131.462mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-7(3090.562mil,289.7mil) on Top Layer And Track (3131.462mil,207.9mil)(3131.462mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-8(3090.562mil,270mil) on Top Layer And Track (3131.462mil,207.9mil)(3131.462mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-9(3090.562mil,250.3mil) on Top Layer And Track (3131.462mil,207.9mil)(3131.462mil,332.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-1(3256.762mil,445.6mil) on Top Layer And Track (3215.862mil,422.9mil)(3215.862mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-10(3090.562mil,445.6mil) on Top Layer And Track (3131.462mil,422.9mil)(3131.462mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-2(3256.762mil,465.3mil) on Top Layer And Track (3215.862mil,422.9mil)(3215.862mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-3(3256.762mil,485mil) on Top Layer And Track (3215.862mil,422.9mil)(3215.862mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-4(3256.762mil,504.7mil) on Top Layer And Track (3215.862mil,422.9mil)(3215.862mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-5(3256.762mil,524.4mil) on Top Layer And Track (3215.862mil,422.9mil)(3215.862mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-6(3090.562mil,524.4mil) on Top Layer And Track (3131.462mil,422.9mil)(3131.462mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-7(3090.562mil,504.7mil) on Top Layer And Track (3131.462mil,422.9mil)(3131.462mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-8(3090.562mil,485mil) on Top Layer And Track (3131.462mil,422.9mil)(3131.462mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-9(3090.562mil,465.3mil) on Top Layer And Track (3131.462mil,422.9mil)(3131.462mil,547.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-1(1750.472mil,370mil) on Top Layer And Track (1713.07mil,350.316mil)(1724.882mil,350.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad Y1-1(1750.472mil,370mil) on Top Layer And Track (1741.81mil,337.638mil)(1759.528mil,337.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad Y1-1(1750.472mil,370mil) on Top Layer And Track (1768.19mil,397.56mil)(1768.19mil,429.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-2(1750.472mil,456.614mil) on Top Layer And Track (1713.07mil,476.3mil)(1724.882mil,476.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.158mil < 10mil) Between Pad Y1-2(1750.472mil,456.614mil) on Top Layer And Track (1716.812mil,487.362mil)(1734.528mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad Y1-2(1750.472mil,456.614mil) on Top Layer And Track (1768.19mil,397.56mil)(1768.19mil,429.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad Y1-2(1750.472mil,456.614mil) on Top Layer And Track (1782.362mil,441.812mil)(1782.362mil,459.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad Y1-3(1687.48mil,456.614mil) on Top Layer And Track (1669.764mil,397.56mil)(1669.764mil,429.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.158mil < 10mil) Between Pad Y1-3(1687.48mil,456.614mil) on Top Layer And Track (1675.472mil,487.362mil)(1693.19mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-3(1687.48mil,456.614mil) on Top Layer And Track (1713.07mil,476.3mil)(1724.882mil,476.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.321mil < 10mil) Between Pad Y1-3(1687.48mil,456.614mil) on Top Layer And Track (1716.812mil,487.362mil)(1734.528mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad Y1-4(1687.48mil,370mil) on Top Layer And Track (1669.764mil,397.56mil)(1669.764mil,429.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad Y1-4(1687.48mil,370mil) on Top Layer And Track (1700.472mil,337.638mil)(1718.19mil,337.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-4(1687.48mil,370mil) on Top Layer And Track (1713.07mil,350.316mil)(1724.882mil,350.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
Rule Violations :815

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.1mil < 10mil) Between Text "5V GRX0TX0" (1310.905mil,115.905mil) on Top Overlay And Track (1305mil,10mil)(1305mil,110mil) on Top Overlay Silk Text to Silk Clearance [6.1mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5V GRX0TX0" (1310.905mil,115.905mil) on Top Overlay And Track (1305mil,110mil)(1705mil,110mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=6mil) (InDifferentialPairClass('USB_CH340'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB_CH340'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('D_CH340'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPairClass('90OM'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('CH340'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1161
Waived Violations : 0
Time Elapsed        : 00:00:02