#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct  4 08:27:17 2023
# Process ID: 3956
# Current directory: C:/Xilinx/Projects/Gen4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3696 C:\Xilinx\Projects\Gen4\Gen4.xpr
# Log file: C:/Xilinx/Projects/Gen4/vivado.log
# Journal file: C:/Xilinx/Projects/Gen4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Projects/Gen4/Gen4.xpr
INFO: [Project 1-313] Project file moved from 'H:/FPGA/VGA/Gen4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/XVES/vivado-library-master/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XVES/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 840.465 ; gain = 150.711
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/XVES/vivado-library-master/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XVES/vivado-library-master'.
update_ip_catalog
open_bd_design {C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/gener4.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:v_tpg:7.0 - v_tpg_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_40M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gener4> from BD file <C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/gener4.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 933.781 ; gain = 66.480
startgroup
set_property -dict [list CONFIG.kD2Swap {false}] [get_bd_cells rgb2dvi_0]
endgroup
save_bd_design
Wrote  : <C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/gener4.bd> 
Wrote  : <C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/ui/bd_40350837.ui> 
reset_run gener4_rgb2dvi_0_0_synth_1
reset_run synth_1
launch_runs synth_1
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=gener4_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/gener4.bd> 
VHDL Output written to : C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/synth/gener4.v
VHDL Output written to : C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/sim/gener4.v
VHDL Output written to : C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/hdl/gener4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_40M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_auto_pc_0/gener4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/hw_handoff/gener4.hwh
Generated Block Design Tcl file C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/hw_handoff/gener4_bd.tcl
Generated Hardware Definition File C:/Xilinx/Projects/Gen4/Gen4.srcs/sources_1/bd/gener4/synth/gener4.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP gener4_v_tpg_0_0, cache-ID = c333ee88775242f1; cache size = 10.800 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.813 ; gain = 0.000
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP gener4_auto_pc_0, cache-ID = 0a0aebf16deb0e04; cache size = 10.800 MB.
[Wed Oct  4 08:30:42 2023] Launched gener4_rgb2dvi_0_0_synth_1...
Run output will be captured here: C:/Xilinx/Projects/Gen4/Gen4.runs/gener4_rgb2dvi_0_0_synth_1/runme.log
[Wed Oct  4 08:30:43 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/Projects/Gen4/Gen4.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1061.652 ; gain = 105.266
set_property strategy Flow_RuntimeOptimized [get_runs synth_1]
reset_run gener4_rgb2dvi_0_0_synth_1
reset_run synth_1
launch_runs synth_1
[Wed Oct  4 08:40:06 2023] Launched gener4_rgb2dvi_0_0_synth_1...
Run output will be captured here: C:/Xilinx/Projects/Gen4/Gen4.runs/gener4_rgb2dvi_0_0_synth_1/runme.log
[Wed Oct  4 08:40:06 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/Projects/Gen4/Gen4.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 08:46:08 2023...
