<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_clocks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__tisci__clocks.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tisci_clocks<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>DMSC controls the power management, security and resource management of the device. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3ad1bc0cbd85bee7469c0aa3132783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae3ad1bc0cbd85bee7469c0aa3132783f">TISCI_DEV_ADC0_ADC_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae3ad1bc0cbd85bee7469c0aa3132783f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="group__tisci__clocks.html#gae3ad1bc0cbd85bee7469c0aa3132783f">More...</a><br /></td></tr>
<tr class="separator:gae3ad1bc0cbd85bee7469c0aa3132783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9fb7b475914bffe96f009daa97c1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b9fb7b475914bffe96f009daa97c1a5">TISCI_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4b9fb7b475914bffe96f009daa97c1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe75cd39bda0a99bf3773d170d324ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebe75cd39bda0a99bf3773d170d324ed">TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaebe75cd39bda0a99bf3773d170d324ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cabf7bdb84cc35c279f8aa43e7f1d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3cabf7bdb84cc35c279f8aa43e7f1d7c">TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3cabf7bdb84cc35c279f8aa43e7f1d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dae078e9a231a464b7922bd6ba6e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad3dae078e9a231a464b7922bd6ba6e6f">TISCI_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad3dae078e9a231a464b7922bd6ba6e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04c47b321783b760cc1b00bcdff88a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa04c47b321783b760cc1b00bcdff88a0">TISCI_DEV_ADC0_SYS_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa04c47b321783b760cc1b00bcdff88a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1942ec7948a4c429e150159b122b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8f1942ec7948a4c429e150159b122b09">TISCI_DEV_ADC0_VBUS_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8f1942ec7948a4c429e150159b122b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47c73af5756b54cb454a979fa0383c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad47c73af5756b54cb454a979fa0383c9">TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad47c73af5756b54cb454a979fa0383c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4d19010eca9df67e443ad7c997bad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb4d19010eca9df67e443ad7c997bad6">TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacb4d19010eca9df67e443ad7c997bad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f78038b6d7033bb5778ae070659ea9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7f78038b6d7033bb5778ae070659ea9d">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7f78038b6d7033bb5778ae070659ea9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fedfa269b18c7dad8e1b2bcd1c54a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga29fedfa269b18c7dad8e1b2bcd1c54a0">TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga29fedfa269b18c7dad8e1b2bcd1c54a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15cfd202d8debc16c971033e9ad2f5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga15cfd202d8debc16c971033e9ad2f5ad">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga15cfd202d8debc16c971033e9ad2f5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac53ca4b8a7dc6daff61520589175a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4ac53ca4b8a7dc6daff61520589175a8">TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4ac53ca4b8a7dc6daff61520589175a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4d5239655e3cd6aa122c64b1c77324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe4d5239655e3cd6aa122c64b1c77324">TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe4d5239655e3cd6aa122c64b1c77324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f875fe7d576313ed59c2d5a86a34760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f875fe7d576313ed59c2d5a86a34760">TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0f875fe7d576313ed59c2d5a86a34760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaac6e1bb48410e071c2be0b9e0b2cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeaac6e1bb48410e071c2be0b9e0b2cb2">TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaeaac6e1bb48410e071c2be0b9e0b2cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718c67ce71ec223580e979c1ed02a9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga718c67ce71ec223580e979c1ed02a9de">TISCI_DEV_CPSW0_CPPI_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga718c67ce71ec223580e979c1ed02a9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b17add2435c194805fbae71543fc935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b17add2435c194805fbae71543fc935">TISCI_DEV_CPSW0_CPTS_RFT_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8b17add2435c194805fbae71543fc935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3112312df5f933cc19c6ca0187fff5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3112312df5f933cc19c6ca0187fff5ce">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3112312df5f933cc19c6ca0187fff5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeefaf9ecbee6263889033b73336d32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabeefaf9ecbee6263889033b73336d32d">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabeefaf9ecbee6263889033b73336d32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452019d6751dfea08267c0a201fe527a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga452019d6751dfea08267c0a201fe527a">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga452019d6751dfea08267c0a201fe527a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa27d1092969784aee79f1f9d2e2d60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaa27d1092969784aee79f1f9d2e2d60f">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaaa27d1092969784aee79f1f9d2e2d60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddddd9634e9f022a29e1334637930dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaddddd9634e9f022a29e1334637930dee">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaddddd9634e9f022a29e1334637930dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1563dbb9c5d658d2833dbccb3fb733e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf1563dbb9c5d658d2833dbccb3fb733e">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf1563dbb9c5d658d2833dbccb3fb733e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ac6d3b02e9eb329de7014f4f433359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga12ac6d3b02e9eb329de7014f4f433359">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga12ac6d3b02e9eb329de7014f4f433359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60caec67bc5fd15332d994612f5b9570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga60caec67bc5fd15332d994612f5b9570">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga60caec67bc5fd15332d994612f5b9570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8cb56dd94ef07df274987e1735559c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeb8cb56dd94ef07df274987e1735559c">TISCI_DEV_CPSW0_GMII1_MR_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaeb8cb56dd94ef07df274987e1735559c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfc256287dc8c95956979fe64232bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadcfc256287dc8c95956979fe64232bfc">TISCI_DEV_CPSW0_GMII1_MT_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gadcfc256287dc8c95956979fe64232bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b92c4801d11c38bf9010d905c58a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga80b92c4801d11c38bf9010d905c58a56">TISCI_DEV_CPSW0_GMII2_MR_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga80b92c4801d11c38bf9010d905c58a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d8a281b65fcdfc9f27bacbb2bd4877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0d8a281b65fcdfc9f27bacbb2bd4877">TISCI_DEV_CPSW0_GMII2_MT_CLK</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gab0d8a281b65fcdfc9f27bacbb2bd4877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c4813a84163230809c2144001a6e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab7c4813a84163230809c2144001a6e52">TISCI_DEV_CPSW0_GMII_RFT_CLK</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gab7c4813a84163230809c2144001a6e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816b156bf6621d95d4e17b0e16e6f6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga816b156bf6621d95d4e17b0e16e6f6d7">TISCI_DEV_CPSW0_RGMII1_RXC_I</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga816b156bf6621d95d4e17b0e16e6f6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf2ea92f182d9b672f880c4f2ba1986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafaf2ea92f182d9b672f880c4f2ba1986">TISCI_DEV_CPSW0_RGMII1_TXC_I</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gafaf2ea92f182d9b672f880c4f2ba1986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca495dffc75f091a810522203760410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaca495dffc75f091a810522203760410">TISCI_DEV_CPSW0_RGMII2_RXC_I</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaaca495dffc75f091a810522203760410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2440da74d128f0870763c86d01ca94f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2440da74d128f0870763c86d01ca94f">TISCI_DEV_CPSW0_RGMII2_TXC_I</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaa2440da74d128f0870763c86d01ca94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5de6f7877a240025296e171f80ccad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae5de6f7877a240025296e171f80ccad7">TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gae5de6f7877a240025296e171f80ccad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3509813d9ffbccf969e39ca9475952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f3509813d9ffbccf969e39ca9475952">TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga3f3509813d9ffbccf969e39ca9475952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392af1bba3d9145b032a6d45a02017a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga392af1bba3d9145b032a6d45a02017a3">TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga392af1bba3d9145b032a6d45a02017a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae436ba54277f23db56135456efd15c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae436ba54277f23db56135456efd15c47">TISCI_DEV_CPSW0_RMII_MHZ_50_CLK</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gae436ba54277f23db56135456efd15c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e5f502b1c3833c5c20ae0d240d6893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac5e5f502b1c3833c5c20ae0d240d6893">TISCI_DEV_CPSW0_CPTS_GENF0</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gac5e5f502b1c3833c5c20ae0d240d6893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8584d68d07955df0440023d0eccf85c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8584d68d07955df0440023d0eccf85c1">TISCI_DEV_CPSW0_CPTS_GENF1</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga8584d68d07955df0440023d0eccf85c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b7e35dac2877e4160e833687de5d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae9b7e35dac2877e4160e833687de5d88">TISCI_DEV_CPSW0_RGMII1_TXC_O</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gae9b7e35dac2877e4160e833687de5d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e49273c2f1f10470f94ab439f65a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0a0e49273c2f1f10470f94ab439f65a2">TISCI_DEV_CPSW0_RGMII2_TXC_O</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga0a0e49273c2f1f10470f94ab439f65a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7101f62879245cad81f91d1564085f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7101f62879245cad81f91d1564085f6f">TISCI_DEV_CPT2_AGGR0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7101f62879245cad81f91d1564085f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd98d33fd65a38f40fb8ea8406b5fe9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd98d33fd65a38f40fb8ea8406b5fe9e">TISCI_DEV_STM0_ATB_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadd98d33fd65a38f40fb8ea8406b5fe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68839bfed26170c5b62194730cfc228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab68839bfed26170c5b62194730cfc228">TISCI_DEV_STM0_CORE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab68839bfed26170c5b62194730cfc228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb125347b73563a4e4622f506af8fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6fb125347b73563a4e4622f506af8fcd">TISCI_DEV_STM0_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6fb125347b73563a4e4622f506af8fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ddbca1fcd5dd81e1e220ebce00c52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac3ddbca1fcd5dd81e1e220ebce00c52c">TISCI_DEV_DCC0_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac3ddbca1fcd5dd81e1e220ebce00c52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e2a51e72dd86e37777f137cabff3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga53e2a51e72dd86e37777f137cabff3e4">TISCI_DEV_DCC0_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga53e2a51e72dd86e37777f137cabff3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c56e2f32b607fc96f36d2a26c424e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5c56e2f32b607fc96f36d2a26c424e4d">TISCI_DEV_DCC0_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5c56e2f32b607fc96f36d2a26c424e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240b9267a31490ea61b5826383eee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8240b9267a31490ea61b5826383eee54">TISCI_DEV_DCC0_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8240b9267a31490ea61b5826383eee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de4505602fa66747bce520c4a6957dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5de4505602fa66747bce520c4a6957dc">TISCI_DEV_DCC0_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5de4505602fa66747bce520c4a6957dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97fc0dd801532bdc43594f58573eb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac97fc0dd801532bdc43594f58573eb39">TISCI_DEV_DCC0_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac97fc0dd801532bdc43594f58573eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fcfe332b5df13e522d22dae994b269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae2fcfe332b5df13e522d22dae994b269">TISCI_DEV_DCC0_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae2fcfe332b5df13e522d22dae994b269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfc5533baf5515ae3579afc2c516e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7fdfc5533baf5515ae3579afc2c516e3">TISCI_DEV_DCC0_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7fdfc5533baf5515ae3579afc2c516e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9c6fab2a3da54def85d8be16f6f609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6e9c6fab2a3da54def85d8be16f6f609">TISCI_DEV_DCC0_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6e9c6fab2a3da54def85d8be16f6f609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6f2b30d7acb9b68a7e02f986bc2284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc6f2b30d7acb9b68a7e02f986bc2284">TISCI_DEV_DCC0_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gafc6f2b30d7acb9b68a7e02f986bc2284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab639920b7917dd4a76e709f2b8987286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab639920b7917dd4a76e709f2b8987286">TISCI_DEV_DCC0_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab639920b7917dd4a76e709f2b8987286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea7ed68c1cb4a3dd7f578ec6d2762c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7">TISCI_DEV_DCC0_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga2ea7ed68c1cb4a3dd7f578ec6d2762c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44052039033ff8953a1b16eb5f588aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44052039033ff8953a1b16eb5f588aac">TISCI_DEV_DCC0_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga44052039033ff8953a1b16eb5f588aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db045b4161ce6c558a708827bc0adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0db045b4161ce6c558a708827bc0adbe">TISCI_DEV_DCC1_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0db045b4161ce6c558a708827bc0adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c29b9d27488d9d4fa530bf6979251dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8c29b9d27488d9d4fa530bf6979251dc">TISCI_DEV_DCC1_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c29b9d27488d9d4fa530bf6979251dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c997f131810698cb6a4c7b6707857a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4c997f131810698cb6a4c7b6707857a8">TISCI_DEV_DCC1_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4c997f131810698cb6a4c7b6707857a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7744d1d69b2431a8d11c7feb9cc3143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab7744d1d69b2431a8d11c7feb9cc3143">TISCI_DEV_DCC1_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab7744d1d69b2431a8d11c7feb9cc3143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096c1e4d8da0fc2cec2c3ac32d24c070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga096c1e4d8da0fc2cec2c3ac32d24c070">TISCI_DEV_DCC1_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga096c1e4d8da0fc2cec2c3ac32d24c070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa883551d38ae24dabaae4f83ed14b6a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa883551d38ae24dabaae4f83ed14b6a1">TISCI_DEV_DCC1_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa883551d38ae24dabaae4f83ed14b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2077c462949ce91c5acbd04ac3e3c8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2077c462949ce91c5acbd04ac3e3c8a5">TISCI_DEV_DCC1_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2077c462949ce91c5acbd04ac3e3c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae465713c0eacee49bcc2b1fb8d129446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae465713c0eacee49bcc2b1fb8d129446">TISCI_DEV_DCC1_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae465713c0eacee49bcc2b1fb8d129446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2509f86cc5d57d1b2097561b3c68b134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2509f86cc5d57d1b2097561b3c68b134">TISCI_DEV_DCC1_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2509f86cc5d57d1b2097561b3c68b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae044e74f4d171752351a15ae83140521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae044e74f4d171752351a15ae83140521">TISCI_DEV_DCC1_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae044e74f4d171752351a15ae83140521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e20996c4e0017b3792b331cf9f24db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga75e20996c4e0017b3792b331cf9f24db">TISCI_DEV_DCC1_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga75e20996c4e0017b3792b331cf9f24db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69caa47940f7ad189971751b83802e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga69caa47940f7ad189971751b83802e96">TISCI_DEV_DCC1_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga69caa47940f7ad189971751b83802e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394bbf87cca44b9a4d267e62fe9cca0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga394bbf87cca44b9a4d267e62fe9cca0a">TISCI_DEV_DCC1_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga394bbf87cca44b9a4d267e62fe9cca0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd232a972772ba0546646ca089aab9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd232a972772ba0546646ca089aab9ed">TISCI_DEV_DCC2_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabd232a972772ba0546646ca089aab9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0e36f60ec89ed35576d7dbd26424c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f0e36f60ec89ed35576d7dbd26424c3">TISCI_DEV_DCC2_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0f0e36f60ec89ed35576d7dbd26424c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7b1ed9de16cee22f91a2b31f59041b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3b7b1ed9de16cee22f91a2b31f59041b">TISCI_DEV_DCC2_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3b7b1ed9de16cee22f91a2b31f59041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15652361c342ef043bf04ad8d0ef7370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga15652361c342ef043bf04ad8d0ef7370">TISCI_DEV_DCC2_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga15652361c342ef043bf04ad8d0ef7370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fd766411a18ade728e6a2ece4995de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad2fd766411a18ade728e6a2ece4995de">TISCI_DEV_DCC2_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad2fd766411a18ade728e6a2ece4995de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb4bfb2988c0b055680b0a319a01c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaecb4bfb2988c0b055680b0a319a01c1c">TISCI_DEV_DCC2_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaecb4bfb2988c0b055680b0a319a01c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17f0c0fb7ff858a2f98babead02a909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad17f0c0fb7ff858a2f98babead02a909">TISCI_DEV_DCC2_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad17f0c0fb7ff858a2f98babead02a909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee9b6f1cfc1898cf37635861e32a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1ee9b6f1cfc1898cf37635861e32a70f">TISCI_DEV_DCC2_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1ee9b6f1cfc1898cf37635861e32a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d6590209d7c8780947faed14b1b4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa8d6590209d7c8780947faed14b1b4c9">TISCI_DEV_DCC2_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa8d6590209d7c8780947faed14b1b4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eca951fc5ec168dbce5fad927a89dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4eca951fc5ec168dbce5fad927a89dd">TISCI_DEV_DCC2_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gad4eca951fc5ec168dbce5fad927a89dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf676fc05b851de8bdf1e8810876de7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf676fc05b851de8bdf1e8810876de7a">TISCI_DEV_DCC2_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gacf676fc05b851de8bdf1e8810876de7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602ad99bf9db20a9b2c68cf2942b53db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga602ad99bf9db20a9b2c68cf2942b53db">TISCI_DEV_DCC2_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga602ad99bf9db20a9b2c68cf2942b53db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedc274729acd8c80b5d14cc80b5e755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacedc274729acd8c80b5d14cc80b5e755">TISCI_DEV_DCC2_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gacedc274729acd8c80b5d14cc80b5e755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf45e8e8d6741ab8e6d43579196e809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafbf45e8e8d6741ab8e6d43579196e809">TISCI_DEV_DCC3_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafbf45e8e8d6741ab8e6d43579196e809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d710b79dd287dc1cb9ed0246f3ada85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1d710b79dd287dc1cb9ed0246f3ada85">TISCI_DEV_DCC3_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1d710b79dd287dc1cb9ed0246f3ada85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2579e2560e4d580c5e3ba90c883869c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2579e2560e4d580c5e3ba90c883869c0">TISCI_DEV_DCC3_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2579e2560e4d580c5e3ba90c883869c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdcd53690b40adc3c915cd76a1c975a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9bdcd53690b40adc3c915cd76a1c975a">TISCI_DEV_DCC3_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9bdcd53690b40adc3c915cd76a1c975a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9991c75bee60c1d13f860e8c8b56e22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9991c75bee60c1d13f860e8c8b56e22a">TISCI_DEV_DCC3_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9991c75bee60c1d13f860e8c8b56e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248887fcc23ef9c887813ea8e0f48f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga248887fcc23ef9c887813ea8e0f48f3f">TISCI_DEV_DCC3_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga248887fcc23ef9c887813ea8e0f48f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2158aa30322ae4f5cabcfe2da2db504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad2158aa30322ae4f5cabcfe2da2db504">TISCI_DEV_DCC3_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad2158aa30322ae4f5cabcfe2da2db504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac433b6f9a6860853cab826f4ca327a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaac433b6f9a6860853cab826f4ca327a6">TISCI_DEV_DCC3_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaac433b6f9a6860853cab826f4ca327a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebba72f96f3ee1d3cc357a8ce9dac9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaebba72f96f3ee1d3cc357a8ce9dac9e">TISCI_DEV_DCC3_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaaebba72f96f3ee1d3cc357a8ce9dac9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4c1d120bc540dc1315313f87c933b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga17b4c1d120bc540dc1315313f87c933b">TISCI_DEV_DCC3_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga17b4c1d120bc540dc1315313f87c933b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cf86ed1243cf59464a74d8257d84fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa9cf86ed1243cf59464a74d8257d84fd">TISCI_DEV_DCC3_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa9cf86ed1243cf59464a74d8257d84fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97f6cddcffb79ba346ac25c703e0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad97f6cddcffb79ba346ac25c703e0c9f">TISCI_DEV_DCC3_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad97f6cddcffb79ba346ac25c703e0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457f1a8fb544d8221ccae973e7f45e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga457f1a8fb544d8221ccae973e7f45e31">TISCI_DEV_DCC3_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga457f1a8fb544d8221ccae973e7f45e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1353fcb961d0c6094709ed60c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3779f1353fcb961d0c6094709ed60c29">TISCI_DEV_DCC4_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3779f1353fcb961d0c6094709ed60c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e23a1a7c26723e0742c7130106d1bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0e23a1a7c26723e0742c7130106d1bc1">TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0e23a1a7c26723e0742c7130106d1bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f9dc6782c5049fef55c9dbe2a6a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaca1f9dc6782c5049fef55c9dbe2a6a5b">TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaca1f9dc6782c5049fef55c9dbe2a6a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ae6473fe8662a28a81ff47d0655d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab4ae6473fe8662a28a81ff47d0655d5f">TISCI_DEV_DCC4_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab4ae6473fe8662a28a81ff47d0655d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724da00cada77dc28282bb38c8e0f992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga724da00cada77dc28282bb38c8e0f992">TISCI_DEV_DCC4_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga724da00cada77dc28282bb38c8e0f992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29433a3e81d9ad99533392fad2328ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf29433a3e81d9ad99533392fad2328ac">TISCI_DEV_DCC4_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf29433a3e81d9ad99533392fad2328ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f28209bf19203877383483327f5da89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1f28209bf19203877383483327f5da89">TISCI_DEV_DCC4_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1f28209bf19203877383483327f5da89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8507fde51255f5633764b4da12f7078a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8507fde51255f5633764b4da12f7078a">TISCI_DEV_DCC4_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8507fde51255f5633764b4da12f7078a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddc75e2a1a693910fedb106d2ae4c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ddc75e2a1a693910fedb106d2ae4c1b">TISCI_DEV_DCC4_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3ddc75e2a1a693910fedb106d2ae4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707a8aa7d33f5dbbb379971f2f9f2981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga707a8aa7d33f5dbbb379971f2f9f2981">TISCI_DEV_DCC4_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga707a8aa7d33f5dbbb379971f2f9f2981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea81b6bfa1bbcded50c6828e1073cf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaea81b6bfa1bbcded50c6828e1073cf36">TISCI_DEV_DCC4_DCC_INPUT00_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaea81b6bfa1bbcded50c6828e1073cf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da71c9103899405afddaeed57cd9bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7da71c9103899405afddaeed57cd9bb5">TISCI_DEV_DCC4_DCC_INPUT01_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga7da71c9103899405afddaeed57cd9bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac1397f8d612d013ad8b7615fc35c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ac1397f8d612d013ad8b7615fc35c55">TISCI_DEV_DCC4_DCC_INPUT02_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7ac1397f8d612d013ad8b7615fc35c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3799b8c540a9a1e306319baed2661b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad3799b8c540a9a1e306319baed2661b8">TISCI_DEV_DCC4_DCC_INPUT10_CLK</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad3799b8c540a9a1e306319baed2661b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b76dec04641505142d0343ee11af999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3b76dec04641505142d0343ee11af999">TISCI_DEV_DCC4_VBUS_CLK</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga3b76dec04641505142d0343ee11af999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9d0799ee640844a2a57ab9173a6aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4a9d0799ee640844a2a57ab9173a6aec">TISCI_DEV_DCC5_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4a9d0799ee640844a2a57ab9173a6aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3374fab95073e902021b34dc86a2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b3374fab95073e902021b34dc86a2e5">TISCI_DEV_DCC5_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5b3374fab95073e902021b34dc86a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014cd1a57e970e24fe045328c5a44da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga014cd1a57e970e24fe045328c5a44da5">TISCI_DEV_DCC5_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga014cd1a57e970e24fe045328c5a44da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c7271f436f958504eeaac11cae9f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga77c7271f436f958504eeaac11cae9f4a">TISCI_DEV_DCC5_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga77c7271f436f958504eeaac11cae9f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf89cbd17c15ed1eb7a2029f402d62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8bf89cbd17c15ed1eb7a2029f402d62b">TISCI_DEV_DCC5_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8bf89cbd17c15ed1eb7a2029f402d62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa200791cc764a4d3564fc19163cee96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa200791cc764a4d3564fc19163cee96e">TISCI_DEV_DCC5_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa200791cc764a4d3564fc19163cee96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2113bea3febd359b5e5c82369180a603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2113bea3febd359b5e5c82369180a603">TISCI_DEV_DCC5_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2113bea3febd359b5e5c82369180a603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2fa9983813f676beba5b4fcf28f2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaed2fa9983813f676beba5b4fcf28f2e9">TISCI_DEV_DCC5_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaed2fa9983813f676beba5b4fcf28f2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ed7d30db5ff4c565ddf862ddf994eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44ed7d30db5ff4c565ddf862ddf994eb">TISCI_DEV_DCC5_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga44ed7d30db5ff4c565ddf862ddf994eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5702c8c6e67c4e7fd85bbf7711da00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a5702c8c6e67c4e7fd85bbf7711da00">TISCI_DEV_DCC5_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga5a5702c8c6e67c4e7fd85bbf7711da00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4b947573e509d4f6d7185614c820db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f4b947573e509d4f6d7185614c820db">TISCI_DEV_DCC5_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga0f4b947573e509d4f6d7185614c820db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30726b5f8c5ff97caf84977371b91c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30726b5f8c5ff97caf84977371b91c09">TISCI_DEV_DCC5_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga30726b5f8c5ff97caf84977371b91c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ff5ec79bfe8eed6cce84064a233334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga61ff5ec79bfe8eed6cce84064a233334">TISCI_DEV_DCC5_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga61ff5ec79bfe8eed6cce84064a233334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a50a85a71b896de4e5ed32e9de332e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1a50a85a71b896de4e5ed32e9de332e2">TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1a50a85a71b896de4e5ed32e9de332e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74238fec42bdb0ff2002376b82f1b084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga74238fec42bdb0ff2002376b82f1b084">TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga74238fec42bdb0ff2002376b82f1b084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11fff763a1e07eb3d528945e6a14153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa11fff763a1e07eb3d528945e6a14153">TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa11fff763a1e07eb3d528945e6a14153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f3f09331bc37a726457c554c63a39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9f3f09331bc37a726457c554c63a39c">TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab9f3f09331bc37a726457c554c63a39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0a9978cb64d62318cb53100fac1661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade0a9978cb64d62318cb53100fac1661">TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gade0a9978cb64d62318cb53100fac1661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5c4d1169fd11bc802742740e79eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga05a5c4d1169fd11bc802742740e79eec">TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga05a5c4d1169fd11bc802742740e79eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40143f3cf993664a32b02161c649fd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40143f3cf993664a32b02161c649fd32">TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga40143f3cf993664a32b02161c649fd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b834bb2f1ca68af93d9de13cf427fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga49b834bb2f1ca68af93d9de13cf427fe">TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga49b834bb2f1ca68af93d9de13cf427fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a93b2ac1a289e5f512842652c2a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4f5a93b2ac1a289e5f512842652c2a4b">TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4f5a93b2ac1a289e5f512842652c2a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff868d93ca8eb2ccf6247822987c8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacff868d93ca8eb2ccf6247822987c8f9">TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gacff868d93ca8eb2ccf6247822987c8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5f08b00950460f5d66561ec800646c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f5f08b00950460f5d66561ec800646c">TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9f5f08b00950460f5d66561ec800646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225fcc87c90ebb00d127006211076e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga225fcc87c90ebb00d127006211076e78">TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga225fcc87c90ebb00d127006211076e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13c64d959d58fc20c35ff85a01611c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac13c64d959d58fc20c35ff85a01611c9">TISCI_DEV_MCU_DCC0_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac13c64d959d58fc20c35ff85a01611c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a34ebc355f4706f36885a85026b049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga32a34ebc355f4706f36885a85026b049">TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga32a34ebc355f4706f36885a85026b049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fb085ff85161977d3c222240158736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga47fb085ff85161977d3c222240158736">TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga47fb085ff85161977d3c222240158736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bcc27b97a2b1f7ed3467b02c67dd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga70bcc27b97a2b1f7ed3467b02c67dd59">TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga70bcc27b97a2b1f7ed3467b02c67dd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3945bb1a90356e542773e2191851e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaac3945bb1a90356e542773e2191851e5">TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaac3945bb1a90356e542773e2191851e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ace3f51814fc5ca92f7f82fbe034de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad6ace3f51814fc5ca92f7f82fbe034de">TISCI_DEV_DMASS0_BCDMA_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6ace3f51814fc5ca92f7f82fbe034de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebb5bdf9549b1ba12ab11a7c3672f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ebb5bdf9549b1ba12ab11a7c3672f78">TISCI_DEV_DMASS0_CBASS_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8ebb5bdf9549b1ba12ab11a7c3672f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de8e9880d8e2e05102a21d0e6b7f816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4de8e9880d8e2e05102a21d0e6b7f816">TISCI_DEV_DMASS0_INTAGGR_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4de8e9880d8e2e05102a21d0e6b7f816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f210b34f1bdb83721f98b4a73b32d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2f210b34f1bdb83721f98b4a73b32d71">TISCI_DEV_DMASS0_IPCSS_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2f210b34f1bdb83721f98b4a73b32d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776b4afb87dd38deff24c8e410abab40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga776b4afb87dd38deff24c8e410abab40">TISCI_DEV_DMASS0_PKTDMA_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga776b4afb87dd38deff24c8e410abab40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e44686ca60cb5f5249e3424c1ac420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga98e44686ca60cb5f5249e3424c1ac420">TISCI_DEV_DMASS0_PSILCFG_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga98e44686ca60cb5f5249e3424c1ac420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9669f5e96a3438debd13724fbce590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2f9669f5e96a3438debd13724fbce590">TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2f9669f5e96a3438debd13724fbce590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebcd0b3e98892df29dd084b623f72a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ebcd0b3e98892df29dd084b623f72a1">TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3ebcd0b3e98892df29dd084b623f72a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04963b9dafc5da4ae276bc964c96d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf04963b9dafc5da4ae276bc964c96d37">TISCI_DEV_DMASS0_PSILSS_0_VD2CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf04963b9dafc5da4ae276bc964c96d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be1ebda8a85f466ce0ec9cd7a732e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0be1ebda8a85f466ce0ec9cd7a732e56">TISCI_DEV_DMASS0_RINGACC_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0be1ebda8a85f466ce0ec9cd7a732e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2182e09edd0b95a3aade4e3b048a03cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2182e09edd0b95a3aade4e3b048a03cf">TISCI_DEV_TIMER0_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2182e09edd0b95a3aade4e3b048a03cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ffb40bf0a2c705dd9fec4219c91f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4ffb40bf0a2c705dd9fec4219c91f48">TISCI_DEV_TIMER0_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad4ffb40bf0a2c705dd9fec4219c91f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878295d8d709ff7950b57c9ab3f88c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga878295d8d709ff7950b57c9ab3f88c73">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga878295d8d709ff7950b57c9ab3f88c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad819466580b9b59b63702b98f1aee7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad819466580b9b59b63702b98f1aee7bd">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad819466580b9b59b63702b98f1aee7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951b487a54acd9b8848ac3b65c834ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga951b487a54acd9b8848ac3b65c834ba3">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga951b487a54acd9b8848ac3b65c834ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f47060b250818703512ca3d0a3a41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga75f47060b250818703512ca3d0a3a41f">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga75f47060b250818703512ca3d0a3a41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbe19356addf9eba384ce26eff12d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9dbe19356addf9eba384ce26eff12d6e">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9dbe19356addf9eba384ce26eff12d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c2c52d496718ea9b1d1525b9e1ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga35c2c52d496718ea9b1d1525b9e1ce0f">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga35c2c52d496718ea9b1d1525b9e1ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a19a909c4fe91c0dd39833a7fe41be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a19a909c4fe91c0dd39833a7fe41be1">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5a19a909c4fe91c0dd39833a7fe41be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc01d9cc8fb73b767d8bce75a06485f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacc01d9cc8fb73b767d8bce75a06485f8">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gacc01d9cc8fb73b767d8bce75a06485f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e97598728e82de68a047ead6a417aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7e97598728e82de68a047ead6a417aae">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7e97598728e82de68a047ead6a417aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5b243e048198c4b8a9403027683c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaab5b243e048198c4b8a9403027683c79">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaab5b243e048198c4b8a9403027683c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf409a2dcb3510d6e25cb4d9b46b96e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf409a2dcb3510d6e25cb4d9b46b96e43">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf409a2dcb3510d6e25cb4d9b46b96e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de2d1b03e7246989497dc1bf8b5d2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9de2d1b03e7246989497dc1bf8b5d2e2">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga9de2d1b03e7246989497dc1bf8b5d2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05a5b3c92bcae8aba0913a6fb8df02a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae05a5b3c92bcae8aba0913a6fb8df02a">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae05a5b3c92bcae8aba0913a6fb8df02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e277b9fd757c85fc796af4196dc0891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9e277b9fd757c85fc796af4196dc0891">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga9e277b9fd757c85fc796af4196dc0891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c84ecd86ea6c0c46e9b153a81a80b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac0c84ecd86ea6c0c46e9b153a81a80b6">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac0c84ecd86ea6c0c46e9b153a81a80b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdbf66eea60564658db6c9268aef604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabbdbf66eea60564658db6c9268aef604">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gabbdbf66eea60564658db6c9268aef604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b44bb1064a0131e54e2ea9a8aac056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga01b44bb1064a0131e54e2ea9a8aac056">TISCI_DEV_TIMER0_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga01b44bb1064a0131e54e2ea9a8aac056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e737ab725dc9d5206446a691e425e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e737ab725dc9d5206446a691e425e9f">TISCI_DEV_TIMER1_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8e737ab725dc9d5206446a691e425e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2269acd21eb6b85e844aa24737c6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6b2269acd21eb6b85e844aa24737c6db">TISCI_DEV_TIMER1_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6b2269acd21eb6b85e844aa24737c6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d5d5078563914758764ef73cf9d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga96d5d5078563914758764ef73cf9d0d5">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga96d5d5078563914758764ef73cf9d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c8ff01d0adc8becf71675ea257f42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga25c8ff01d0adc8becf71675ea257f42f">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga25c8ff01d0adc8becf71675ea257f42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb09a6c9ca814a4d1f8261459ba0ea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadb09a6c9ca814a4d1f8261459ba0ea5d">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadb09a6c9ca814a4d1f8261459ba0ea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c318bf2a3aa5b64dec34ec91b84ed7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c318bf2a3aa5b64dec34ec91b84ed7a">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9c318bf2a3aa5b64dec34ec91b84ed7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2195a8f8214e224f60c79bc6083009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b2195a8f8214e224f60c79bc6083009">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5b2195a8f8214e224f60c79bc6083009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af1d30837182ebe5c495369d6852300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5af1d30837182ebe5c495369d6852300">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5af1d30837182ebe5c495369d6852300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ab44b80ff496d63b71f20f2e1ab71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga92ab44b80ff496d63b71f20f2e1ab71b">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga92ab44b80ff496d63b71f20f2e1ab71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46446f66bcafdf5f9a10a284ec25fc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga46446f66bcafdf5f9a10a284ec25fc88">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga46446f66bcafdf5f9a10a284ec25fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79abdce282faf12715de3c7ec3901f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga79abdce282faf12715de3c7ec3901f9b">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga79abdce282faf12715de3c7ec3901f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605fd0cbf71406dd8425c3008f2edeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab605fd0cbf71406dd8425c3008f2edeb">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gab605fd0cbf71406dd8425c3008f2edeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b4dab326b112823d05e438d488ec97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga56b4dab326b112823d05e438d488ec97">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga56b4dab326b112823d05e438d488ec97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb438fe6ff815f0758ee10814b9d27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9cb438fe6ff815f0758ee10814b9d27c">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga9cb438fe6ff815f0758ee10814b9d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723e1bf73dff1e4e078f7d00491295a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga723e1bf73dff1e4e078f7d00491295a3">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga723e1bf73dff1e4e078f7d00491295a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f58206d9d400343c58bac4b9e132aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga82f58206d9d400343c58bac4b9e132aa">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga82f58206d9d400343c58bac4b9e132aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448e56cf2bfc2628236f30e14aa11f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga448e56cf2bfc2628236f30e14aa11f92">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga448e56cf2bfc2628236f30e14aa11f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c79c42e00cd8f621c2d64553bab7291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c79c42e00cd8f621c2d64553bab7291">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga9c79c42e00cd8f621c2d64553bab7291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfade20dc10e448fce4cdf354b13c4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabfade20dc10e448fce4cdf354b13c4cd">TISCI_DEV_TIMER1_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gabfade20dc10e448fce4cdf354b13c4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78bb805dc7bc26c473bb1a761b22009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf78bb805dc7bc26c473bb1a761b22009">TISCI_DEV_TIMER10_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf78bb805dc7bc26c473bb1a761b22009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813c50ad0eec019aee98f8438396f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga813c50ad0eec019aee98f8438396f318">TISCI_DEV_TIMER10_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga813c50ad0eec019aee98f8438396f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212f0371365c7711119ab7076d750a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga212f0371365c7711119ab7076d750a79">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga212f0371365c7711119ab7076d750a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccb66082fd1cef11359f1d1094a932e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ccb66082fd1cef11359f1d1094a932e">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2ccb66082fd1cef11359f1d1094a932e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7b203a760ecaa5414f05d9548b733b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e7b203a760ecaa5414f05d9548b733b">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3e7b203a760ecaa5414f05d9548b733b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68e693ad5d0baa73ec96405ce00c1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad68e693ad5d0baa73ec96405ce00c1f8">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad68e693ad5d0baa73ec96405ce00c1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3e60070f6cd9f5276ed4afc7150e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e3e60070f6cd9f5276ed4afc7150e24">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3e3e60070f6cd9f5276ed4afc7150e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a436f75e2b142bbce03bbacca9a423a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8a436f75e2b142bbce03bbacca9a423a">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8a436f75e2b142bbce03bbacca9a423a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974a73b868d1971e80e36622a6c0425f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga974a73b868d1971e80e36622a6c0425f">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga974a73b868d1971e80e36622a6c0425f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb1bb7030e7fa14ff257def7bac0cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0bb1bb7030e7fa14ff257def7bac0cef">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga0bb1bb7030e7fa14ff257def7bac0cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5b93963c768edff808f7aeb483518b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc5b93963c768edff808f7aeb483518b">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafc5b93963c768edff808f7aeb483518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a314ac4399756d6fdd201f176ad5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga04a314ac4399756d6fdd201f176ad5ad">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga04a314ac4399756d6fdd201f176ad5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfe378e2ccffb2820f891730d8b38d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebfe378e2ccffb2820f891730d8b38d0">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaebfe378e2ccffb2820f891730d8b38d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e43f77be5a0d5b1720149b933e2030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga11e43f77be5a0d5b1720149b933e2030">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga11e43f77be5a0d5b1720149b933e2030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da60805f70124de8f122e3a1426a9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7da60805f70124de8f122e3a1426a9c9">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga7da60805f70124de8f122e3a1426a9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae598b05b6b96d318123f081954fdc1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae598b05b6b96d318123f081954fdc1a1">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gae598b05b6b96d318123f081954fdc1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c5b15d8c9f186df7d3e2d3ba87daa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf5c5b15d8c9f186df7d3e2d3ba87daa0">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaf5c5b15d8c9f186df7d3e2d3ba87daa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d4e0ee364cebbf8ddbdab2528165ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga52d4e0ee364cebbf8ddbdab2528165ef">TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga52d4e0ee364cebbf8ddbdab2528165ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddd153b185962ae08dec0e3df8557d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5ddd153b185962ae08dec0e3df8557d8">TISCI_DEV_TIMER10_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga5ddd153b185962ae08dec0e3df8557d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef8ba6305a27a4f694de73c5d48b3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4ef8ba6305a27a4f694de73c5d48b3c2">TISCI_DEV_TIMER11_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4ef8ba6305a27a4f694de73c5d48b3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613c4cdeeb66043c98f703db498832e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga613c4cdeeb66043c98f703db498832e3">TISCI_DEV_TIMER11_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga613c4cdeeb66043c98f703db498832e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8fb572fb7ae7b20f0f9b7e179e3f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1a8fb572fb7ae7b20f0f9b7e179e3f19">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1a8fb572fb7ae7b20f0f9b7e179e3f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38513f5268829c49bc711f51d42e0afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga38513f5268829c49bc711f51d42e0afa">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga38513f5268829c49bc711f51d42e0afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07522acf8eb06b394c1cf7ca34f1a40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga07522acf8eb06b394c1cf7ca34f1a40e">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga07522acf8eb06b394c1cf7ca34f1a40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644f1c825357e424977a366826e41a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga644f1c825357e424977a366826e41a66">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga644f1c825357e424977a366826e41a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c8b5da8e9b220d0699dbd4fa45e141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9c8b5da8e9b220d0699dbd4fa45e141">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab9c8b5da8e9b220d0699dbd4fa45e141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3734162cf9891eaf5c8c6fc13783debc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3734162cf9891eaf5c8c6fc13783debc">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3734162cf9891eaf5c8c6fc13783debc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37dffd0c8b636d75dc532103608d2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad37dffd0c8b636d75dc532103608d2d7">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad37dffd0c8b636d75dc532103608d2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a1ea13573e9a49dd828a530a548ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga11a1ea13573e9a49dd828a530a548ffc">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga11a1ea13573e9a49dd828a530a548ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bc19a50fefe0f083fe48208b467452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad1bc19a50fefe0f083fe48208b467452">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gad1bc19a50fefe0f083fe48208b467452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1ba29132687bc5c74ac9366b049b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabb1ba29132687bc5c74ac9366b049b04">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabb1ba29132687bc5c74ac9366b049b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115a720d91ad836858dd163caaebedb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga115a720d91ad836858dd163caaebedb8">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga115a720d91ad836858dd163caaebedb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742a5113ef8e882edfe7882bc8828f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga742a5113ef8e882edfe7882bc8828f90">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga742a5113ef8e882edfe7882bc8828f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7f0d7845add66991b27981b616ca6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e7f0d7845add66991b27981b616ca6d">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga5e7f0d7845add66991b27981b616ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ef8b4be8cf298b8dedc52fb044789e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga32ef8b4be8cf298b8dedc52fb044789e">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga32ef8b4be8cf298b8dedc52fb044789e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d257450b2f3caf1280adb37b05d77c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6d257450b2f3caf1280adb37b05d77c4">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6d257450b2f3caf1280adb37b05d77c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb366541f5963c4d23d91c25ac2fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7eb366541f5963c4d23d91c25ac2fd08">TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga7eb366541f5963c4d23d91c25ac2fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b92a2c572b818d83b5fd76d1218d889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0b92a2c572b818d83b5fd76d1218d889">TISCI_DEV_TIMER11_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga0b92a2c572b818d83b5fd76d1218d889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e620a3a422b9308eb10dcb74a38256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4e620a3a422b9308eb10dcb74a38256">TISCI_DEV_TIMER2_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac4e620a3a422b9308eb10dcb74a38256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6aea8ab2c109bfd763175b0d505413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd6aea8ab2c109bfd763175b0d505413">TISCI_DEV_TIMER2_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabd6aea8ab2c109bfd763175b0d505413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597c5b8d6090f1b8ea280dc51ba85f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga597c5b8d6090f1b8ea280dc51ba85f71">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga597c5b8d6090f1b8ea280dc51ba85f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9227e5a5df9e440cb87f83a8a1736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga01e9227e5a5df9e440cb87f83a8a1736">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga01e9227e5a5df9e440cb87f83a8a1736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601d7c81bd7ce6933b802a648d62c7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga601d7c81bd7ce6933b802a648d62c7c2">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga601d7c81bd7ce6933b802a648d62c7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2301efcbd42f8df702a089ce175510d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2301efcbd42f8df702a089ce175510d7">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2301efcbd42f8df702a089ce175510d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985ec24ce163ccac78d15cf222b6a7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga985ec24ce163ccac78d15cf222b6a7ff">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga985ec24ce163ccac78d15cf222b6a7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066af677976712bbf89b47b500bfecab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga066af677976712bbf89b47b500bfecab">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga066af677976712bbf89b47b500bfecab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b1cbe332a9f5f564c09f0119c5e39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga88b1cbe332a9f5f564c09f0119c5e39b">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga88b1cbe332a9f5f564c09f0119c5e39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b17f87f1da7f1691ac07897f12e0b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b17f87f1da7f1691ac07897f12e0b48">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4b17f87f1da7f1691ac07897f12e0b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338f586ce2fc855e1bb5556187ab93e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga338f586ce2fc855e1bb5556187ab93e6">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga338f586ce2fc855e1bb5556187ab93e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1995891d4f33f130b768eab0872c4710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1995891d4f33f130b768eab0872c4710">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga1995891d4f33f130b768eab0872c4710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3a19aa4c35de9bd02824350032bb3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f3a19aa4c35de9bd02824350032bb3a">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3f3a19aa4c35de9bd02824350032bb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d0855411192b0a5f3495de958d0609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga31d0855411192b0a5f3495de958d0609">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga31d0855411192b0a5f3495de958d0609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0cc07de26e697e7af69e8999bf447a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafd0cc07de26e697e7af69e8999bf447a">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gafd0cc07de26e697e7af69e8999bf447a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5601cd82cfe77d1094a4651f54788ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5601cd82cfe77d1094a4651f54788ce7">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga5601cd82cfe77d1094a4651f54788ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a3bb424ba4b8eb55097054fdd7d7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga06a3bb424ba4b8eb55097054fdd7d7db">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga06a3bb424ba4b8eb55097054fdd7d7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50a617a8bc4dfed0a67db76f2ca2097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab50a617a8bc4dfed0a67db76f2ca2097">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gab50a617a8bc4dfed0a67db76f2ca2097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4a565a99bdbe20a303847ef4325845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafb4a565a99bdbe20a303847ef4325845">TISCI_DEV_TIMER2_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gafb4a565a99bdbe20a303847ef4325845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c6d236af01073283d494ef18f08331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga77c6d236af01073283d494ef18f08331">TISCI_DEV_TIMER3_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga77c6d236af01073283d494ef18f08331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a2b4c95ad53825ae39b5b3fc68b1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga23a2b4c95ad53825ae39b5b3fc68b1bb">TISCI_DEV_TIMER3_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga23a2b4c95ad53825ae39b5b3fc68b1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065bb525689f945de5d6772a7686ab5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga065bb525689f945de5d6772a7686ab5d">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga065bb525689f945de5d6772a7686ab5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315b2d82a8401fea39a2558ba705efe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga315b2d82a8401fea39a2558ba705efe7">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga315b2d82a8401fea39a2558ba705efe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b46ba0a262b862d3d68cabc44aa894e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b46ba0a262b862d3d68cabc44aa894e">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8b46ba0a262b862d3d68cabc44aa894e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc852cd8dc00026daa94f6fce4a0774c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadc852cd8dc00026daa94f6fce4a0774c">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadc852cd8dc00026daa94f6fce4a0774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa052e8a86789bc6b4e4d6656f0c8298c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa052e8a86789bc6b4e4d6656f0c8298c">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa052e8a86789bc6b4e4d6656f0c8298c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e28b947bb596aa269165910c6f91ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga14e28b947bb596aa269165910c6f91ee">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga14e28b947bb596aa269165910c6f91ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21f6b6e0cc2c6972295ede4501c1239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad21f6b6e0cc2c6972295ede4501c1239">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad21f6b6e0cc2c6972295ede4501c1239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3591b48112d39eb315bc894cc15840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabc3591b48112d39eb315bc894cc15840">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gabc3591b48112d39eb315bc894cc15840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecd13b6eebe26f8ceaaf10226317a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ecd13b6eebe26f8ceaaf10226317a9b">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8ecd13b6eebe26f8ceaaf10226317a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3229e94f5434e042d279474d0d500b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac3229e94f5434e042d279474d0d500b3">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac3229e94f5434e042d279474d0d500b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acd053f9f7b7ebeb51061082596c86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9acd053f9f7b7ebeb51061082596c86e">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga9acd053f9f7b7ebeb51061082596c86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fcf8848d4667a088648cc3edc26efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga37fcf8848d4667a088648cc3edc26efb">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga37fcf8848d4667a088648cc3edc26efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bddfa328aceb1eaab0470cac5d7702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga12bddfa328aceb1eaab0470cac5d7702">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga12bddfa328aceb1eaab0470cac5d7702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4133348ae1745f0f586cf4ef8da903e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4133348ae1745f0f586cf4ef8da903e">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gac4133348ae1745f0f586cf4ef8da903e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52f6ce94c8143538184d8af027e3421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae52f6ce94c8143538184d8af027e3421">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae52f6ce94c8143538184d8af027e3421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfa9248608a7b0f5acf833303b81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3cfa9248608a7b0f5acf833303b81c6a">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga3cfa9248608a7b0f5acf833303b81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefd289b2a45fccbc36fa484bdb7661f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaefd289b2a45fccbc36fa484bdb7661f">TISCI_DEV_TIMER3_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaaefd289b2a45fccbc36fa484bdb7661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec8dfedd4a222b4d77ebada7764be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ec8dfedd4a222b4d77ebada7764be11">TISCI_DEV_TIMER4_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7ec8dfedd4a222b4d77ebada7764be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425ee54249f3a3d129559906c2a8ba43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga425ee54249f3a3d129559906c2a8ba43">TISCI_DEV_TIMER4_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga425ee54249f3a3d129559906c2a8ba43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a48b0df1cd186859bc25577fc30d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga73a48b0df1cd186859bc25577fc30d1c">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga73a48b0df1cd186859bc25577fc30d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998564ab65f246ded4ec322a89b53a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga998564ab65f246ded4ec322a89b53a06">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga998564ab65f246ded4ec322a89b53a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d326eefca8197c1c5e5dee8c069b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa8d326eefca8197c1c5e5dee8c069b9d">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa8d326eefca8197c1c5e5dee8c069b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfd58c8641b027b467d5e5b4a52017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0dfd58c8641b027b467d5e5b4a52017e">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0dfd58c8641b027b467d5e5b4a52017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9174f56268721e30eab6d7735a3761e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae9174f56268721e30eab6d7735a3761e">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae9174f56268721e30eab6d7735a3761e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdae0d12c2815397ba19159633b94dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafdae0d12c2815397ba19159633b94dda">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafdae0d12c2815397ba19159633b94dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec473b1a3b8ab317886c65c034a01f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaec473b1a3b8ab317886c65c034a01f27">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaec473b1a3b8ab317886c65c034a01f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ce0833f364ce7debf7e11e2c87b844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga60ce0833f364ce7debf7e11e2c87b844">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga60ce0833f364ce7debf7e11e2c87b844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40719846d6c615fe1bc52b4286ac4b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40719846d6c615fe1bc52b4286ac4b51">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga40719846d6c615fe1bc52b4286ac4b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05f4ab1a6b8691a8373c5084755bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4f05f4ab1a6b8691a8373c5084755bfc">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4f05f4ab1a6b8691a8373c5084755bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84660ab0b358590fba80ca309a6ef81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga84660ab0b358590fba80ca309a6ef81a">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga84660ab0b358590fba80ca309a6ef81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa1780b71d12f6c2676775c89c6f979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaefa1780b71d12f6c2676775c89c6f979">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaefa1780b71d12f6c2676775c89c6f979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e641ceb721759af528fe75d7a9e0d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e641ceb721759af528fe75d7a9e0d90">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga5e641ceb721759af528fe75d7a9e0d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74063c3e8ff38fc7f77cafba9b88009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab74063c3e8ff38fc7f77cafba9b88009">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab74063c3e8ff38fc7f77cafba9b88009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90e4195e1f84029f7f74c0bd95822bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab90e4195e1f84029f7f74c0bd95822bb">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab90e4195e1f84029f7f74c0bd95822bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ac42263ce89440305d039fdac567ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf9ac42263ce89440305d039fdac567ba">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaf9ac42263ce89440305d039fdac567ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9353fb7bba842dca231100115b585fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9353fb7bba842dca231100115b585fd">TISCI_DEV_TIMER4_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab9353fb7bba842dca231100115b585fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e008dac4a6bfe2a97850befde729ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga73e008dac4a6bfe2a97850befde729ff">TISCI_DEV_TIMER5_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga73e008dac4a6bfe2a97850befde729ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd040e15f5c8d44e7f903c53b8cde152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd040e15f5c8d44e7f903c53b8cde152">TISCI_DEV_TIMER5_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabd040e15f5c8d44e7f903c53b8cde152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7359d1dbc6352117c014e53e02f065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7a7359d1dbc6352117c014e53e02f065">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7a7359d1dbc6352117c014e53e02f065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86db2df438212e031d692a7c77fa044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf86db2df438212e031d692a7c77fa044">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf86db2df438212e031d692a7c77fa044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bc898db845acf3a8123b02d44cc0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga17bc898db845acf3a8123b02d44cc0fc">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga17bc898db845acf3a8123b02d44cc0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237e30c3a4a27891f0223b3483dcc047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga237e30c3a4a27891f0223b3483dcc047">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga237e30c3a4a27891f0223b3483dcc047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2c7bf088336507d6556cfc260737df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade2c7bf088336507d6556cfc260737df">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gade2c7bf088336507d6556cfc260737df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c90f9132110177b4395966bf87b3060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6c90f9132110177b4395966bf87b3060">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6c90f9132110177b4395966bf87b3060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99e1b26d46ab3d7b5671494921b8f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab99e1b26d46ab3d7b5671494921b8f44">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab99e1b26d46ab3d7b5671494921b8f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2896c8a5a1a3b93401c3ecc4c063bedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2896c8a5a1a3b93401c3ecc4c063bedd">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2896c8a5a1a3b93401c3ecc4c063bedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0366ac7a97c8974698d075791b34154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0366ac7a97c8974698d075791b34154">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab0366ac7a97c8974698d075791b34154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fb76caa3ddcb23fcf0d6986e94cad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga67fb76caa3ddcb23fcf0d6986e94cad5">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga67fb76caa3ddcb23fcf0d6986e94cad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5313ed25f8d2bca49e60918c08a87f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5313ed25f8d2bca49e60918c08a87f1c">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga5313ed25f8d2bca49e60918c08a87f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492427e00afbd295004fb2e44b816e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga492427e00afbd295004fb2e44b816e71">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga492427e00afbd295004fb2e44b816e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b10eff00878173c6596a897f4bb616a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b10eff00878173c6596a897f4bb616a">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga8b10eff00878173c6596a897f4bb616a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5de18248fedef090a8f61a4359d8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1d5de18248fedef090a8f61a4359d8b6">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga1d5de18248fedef090a8f61a4359d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0777d2dc7498568179de3e3d78c88ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0777d2dc7498568179de3e3d78c88ea9">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0777d2dc7498568179de3e3d78c88ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496fbe304e946da1c4379ddd1e1513e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga496fbe304e946da1c4379ddd1e1513e1">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga496fbe304e946da1c4379ddd1e1513e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b4d6b1e338594a7a366e7a3aababc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65b4d6b1e338594a7a366e7a3aababc6">TISCI_DEV_TIMER5_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga65b4d6b1e338594a7a366e7a3aababc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fab3c531aa15347c8212372d0ebe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga51fab3c531aa15347c8212372d0ebe94">TISCI_DEV_TIMER6_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga51fab3c531aa15347c8212372d0ebe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae418f60737eb09600f8070236a09e518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae418f60737eb09600f8070236a09e518">TISCI_DEV_TIMER6_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae418f60737eb09600f8070236a09e518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dffac690c523e2924064933d0df9861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5dffac690c523e2924064933d0df9861">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5dffac690c523e2924064933d0df9861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c12c189d71409c425a54cf067925a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c12c189d71409c425a54cf067925a34">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7c12c189d71409c425a54cf067925a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0819eff37b1131a4119f644e38245dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac0819eff37b1131a4119f644e38245dc">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac0819eff37b1131a4119f644e38245dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b8b13923474f7be78c952de893ebac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2b8b13923474f7be78c952de893ebac">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa2b8b13923474f7be78c952de893ebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752080bfca6532ceb4a6c795b8b70604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga752080bfca6532ceb4a6c795b8b70604">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga752080bfca6532ceb4a6c795b8b70604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd3b216960949a17c0278a3e976a4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0fd3b216960949a17c0278a3e976a4a9">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0fd3b216960949a17c0278a3e976a4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114eb3447e0497df27c831a854a8a22c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga114eb3447e0497df27c831a854a8a22c">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga114eb3447e0497df27c831a854a8a22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc612d48017d644d261439dfae0d0b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc612d48017d644d261439dfae0d0b65">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gafc612d48017d644d261439dfae0d0b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf419ca3b4ade90f72bb896e9dc99a1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf419ca3b4ade90f72bb896e9dc99a1cb">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf419ca3b4ade90f72bb896e9dc99a1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89003d5b3e7f56e0030cbe7e0d4b2d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga89003d5b3e7f56e0030cbe7e0d4b2d11">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga89003d5b3e7f56e0030cbe7e0d4b2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe7ddb04cc96e20b98a3dd8400367e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebe7ddb04cc96e20b98a3dd8400367e8">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaebe7ddb04cc96e20b98a3dd8400367e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660f37882046899036f7ee521593f70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga660f37882046899036f7ee521593f70e">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga660f37882046899036f7ee521593f70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59dbd3ff1855e1137ce95d1d1432ba77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59dbd3ff1855e1137ce95d1d1432ba77">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga59dbd3ff1855e1137ce95d1d1432ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003edaef77561d9e029beac74e61b422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga003edaef77561d9e029beac74e61b422">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga003edaef77561d9e029beac74e61b422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2373eeb5e8541ca973b4d5a065b3857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2373eeb5e8541ca973b4d5a065b3857b">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga2373eeb5e8541ca973b4d5a065b3857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2f330b14937f70b8f86d9d2a20fd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a2f330b14937f70b8f86d9d2a20fd8d">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga5a2f330b14937f70b8f86d9d2a20fd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e771cdc43f6fb115ff148fd67cf6143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e771cdc43f6fb115ff148fd67cf6143">TISCI_DEV_TIMER6_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga1e771cdc43f6fb115ff148fd67cf6143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad930bf3d192178e6a57549dcc46fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ad930bf3d192178e6a57549dcc46fda">TISCI_DEV_TIMER7_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3ad930bf3d192178e6a57549dcc46fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e9329588a021d6e35c1b97346feb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga56e9329588a021d6e35c1b97346feb73">TISCI_DEV_TIMER7_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga56e9329588a021d6e35c1b97346feb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171cc4a22ddc548b60318e196a84046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7171cc4a22ddc548b60318e196a84046">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7171cc4a22ddc548b60318e196a84046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395d7875c85f18d16f369de18187cf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga395d7875c85f18d16f369de18187cf4e">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga395d7875c85f18d16f369de18187cf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682d172e4decc4c4a5da31673cc2d173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga682d172e4decc4c4a5da31673cc2d173">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga682d172e4decc4c4a5da31673cc2d173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b7a2c34665d1e125460eb0df25e2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4b7a2c34665d1e125460eb0df25e2c5">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad4b7a2c34665d1e125460eb0df25e2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04457cb076c9fec3329d81a67f972441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga04457cb076c9fec3329d81a67f972441">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga04457cb076c9fec3329d81a67f972441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc60b9513fb366070212270a380e4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadcc60b9513fb366070212270a380e4c8">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadcc60b9513fb366070212270a380e4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66c66bb7a9b30a0af8ebfd8f138fa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab66c66bb7a9b30a0af8ebfd8f138fa40">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab66c66bb7a9b30a0af8ebfd8f138fa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb158bd0d075891d018f9c750df408e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaedb158bd0d075891d018f9c750df408e">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaedb158bd0d075891d018f9c750df408e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59adca775ba5c1b463f802baad55c00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59adca775ba5c1b463f802baad55c00f">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga59adca775ba5c1b463f802baad55c00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878bf924a23d74fee76d078ed8310792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga878bf924a23d74fee76d078ed8310792">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga878bf924a23d74fee76d078ed8310792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c533f0a9abfcff55884738476cbae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab1c533f0a9abfcff55884738476cbae5">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gab1c533f0a9abfcff55884738476cbae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f2507f6bfcea0de563cdca8fdca31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga33f2507f6bfcea0de563cdca8fdca31e">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga33f2507f6bfcea0de563cdca8fdca31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbf1fbbbaa5a2706014ec65e9b60f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8dbf1fbbbaa5a2706014ec65e9b60f74">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga8dbf1fbbbaa5a2706014ec65e9b60f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf189896410d422c632268048793e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabdf189896410d422c632268048793e7a">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gabdf189896410d422c632268048793e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ba1b31bb80085c68b14b67a1f6af0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga41ba1b31bb80085c68b14b67a1f6af0c">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga41ba1b31bb80085c68b14b67a1f6af0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09e336ccc06fe28b77476c4f9ab3127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa09e336ccc06fe28b77476c4f9ab3127">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaa09e336ccc06fe28b77476c4f9ab3127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5165cb832ecaccefedb98bc520b3feed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5165cb832ecaccefedb98bc520b3feed">TISCI_DEV_TIMER7_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga5165cb832ecaccefedb98bc520b3feed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767f3412eae5d6a0f91086a07a27dc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga767f3412eae5d6a0f91086a07a27dc9b">TISCI_DEV_TIMER8_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga767f3412eae5d6a0f91086a07a27dc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ba634cfc17eaf9e8efe01cc19c9b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30ba634cfc17eaf9e8efe01cc19c9b6e">TISCI_DEV_TIMER8_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga30ba634cfc17eaf9e8efe01cc19c9b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928b9af3ded21baa379bbeb63f1289c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga928b9af3ded21baa379bbeb63f1289c5">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga928b9af3ded21baa379bbeb63f1289c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e49f1b05312982b9b2bf18aa93b3a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6e49f1b05312982b9b2bf18aa93b3a2c">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6e49f1b05312982b9b2bf18aa93b3a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedd72a51337d0dc9565155351be948d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadedd72a51337d0dc9565155351be948d">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadedd72a51337d0dc9565155351be948d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67a291b09c933e522d8d6a0a699d367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab67a291b09c933e522d8d6a0a699d367">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab67a291b09c933e522d8d6a0a699d367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874be240a4687db8bf31910e353ae9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga874be240a4687db8bf31910e353ae9d7">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga874be240a4687db8bf31910e353ae9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885366a1184e685908507328691df1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga885366a1184e685908507328691df1fa">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga885366a1184e685908507328691df1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0180ee4fe355e2f9f18d0dd583c51b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0180ee4fe355e2f9f18d0dd583c51b6a">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0180ee4fe355e2f9f18d0dd583c51b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434f8de516bcde446bea105c2807dfad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga434f8de516bcde446bea105c2807dfad">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga434f8de516bcde446bea105c2807dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb6175457c142b11a9ff3418057963d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafdb6175457c142b11a9ff3418057963d">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafdb6175457c142b11a9ff3418057963d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8360578e8abdb8eae374d90c5a4afd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8360578e8abdb8eae374d90c5a4afd4f">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga8360578e8abdb8eae374d90c5a4afd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2537b8f6aba064d095370e74eeda36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c2537b8f6aba064d095370e74eeda36">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7c2537b8f6aba064d095370e74eeda36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74c85840d39a04b5a2ea71eaf810907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad74c85840d39a04b5a2ea71eaf810907">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad74c85840d39a04b5a2ea71eaf810907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca24d92cca16d84b02faa81122cf5573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaca24d92cca16d84b02faa81122cf5573">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaca24d92cca16d84b02faa81122cf5573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab728c7d2079ede8bb6a4ea52ac83e08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab728c7d2079ede8bb6a4ea52ac83e08f">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab728c7d2079ede8bb6a4ea52ac83e08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa65bf1bcd7eb12a34f7a86a65dbb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0fa65bf1bcd7eb12a34f7a86a65dbb20">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0fa65bf1bcd7eb12a34f7a86a65dbb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b07e0847eb76760b1d91086d3189e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga83b07e0847eb76760b1d91086d3189e4">TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga83b07e0847eb76760b1d91086d3189e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37715199ac2474a62afaa85d154faec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga37715199ac2474a62afaa85d154faec0">TISCI_DEV_TIMER8_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga37715199ac2474a62afaa85d154faec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0625d935bb60b2bda4aab3efdd15419f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0625d935bb60b2bda4aab3efdd15419f">TISCI_DEV_TIMER9_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0625d935bb60b2bda4aab3efdd15419f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace484e6ee726bc8b6378dc0a46e4cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaace484e6ee726bc8b6378dc0a46e4cce">TISCI_DEV_TIMER9_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaace484e6ee726bc8b6378dc0a46e4cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b3e256f236e26d2af1837f2dc7dd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30b3e256f236e26d2af1837f2dc7dd60">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga30b3e256f236e26d2af1837f2dc7dd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cec63576654bd8648f13a7fdfd73df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30cec63576654bd8648f13a7fdfd73df">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga30cec63576654bd8648f13a7fdfd73df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0518f2b9842e61df2f44aecf683ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaea0518f2b9842e61df2f44aecf683ff8">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaea0518f2b9842e61df2f44aecf683ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80c74570d2c49be2662729d55dbef31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab80c74570d2c49be2662729d55dbef31">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab80c74570d2c49be2662729d55dbef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985573b65cc8ed4556a52577daf38a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga985573b65cc8ed4556a52577daf38a4d">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga985573b65cc8ed4556a52577daf38a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63e74a18993dd728793475d32ce28e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac63e74a18993dd728793475d32ce28e7">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac63e74a18993dd728793475d32ce28e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c336c52dd0e5fa4926a97f94ae260a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5c336c52dd0e5fa4926a97f94ae260a8">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5c336c52dd0e5fa4926a97f94ae260a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140b09a3c19029dd800f9cc3a6e3e5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga140b09a3c19029dd800f9cc3a6e3e5e5">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga140b09a3c19029dd800f9cc3a6e3e5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e566fcabc6771f8c530ded89b9229e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga39e566fcabc6771f8c530ded89b9229e">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga39e566fcabc6771f8c530ded89b9229e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02947ec80f41ce85789c71ebf5f2b403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga02947ec80f41ce85789c71ebf5f2b403">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga02947ec80f41ce85789c71ebf5f2b403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfff0c50a52e0fa38d25ec287b57c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5bfff0c50a52e0fa38d25ec287b57c55">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga5bfff0c50a52e0fa38d25ec287b57c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389dea64a8f9e5314be5cc58d0f19f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga389dea64a8f9e5314be5cc58d0f19f8c">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga389dea64a8f9e5314be5cc58d0f19f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993bc26bdbeed76a8ec3bdfe0ea94dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf993bc26bdbeed76a8ec3bdfe0ea94dd">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaf993bc26bdbeed76a8ec3bdfe0ea94dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbe16730837ff2415539f890b0acc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5cbe16730837ff2415539f890b0acc90">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga5cbe16730837ff2415539f890b0acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d8eae3120de9381ce597da4b5edb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab8d8eae3120de9381ce597da4b5edb31">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab8d8eae3120de9381ce597da4b5edb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53149fa86adad7fd2bb4342631faecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga53149fa86adad7fd2bb4342631faecb2">TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga53149fa86adad7fd2bb4342631faecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2d46f8e68fc44a90d8443f63e28426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c2d46f8e68fc44a90d8443f63e28426">TISCI_DEV_TIMER9_TIMER_PWM</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga9c2d46f8e68fc44a90d8443f63e28426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c371ec1dfec572dad9f2cf4b53f12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga48c371ec1dfec572dad9f2cf4b53f12b">TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga48c371ec1dfec572dad9f2cf4b53f12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5b379ecba1780ad8428dfbd447dd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f5b379ecba1780ad8428dfbd447dd6c">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3f5b379ecba1780ad8428dfbd447dd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bca1f368994b059d6858d7d44a56dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga05bca1f368994b059d6858d7d44a56dd">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga05bca1f368994b059d6858d7d44a56dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7062f5f3626fefc5d16041e28c2ac2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7062f5f3626fefc5d16041e28c2ac2ea">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7062f5f3626fefc5d16041e28c2ac2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48acf012fc52e8bed349d691bccfb60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga48acf012fc52e8bed349d691bccfb60e">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga48acf012fc52e8bed349d691bccfb60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6752ac423d6c10d75e545c8810f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4e6752ac423d6c10d75e545c8810f669">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4e6752ac423d6c10d75e545c8810f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079c9e2bde83c07fa325db648bd08c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga079c9e2bde83c07fa325db648bd08c25">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga079c9e2bde83c07fa325db648bd08c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50d94421450330795b35d77e0fbcae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf50d94421450330795b35d77e0fbcae5">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf50d94421450330795b35d77e0fbcae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1006fafe28aac3c7fee8903c54e84c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1006fafe28aac3c7fee8903c54e84c8e">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1006fafe28aac3c7fee8903c54e84c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215f98b64eaa4983fde1b2f1423328eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga215f98b64eaa4983fde1b2f1423328eb">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga215f98b64eaa4983fde1b2f1423328eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6499989fcc8b70b341b97c8cfecbf021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6499989fcc8b70b341b97c8cfecbf021">TISCI_DEV_MCU_TIMER0_TIMER_PWM</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga6499989fcc8b70b341b97c8cfecbf021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95ad88a909a02b3fa869033a794214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2c95ad88a909a02b3fa869033a794214">TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2c95ad88a909a02b3fa869033a794214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972800a71cc85fa2dd978986fb5797a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga972800a71cc85fa2dd978986fb5797a4">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga972800a71cc85fa2dd978986fb5797a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6855e0b7eb91a61195ab8c95948f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e6855e0b7eb91a61195ab8c95948f79">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8e6855e0b7eb91a61195ab8c95948f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc6ae598b4068a5ff85976cca3380dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafbc6ae598b4068a5ff85976cca3380dd">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafbc6ae598b4068a5ff85976cca3380dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3ba9464cd3ee335628f3edd4f2fa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b3ba9464cd3ee335628f3edd4f2fa45">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4b3ba9464cd3ee335628f3edd4f2fa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e9e4d0a8a221dd4250bfc87d370c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga96e9e4d0a8a221dd4250bfc87d370c17">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga96e9e4d0a8a221dd4250bfc87d370c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d88e0e7ae056782a10d81ce768a60a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3d88e0e7ae056782a10d81ce768a60a0">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3d88e0e7ae056782a10d81ce768a60a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd91e2d5d4bbe8d39ee487230baf70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8fd91e2d5d4bbe8d39ee487230baf70a">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8fd91e2d5d4bbe8d39ee487230baf70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c4a6e8aa847f3bf9142daaccb7f0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30c4a6e8aa847f3bf9142daaccb7f0e9">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga30c4a6e8aa847f3bf9142daaccb7f0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab556fe07769caaf005257a1355fe8ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab556fe07769caaf005257a1355fe8ddd">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gab556fe07769caaf005257a1355fe8ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade969527b16b8459a2cbe829a24b95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade969527b16b8459a2cbe829a24b95e8">TISCI_DEV_MCU_TIMER1_TIMER_PWM</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gade969527b16b8459a2cbe829a24b95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094ded942fad1ea7e612f76d25bd3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga094ded942fad1ea7e612f76d25bd3852">TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga094ded942fad1ea7e612f76d25bd3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a76fc8ddec6031ad5b755037ff8442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga20a76fc8ddec6031ad5b755037ff8442">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga20a76fc8ddec6031ad5b755037ff8442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d4e2952c21be2862a96663275a3482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13d4e2952c21be2862a96663275a3482">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga13d4e2952c21be2862a96663275a3482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc2a246ab518346df98b3dbe613291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa3cc2a246ab518346df98b3dbe613291">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa3cc2a246ab518346df98b3dbe613291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3fb145590e8f3df9493116754a687d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a3fb145590e8f3df9493116754a687d">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5a3fb145590e8f3df9493116754a687d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367a9982bc364f9ac9fdcbab687b4c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga367a9982bc364f9ac9fdcbab687b4c4b">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga367a9982bc364f9ac9fdcbab687b4c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ce7a9558e1d1dabfe2e40ac58022ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae3ce7a9558e1d1dabfe2e40ac58022ca">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae3ce7a9558e1d1dabfe2e40ac58022ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded890f27f93c7c7174562728f8b665b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaded890f27f93c7c7174562728f8b665b">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaded890f27f93c7c7174562728f8b665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7384132b1915165501b976e8433f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaea7384132b1915165501b976e8433f2e">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaea7384132b1915165501b976e8433f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565286bd368e86c483177c85ec601338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga565286bd368e86c483177c85ec601338">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga565286bd368e86c483177c85ec601338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd092d580af839a967c2a632f44b11fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd092d580af839a967c2a632f44b11fa">TISCI_DEV_MCU_TIMER2_TIMER_PWM</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gabd092d580af839a967c2a632f44b11fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dd53571ad710eb06a93edb2d84d40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga76dd53571ad710eb06a93edb2d84d40b">TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga76dd53571ad710eb06a93edb2d84d40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36120c94c30a41b1981201c827f54367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga36120c94c30a41b1981201c827f54367">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga36120c94c30a41b1981201c827f54367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bfc2b27c222d71ce6de6ac1ba05d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga15bfc2b27c222d71ce6de6ac1ba05d15">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga15bfc2b27c222d71ce6de6ac1ba05d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8e29406216ba607e5050c38ed520eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc8e29406216ba607e5050c38ed520eb">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafc8e29406216ba607e5050c38ed520eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7852aad304386eacaffbc6abdb7d50d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7852aad304386eacaffbc6abdb7d50d6">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7852aad304386eacaffbc6abdb7d50d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8cf81f1e55ae146be06908130cae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7d8cf81f1e55ae146be06908130cae03">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7d8cf81f1e55ae146be06908130cae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1437e893ce41c6af47901519bd4110c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1437e893ce41c6af47901519bd4110c9">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1437e893ce41c6af47901519bd4110c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e80e9de24a8b5a9e230ccf348e4ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga60e80e9de24a8b5a9e230ccf348e4ded">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga60e80e9de24a8b5a9e230ccf348e4ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f426b8de0cd844d3e414238f89e2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2f426b8de0cd844d3e414238f89e2d0">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa2f426b8de0cd844d3e414238f89e2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b417ffcb0a4e1b326db4e84c0c67e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga80b417ffcb0a4e1b326db4e84c0c67e5">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga80b417ffcb0a4e1b326db4e84c0c67e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba844b1fb571aae9c0232040d65e7cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba844b1fb571aae9c0232040d65e7cdd">TISCI_DEV_MCU_TIMER3_TIMER_PWM</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaba844b1fb571aae9c0232040d65e7cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e963d48a7b44041627fdafce83028e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e963d48a7b44041627fdafce83028e3">TISCI_DEV_ECAP0_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e963d48a7b44041627fdafce83028e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777f104156ff2c9e34267ac8d62363a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad777f104156ff2c9e34267ac8d62363a">TISCI_DEV_ECAP1_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad777f104156ff2c9e34267ac8d62363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f155ff971fa60a2ee7b6ce85171897f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f155ff971fa60a2ee7b6ce85171897f">TISCI_DEV_ECAP2_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5f155ff971fa60a2ee7b6ce85171897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3021d13a781eb373fd13e695706ce553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3021d13a781eb373fd13e695706ce553">TISCI_DEV_ELM0_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3021d13a781eb373fd13e695706ce553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfff53283f837e3e5631ce66e97d4259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadfff53283f837e3e5631ce66e97d4259">TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadfff53283f837e3e5631ce66e97d4259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84b7fe69d27f22f6ed1bffdfda583ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa84b7fe69d27f22f6ed1bffdfda583ea">TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa84b7fe69d27f22f6ed1bffdfda583ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efa06d6e1ce924c43d6fa70a69f2128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2efa06d6e1ce924c43d6fa70a69f2128">TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2efa06d6e1ce924c43d6fa70a69f2128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd91c3345f4a065515dc01041be46f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd91c3345f4a065515dc01041be46f3c">TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabd91c3345f4a065515dc01041be46f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947159946ced917145ec53f2f2384448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga947159946ced917145ec53f2f2384448">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga947159946ced917145ec53f2f2384448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab368347875cd9c820b23861d220b1e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab368347875cd9c820b23861d220b1e71">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab368347875cd9c820b23861d220b1e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c23cc678e5465a5e918792edfcaeb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga15c23cc678e5465a5e918792edfcaeb6">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga15c23cc678e5465a5e918792edfcaeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389a08cb2bea7d76c181342833398106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga389a08cb2bea7d76c181342833398106">TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga389a08cb2bea7d76c181342833398106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33340032465078f69af54a08d7570b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga33340032465078f69af54a08d7570b91">TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga33340032465078f69af54a08d7570b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b98017ac1cfe7da0b3a3181860b94c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b98017ac1cfe7da0b3a3181860b94c7">TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7b98017ac1cfe7da0b3a3181860b94c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d873dc5ba6996ace68973f5b8ffeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga769d873dc5ba6996ace68973f5b8ffeb">TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga769d873dc5ba6996ace68973f5b8ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbaaa317d381f8bac631667edae9b4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacbaaa317d381f8bac631667edae9b4af">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gacbaaa317d381f8bac631667edae9b4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddb647dfcdc751021f1f9f1c0e29169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacddb647dfcdc751021f1f9f1c0e29169">TISCI_DEV_EQEP0_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacddb647dfcdc751021f1f9f1c0e29169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a194515e0adff9009e90db367f8697c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7a194515e0adff9009e90db367f8697c">TISCI_DEV_EQEP1_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7a194515e0adff9009e90db367f8697c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404420247ca93f9fe223b4e1ed3eb22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga404420247ca93f9fe223b4e1ed3eb22f">TISCI_DEV_EQEP2_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga404420247ca93f9fe223b4e1ed3eb22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1a534d2f359b8133f0955db872c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6c1a534d2f359b8133f0955db872c096">TISCI_DEV_ESM0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6c1a534d2f359b8133f0955db872c096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6aee84ad16842b09a3bdab2cb8ce57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabb6aee84ad16842b09a3bdab2cb8ce57">TISCI_DEV_MCU_ESM0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabb6aee84ad16842b09a3bdab2cb8ce57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d5a7997edf3efe9054a6ada5bba0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga92d5a7997edf3efe9054a6ada5bba0dd">TISCI_DEV_FSIRX0_FSI_RX_CK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga92d5a7997edf3efe9054a6ada5bba0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bae7a6c122175e8a5376482b4ddb40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4bae7a6c122175e8a5376482b4ddb40c">TISCI_DEV_FSIRX0_FSI_RX_LPBK_CK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4bae7a6c122175e8a5376482b4ddb40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4353e3d0d18c56c9e38a71bb61a40b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4353e3d0d18c56c9e38a71bb61a40b9">TISCI_DEV_FSIRX0_FSI_RX_VBUS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac4353e3d0d18c56c9e38a71bb61a40b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b09128f76c72ab72f97b09564695448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b09128f76c72ab72f97b09564695448">TISCI_DEV_FSIRX1_FSI_RX_CK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7b09128f76c72ab72f97b09564695448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e6a40e6a161f9bed7fb2598705d665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad1e6a40e6a161f9bed7fb2598705d665">TISCI_DEV_FSIRX1_FSI_RX_LPBK_CK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad1e6a40e6a161f9bed7fb2598705d665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa017f9e8232d58c138d4d32c6f4e99d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa017f9e8232d58c138d4d32c6f4e99d4">TISCI_DEV_FSIRX1_FSI_RX_VBUS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa017f9e8232d58c138d4d32c6f4e99d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6c6f1f7ed781a362e024f765e47331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gada6c6f1f7ed781a362e024f765e47331">TISCI_DEV_FSIRX2_FSI_RX_CK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gada6c6f1f7ed781a362e024f765e47331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93798a7c4e7b5830c928f3a909491d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga93798a7c4e7b5830c928f3a909491d81">TISCI_DEV_FSIRX2_FSI_RX_LPBK_CK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga93798a7c4e7b5830c928f3a909491d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d42528e3bd93225d4606c9982c54ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30d42528e3bd93225d4606c9982c54ea">TISCI_DEV_FSIRX2_FSI_RX_VBUS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga30d42528e3bd93225d4606c9982c54ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4529ffbf98a98e8538ef9e5a5f5c7e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4529ffbf98a98e8538ef9e5a5f5c7e66">TISCI_DEV_FSIRX3_FSI_RX_CK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4529ffbf98a98e8538ef9e5a5f5c7e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407db4bef6f1107709e2c4c43d13aace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga407db4bef6f1107709e2c4c43d13aace">TISCI_DEV_FSIRX3_FSI_RX_LPBK_CK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga407db4bef6f1107709e2c4c43d13aace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa246ead6eca800fc01d1291b8efb59cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa246ead6eca800fc01d1291b8efb59cb">TISCI_DEV_FSIRX3_FSI_RX_VBUS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa246ead6eca800fc01d1291b8efb59cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ccd5281ac1493c3b42c6146781ba57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga25ccd5281ac1493c3b42c6146781ba57">TISCI_DEV_FSIRX4_FSI_RX_CK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga25ccd5281ac1493c3b42c6146781ba57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320481d55c6d57be50de17626bffbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga320481d55c6d57be50de17626bffbe62">TISCI_DEV_FSIRX4_FSI_RX_LPBK_CK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga320481d55c6d57be50de17626bffbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019d82c5c60f248c662b4d7f66932530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga019d82c5c60f248c662b4d7f66932530">TISCI_DEV_FSIRX4_FSI_RX_VBUS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga019d82c5c60f248c662b4d7f66932530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87140045f767c43620f3108c6583d21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga87140045f767c43620f3108c6583d21b">TISCI_DEV_FSIRX5_FSI_RX_CK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87140045f767c43620f3108c6583d21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c88a5bcee1d7a035f5b49acb60ace40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c88a5bcee1d7a035f5b49acb60ace40">TISCI_DEV_FSIRX5_FSI_RX_LPBK_CK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9c88a5bcee1d7a035f5b49acb60ace40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b768361328e4db2f45b05c1c75816ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b768361328e4db2f45b05c1c75816ad">TISCI_DEV_FSIRX5_FSI_RX_VBUS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7b768361328e4db2f45b05c1c75816ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5121825da51100368ccfaa35978e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac5121825da51100368ccfaa35978e286">TISCI_DEV_FSITX0_FSI_TX_PLL_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac5121825da51100368ccfaa35978e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f029b73be41ce29b0e3ab387cb9b9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f029b73be41ce29b0e3ab387cb9b9b5">TISCI_DEV_FSITX0_FSI_TX_VBUS_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f029b73be41ce29b0e3ab387cb9b9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab746f545dbbdf18d81c95e9cde43d1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab746f545dbbdf18d81c95e9cde43d1fc">TISCI_DEV_FSITX0_FSI_TX_CK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab746f545dbbdf18d81c95e9cde43d1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f577bc915788b8b953a131d9bec811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf5f577bc915788b8b953a131d9bec811">TISCI_DEV_FSITX1_FSI_TX_PLL_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf5f577bc915788b8b953a131d9bec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e630ebd5ff9cf234b4779f439d9ebec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7e630ebd5ff9cf234b4779f439d9ebec">TISCI_DEV_FSITX1_FSI_TX_VBUS_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7e630ebd5ff9cf234b4779f439d9ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02431d619ffee59b4701e5d7e430448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf02431d619ffee59b4701e5d7e430448">TISCI_DEV_FSITX1_FSI_TX_CK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf02431d619ffee59b4701e5d7e430448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13f5a7f53ba68f57e95477f0bfbbe95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae13f5a7f53ba68f57e95477f0bfbbe95">TISCI_DEV_FSS0_FSAS_0_GCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae13f5a7f53ba68f57e95477f0bfbbe95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a153dffe04e0809800bd7372304374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9a153dffe04e0809800bd7372304374">TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab9a153dffe04e0809800bd7372304374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc6919fc163dcc0b4fda83500850943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaccc6919fc163dcc0b4fda83500850943">TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaccc6919fc163dcc0b4fda83500850943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be40b5e292d7be49e3869789d5f3e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0be40b5e292d7be49e3869789d5f3e34">TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0be40b5e292d7be49e3869789d5f3e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5013826e7da6a6e2f89f2752e699daad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5013826e7da6a6e2f89f2752e699daad">TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5013826e7da6a6e2f89f2752e699daad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3425f7d2f413f4646f00b9c7441d0271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3425f7d2f413f4646f00b9c7441d0271">TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3425f7d2f413f4646f00b9c7441d0271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2964f2cdac17e01745667731b43da83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2964f2cdac17e01745667731b43da83c">TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2964f2cdac17e01745667731b43da83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5540e03ab173a9e978889572222b23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab5540e03ab173a9e978889572222b23f">TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab5540e03ab173a9e978889572222b23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a756d11ff55e19018fca758edc35a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44a756d11ff55e19018fca758edc35a0">TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga44a756d11ff55e19018fca758edc35a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb8a9ec78fcdde7616677585d4209f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacdb8a9ec78fcdde7616677585d4209f4">TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacdb8a9ec78fcdde7616677585d4209f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3946d38768b915aa4d310dbe99d428a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3946d38768b915aa4d310dbe99d428a4">TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga3946d38768b915aa4d310dbe99d428a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74fc4c0692aab2a1a9a5ba78072681b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac74fc4c0692aab2a1a9a5ba78072681b">TISCI_DEV_GICSS0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac74fc4c0692aab2a1a9a5ba78072681b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91a72d443c5e2d25e5085f11e1be315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad91a72d443c5e2d25e5085f11e1be315">TISCI_DEV_GPIO0_MMR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad91a72d443c5e2d25e5085f11e1be315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ccd45a440b19d9b3a9d50d6a0412cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ccd45a440b19d9b3a9d50d6a0412cf2">TISCI_DEV_GPIO1_MMR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8ccd45a440b19d9b3a9d50d6a0412cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf1be9657e468118c1e06c1b999c08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeaf1be9657e468118c1e06c1b999c08c">TISCI_DEV_MCU_GPIO0_MMR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaeaf1be9657e468118c1e06c1b999c08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e314172177878f2167ba450d0feba84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e314172177878f2167ba450d0feba84">TISCI_DEV_GPMC0_FUNC_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e314172177878f2167ba450d0feba84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6a30f0f1f197c29f2d31419766e95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba6a30f0f1f197c29f2d31419766e95b">TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaba6a30f0f1f197c29f2d31419766e95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a8bdeaaa220497b93afad1007de50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga25a8bdeaaa220497b93afad1007de50e">TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga25a8bdeaaa220497b93afad1007de50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a01bb5da703fec502b134506d04bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga89a01bb5da703fec502b134506d04bf9">TISCI_DEV_GPMC0_PI_GPMC_RET_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga89a01bb5da703fec502b134506d04bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37825c8cb4c5160fc7dad09752aca0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga37825c8cb4c5160fc7dad09752aca0fc">TISCI_DEV_GPMC0_VBUSM_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga37825c8cb4c5160fc7dad09752aca0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad482b6e5722fbe1f35c65b4de825a01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad482b6e5722fbe1f35c65b4de825a01f">TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad482b6e5722fbe1f35c65b4de825a01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a267f40018093327b06949d60669b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13a267f40018093327b06949d60669b0">TISCI_DEV_GTC0_GTC_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga13a267f40018093327b06949d60669b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a598b440e721d52773bf68414cf9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae5a598b440e721d52773bf68414cf9ff">TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae5a598b440e721d52773bf68414cf9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf365c2301f2fbf48283b4ed9daf84865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf365c2301f2fbf48283b4ed9daf84865">TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf365c2301f2fbf48283b4ed9daf84865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13da738565e8e9461c499cdcba518b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa13da738565e8e9461c499cdcba518b8">TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa13da738565e8e9461c499cdcba518b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8129328867d433ad5df38dee946184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9d8129328867d433ad5df38dee946184">TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9d8129328867d433ad5df38dee946184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b0dec78e457e66bd9489d2d6296a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac5b0dec78e457e66bd9489d2d6296a7f">TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac5b0dec78e457e66bd9489d2d6296a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dda54c0222831089f7851d0dfd01917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3dda54c0222831089f7851d0dfd01917">TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3dda54c0222831089f7851d0dfd01917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ffeeb094a8040a8707230863dbb3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac2ffeeb094a8040a8707230863dbb3bc">TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac2ffeeb094a8040a8707230863dbb3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c4582fa4178bfb14ce6ebdb1054465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad3c4582fa4178bfb14ce6ebdb1054465">TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad3c4582fa4178bfb14ce6ebdb1054465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cdf0217c5bb0f49dd34a2c9f8b28c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae1cdf0217c5bb0f49dd34a2c9f8b28c1">TISCI_DEV_GTC0_VBUSP_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae1cdf0217c5bb0f49dd34a2c9f8b28c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ae38dc7470ded73bd5e2fa76d206f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab3ae38dc7470ded73bd5e2fa76d206f7">TISCI_DEV_PRU_ICSSG0_CORE_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab3ae38dc7470ded73bd5e2fa76d206f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc368f3c687d4bf69782dee507ce61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5cc368f3c687d4bf69782dee507ce61c">TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5cc368f3c687d4bf69782dee507ce61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6130f48615d610906bd9b828feb671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1f6130f48615d610906bd9b828feb671">TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1f6130f48615d610906bd9b828feb671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9210d8217bdf4295e8794baaaca7dca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9210d8217bdf4295e8794baaaca7dca6">TISCI_DEV_PRU_ICSSG0_IEP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9210d8217bdf4295e8794baaaca7dca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f61efe059ff756ee25995fc78e05b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f61efe059ff756ee25995fc78e05b29">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9f61efe059ff756ee25995fc78e05b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7458efecb11771d8a110fa08f7c460c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7458efecb11771d8a110fa08f7c460c6">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7458efecb11771d8a110fa08f7c460c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0228cda5abc07d2329a12f2b754083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7e0228cda5abc07d2329a12f2b754083">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7e0228cda5abc07d2329a12f2b754083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d080ee911df440cb5dc470de696b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad40d080ee911df440cb5dc470de696b9">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad40d080ee911df440cb5dc470de696b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2d9b88218c1180512b7587cea99e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8c2d9b88218c1180512b7587cea99e2e">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga8c2d9b88218c1180512b7587cea99e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ebf2d12e9183dd05241cb4f8708363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga08ebf2d12e9183dd05241cb4f8708363">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga08ebf2d12e9183dd05241cb4f8708363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d52a69ff39696f8f8c297589af795fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3d52a69ff39696f8f8c297589af795fa">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga3d52a69ff39696f8f8c297589af795fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83dca14937c159b2ca1d88b736acc976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga83dca14937c159b2ca1d88b736acc976">TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga83dca14937c159b2ca1d88b736acc976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2d9e785cd81d0554b0a66b0583412b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb2d9e785cd81d0554b0a66b0583412b">TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gacb2d9e785cd81d0554b0a66b0583412b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ed328bca64012d1c9fbbc3030b7a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga98ed328bca64012d1c9fbbc3030b7a51">TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga98ed328bca64012d1c9fbbc3030b7a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafddaf944d6c9c50ba8d7d16b470aadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaafddaf944d6c9c50ba8d7d16b470aadb">TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaafddaf944d6c9c50ba8d7d16b470aadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9761a03cdd22c70b554e4e521c6860a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9761a03cdd22c70b554e4e521c6860a0">TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga9761a03cdd22c70b554e4e521c6860a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0e4802425bbcf89868e3eb3ed6f8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2d0e4802425bbcf89868e3eb3ed6f8a9">TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga2d0e4802425bbcf89868e3eb3ed6f8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4eca75b422581425ad6b21d93ec738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf4eca75b422581425ad6b21d93ec738">TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gacf4eca75b422581425ad6b21d93ec738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f6b05678071d1ecd8cd798abdc6792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44f6b05678071d1ecd8cd798abdc6792">TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga44f6b05678071d1ecd8cd798abdc6792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f3871bb44d56596732286ce74f1501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9f3871bb44d56596732286ce74f1501">TISCI_DEV_PRU_ICSSG0_UCLK_CLK</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gab9f3871bb44d56596732286ce74f1501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa7071344659f3fc31e63b2246f1081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2fa7071344659f3fc31e63b2246f1081">TISCI_DEV_PRU_ICSSG0_VCLK_CLK</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga2fa7071344659f3fc31e63b2246f1081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a8cd685e5044a3fdaa7f77f37235fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga07a8cd685e5044a3fdaa7f77f37235fe">TISCI_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga07a8cd685e5044a3fdaa7f77f37235fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d3c845c0464374bf48e8b9a2fc855e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga94d3c845c0464374bf48e8b9a2fc855e">TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga94d3c845c0464374bf48e8b9a2fc855e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6366d8d9e63f21e7f47a83b2f2f07b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa6366d8d9e63f21e7f47a83b2f2f07b3">TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gaa6366d8d9e63f21e7f47a83b2f2f07b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc33f208c2334ea650fbf933b4acd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaacc33f208c2334ea650fbf933b4acd4d">TISCI_DEV_PRU_ICSSG1_CORE_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaacc33f208c2334ea650fbf933b4acd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278e5e4064787d15b8679b8b4ec9dfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga278e5e4064787d15b8679b8b4ec9dfbf">TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga278e5e4064787d15b8679b8b4ec9dfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf2dc7f31710fac4466aa02f904a6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabdf2dc7f31710fac4466aa02f904a6eb">TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabdf2dc7f31710fac4466aa02f904a6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554abbd886227b94a2081d13387d9d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga554abbd886227b94a2081d13387d9d81">TISCI_DEV_PRU_ICSSG1_IEP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga554abbd886227b94a2081d13387d9d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28012a9c1dd8a74a2704449abba1659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad28012a9c1dd8a74a2704449abba1659">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad28012a9c1dd8a74a2704449abba1659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf016e30ba6567ee2174af365c415f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5cf016e30ba6567ee2174af365c415f7">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5cf016e30ba6567ee2174af365c415f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7ab6f6e39d3e9e3349a6bdf4af763e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c7ab6f6e39d3e9e3349a6bdf4af763e">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9c7ab6f6e39d3e9e3349a6bdf4af763e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6c3f9325889dbb225be3ff580e2911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacd6c3f9325889dbb225be3ff580e2911">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gacd6c3f9325889dbb225be3ff580e2911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53408e4dc1e2a791619e93d3e1fef43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga53408e4dc1e2a791619e93d3e1fef43a">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga53408e4dc1e2a791619e93d3e1fef43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6efaa87b35e55644878e173a0bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1edc6efaa87b35e55644878e173a0bbb">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga1edc6efaa87b35e55644878e173a0bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3ef4d797f62c930361b1aa9ed4eff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaff3ef4d797f62c930361b1aa9ed4eff8">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaff3ef4d797f62c930361b1aa9ed4eff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6f0e3da3ffb029869c613074e78425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa6f0e3da3ffb029869c613074e78425">TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gafa6f0e3da3ffb029869c613074e78425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed9250532a228ab4c1cd5acfc7f520e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ed9250532a228ab4c1cd5acfc7f520e">TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3ed9250532a228ab4c1cd5acfc7f520e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e48ea6aaaca138fecdcc0bd8e5a256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga07e48ea6aaaca138fecdcc0bd8e5a256">TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga07e48ea6aaaca138fecdcc0bd8e5a256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6650ca4f8a8769d18e55574e049d8ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6650ca4f8a8769d18e55574e049d8ed2">TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga6650ca4f8a8769d18e55574e049d8ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9fa61e5641d1e1e533e5f70b921ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9fa61e5641d1e1e533e5f70b921ad73">TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gad9fa61e5641d1e1e533e5f70b921ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad828bfbd548d07a7600e57c792635eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad828bfbd548d07a7600e57c792635eb2">TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad828bfbd548d07a7600e57c792635eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c8a7cfe88b5f0541232897e57043ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga62c8a7cfe88b5f0541232897e57043ee">TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga62c8a7cfe88b5f0541232897e57043ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0accb2d3b9da3d5ef8961b711d6892f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0accb2d3b9da3d5ef8961b711d6892f0">TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga0accb2d3b9da3d5ef8961b711d6892f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf152c440a3de91b063d9cafa25f16edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf152c440a3de91b063d9cafa25f16edf">TISCI_DEV_PRU_ICSSG1_UCLK_CLK</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaf152c440a3de91b063d9cafa25f16edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f18c3813afe1e4a47ea33c8f68061c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf1f18c3813afe1e4a47ea33c8f68061c">TISCI_DEV_PRU_ICSSG1_VCLK_CLK</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaf1f18c3813afe1e4a47ea33c8f68061c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b53653341e3eeca853fe1699b2f61f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9b53653341e3eeca853fe1699b2f61f3">TISCI_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga9b53653341e3eeca853fe1699b2f61f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb1f2a6be16fb5aa39318c52e542171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaeb1f2a6be16fb5aa39318c52e542171">TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaaeb1f2a6be16fb5aa39318c52e542171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325e6bd103d08fe5f73a4c5ef5ca609f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga325e6bd103d08fe5f73a4c5ef5ca609f">TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga325e6bd103d08fe5f73a4c5ef5ca609f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7145906c8cd1a9ea9a3987a4715784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8f7145906c8cd1a9ea9a3987a4715784">TISCI_DEV_LED0_LED_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8f7145906c8cd1a9ea9a3987a4715784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba090888950830d7d670a3e62ebcdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4ba090888950830d7d670a3e62ebcdf4">TISCI_DEV_LED0_VBUSP_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4ba090888950830d7d670a3e62ebcdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4442c73e122f1b4d6bd0e3c0b39f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1b4442c73e122f1b4d6bd0e3c0b39f1d">TISCI_DEV_CPTS0_CPTS_RFT_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1b4442c73e122f1b4d6bd0e3c0b39f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f955ffa5b615239231d4b18adb2f197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f955ffa5b615239231d4b18adb2f197">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f955ffa5b615239231d4b18adb2f197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0a05296594192c62bdbb5997bc448b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e0a05296594192c62bdbb5997bc448b">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1e0a05296594192c62bdbb5997bc448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fec011c2390413e6decdac0a05141f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga50fec011c2390413e6decdac0a05141f">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga50fec011c2390413e6decdac0a05141f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1bb658c4121328fc4997775f06efc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6c1bb658c4121328fc4997775f06efc4">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6c1bb658c4121328fc4997775f06efc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f82fdf47633906e3f0a110e79a433ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f82fdf47633906e3f0a110e79a433ed">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9f82fdf47633906e3f0a110e79a433ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fc1a90a11869641a46ae89a6a78348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf3fc1a90a11869641a46ae89a6a78348">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf3fc1a90a11869641a46ae89a6a78348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b3d9b194fe60565c37ccce1d434b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac1b3d9b194fe60565c37ccce1d434b5e">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac1b3d9b194fe60565c37ccce1d434b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e059c72f476f2dfd3c9e728222b5b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2e059c72f476f2dfd3c9e728222b5b8e">TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2e059c72f476f2dfd3c9e728222b5b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3f94b229194fa5785f1ae56db5d912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2b3f94b229194fa5785f1ae56db5d912">TISCI_DEV_CPTS0_VBUSP_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2b3f94b229194fa5785f1ae56db5d912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933587ce0c7cf022828ae3ef4a4310c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf933587ce0c7cf022828ae3ef4a4310c">TISCI_DEV_CPTS0_CPTS_GENF1</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf933587ce0c7cf022828ae3ef4a4310c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4221d6feec8aee28590f5dcc3979c901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4221d6feec8aee28590f5dcc3979c901">TISCI_DEV_CPTS0_CPTS_GENF2</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4221d6feec8aee28590f5dcc3979c901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ec6b63fdffc52f63bb9e690dde362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga403ec6b63fdffc52f63bb9e690dde362">TISCI_DEV_CPTS0_CPTS_GENF3</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga403ec6b63fdffc52f63bb9e690dde362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c9de658b85f63dc4bee22bfc444108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga10c9de658b85f63dc4bee22bfc444108">TISCI_DEV_CPTS0_CPTS_GENF4</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga10c9de658b85f63dc4bee22bfc444108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758f6b92ed0e8536978577ad558bf3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga758f6b92ed0e8536978577ad558bf3ed">TISCI_DEV_DDPA0_DDPA_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga758f6b92ed0e8536978577ad558bf3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad123e689f2d1586805b4b00c70fd4805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad123e689f2d1586805b4b00c70fd4805">TISCI_DEV_EPWM0_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad123e689f2d1586805b4b00c70fd4805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6">TISCI_DEV_EPWM1_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea36e9c4937531eebde48c0c086d7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ea36e9c4937531eebde48c0c086d7ed">TISCI_DEV_EPWM2_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7ea36e9c4937531eebde48c0c086d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736e25ca74419118c608f949120e2659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga736e25ca74419118c608f949120e2659">TISCI_DEV_EPWM3_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga736e25ca74419118c608f949120e2659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ec8656f21c745886bb678969944f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf4ec8656f21c745886bb678969944f5e">TISCI_DEV_EPWM4_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf4ec8656f21c745886bb678969944f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639f86e75b29952d5f6c3001365b884b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga639f86e75b29952d5f6c3001365b884b">TISCI_DEV_EPWM5_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga639f86e75b29952d5f6c3001365b884b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036af99f527f7cd0b28930d7527ba30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga036af99f527f7cd0b28930d7527ba30f">TISCI_DEV_EPWM6_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga036af99f527f7cd0b28930d7527ba30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae728a0828b97e62cdfb2221c76301c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae728a0828b97e62cdfb2221c76301c89">TISCI_DEV_EPWM7_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae728a0828b97e62cdfb2221c76301c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd63707520762eee81248acd259b224f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd63707520762eee81248acd259b224f">TISCI_DEV_EPWM8_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabd63707520762eee81248acd259b224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679c87709014a3aec94d39bb4cb33a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga679c87709014a3aec94d39bb4cb33a4f">TISCI_DEV_PBIST0_CLK8_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga679c87709014a3aec94d39bb4cb33a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e51f3c3a8782ad234cb9ed824e15019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e51f3c3a8782ad234cb9ed824e15019">TISCI_DEV_PBIST1_CLK8_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5e51f3c3a8782ad234cb9ed824e15019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1069101d87d0d3ac9efb920c087e613e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1069101d87d0d3ac9efb920c087e613e">TISCI_DEV_PBIST2_CLK8_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1069101d87d0d3ac9efb920c087e613e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40da17690f6cd65bbccfcf3138e4fa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40da17690f6cd65bbccfcf3138e4fa4f">TISCI_DEV_PBIST3_CLK8_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga40da17690f6cd65bbccfcf3138e4fa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09211dd0ca237313fd817cb6a5222aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga09211dd0ca237313fd817cb6a5222aa6">TISCI_DEV_VTM0_FIX_REF2_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga09211dd0ca237313fd817cb6a5222aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2111e014973c1ecf2cf14f654e1afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa2111e014973c1ecf2cf14f654e1afb">TISCI_DEV_VTM0_FIX_REF_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafa2111e014973c1ecf2cf14f654e1afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fccbccbd42a65bcc4d9409fec517cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab2fccbccbd42a65bcc4d9409fec517cd">TISCI_DEV_VTM0_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab2fccbccbd42a65bcc4d9409fec517cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763e24239247fcd57efd698169df62bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga763e24239247fcd57efd698169df62bd">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga763e24239247fcd57efd698169df62bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbc87c3711f9b8f58ac1110a1b1e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga17bbc87c3711f9b8f58ac1110a1b1e74">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga17bbc87c3711f9b8f58ac1110a1b1e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d715e23893eb9df0e30ad507e322bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga36d715e23893eb9df0e30ad507e322bc">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga36d715e23893eb9df0e30ad507e322bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042cf0102194466959977c6a7ef00aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga042cf0102194466959977c6a7ef00aad">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga042cf0102194466959977c6a7ef00aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec66a402d45892054585423866e771c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ec66a402d45892054585423866e771c">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7ec66a402d45892054585423866e771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf43d36c5b9d12e1ce2b5a38ac901bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaf43d36c5b9d12e1ce2b5a38ac901bf2">TISCI_DEV_MCAN0_MCANSS_HCLK_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaaf43d36c5b9d12e1ce2b5a38ac901bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f7ff376277c3e9a96633dcc78aea33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga33f7ff376277c3e9a96633dcc78aea33">TISCI_DEV_MCAN1_MCANSS_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga33f7ff376277c3e9a96633dcc78aea33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46071072d7e97429f138f672b13fa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae46071072d7e97429f138f672b13fa6a">TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae46071072d7e97429f138f672b13fa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0ce4483d1f50a765d4973b7cc4ff7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2d0ce4483d1f50a765d4973b7cc4ff7b">TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d0ce4483d1f50a765d4973b7cc4ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536bcc1674185402d00b641a0e1da890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga536bcc1674185402d00b641a0e1da890">TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga536bcc1674185402d00b641a0e1da890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30686c02504d09add446671f0d7c8457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30686c02504d09add446671f0d7c8457">TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga30686c02504d09add446671f0d7c8457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62602f2351d570a71675a014db050569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga62602f2351d570a71675a014db050569">TISCI_DEV_MCAN1_MCANSS_HCLK_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga62602f2351d570a71675a014db050569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebafd72394824f5e41cfde6d96dfe92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebafd72394824f5e41cfde6d96dfe92d">TISCI_DEV_MCU_MCRC64_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaebafd72394824f5e41cfde6d96dfe92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcc7e642faa1a4157dde4d807ca7b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabbcc7e642faa1a4157dde4d807ca7b7e">TISCI_DEV_I2C0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabbcc7e642faa1a4157dde4d807ca7b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf832112029fdb4ade66a7c22d034ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7cf832112029fdb4ade66a7c22d034ec">TISCI_DEV_I2C0_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7cf832112029fdb4ade66a7c22d034ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8be93bfab3e54487b849e348caffe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b8be93bfab3e54487b849e348caffe5">TISCI_DEV_I2C0_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5b8be93bfab3e54487b849e348caffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbf9a68a6d4f59c08ede53cbe3eeb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6bbf9a68a6d4f59c08ede53cbe3eeb26">TISCI_DEV_I2C0_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6bbf9a68a6d4f59c08ede53cbe3eeb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975dd7f221ff09fb0a415b0d90eac4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga975dd7f221ff09fb0a415b0d90eac4ca">TISCI_DEV_I2C1_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga975dd7f221ff09fb0a415b0d90eac4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef77416ddd7bbb1333cfcc7d09be3e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaef77416ddd7bbb1333cfcc7d09be3e5c">TISCI_DEV_I2C1_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaef77416ddd7bbb1333cfcc7d09be3e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6">TISCI_DEV_I2C1_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac746b95cd665e66ca0976539deddeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeac746b95cd665e66ca0976539deddeb">TISCI_DEV_I2C1_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaeac746b95cd665e66ca0976539deddeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97d661bbe18ca70c52381cf06041065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad97d661bbe18ca70c52381cf06041065">TISCI_DEV_I2C2_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad97d661bbe18ca70c52381cf06041065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2382e8c9b01777e86df25d6580bc67d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2382e8c9b01777e86df25d6580bc67d2">TISCI_DEV_I2C2_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2382e8c9b01777e86df25d6580bc67d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddca892b3a796d58790955cde39ea7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0ddca892b3a796d58790955cde39ea7b">TISCI_DEV_I2C2_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0ddca892b3a796d58790955cde39ea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a6d1be738e5edcfc827d969a391750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa9a6d1be738e5edcfc827d969a391750">TISCI_DEV_I2C2_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa9a6d1be738e5edcfc827d969a391750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bab10898b4dcafc6014e67f8108ffd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5bab10898b4dcafc6014e67f8108ffd1">TISCI_DEV_I2C3_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5bab10898b4dcafc6014e67f8108ffd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291ec905c296ac530b97320d1f226a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga291ec905c296ac530b97320d1f226a63">TISCI_DEV_I2C3_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga291ec905c296ac530b97320d1f226a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5308e4d5edbcdb2553238b2376ad17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacc5308e4d5edbcdb2553238b2376ad17">TISCI_DEV_I2C3_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacc5308e4d5edbcdb2553238b2376ad17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf8f0691a2a9fa09a17a43a592ddca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9fbf8f0691a2a9fa09a17a43a592ddca">TISCI_DEV_I2C3_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9fbf8f0691a2a9fa09a17a43a592ddca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff73f6c28ec14145193470966306adf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaff73f6c28ec14145193470966306adf0">TISCI_DEV_MCU_I2C0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaff73f6c28ec14145193470966306adf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99b0b3609d35d41d74cb34dbc312354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae99b0b3609d35d41d74cb34dbc312354">TISCI_DEV_MCU_I2C0_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae99b0b3609d35d41d74cb34dbc312354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcb28756e136e7a27612986c64b06e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7fcb28756e136e7a27612986c64b06e8">TISCI_DEV_MCU_I2C0_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7fcb28756e136e7a27612986c64b06e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725cd6b3cc6f95411e3fcc4b2e28b85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga725cd6b3cc6f95411e3fcc4b2e28b85e">TISCI_DEV_MCU_I2C0_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga725cd6b3cc6f95411e3fcc4b2e28b85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c8ea8196ed985798b584977c793ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4c8ea8196ed985798b584977c793ade">TISCI_DEV_MCU_I2C1_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac4c8ea8196ed985798b584977c793ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219da6dbec45a12b5258f5988c92c015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga219da6dbec45a12b5258f5988c92c015">TISCI_DEV_MCU_I2C1_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga219da6dbec45a12b5258f5988c92c015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63b828d710f23dd888d0d294ab07e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac63b828d710f23dd888d0d294ab07e15">TISCI_DEV_MCU_I2C1_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac63b828d710f23dd888d0d294ab07e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecb81f47acd840245f520003b1d40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ecb81f47acd840245f520003b1d40d0">TISCI_DEV_MCU_I2C1_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7ecb81f47acd840245f520003b1d40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe696f5fc342f43eba59b8f24aec6a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafe696f5fc342f43eba59b8f24aec6a15">TISCI_DEV_MSRAM_256K0_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafe696f5fc342f43eba59b8f24aec6a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9401c32fff52fafe5c5cc1d1c7d0e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9401c32fff52fafe5c5cc1d1c7d0e31">TISCI_DEV_MSRAM_256K0_VCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad9401c32fff52fafe5c5cc1d1c7d0e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0623a67a5ae693b8af1ff90d6cd41c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0623a67a5ae693b8af1ff90d6cd41c72">TISCI_DEV_MSRAM_256K1_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0623a67a5ae693b8af1ff90d6cd41c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320ab68e0d29efdd4e82f5179ac07b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga320ab68e0d29efdd4e82f5179ac07b2b">TISCI_DEV_MSRAM_256K1_VCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga320ab68e0d29efdd4e82f5179ac07b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f05b6b06e75fbeb24a4b144fa6cec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40f05b6b06e75fbeb24a4b144fa6cec3">TISCI_DEV_MSRAM_256K2_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga40f05b6b06e75fbeb24a4b144fa6cec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c80eb1a71fc46300aca413ecb0779ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c80eb1a71fc46300aca413ecb0779ce">TISCI_DEV_MSRAM_256K2_VCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9c80eb1a71fc46300aca413ecb0779ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e070cafb9889d5e8cfc58e5041ee801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e070cafb9889d5e8cfc58e5041ee801">TISCI_DEV_MSRAM_256K3_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3e070cafb9889d5e8cfc58e5041ee801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39eeaf4993654a9b2837849801e0617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab39eeaf4993654a9b2837849801e0617">TISCI_DEV_MSRAM_256K3_VCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab39eeaf4993654a9b2837849801e0617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cb83b04f7557c7d0255294a664c98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga82cb83b04f7557c7d0255294a664c98d">TISCI_DEV_MSRAM_256K4_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga82cb83b04f7557c7d0255294a664c98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ad3931134cbebde84bba6e051cabb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae8ad3931134cbebde84bba6e051cabb0">TISCI_DEV_MSRAM_256K4_VCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae8ad3931134cbebde84bba6e051cabb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbd8c78bec24c15818b970b07591a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2cbd8c78bec24c15818b970b07591a43">TISCI_DEV_MSRAM_256K5_CCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2cbd8c78bec24c15818b970b07591a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4e3d424f1ee17d9b84fd7a95806f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe4e3d424f1ee17d9b84fd7a95806f7d">TISCI_DEV_MSRAM_256K5_VCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe4e3d424f1ee17d9b84fd7a95806f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44a79697a4ca1f3a17d9fcb25278b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf44a79697a4ca1f3a17d9fcb25278b10">TISCI_DEV_PCIE0_PCIE_CBA_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf44a79697a4ca1f3a17d9fcb25278b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae2d8d1f48446b61936a675999e55d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ae2d8d1f48446b61936a675999e55d2">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3ae2d8d1f48446b61936a675999e55d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1952b5110cda8ea043d822695e1d00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa1952b5110cda8ea043d822695e1d00a">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa1952b5110cda8ea043d822695e1d00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff52a2e18b512f51b17740a38dd9e146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaff52a2e18b512f51b17740a38dd9e146">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaff52a2e18b512f51b17740a38dd9e146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93869864e9e8e084f38fcce7e8713df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga93869864e9e8e084f38fcce7e8713df1">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga93869864e9e8e084f38fcce7e8713df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44ea21744ca8ef970f41e1490bc41a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf44ea21744ca8ef970f41e1490bc41a0">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf44ea21744ca8ef970f41e1490bc41a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac653192aba08bae40c5dbecd65957e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac653192aba08bae40c5dbecd65957e1a">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac653192aba08bae40c5dbecd65957e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e5f9e412d21f5b926470ff5e0ed34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga425e5f9e412d21f5b926470ff5e0ed34">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga425e5f9e412d21f5b926470ff5e0ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abed0318d9bb2546b9f1fc32f5eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga57abed0318d9bb2546b9f1fc32f5eb26">TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga57abed0318d9bb2546b9f1fc32f5eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24f04237e8375e345626d60fac33ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad24f04237e8375e345626d60fac33ba1">TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gad24f04237e8375e345626d60fac33ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1605c8372b7425744b41ee27f9c7bb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1605c8372b7425744b41ee27f9c7bb47">TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga1605c8372b7425744b41ee27f9c7bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f157ef38c6f6c6e05e89a6ea8dc4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga23f157ef38c6f6c6e05e89a6ea8dc4a4">TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga23f157ef38c6f6c6e05e89a6ea8dc4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e915526f482e3a6ba34ad454c699faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e915526f482e3a6ba34ad454c699faf">TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga3e915526f482e3a6ba34ad454c699faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c32c4a4e24745a2fedb6fb05777bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4c32c4a4e24745a2fedb6fb05777bf29">TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga4c32c4a4e24745a2fedb6fb05777bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd158d9ae17d5482520bea883c302077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd158d9ae17d5482520bea883c302077">TISCI_DEV_PCIE0_PCIE_PM_CLK</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gadd158d9ae17d5482520bea883c302077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f67aeff94211ff1be7c2f328eb00dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8f67aeff94211ff1be7c2f328eb00dd2">TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8f67aeff94211ff1be7c2f328eb00dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d21a5b652f4c7faa2b5b5a5ca2e239a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0d21a5b652f4c7faa2b5b5a5ca2e239a">TISCI_DEV_POSTDIV1_16FFT1_FREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0d21a5b652f4c7faa2b5b5a5ca2e239a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03547a3411903117e34615bfcd2f03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad03547a3411903117e34615bfcd2f03b">TISCI_DEV_POSTDIV1_16FFT1_POSTDIV_CLKIN_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad03547a3411903117e34615bfcd2f03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccf05c2bfa89a90bfd3513e4e8e246b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1ccf05c2bfa89a90bfd3513e4e8e246b">TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT5_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1ccf05c2bfa89a90bfd3513e4e8e246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa258663a89e9cb823e10a36f0e97348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaa258663a89e9cb823e10a36f0e97348">TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaaa258663a89e9cb823e10a36f0e97348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185041027b0dc8688491aee8442a76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2185041027b0dc8688491aee8442a76b">TISCI_DEV_POSTDIV4_16FF0_FREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2185041027b0dc8688491aee8442a76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeaf829a4e9ac1e153c4b9fe3773ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabeaf829a4e9ac1e153c4b9fe3773ca76">TISCI_DEV_POSTDIV4_16FF0_POSTDIV_CLKIN_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabeaf829a4e9ac1e153c4b9fe3773ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010367081258c8abae30c218b7f7c877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga010367081258c8abae30c218b7f7c877">TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT5_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga010367081258c8abae30c218b7f7c877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e58cd1869d1fbbd0c5e37c9c2682759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e58cd1869d1fbbd0c5e37c9c2682759">TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1e58cd1869d1fbbd0c5e37c9c2682759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9361616a19f8c6d3e4b0d9e45a4cd53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf9361616a19f8c6d3e4b0d9e45a4cd53">TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf9361616a19f8c6d3e4b0d9e45a4cd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac172f6e129294a359087a323ca008651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac172f6e129294a359087a323ca008651">TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT8_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac172f6e129294a359087a323ca008651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cf9a6c6c149f3ce7801d7a08c1306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa6cf9a6c6c149f3ce7801d7a08c1306a">TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT9_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa6cf9a6c6c149f3ce7801d7a08c1306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7461999e3c58ccf07a9fb8caef0ff63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac7461999e3c58ccf07a9fb8caef0ff63">TISCI_DEV_POSTDIV4_16FF2_FREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac7461999e3c58ccf07a9fb8caef0ff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65419c2af7dd56bb1ca0cc1f55eaef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65419c2af7dd56bb1ca0cc1f55eaef0c">TISCI_DEV_POSTDIV4_16FF2_POSTDIV_CLKIN_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga65419c2af7dd56bb1ca0cc1f55eaef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6931c1be7f46ad7ea118c44e543f712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad6931c1be7f46ad7ea118c44e543f712">TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad6931c1be7f46ad7ea118c44e543f712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2917a5bd6252e1256c012d67636ccd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2917a5bd6252e1256c012d67636ccd5a">TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga2917a5bd6252e1256c012d67636ccd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d71087a895f948fe1c851c2616b1497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0d71087a895f948fe1c851c2616b1497">TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT7_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0d71087a895f948fe1c851c2616b1497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bfcefd731022ccda74a459124e37c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0bfcefd731022ccda74a459124e37c6f">TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0bfcefd731022ccda74a459124e37c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53897d357353398fdc535b41930d511a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga53897d357353398fdc535b41930d511a">TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT9_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga53897d357353398fdc535b41930d511a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc5a82e5c4ebe6bf1411d920c87e62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadbc5a82e5c4ebe6bf1411d920c87e62d">TISCI_DEV_PSRAMECC0_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadbc5a82e5c4ebe6bf1411d920c87e62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6dd612068e02325abc8d1a98d701bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a6dd612068e02325abc8d1a98d701bc">TISCI_DEV_R5FSS0_CORE0_CPU_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5a6dd612068e02325abc8d1a98d701bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9817ad97e4f661cec532153407f566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaec9817ad97e4f661cec532153407f566">TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaec9817ad97e4f661cec532153407f566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39258cc2d5939e53016e9651b76ef95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga39258cc2d5939e53016e9651b76ef95f">TISCI_DEV_R5FSS0_CORE1_CPU_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga39258cc2d5939e53016e9651b76ef95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8ab0b9bb4b2b96e185075b21f5a23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6d8ab0b9bb4b2b96e185075b21f5a23f">TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6d8ab0b9bb4b2b96e185075b21f5a23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626d80e522e69b1723862671ace63ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga626d80e522e69b1723862671ace63ad1">TISCI_DEV_R5FSS1_CORE0_CPU_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga626d80e522e69b1723862671ace63ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97be7495d89976290894eb494e4ef6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga97be7495d89976290894eb494e4ef6ea">TISCI_DEV_R5FSS1_CORE0_INTERFACE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga97be7495d89976290894eb494e4ef6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f91792e189dc8cefe18ff6e8fec3aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f91792e189dc8cefe18ff6e8fec3aef">TISCI_DEV_R5FSS1_CORE1_CPU_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3f91792e189dc8cefe18ff6e8fec3aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f3e09a121f93cd786ecc7d80490663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga25f3e09a121f93cd786ecc7d80490663">TISCI_DEV_R5FSS1_CORE1_INTERFACE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga25f3e09a121f93cd786ecc7d80490663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b7d793e8283584f639b9ebe683802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf73b7d793e8283584f639b9ebe683802">TISCI_DEV_RTI0_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf73b7d793e8283584f639b9ebe683802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21060aa8b1b205ce48d8b483e13cbaab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21060aa8b1b205ce48d8b483e13cbaab">TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga21060aa8b1b205ce48d8b483e13cbaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64e42f95ecbbd1359bf869853eb071e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae64e42f95ecbbd1359bf869853eb071e">TISCI_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae64e42f95ecbbd1359bf869853eb071e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e925a52ba20338b34135d8e1b1653e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga34e925a52ba20338b34135d8e1b1653e">TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga34e925a52ba20338b34135d8e1b1653e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8642c6c8e73d238417e8643bb60826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b8642c6c8e73d238417e8643bb60826">TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8b8642c6c8e73d238417e8643bb60826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b1e68f04953f99a092da97e113800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e8b1e68f04953f99a092da97e113800">TISCI_DEV_RTI0_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3e8b1e68f04953f99a092da97e113800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b5889e37c31126dc3ada9108520744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga98b5889e37c31126dc3ada9108520744">TISCI_DEV_RTI1_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga98b5889e37c31126dc3ada9108520744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cf5f2781d3fbf9e7dd8aee51998c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa6cf5f2781d3fbf9e7dd8aee51998c45">TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa6cf5f2781d3fbf9e7dd8aee51998c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edaf62e70f5dc7edb6300c4edec86a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0edaf62e70f5dc7edb6300c4edec86a1">TISCI_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0edaf62e70f5dc7edb6300c4edec86a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e1a8bc74658bce1c3d1184fdc7550d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf6e1a8bc74658bce1c3d1184fdc7550d">TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf6e1a8bc74658bce1c3d1184fdc7550d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669403f1980c8fb86e5a4e33ce2baadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga669403f1980c8fb86e5a4e33ce2baadb">TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga669403f1980c8fb86e5a4e33ce2baadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae872557c78e8eec88e59794a039eead5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae872557c78e8eec88e59794a039eead5">TISCI_DEV_RTI1_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae872557c78e8eec88e59794a039eead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bd86c1d1b059515b85e08154ab601c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab8bd86c1d1b059515b85e08154ab601c">TISCI_DEV_RTI8_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab8bd86c1d1b059515b85e08154ab601c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ed56ea5363c5fbf40f703046f030f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59ed56ea5363c5fbf40f703046f030f5">TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga59ed56ea5363c5fbf40f703046f030f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2247953e69a6ed440e598ff7ba5ed4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2247953e69a6ed440e598ff7ba5ed4f1">TISCI_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2247953e69a6ed440e598ff7ba5ed4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ec31ccf12d26ccf15ecc8b8b233125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga34ec31ccf12d26ccf15ecc8b8b233125">TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga34ec31ccf12d26ccf15ecc8b8b233125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bd9ff4b28051b3308530fe75dda256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga93bd9ff4b28051b3308530fe75dda256">TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga93bd9ff4b28051b3308530fe75dda256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78329009bc9dacd1774c51193201351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac78329009bc9dacd1774c51193201351">TISCI_DEV_RTI8_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac78329009bc9dacd1774c51193201351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5361be7d78bafe8b63c365ee8af0a056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5361be7d78bafe8b63c365ee8af0a056">TISCI_DEV_RTI9_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5361be7d78bafe8b63c365ee8af0a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0e3f67a725631c1d68f03cd38f7da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaff0e3f67a725631c1d68f03cd38f7da6">TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaff0e3f67a725631c1d68f03cd38f7da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746a746b3ef7542de486cbb06d3d3ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga746a746b3ef7542de486cbb06d3d3ee3">TISCI_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga746a746b3ef7542de486cbb06d3d3ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e407a80d549928e2060170d56f0a1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6e407a80d549928e2060170d56f0a1a8">TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6e407a80d549928e2060170d56f0a1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99eecdd4a30763494c984f457e760faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga99eecdd4a30763494c984f457e760faf">TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga99eecdd4a30763494c984f457e760faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0f49a8d0fff0601e6fa1356f110ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaec0f49a8d0fff0601e6fa1356f110ae7">TISCI_DEV_RTI9_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaec0f49a8d0fff0601e6fa1356f110ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ef9cfb43ad19f8b31f0038dc4f6e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga78ef9cfb43ad19f8b31f0038dc4f6e35">TISCI_DEV_RTI10_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga78ef9cfb43ad19f8b31f0038dc4f6e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b44c8c088ec103b4c66dded60a09bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga10b44c8c088ec103b4c66dded60a09bd">TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga10b44c8c088ec103b4c66dded60a09bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de7e486939beb3ef76f179a5458a0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5de7e486939beb3ef76f179a5458a0c4">TISCI_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5de7e486939beb3ef76f179a5458a0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809790b3cac784e9ba0175bab809cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad809790b3cac784e9ba0175bab809cac">TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad809790b3cac784e9ba0175bab809cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527ef67fbc59be209d59525010799151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga527ef67fbc59be209d59525010799151">TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga527ef67fbc59be209d59525010799151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecc530f8fdf95413690706b342348ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9ecc530f8fdf95413690706b342348ff">TISCI_DEV_RTI10_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9ecc530f8fdf95413690706b342348ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2">TISCI_DEV_RTI11_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d7ff6dbc8590043f37717449ec4cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9d7ff6dbc8590043f37717449ec4cb0">TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad9d7ff6dbc8590043f37717449ec4cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb57e33cb66b5ea0448f4123981380c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9bb57e33cb66b5ea0448f4123981380c">TISCI_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9bb57e33cb66b5ea0448f4123981380c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d911943d258cd78194de1998d17d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad3d911943d258cd78194de1998d17d5c">TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad3d911943d258cd78194de1998d17d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd80d31df057a6d7853fa3904e3e4b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafd80d31df057a6d7853fa3904e3e4b66">TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafd80d31df057a6d7853fa3904e3e4b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78afce4cb6f87c708873bf27958e3877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga78afce4cb6f87c708873bf27958e3877">TISCI_DEV_RTI11_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga78afce4cb6f87c708873bf27958e3877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff9a3d1babf9b017bf82cdf739ea73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59ff9a3d1babf9b017bf82cdf739ea73">TISCI_DEV_MCU_RTI0_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga59ff9a3d1babf9b017bf82cdf739ea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0cd111f4f3c573fb623d40a978340e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f0cd111f4f3c573fb623d40a978340e">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9f0cd111f4f3c573fb623d40a978340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe253a36992047da25fa5e7c7b7d99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabfe253a36992047da25fa5e7c7b7d99b">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabfe253a36992047da25fa5e7c7b7d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c45d47c6b83bac4febc9c2cdf6871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65c45d47c6b83bac4febc9c2cdf6871e">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga65c45d47c6b83bac4febc9c2cdf6871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7d6cb2a87d9cee666b2e5fba7f44a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaa7d6cb2a87d9cee666b2e5fba7f44a1">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaaa7d6cb2a87d9cee666b2e5fba7f44a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5376b8dc611c11bd9ab248a685bb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8f5376b8dc611c11bd9ab248a685bb9d">TISCI_DEV_MCU_RTI0_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8f5376b8dc611c11bd9ab248a685bb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766d1f2f3bedcb862470379e529fca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf766d1f2f3bedcb862470379e529fca2">TISCI_DEV_SA2_UL0_PKA_IN_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf766d1f2f3bedcb862470379e529fca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e4cfd7af8108de6d6bd361b934b708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf0e4cfd7af8108de6d6bd361b934b708">TISCI_DEV_SA2_UL0_X1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf0e4cfd7af8108de6d6bd361b934b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdbe3a8ce1691985be721872df776ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1bdbe3a8ce1691985be721872df776ad">TISCI_DEV_SA2_UL0_X2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1bdbe3a8ce1691985be721872df776ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad092089abc8f263de98b629934eb91a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad092089abc8f263de98b629934eb91a3">TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad092089abc8f263de98b629934eb91a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999987aec04294e1b6b8f2af89730602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga999987aec04294e1b6b8f2af89730602">TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga999987aec04294e1b6b8f2af89730602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabada43ab91f6a55b79e5ea3c1e5a4033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabada43ab91f6a55b79e5ea3c1e5a4033">TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabada43ab91f6a55b79e5ea3c1e5a4033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9290b3c163da25c21a57e4351146f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe9290b3c163da25c21a57e4351146f5">TISCI_DEV_A53SS0_PLL_CTRL_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe9290b3c163da25c21a57e4351146f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf493d3abe68e9fe240d4a8d5d6d9095f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf493d3abe68e9fe240d4a8d5d6d9095f">TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf493d3abe68e9fe240d4a8d5d6d9095f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e52d33698e5d14831dc4faafb49610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa3e52d33698e5d14831dc4faafb49610">TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa3e52d33698e5d14831dc4faafb49610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5637438709cc9ea5641e2caee971b0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5637438709cc9ea5641e2caee971b0c8">TISCI_DEV_DDR16SS0_PLL_CTRL_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5637438709cc9ea5641e2caee971b0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6295d45f982f5364a68364b6e5f553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1b6295d45f982f5364a68364b6e5f553">TISCI_DEV_PSC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1b6295d45f982f5364a68364b6e5f553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868207986f6ada78671570f21352145c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga868207986f6ada78671570f21352145c">TISCI_DEV_PSC0_SLOW_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga868207986f6ada78671570f21352145c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21315ba7d5472efdff6789e9c8402dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21315ba7d5472efdff6789e9c8402dd6">TISCI_DEV_MCU_PSC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga21315ba7d5472efdff6789e9c8402dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688fadfd595eab483b8cbd7e41311cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga688fadfd595eab483b8cbd7e41311cef">TISCI_DEV_MCU_PSC0_SLOW_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga688fadfd595eab483b8cbd7e41311cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bc478eee1d2e4c708e4420908b1413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13bc478eee1d2e4c708e4420908b1413">TISCI_DEV_MCSPI0_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga13bc478eee1d2e4c708e4420908b1413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac2540fe4c1a3ef52ca8ab8d04532d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadac2540fe4c1a3ef52ca8ab8d04532d4">TISCI_DEV_MCSPI0_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadac2540fe4c1a3ef52ca8ab8d04532d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf524edc2f1425d63047be0865f845d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabf524edc2f1425d63047be0865f845d5">TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabf524edc2f1425d63047be0865f845d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa2949c8367bed6abdc3d36b1e1325d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacfa2949c8367bed6abdc3d36b1e1325d">TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacfa2949c8367bed6abdc3d36b1e1325d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fb48a66f05d849e7b99300fb60e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga58fb48a66f05d849e7b99300fb60e659">TISCI_DEV_MCSPI0_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga58fb48a66f05d849e7b99300fb60e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4284c4921bd458313d8bc3c3968e7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4284c4921bd458313d8bc3c3968e7be">TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad4284c4921bd458313d8bc3c3968e7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e0b64b14d0dda83042ed13dcd3706a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad6e0b64b14d0dda83042ed13dcd3706a">TISCI_DEV_MCSPI1_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6e0b64b14d0dda83042ed13dcd3706a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3069526f442f576553aed1d6afe56453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3069526f442f576553aed1d6afe56453">TISCI_DEV_MCSPI1_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3069526f442f576553aed1d6afe56453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f350e6454a126b252e76f6080122ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae3f350e6454a126b252e76f6080122ff">TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae3f350e6454a126b252e76f6080122ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177c770d211dd9a5b562142ea74b2e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga177c770d211dd9a5b562142ea74b2e74">TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga177c770d211dd9a5b562142ea74b2e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac986a92c4f421c337de3a5581ad339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafac986a92c4f421c337de3a5581ad339">TISCI_DEV_MCSPI1_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafac986a92c4f421c337de3a5581ad339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa407ec170c7e82b37bb9e46b25da0db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa407ec170c7e82b37bb9e46b25da0db9">TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa407ec170c7e82b37bb9e46b25da0db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6b1b47efd612873029358d5df0d483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f6b1b47efd612873029358d5df0d483">TISCI_DEV_MCSPI2_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0f6b1b47efd612873029358d5df0d483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb34b83b13788ec07360b55a3cb5e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaedb34b83b13788ec07360b55a3cb5e0c">TISCI_DEV_MCSPI2_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaedb34b83b13788ec07360b55a3cb5e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6650a11579b3b2d36cfec4cbe498865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac6650a11579b3b2d36cfec4cbe498865">TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac6650a11579b3b2d36cfec4cbe498865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae7242deffe9a365cba1052d98ca117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6ae7242deffe9a365cba1052d98ca117">TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6ae7242deffe9a365cba1052d98ca117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb14bf5e6f7a5d022048eb3cf1cafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga27eb14bf5e6f7a5d022048eb3cf1cafc">TISCI_DEV_MCSPI2_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga27eb14bf5e6f7a5d022048eb3cf1cafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559e57729c80538fa687b7c0775da0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga559e57729c80538fa687b7c0775da0b8">TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga559e57729c80538fa687b7c0775da0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629337f443bbc31bcd74344d5ca5f7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga629337f443bbc31bcd74344d5ca5f7fb">TISCI_DEV_MCSPI3_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga629337f443bbc31bcd74344d5ca5f7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6475b4a0812c75061ff6e0c8f0407eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6475b4a0812c75061ff6e0c8f0407eb9">TISCI_DEV_MCSPI3_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6475b4a0812c75061ff6e0c8f0407eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780b8695a5d063b8ace431ac593288e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga780b8695a5d063b8ace431ac593288e0">TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga780b8695a5d063b8ace431ac593288e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241b4f1b169a511b45ec5613308ca2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga241b4f1b169a511b45ec5613308ca2f4">TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga241b4f1b169a511b45ec5613308ca2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bb6b2523656542ba790034fa875b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga22bb6b2523656542ba790034fa875b16">TISCI_DEV_MCSPI3_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga22bb6b2523656542ba790034fa875b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c058e3a98ac1e7ac4c796bd8caf12e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0c058e3a98ac1e7ac4c796bd8caf12e7">TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0c058e3a98ac1e7ac4c796bd8caf12e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21b9f064a6449330158a8bbfd6bf221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa21b9f064a6449330158a8bbfd6bf221">TISCI_DEV_MCSPI4_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa21b9f064a6449330158a8bbfd6bf221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09c0bc42c9a369f96784db14fc16ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab09c0bc42c9a369f96784db14fc16ada">TISCI_DEV_MCSPI4_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab09c0bc42c9a369f96784db14fc16ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61350021b7195207bb277afb3164583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae61350021b7195207bb277afb3164583">TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae61350021b7195207bb277afb3164583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1e1b4489b5537fcf935092eb8ee018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacc1e1b4489b5537fcf935092eb8ee018">TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacc1e1b4489b5537fcf935092eb8ee018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01d6335ec788b9bdaf0ba45c58f5636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac01d6335ec788b9bdaf0ba45c58f5636">TISCI_DEV_MCSPI4_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac01d6335ec788b9bdaf0ba45c58f5636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717cc7db98d512d3faf8247240a83132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga717cc7db98d512d3faf8247240a83132">TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga717cc7db98d512d3faf8247240a83132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95da21f9d8ab9b27d012e5438fe55b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga95da21f9d8ab9b27d012e5438fe55b7b">TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga95da21f9d8ab9b27d012e5438fe55b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad047e2eaa5a5c5b6e4a25dbc3f2a59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d">TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaad047e2eaa5a5c5b6e4a25dbc3f2a59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8959e0b55d7a510db0688050154fe739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8959e0b55d7a510db0688050154fe739">TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8959e0b55d7a510db0688050154fe739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c32d7b2d7881b9764e853dbfa0a41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac2c32d7b2d7881b9764e853dbfa0a41b">TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac2c32d7b2d7881b9764e853dbfa0a41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0578f8bdbda43ec4d857a5cde819829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0578f8bdbda43ec4d857a5cde819829a">TISCI_DEV_MCU_MCSPI0_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0578f8bdbda43ec4d857a5cde819829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8fb1a41ec762b17175bc0800287659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f8fb1a41ec762b17175bc0800287659">TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9f8fb1a41ec762b17175bc0800287659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3268503359aa53a943cd40139e412b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3268503359aa53a943cd40139e412b38">TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3268503359aa53a943cd40139e412b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5293fa16e60c3fe36597338fc4bb39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa5293fa16e60c3fe36597338fc4bb39a">TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5293fa16e60c3fe36597338fc4bb39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85a11cd7599c803fa3fd59a5a695746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae85a11cd7599c803fa3fd59a5a695746">TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae85a11cd7599c803fa3fd59a5a695746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630cae520fdddec10841d7a914e9203d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga630cae520fdddec10841d7a914e9203d">TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga630cae520fdddec10841d7a914e9203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd3a6e71fd7f004643ff26a41cdacc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8bd3a6e71fd7f004643ff26a41cdacc4">TISCI_DEV_MCU_MCSPI1_VBUSP_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8bd3a6e71fd7f004643ff26a41cdacc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c50663ab6f719b29120f3e614e60461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0c50663ab6f719b29120f3e614e60461">TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0c50663ab6f719b29120f3e614e60461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a659caf63111b8fb06ba70907f7626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga66a659caf63111b8fb06ba70907f7626">TISCI_DEV_SPINLOCK0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga66a659caf63111b8fb06ba70907f7626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f356160dcfd749cfe31eca24cfd207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59f356160dcfd749cfe31eca24cfd207">TISCI_DEV_TIMERMGR0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga59f356160dcfd749cfe31eca24cfd207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1eb273b5d67729c130c674742ac37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4c1eb273b5d67729c130c674742ac37f">TISCI_DEV_UART0_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4c1eb273b5d67729c130c674742ac37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139b159e05e8a3a0bcf8f8b8c718975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga139b159e05e8a3a0bcf8f8b8c718975f">TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga139b159e05e8a3a0bcf8f8b8c718975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb66f830e87323c754361f6a424b2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6cb66f830e87323c754361f6a424b2be">TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6cb66f830e87323c754361f6a424b2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46f0c27d8e854b0608211dc76ab41d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab46f0c27d8e854b0608211dc76ab41d3">TISCI_DEV_UART0_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab46f0c27d8e854b0608211dc76ab41d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e33f70b8b53267e0eefbed199a3ef72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e33f70b8b53267e0eefbed199a3ef72">TISCI_DEV_UART1_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e33f70b8b53267e0eefbed199a3ef72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a2955468a37d6e1336eddb925d5b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9a2955468a37d6e1336eddb925d5b28">TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad9a2955468a37d6e1336eddb925d5b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7450669633f97d3162ede9b5dfc4a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac7450669633f97d3162ede9b5dfc4a88">TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac7450669633f97d3162ede9b5dfc4a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3681c5f6bf2e3d1616016d893c0fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacd3681c5f6bf2e3d1616016d893c0fc1">TISCI_DEV_UART1_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacd3681c5f6bf2e3d1616016d893c0fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135f846f1d1e1fa1fe4bd98592faec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga135f846f1d1e1fa1fe4bd98592faec7a">TISCI_DEV_UART2_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga135f846f1d1e1fa1fe4bd98592faec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32ff700fc520bc02a7bfd0ea696ab41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab32ff700fc520bc02a7bfd0ea696ab41">TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab32ff700fc520bc02a7bfd0ea696ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc103ac06d9652c875eee902951ca1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabcc103ac06d9652c875eee902951ca1a">TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabcc103ac06d9652c875eee902951ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cd3543b1dd76c6d9ea640cad3be498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae5cd3543b1dd76c6d9ea640cad3be498">TISCI_DEV_UART2_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae5cd3543b1dd76c6d9ea640cad3be498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550c20a2ac28fa571ac5c3d92632170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf550c20a2ac28fa571ac5c3d92632170">TISCI_DEV_UART3_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf550c20a2ac28fa571ac5c3d92632170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f28c1638bbc90757c7d3c1fbf023bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f28c1638bbc90757c7d3c1fbf023bbf">TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f28c1638bbc90757c7d3c1fbf023bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0319271900b3771b7a60d56007a2103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa0319271900b3771b7a60d56007a2103">TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa0319271900b3771b7a60d56007a2103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0016fe9c4dd9dad3bd06c76021449d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0016fe9c4dd9dad3bd06c76021449d3c">TISCI_DEV_UART3_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0016fe9c4dd9dad3bd06c76021449d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6096c8182ded5681eae7bb509193d291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6096c8182ded5681eae7bb509193d291">TISCI_DEV_UART4_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6096c8182ded5681eae7bb509193d291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa301a338a148e5d678ed231a17f0be0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa301a338a148e5d678ed231a17f0be0a">TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa301a338a148e5d678ed231a17f0be0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea875bd2e6e014694bc54ef8685d545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ea875bd2e6e014694bc54ef8685d545">TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2ea875bd2e6e014694bc54ef8685d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c4fc436b6b29ea90cc209ff41a7fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65c4fc436b6b29ea90cc209ff41a7fbd">TISCI_DEV_UART4_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga65c4fc436b6b29ea90cc209ff41a7fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315bec82ddae0af1c76928933935e974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga315bec82ddae0af1c76928933935e974">TISCI_DEV_UART5_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga315bec82ddae0af1c76928933935e974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f2597f3f6ff982cf2212568c8c44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7e8f2597f3f6ff982cf2212568c8c44c">TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7e8f2597f3f6ff982cf2212568c8c44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb9ddcfdde5478d39eac052b8be5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaecbb9ddcfdde5478d39eac052b8be5c3">TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaecbb9ddcfdde5478d39eac052b8be5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae628d7c3c3fcc7497bd7e47b1531c105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae628d7c3c3fcc7497bd7e47b1531c105">TISCI_DEV_UART5_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae628d7c3c3fcc7497bd7e47b1531c105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee54a2fb61af06fcde242d6d2b42e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaee54a2fb61af06fcde242d6d2b42e393">TISCI_DEV_UART6_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaee54a2fb61af06fcde242d6d2b42e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0706e6b483e2aaac41cda1ab0a1d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3c0706e6b483e2aaac41cda1ab0a1d08">TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3c0706e6b483e2aaac41cda1ab0a1d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305bcbbe0a95b5c5dcb501eaa7012645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga305bcbbe0a95b5c5dcb501eaa7012645">TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga305bcbbe0a95b5c5dcb501eaa7012645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba455bdfd99c551427d2f6467ebfbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5ba455bdfd99c551427d2f6467ebfbc8">TISCI_DEV_UART6_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5ba455bdfd99c551427d2f6467ebfbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb53e451ebc51497f5e7479a5aa95e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb53e451ebc51497f5e7479a5aa95e0a">TISCI_DEV_MCU_UART0_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacb53e451ebc51497f5e7479a5aa95e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2d0074772a2e2309f22c33b3ea6a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f2d0074772a2e2309f22c33b3ea6a83">TISCI_DEV_MCU_UART0_VBUSP_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3f2d0074772a2e2309f22c33b3ea6a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a2555ab35e58ac4dc822da9e14f781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae2a2555ab35e58ac4dc822da9e14f781">TISCI_DEV_MCU_UART1_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae2a2555ab35e58ac4dc822da9e14f781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419a5e72e3ddf86aca66e3b90985eec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga419a5e72e3ddf86aca66e3b90985eec5">TISCI_DEV_MCU_UART1_VBUSP_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga419a5e72e3ddf86aca66e3b90985eec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812964e74c6a8f3597706f4fd08f6c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga812964e74c6a8f3597706f4fd08f6c01">TISCI_DEV_USB0_ACLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga812964e74c6a8f3597706f4fd08f6c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8f43708502f648fdda7d2fa0888cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4f8f43708502f648fdda7d2fa0888cad">TISCI_DEV_USB0_CLK_LPM_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4f8f43708502f648fdda7d2fa0888cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961011757504987c85ca9bb44489da71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga961011757504987c85ca9bb44489da71">TISCI_DEV_USB0_PCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga961011757504987c85ca9bb44489da71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01e331d689d1579021aa6ed3cfd1b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa01e331d689d1579021aa6ed3cfd1b20">TISCI_DEV_USB0_PIPE_REFCLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa01e331d689d1579021aa6ed3cfd1b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df5637ffcb2f8eb9f387070f537a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0df5637ffcb2f8eb9f387070f537a09a">TISCI_DEV_USB0_PIPE_RXCLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0df5637ffcb2f8eb9f387070f537a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2283db08755212b0aecf39f8322a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafd2283db08755212b0aecf39f8322a84">TISCI_DEV_USB0_PIPE_RXFCLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gafd2283db08755212b0aecf39f8322a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga954c51191d8a6b3a1c67cc8463f8ccdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga954c51191d8a6b3a1c67cc8463f8ccdd">TISCI_DEV_USB0_PIPE_TXFCLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga954c51191d8a6b3a1c67cc8463f8ccdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0657e1624df3e0c4de8ec6fd4ccd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b0657e1624df3e0c4de8ec6fd4ccd38">TISCI_DEV_USB0_PIPE_TXMCLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5b0657e1624df3e0c4de8ec6fd4ccd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc618869858dd83e4a4074f7d5ad30d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc618869858dd83e4a4074f7d5ad30d2">TISCI_DEV_USB0_USB2_APB_PCLK_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafc618869858dd83e4a4074f7d5ad30d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831904d774de0055e6af177a9a5f6315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga831904d774de0055e6af177a9a5f6315">TISCI_DEV_USB0_USB2_REFCLOCK_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga831904d774de0055e6af177a9a5f6315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa08378f74efe691c06e8098ff6db73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaffa08378f74efe691c06e8098ff6db73">TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaffa08378f74efe691c06e8098ff6db73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7a2d57bef0eb0134f537808ced389e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabb7a2d57bef0eb0134f537808ced389e">TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabb7a2d57bef0eb0134f537808ced389e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c634bb9fb8c08aa7e3b68526b47b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1c634bb9fb8c08aa7e3b68526b47b770">TISCI_DEV_USB0_PIPE_TXCLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga1c634bb9fb8c08aa7e3b68526b47b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea091ec933831b51b5c28009a0a34f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaea091ec933831b51b5c28009a0a34f97">TISCI_DEV_SERDES_10G0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaea091ec933831b51b5c28009a0a34f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f4e5e67ad89223b1c3eefe70646cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga85f4e5e67ad89223b1c3eefe70646cfa">TISCI_DEV_SERDES_10G0_CORE_REF_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga85f4e5e67ad89223b1c3eefe70646cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039c9d2a57d845bc195fc15f06cf9ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga039c9d2a57d845bc195fc15f06cf9ae6">TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga039c9d2a57d845bc195fc15f06cf9ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a75e359778bcc7d84812380d0ff585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga64a75e359778bcc7d84812380d0ff585">TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga64a75e359778bcc7d84812380d0ff585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72faff385b962de9b1c595631b17e58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga72faff385b962de9b1c595631b17e58c">TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga72faff385b962de9b1c595631b17e58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5703b645d5a942ffd8dd1a382e61b781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5703b645d5a942ffd8dd1a382e61b781">TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5703b645d5a942ffd8dd1a382e61b781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb63efe2926d92b7bf2eb8cd41ea952a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafb63efe2926d92b7bf2eb8cd41ea952a">TISCI_DEV_SERDES_10G0_IP1_LN0_TXCLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafb63efe2926d92b7bf2eb8cd41ea952a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ccad87a376b8bce19a406d90493349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa8ccad87a376b8bce19a406d90493349">TISCI_DEV_SERDES_10G0_IP2_LN0_TXCLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa8ccad87a376b8bce19a406d90493349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d279ac5b4c64e8dfd3371ac4129e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga90d279ac5b4c64e8dfd3371ac4129e7b">TISCI_DEV_SERDES_10G0_IP1_LN0_REFCLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga90d279ac5b4c64e8dfd3371ac4129e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765f58332c0fc89a597ec99d3c77807b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga765f58332c0fc89a597ec99d3c77807b">TISCI_DEV_SERDES_10G0_IP1_LN0_RXCLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga765f58332c0fc89a597ec99d3c77807b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5bcf2045467761c424a597e67a19dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf5bcf2045467761c424a597e67a19dd">TISCI_DEV_SERDES_10G0_IP1_LN0_RXFCLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gacf5bcf2045467761c424a597e67a19dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edb65af52125ceb549a33de7f56a815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8edb65af52125ceb549a33de7f56a815">TISCI_DEV_SERDES_10G0_IP1_LN0_TXFCLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga8edb65af52125ceb549a33de7f56a815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642a2692e24eaa43ead02830f37d927e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga642a2692e24eaa43ead02830f37d927e">TISCI_DEV_SERDES_10G0_IP1_LN0_TXMCLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga642a2692e24eaa43ead02830f37d927e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab8f2a5df84ade2881a04705e31bae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ab8f2a5df84ade2881a04705e31bae5">TISCI_DEV_SERDES_10G0_IP2_LN0_REFCLK</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga7ab8f2a5df84ade2881a04705e31bae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd2bbf0773205286863a5b70c068667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2cd2bbf0773205286863a5b70c068667">TISCI_DEV_SERDES_10G0_IP2_LN0_RXCLK</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2cd2bbf0773205286863a5b70c068667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5379418e8778931cfd25f8ba92b25c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5379418e8778931cfd25f8ba92b25c97">TISCI_DEV_SERDES_10G0_IP2_LN0_RXFCLK</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga5379418e8778931cfd25f8ba92b25c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f97c8881aac28f8cd244f0ddc66c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf1f97c8881aac28f8cd244f0ddc66c1d">TISCI_DEV_SERDES_10G0_IP2_LN0_TXFCLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaf1f97c8881aac28f8cd244f0ddc66c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49224252063c9ad6f10628f96c284fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga49224252063c9ad6f10628f96c284fad">TISCI_DEV_SERDES_10G0_IP2_LN0_TXMCLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga49224252063c9ad6f10628f96c284fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dfe2916f9fcb9798f4b672f84d97ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad8dfe2916f9fcb9798f4b672f84d97ee">TISCI_DEV_BOARD0_FSI_TX0_CLK_IN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad8dfe2916f9fcb9798f4b672f84d97ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b4876f83a2e9214183056f33534f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga41b4876f83a2e9214183056f33534f09">TISCI_DEV_BOARD0_FSI_TX1_CLK_IN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga41b4876f83a2e9214183056f33534f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca18f3f6431c73acb958dfe017097026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaca18f3f6431c73acb958dfe017097026">TISCI_DEV_BOARD0_GPMC0_CLKLB_IN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaca18f3f6431c73acb958dfe017097026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8c54c0a845536634923cf9c01c3425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b8c54c0a845536634923cf9c01c3425">TISCI_DEV_BOARD0_GPMC0_CLK_IN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga4b8c54c0a845536634923cf9c01c3425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b849e4b5246e49c44bd219676c606ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b849e4b5246e49c44bd219676c606ab">TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7b849e4b5246e49c44bd219676c606ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abd0c8bb3e7c611d7be0ff797e28fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8abd0c8bb3e7c611d7be0ff797e28fed">TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8abd0c8bb3e7c611d7be0ff797e28fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4528977d5555a6a4db600f4c3032970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab4528977d5555a6a4db600f4c3032970">TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab4528977d5555a6a4db600f4c3032970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4cfddd4eea111bd71484dbd5676212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3a4cfddd4eea111bd71484dbd5676212">TISCI_DEV_BOARD0_I2C0_SCL_IN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3a4cfddd4eea111bd71484dbd5676212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331ec46b67ec3dee4b315f0e92c88695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga331ec46b67ec3dee4b315f0e92c88695">TISCI_DEV_BOARD0_I2C1_SCL_IN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga331ec46b67ec3dee4b315f0e92c88695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cab3e17295588769fda1e2514acfbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6cab3e17295588769fda1e2514acfbdd">TISCI_DEV_BOARD0_I2C2_SCL_IN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga6cab3e17295588769fda1e2514acfbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac792028cb8f51636ba91c7fb356998fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac792028cb8f51636ba91c7fb356998fe">TISCI_DEV_BOARD0_I2C3_SCL_IN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac792028cb8f51636ba91c7fb356998fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5600889de5bcc875b2f43122babf46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa5600889de5bcc875b2f43122babf46c">TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaa5600889de5bcc875b2f43122babf46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6768f8a882b7e393701cf7b11751a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae6768f8a882b7e393701cf7b11751a10">TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gae6768f8a882b7e393701cf7b11751a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1af5ddb6d999e977bb6a41b8f25b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd1af5ddb6d999e977bb6a41b8f25b0f">TISCI_DEV_BOARD0_MCU_OBSCLK0_IN</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gadd1af5ddb6d999e977bb6a41b8f25b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3413bf5297841c51279f803ec64d4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac3413bf5297841c51279f803ec64d4dd">TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gac3413bf5297841c51279f803ec64d4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f06c6974c2fab5928f337ba054d6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40f06c6974c2fab5928f337ba054d6f6">TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga40f06c6974c2fab5928f337ba054d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c7d663ed531988eae944b6972922e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2c7d663ed531988eae944b6972922e9">TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa2c7d663ed531988eae944b6972922e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733d8c8269ba30558fa3e1c65ab5686b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga733d8c8269ba30558fa3e1c65ab5686b">TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga733d8c8269ba30558fa3e1c65ab5686b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ead3abbf3f5be2d37b632c2f2d14887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ead3abbf3f5be2d37b632c2f2d14887">TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga2ead3abbf3f5be2d37b632c2f2d14887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d97f4e5bd7e3f5950003d91c4f0535e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9d97f4e5bd7e3f5950003d91c4f0535e">TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga9d97f4e5bd7e3f5950003d91c4f0535e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882f07264663db5b344aae290d3d8dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga882f07264663db5b344aae290d3d8dab">TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga882f07264663db5b344aae290d3d8dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dadc50807f45f336e149470d0573697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5dadc50807f45f336e149470d0573697">TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga5dadc50807f45f336e149470d0573697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba696cace2de5331b722c8c0b17cfe47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba696cace2de5331b722c8c0b17cfe47">TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaba696cace2de5331b722c8c0b17cfe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de64f9b3cc828c7f1bcd4c0ad185831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8de64f9b3cc828c7f1bcd4c0ad185831">TISCI_DEV_BOARD0_MMC1_CLK_IN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga8de64f9b3cc828c7f1bcd4c0ad185831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24bef5dffb879c1b95a3216866cd2a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga24bef5dffb879c1b95a3216866cd2a3d">TISCI_DEV_BOARD0_OBSCLK0_IN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga24bef5dffb879c1b95a3216866cd2a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7522875e5d5156b864d37c685c05caf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7522875e5d5156b864d37c685c05caf6">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga7522875e5d5156b864d37c685c05caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdf68d4e28fa3d29e5afe4193dfe726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2cdf68d4e28fa3d29e5afe4193dfe726">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga2cdf68d4e28fa3d29e5afe4193dfe726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67c9cab3b223399bb7fcdc6f97bd2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac67c9cab3b223399bb7fcdc6f97bd2f8">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gac67c9cab3b223399bb7fcdc6f97bd2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d7c5ddd5f24a889195fe386487c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9d7c5ddd5f24a889195fe386487c543">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gad9d7c5ddd5f24a889195fe386487c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4ca5ac14660fc86d1b4f551a8ddf4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e4ca5ac14660fc86d1b4f551a8ddf4d">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga8e4ca5ac14660fc86d1b4f551a8ddf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9507b3cc419617dfaec7cd509488e339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9507b3cc419617dfaec7cd509488e339">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga9507b3cc419617dfaec7cd509488e339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857bb9ea4b8df8951ead8c6c6b797812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga857bb9ea4b8df8951ead8c6c6b797812">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga857bb9ea4b8df8951ead8c6c6b797812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a125d585883d0b08ea243d19e74079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga66a125d585883d0b08ea243d19e74079">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga66a125d585883d0b08ea243d19e74079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a30f611509a0c387cb1ecd183d658a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9a30f611509a0c387cb1ecd183d658a0">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:ga9a30f611509a0c387cb1ecd183d658a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99a28d7f3403f091295d2ec276b9492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad99a28d7f3403f091295d2ec276b9492">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gad99a28d7f3403f091295d2ec276b9492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8259f596c95fad901d91ba73e4bc73b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8259f596c95fad901d91ba73e4bc73b5">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:ga8259f596c95fad901d91ba73e4bc73b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ca9deb4a0ab0769e93690e1a896f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga26ca9deb4a0ab0769e93690e1a896f6d">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga26ca9deb4a0ab0769e93690e1a896f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49a8b0f79ff1f2cf28a805657cc55e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab49a8b0f79ff1f2cf28a805657cc55e9">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:gab49a8b0f79ff1f2cf28a805657cc55e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800ab4842340a7dab30bb824f1f32b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga800ab4842340a7dab30bb824f1f32b5c">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga800ab4842340a7dab30bb824f1f32b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352fab942983f0c3fa92683f99687ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga352fab942983f0c3fa92683f99687ddc">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:ga352fab942983f0c3fa92683f99687ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431da05d2893ebcc6587cb7aa0c10f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga431da05d2893ebcc6587cb7aa0c10f4f">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:ga431da05d2893ebcc6587cb7aa0c10f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab796edd2a5f2f30e42be1ce7cecf9681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab796edd2a5f2f30e42be1ce7cecf9681">TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:gab796edd2a5f2f30e42be1ce7cecf9681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbc642cdfee82670c60f7c6561ca364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebbc642cdfee82670c60f7c6561ca364">TISCI_DEV_BOARD0_PRG0_MDIO0_MDC_IN</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gaebbc642cdfee82670c60f7c6561ca364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7432a7e3d4e80bde529c37bef2ca788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab7432a7e3d4e80bde529c37bef2ca788">TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_IN</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:gab7432a7e3d4e80bde529c37bef2ca788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fac7646a1df2b72d2390ed1bd5cff1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0fac7646a1df2b72d2390ed1bd5cff1f">TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_IN</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:ga0fac7646a1df2b72d2390ed1bd5cff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874da6d54f65c36b64fb051d52a4444d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga874da6d54f65c36b64fb051d52a4444d">TISCI_DEV_BOARD0_PRG1_MDIO0_MDC_IN</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:ga874da6d54f65c36b64fb051d52a4444d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbf6cb097302e3dc041ba18ce562859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7fbf6cb097302e3dc041ba18ce562859">TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_IN</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:ga7fbf6cb097302e3dc041ba18ce562859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf385943d75a5641d30fd0f6131d9505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadf385943d75a5641d30fd0f6131d9505">TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_IN</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:gadf385943d75a5641d30fd0f6131d9505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf820bf002cb1d66a5b903e7945509f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf820bf002cb1d66a5b903e7945509f3e">TISCI_DEV_BOARD0_RGMII1_TXC_IN</a>&#160;&#160;&#160;48</td></tr>
<tr class="separator:gaf820bf002cb1d66a5b903e7945509f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476162217cdc09cee0bab8dba22adda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga476162217cdc09cee0bab8dba22adda5">TISCI_DEV_BOARD0_RGMII2_TXC_IN</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga476162217cdc09cee0bab8dba22adda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1ef5d27a9b94289b9ea531f876244d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaca1ef5d27a9b94289b9ea531f876244d">TISCI_DEV_BOARD0_SPI0_CLK_IN</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:gaca1ef5d27a9b94289b9ea531f876244d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5653a0b25e4913af1bc8f3e41d4f4e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5653a0b25e4913af1bc8f3e41d4f4e9e">TISCI_DEV_BOARD0_SPI1_CLK_IN</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga5653a0b25e4913af1bc8f3e41d4f4e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49">TISCI_DEV_BOARD0_SPI2_CLK_IN</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498e9ed36c32e867e8aae99f627a22bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga498e9ed36c32e867e8aae99f627a22bf">TISCI_DEV_BOARD0_SPI3_CLK_IN</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga498e9ed36c32e867e8aae99f627a22bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231fc4d49b56986d5aecd04f365d6a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga231fc4d49b56986d5aecd04f365d6a32">TISCI_DEV_BOARD0_SPI4_CLK_IN</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:ga231fc4d49b56986d5aecd04f365d6a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399780a268a683e8b58859bfd9823b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga399780a268a683e8b58859bfd9823b93">TISCI_DEV_BOARD0_SYSCLKOUT0_IN</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga399780a268a683e8b58859bfd9823b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b19ebe7036d8055a9db630c51a0705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf6b19ebe7036d8055a9db630c51a0705">TISCI_DEV_BOARD0_TIMER_IO0_IN</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:gaf6b19ebe7036d8055a9db630c51a0705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0536365248c5852b09909bcccfdd4087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0536365248c5852b09909bcccfdd4087">TISCI_DEV_BOARD0_TIMER_IO10_IN</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga0536365248c5852b09909bcccfdd4087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf17bb8d07aa3636b3e90b374f7240a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3bf17bb8d07aa3636b3e90b374f7240a">TISCI_DEV_BOARD0_TIMER_IO11_IN</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga3bf17bb8d07aa3636b3e90b374f7240a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cf353a0229d54a4cd438b0471e5c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab3cf353a0229d54a4cd438b0471e5c0f">TISCI_DEV_BOARD0_TIMER_IO1_IN</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gab3cf353a0229d54a4cd438b0471e5c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932304e65ce916f61fdfc4f7462be4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga932304e65ce916f61fdfc4f7462be4b2">TISCI_DEV_BOARD0_TIMER_IO2_IN</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:ga932304e65ce916f61fdfc4f7462be4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1882ccf589b2f8ddac93ba8bc50139f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1882ccf589b2f8ddac93ba8bc50139f8">TISCI_DEV_BOARD0_TIMER_IO3_IN</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga1882ccf589b2f8ddac93ba8bc50139f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ff79169781edf6c2e285bfadfcb32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae6ff79169781edf6c2e285bfadfcb32e">TISCI_DEV_BOARD0_TIMER_IO4_IN</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:gae6ff79169781edf6c2e285bfadfcb32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1132e3a9a31c30f12ea4eff409f8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadf1132e3a9a31c30f12ea4eff409f8d2">TISCI_DEV_BOARD0_TIMER_IO5_IN</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:gadf1132e3a9a31c30f12ea4eff409f8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48a45268629788bc7c12fa848d70f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac48a45268629788bc7c12fa848d70f6d">TISCI_DEV_BOARD0_TIMER_IO6_IN</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:gac48a45268629788bc7c12fa848d70f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2b695a904f26eec7fcb60589b0583c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaed2b695a904f26eec7fcb60589b0583c">TISCI_DEV_BOARD0_TIMER_IO7_IN</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:gaed2b695a904f26eec7fcb60589b0583c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326e0983b6398a3a2cf774a27382f9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga326e0983b6398a3a2cf774a27382f9fc">TISCI_DEV_BOARD0_TIMER_IO8_IN</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:ga326e0983b6398a3a2cf774a27382f9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a9209b8d7beaaa6b0ceb8e8d230887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0a9209b8d7beaaa6b0ceb8e8d230887">TISCI_DEV_BOARD0_TIMER_IO9_IN</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:gab0a9209b8d7beaaa6b0ceb8e8d230887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae2c4cc9f95085ff0776f8cbd1fe52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadae2c4cc9f95085ff0776f8cbd1fe52e">TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gadae2c4cc9f95085ff0776f8cbd1fe52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac040afeb9a6452bbebca78314017bab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac040afeb9a6452bbebca78314017bab8">TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:gac040afeb9a6452bbebca78314017bab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffbc2c392bb56168704a3de5ad73057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabffbc2c392bb56168704a3de5ad73057">TISCI_DEV_BOARD0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:gabffbc2c392bb56168704a3de5ad73057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a03a38469744531b1f874d917c536d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf2a03a38469744531b1f874d917c536d">TISCI_DEV_BOARD0_FSI_RX0_CLK_OUT</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:gaf2a03a38469744531b1f874d917c536d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38106a6c882731a81a260c813a56e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae38106a6c882731a81a260c813a56e28">TISCI_DEV_BOARD0_FSI_RX1_CLK_OUT</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:gae38106a6c882731a81a260c813a56e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42efa9a512f9f4de59bf4056741f0aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga42efa9a512f9f4de59bf4056741f0aed">TISCI_DEV_BOARD0_FSI_RX2_CLK_OUT</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:ga42efa9a512f9f4de59bf4056741f0aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690bfde5eb0e3bc2ac2b8d39bf21fee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga690bfde5eb0e3bc2ac2b8d39bf21fee0">TISCI_DEV_BOARD0_FSI_RX3_CLK_OUT</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:ga690bfde5eb0e3bc2ac2b8d39bf21fee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a92e95ab578ce04a30e1e6653dc0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40a92e95ab578ce04a30e1e6653dc0dd">TISCI_DEV_BOARD0_FSI_RX4_CLK_OUT</a>&#160;&#160;&#160;75</td></tr>
<tr class="separator:ga40a92e95ab578ce04a30e1e6653dc0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec30cf0765d82b1e862a86fd734c61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ec30cf0765d82b1e862a86fd734c61e">TISCI_DEV_BOARD0_FSI_RX5_CLK_OUT</a>&#160;&#160;&#160;76</td></tr>
<tr class="separator:ga2ec30cf0765d82b1e862a86fd734c61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ad3d090f142dafba910fece2963f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga69ad3d090f142dafba910fece2963f61">TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT</a>&#160;&#160;&#160;77</td></tr>
<tr class="separator:ga69ad3d090f142dafba910fece2963f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbdcb7871956bc3a7e0b3e64c036216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8cbdcb7871956bc3a7e0b3e64c036216">TISCI_DEV_BOARD0_I2C0_SCL_OUT</a>&#160;&#160;&#160;78</td></tr>
<tr class="separator:ga8cbdcb7871956bc3a7e0b3e64c036216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9534687b016ddef68053275c955b2001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9534687b016ddef68053275c955b2001">TISCI_DEV_BOARD0_I2C1_SCL_OUT</a>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga9534687b016ddef68053275c955b2001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcd1077a252700a00a826eb511c7e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7dcd1077a252700a00a826eb511c7e3e">TISCI_DEV_BOARD0_I2C2_SCL_OUT</a>&#160;&#160;&#160;80</td></tr>
<tr class="separator:ga7dcd1077a252700a00a826eb511c7e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3724cd81561e4bd697f6bbc8b5b48671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3724cd81561e4bd697f6bbc8b5b48671">TISCI_DEV_BOARD0_I2C3_SCL_OUT</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga3724cd81561e4bd697f6bbc8b5b48671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11b8cff4479a8e2cee0a5e4d3a0e3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad11b8cff4479a8e2cee0a5e4d3a0e3c1">TISCI_DEV_BOARD0_LED_CLK_OUT</a>&#160;&#160;&#160;82</td></tr>
<tr class="separator:gad11b8cff4479a8e2cee0a5e4d3a0e3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae5958cf39368dbe9629ab6bcbf1757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6ae5958cf39368dbe9629ab6bcbf1757">TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;83</td></tr>
<tr class="separator:ga6ae5958cf39368dbe9629ab6bcbf1757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fa2ea4345ea0ffd36be1eef364ac2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab4fa2ea4345ea0ffd36be1eef364ac2b">TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:gab4fa2ea4345ea0ffd36be1eef364ac2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa467d7fd94c88496def0da76aafce7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa467d7fd94c88496def0da76aafce7b">TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT</a>&#160;&#160;&#160;85</td></tr>
<tr class="separator:gafa467d7fd94c88496def0da76aafce7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8313d7c6cd350ad1ad82e8eb82cd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e8313d7c6cd350ad1ad82e8eb82cd88">TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT</a>&#160;&#160;&#160;86</td></tr>
<tr class="separator:ga5e8313d7c6cd350ad1ad82e8eb82cd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35fb7ed1e3a2180532a2ffbbab1114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa35fb7ed1e3a2180532a2ffbbab1114c">TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT</a>&#160;&#160;&#160;87</td></tr>
<tr class="separator:gaa35fb7ed1e3a2180532a2ffbbab1114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3ab375c803a6ab14a909be4232ecf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa3ab375c803a6ab14a909be4232ecf9">TISCI_DEV_BOARD0_MMC1_CLKLB_OUT</a>&#160;&#160;&#160;88</td></tr>
<tr class="separator:gafa3ab375c803a6ab14a909be4232ecf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec">TISCI_DEV_BOARD0_OSPI0_DQS_OUT</a>&#160;&#160;&#160;89</td></tr>
<tr class="separator:ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2980fffcf3c63ea655f3e0e592b6d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab2980fffcf3c63ea655f3e0e592b6d01">TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:gab2980fffcf3c63ea655f3e0e592b6d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23867b35f3df4f8cf0b7820a94ae365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab23867b35f3df4f8cf0b7820a94ae365">TISCI_DEV_BOARD0_PRG0_RGMII1_RXC_OUT</a>&#160;&#160;&#160;91</td></tr>
<tr class="separator:gab23867b35f3df4f8cf0b7820a94ae365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460a2525b05a5acccf0a3ff157d10465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga460a2525b05a5acccf0a3ff157d10465">TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_OUT</a>&#160;&#160;&#160;92</td></tr>
<tr class="separator:ga460a2525b05a5acccf0a3ff157d10465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182f21645f59abe319427f4e784a3a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga182f21645f59abe319427f4e784a3a64">TISCI_DEV_BOARD0_PRG0_RGMII2_RXC_OUT</a>&#160;&#160;&#160;93</td></tr>
<tr class="separator:ga182f21645f59abe319427f4e784a3a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac295c2d973dc28e3eb2e9bd6098301aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac295c2d973dc28e3eb2e9bd6098301aa">TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_OUT</a>&#160;&#160;&#160;94</td></tr>
<tr class="separator:gac295c2d973dc28e3eb2e9bd6098301aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a81b76bf558e736981db1ee5b31e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga20a81b76bf558e736981db1ee5b31e6b">TISCI_DEV_BOARD0_PRG1_RGMII1_RXC_OUT</a>&#160;&#160;&#160;95</td></tr>
<tr class="separator:ga20a81b76bf558e736981db1ee5b31e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f197309d678ea7b383936906fd9950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac0f197309d678ea7b383936906fd9950">TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_OUT</a>&#160;&#160;&#160;96</td></tr>
<tr class="separator:gac0f197309d678ea7b383936906fd9950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb09c667857231831ee822da08853532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafb09c667857231831ee822da08853532">TISCI_DEV_BOARD0_PRG1_RGMII2_RXC_OUT</a>&#160;&#160;&#160;97</td></tr>
<tr class="separator:gafb09c667857231831ee822da08853532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfd633fb301c18b0a52c3e77b83c569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaedfd633fb301c18b0a52c3e77b83c569">TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_OUT</a>&#160;&#160;&#160;98</td></tr>
<tr class="separator:gaedfd633fb301c18b0a52c3e77b83c569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3">TISCI_DEV_BOARD0_RGMII1_RXC_OUT</a>&#160;&#160;&#160;99</td></tr>
<tr class="separator:gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ca9934a96c675db75e350a0b690216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga84ca9934a96c675db75e350a0b690216">TISCI_DEV_BOARD0_RGMII1_TXC_OUT</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga84ca9934a96c675db75e350a0b690216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06830588c9adb446188ad2dd2bae5227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga06830588c9adb446188ad2dd2bae5227">TISCI_DEV_BOARD0_RGMII2_RXC_OUT</a>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga06830588c9adb446188ad2dd2bae5227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8775cde31e588ff73a7734bcf19e72a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8775cde31e588ff73a7734bcf19e72a6">TISCI_DEV_BOARD0_RGMII2_TXC_OUT</a>&#160;&#160;&#160;102</td></tr>
<tr class="separator:ga8775cde31e588ff73a7734bcf19e72a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7c7302c89a25536c41c511a7a0fe03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9b7c7302c89a25536c41c511a7a0fe03">TISCI_DEV_BOARD0_RMII_REF_CLK_OUT</a>&#160;&#160;&#160;103</td></tr>
<tr class="separator:ga9b7c7302c89a25536c41c511a7a0fe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fe58a8f52377d7e4b4a157d4830efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga06fe58a8f52377d7e4b4a157d4830efe">TISCI_DEV_BOARD0_SPI0_CLK_OUT</a>&#160;&#160;&#160;104</td></tr>
<tr class="separator:ga06fe58a8f52377d7e4b4a157d4830efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67ddd39afe1806f67b49cc968b4d8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac67ddd39afe1806f67b49cc968b4d8ff">TISCI_DEV_BOARD0_SPI1_CLK_OUT</a>&#160;&#160;&#160;105</td></tr>
<tr class="separator:gac67ddd39afe1806f67b49cc968b4d8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470f06622bd9a81fcc83b65ebdb76c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga470f06622bd9a81fcc83b65ebdb76c1e">TISCI_DEV_BOARD0_SPI2_CLK_OUT</a>&#160;&#160;&#160;106</td></tr>
<tr class="separator:ga470f06622bd9a81fcc83b65ebdb76c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74255ca7d8c0466cf214a976c40dacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae74255ca7d8c0466cf214a976c40dacb">TISCI_DEV_BOARD0_SPI3_CLK_OUT</a>&#160;&#160;&#160;107</td></tr>
<tr class="separator:gae74255ca7d8c0466cf214a976c40dacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40653bea67fb0490b74819e1b4ed35d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40653bea67fb0490b74819e1b4ed35d1">TISCI_DEV_BOARD0_SPI4_CLK_OUT</a>&#160;&#160;&#160;108</td></tr>
<tr class="separator:ga40653bea67fb0490b74819e1b4ed35d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade263a150bcf452795b7e121af7abdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade263a150bcf452795b7e121af7abdb3">TISCI_DEV_BOARD0_TCK_OUT</a>&#160;&#160;&#160;109</td></tr>
<tr class="separator:gade263a150bcf452795b7e121af7abdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae3ad1bc0cbd85bee7469c0aa3132783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ad1bc0cbd85bee7469c0aa3132783f">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_ADC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_ADC_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This file contains: </p>
<pre class="fragment">    WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
</pre><p> Data version: 201208_205323 </p>

</div>
</div>
<a id="ga4b9fb7b475914bffe96f009daa97c1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b9fb7b475914bffe96f009daa97c1a5">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebe75cd39bda0a99bf3773d170d324ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe75cd39bda0a99bf3773d170d324ed">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3cabf7bdb84cc35c279f8aa43e7f1d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cabf7bdb84cc35c279f8aa43e7f1d7c">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3dae078e9a231a464b7922bd6ba6e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3dae078e9a231a464b7922bd6ba6e6f">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa04c47b321783b760cc1b00bcdff88a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa04c47b321783b760cc1b00bcdff88a0">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_SYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_SYS_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f1942ec7948a4c429e150159b122b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1942ec7948a4c429e150159b122b09">&#9670;&nbsp;</a></span>TISCI_DEV_ADC0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ADC0_VBUS_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad47c73af5756b54cb454a979fa0383c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47c73af5756b54cb454a979fa0383c9">&#9670;&nbsp;</a></span>TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb4d19010eca9df67e443ad7c997bad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb4d19010eca9df67e443ad7c997bad6">&#9670;&nbsp;</a></span>TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f78038b6d7033bb5778ae070659ea9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f78038b6d7033bb5778ae070659ea9d">&#9670;&nbsp;</a></span>TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga29fedfa269b18c7dad8e1b2bcd1c54a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29fedfa269b18c7dad8e1b2bcd1c54a0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15cfd202d8debc16c971033e9ad2f5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15cfd202d8debc16c971033e9ad2f5ad">&#9670;&nbsp;</a></span>TISCI_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ac53ca4b8a7dc6daff61520589175a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac53ca4b8a7dc6daff61520589175a8">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe4d5239655e3cd6aa122c64b1c77324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4d5239655e3cd6aa122c64b1c77324">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f875fe7d576313ed59c2d5a86a34760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f875fe7d576313ed59c2d5a86a34760">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaac6e1bb48410e071c2be0b9e0b2cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaac6e1bb48410e071c2be0b9e0b2cb2">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga718c67ce71ec223580e979c1ed02a9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718c67ce71ec223580e979c1ed02a9de">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPPI_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPPI_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b17add2435c194805fbae71543fc935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b17add2435c194805fbae71543fc935">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3112312df5f933cc19c6ca0187fff5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3112312df5f933cc19c6ca0187fff5ce">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabeefaf9ecbee6263889033b73336d32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeefaf9ecbee6263889033b73336d32d">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga452019d6751dfea08267c0a201fe527a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452019d6751dfea08267c0a201fe527a">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa27d1092969784aee79f1f9d2e2d60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa27d1092969784aee79f1f9d2e2d60f">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddddd9634e9f022a29e1334637930dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddddd9634e9f022a29e1334637930dee">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1563dbb9c5d658d2833dbccb3fb733e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1563dbb9c5d658d2833dbccb3fb733e">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12ac6d3b02e9eb329de7014f4f433359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ac6d3b02e9eb329de7014f4f433359">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60caec67bc5fd15332d994612f5b9570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60caec67bc5fd15332d994612f5b9570">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb8cb56dd94ef07df274987e1735559c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb8cb56dd94ef07df274987e1735559c">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII1_MR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII1_MR_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadcfc256287dc8c95956979fe64232bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfc256287dc8c95956979fe64232bfc">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII1_MT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII1_MT_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80b92c4801d11c38bf9010d905c58a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b92c4801d11c38bf9010d905c58a56">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII2_MR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII2_MR_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0d8a281b65fcdfc9f27bacbb2bd4877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d8a281b65fcdfc9f27bacbb2bd4877">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII2_MT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII2_MT_CLK&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7c4813a84163230809c2144001a6e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7c4813a84163230809c2144001a6e52">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII_RFT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII_RFT_CLK&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga816b156bf6621d95d4e17b0e16e6f6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga816b156bf6621d95d4e17b0e16e6f6d7">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII1_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII1_RXC_I&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafaf2ea92f182d9b672f880c4f2ba1986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf2ea92f182d9b672f880c4f2ba1986">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII1_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII1_TXC_I&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaca495dffc75f091a810522203760410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaca495dffc75f091a810522203760410">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII2_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII2_RXC_I&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2440da74d128f0870763c86d01ca94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2440da74d128f0870763c86d01ca94f">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII2_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII2_TXC_I&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae5de6f7877a240025296e171f80ccad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5de6f7877a240025296e171f80ccad7">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f3509813d9ffbccf969e39ca9475952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3509813d9ffbccf969e39ca9475952">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga392af1bba3d9145b032a6d45a02017a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga392af1bba3d9145b032a6d45a02017a3">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae436ba54277f23db56135456efd15c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae436ba54277f23db56135456efd15c47">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RMII_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RMII_MHZ_50_CLK&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5e5f502b1c3833c5c20ae0d240d6893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e5f502b1c3833c5c20ae0d240d6893">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_GENF0&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8584d68d07955df0440023d0eccf85c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8584d68d07955df0440023d0eccf85c1">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_GENF1&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9b7e35dac2877e4160e833687de5d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9b7e35dac2877e4160e833687de5d88">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII1_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII1_TXC_O&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a0e49273c2f1f10470f94ab439f65a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0e49273c2f1f10470f94ab439f65a2">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII2_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII2_TXC_O&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7101f62879245cad81f91d1564085f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7101f62879245cad81f91d1564085f6f">&#9670;&nbsp;</a></span>TISCI_DEV_CPT2_AGGR0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd98d33fd65a38f40fb8ea8406b5fe9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd98d33fd65a38f40fb8ea8406b5fe9e">&#9670;&nbsp;</a></span>TISCI_DEV_STM0_ATB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_STM0_ATB_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab68839bfed26170c5b62194730cfc228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68839bfed26170c5b62194730cfc228">&#9670;&nbsp;</a></span>TISCI_DEV_STM0_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_STM0_CORE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6fb125347b73563a4e4622f506af8fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb125347b73563a4e4622f506af8fcd">&#9670;&nbsp;</a></span>TISCI_DEV_STM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_STM0_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3ddbca1fcd5dd81e1e220ebce00c52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ddbca1fcd5dd81e1e220ebce00c52c">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53e2a51e72dd86e37777f137cabff3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e2a51e72dd86e37777f137cabff3e4">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c56e2f32b607fc96f36d2a26c424e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c56e2f32b607fc96f36d2a26c424e4d">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8240b9267a31490ea61b5826383eee54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8240b9267a31490ea61b5826383eee54">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5de4505602fa66747bce520c4a6957dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de4505602fa66747bce520c4a6957dc">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac97fc0dd801532bdc43594f58573eb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97fc0dd801532bdc43594f58573eb39">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2fcfe332b5df13e522d22dae994b269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fcfe332b5df13e522d22dae994b269">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fdfc5533baf5515ae3579afc2c516e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fdfc5533baf5515ae3579afc2c516e3">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e9c6fab2a3da54def85d8be16f6f609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e9c6fab2a3da54def85d8be16f6f609">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc6f2b30d7acb9b68a7e02f986bc2284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc6f2b30d7acb9b68a7e02f986bc2284">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab639920b7917dd4a76e709f2b8987286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab639920b7917dd4a76e709f2b8987286">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea7ed68c1cb4a3dd7f578ec6d2762c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44052039033ff8953a1b16eb5f588aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44052039033ff8953a1b16eb5f588aac">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0db045b4161ce6c558a708827bc0adbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db045b4161ce6c558a708827bc0adbe">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c29b9d27488d9d4fa530bf6979251dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c29b9d27488d9d4fa530bf6979251dc">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c997f131810698cb6a4c7b6707857a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c997f131810698cb6a4c7b6707857a8">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7744d1d69b2431a8d11c7feb9cc3143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7744d1d69b2431a8d11c7feb9cc3143">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga096c1e4d8da0fc2cec2c3ac32d24c070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096c1e4d8da0fc2cec2c3ac32d24c070">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa883551d38ae24dabaae4f83ed14b6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa883551d38ae24dabaae4f83ed14b6a1">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2077c462949ce91c5acbd04ac3e3c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2077c462949ce91c5acbd04ac3e3c8a5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae465713c0eacee49bcc2b1fb8d129446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae465713c0eacee49bcc2b1fb8d129446">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2509f86cc5d57d1b2097561b3c68b134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2509f86cc5d57d1b2097561b3c68b134">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae044e74f4d171752351a15ae83140521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae044e74f4d171752351a15ae83140521">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75e20996c4e0017b3792b331cf9f24db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e20996c4e0017b3792b331cf9f24db">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga69caa47940f7ad189971751b83802e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69caa47940f7ad189971751b83802e96">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga394bbf87cca44b9a4d267e62fe9cca0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394bbf87cca44b9a4d267e62fe9cca0a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd232a972772ba0546646ca089aab9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd232a972772ba0546646ca089aab9ed">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f0e36f60ec89ed35576d7dbd26424c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0e36f60ec89ed35576d7dbd26424c3">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b7b1ed9de16cee22f91a2b31f59041b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7b1ed9de16cee22f91a2b31f59041b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15652361c342ef043bf04ad8d0ef7370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15652361c342ef043bf04ad8d0ef7370">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2fd766411a18ade728e6a2ece4995de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fd766411a18ade728e6a2ece4995de">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecb4bfb2988c0b055680b0a319a01c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb4bfb2988c0b055680b0a319a01c1c">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad17f0c0fb7ff858a2f98babead02a909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17f0c0fb7ff858a2f98babead02a909">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ee9b6f1cfc1898cf37635861e32a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee9b6f1cfc1898cf37635861e32a70f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa8d6590209d7c8780947faed14b1b4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d6590209d7c8780947faed14b1b4c9">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4eca951fc5ec168dbce5fad927a89dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4eca951fc5ec168dbce5fad927a89dd">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf676fc05b851de8bdf1e8810876de7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf676fc05b851de8bdf1e8810876de7a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga602ad99bf9db20a9b2c68cf2942b53db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga602ad99bf9db20a9b2c68cf2942b53db">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacedc274729acd8c80b5d14cc80b5e755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedc274729acd8c80b5d14cc80b5e755">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafbf45e8e8d6741ab8e6d43579196e809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbf45e8e8d6741ab8e6d43579196e809">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d710b79dd287dc1cb9ed0246f3ada85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d710b79dd287dc1cb9ed0246f3ada85">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2579e2560e4d580c5e3ba90c883869c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2579e2560e4d580c5e3ba90c883869c0">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9bdcd53690b40adc3c915cd76a1c975a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bdcd53690b40adc3c915cd76a1c975a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9991c75bee60c1d13f860e8c8b56e22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9991c75bee60c1d13f860e8c8b56e22a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga248887fcc23ef9c887813ea8e0f48f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga248887fcc23ef9c887813ea8e0f48f3f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2158aa30322ae4f5cabcfe2da2db504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2158aa30322ae4f5cabcfe2da2db504">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac433b6f9a6860853cab826f4ca327a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac433b6f9a6860853cab826f4ca327a6">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaebba72f96f3ee1d3cc357a8ce9dac9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaebba72f96f3ee1d3cc357a8ce9dac9e">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17b4c1d120bc540dc1315313f87c933b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17b4c1d120bc540dc1315313f87c933b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9cf86ed1243cf59464a74d8257d84fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9cf86ed1243cf59464a74d8257d84fd">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad97f6cddcffb79ba346ac25c703e0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97f6cddcffb79ba346ac25c703e0c9f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga457f1a8fb544d8221ccae973e7f45e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457f1a8fb544d8221ccae973e7f45e31">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3779f1353fcb961d0c6094709ed60c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1353fcb961d0c6094709ed60c29">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e23a1a7c26723e0742c7130106d1bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e23a1a7c26723e0742c7130106d1bc1">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca1f9dc6782c5049fef55c9dbe2a6a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1f9dc6782c5049fef55c9dbe2a6a5b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4ae6473fe8662a28a81ff47d0655d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4ae6473fe8662a28a81ff47d0655d5f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga724da00cada77dc28282bb38c8e0f992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga724da00cada77dc28282bb38c8e0f992">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf29433a3e81d9ad99533392fad2328ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29433a3e81d9ad99533392fad2328ac">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f28209bf19203877383483327f5da89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f28209bf19203877383483327f5da89">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8507fde51255f5633764b4da12f7078a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8507fde51255f5633764b4da12f7078a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ddc75e2a1a693910fedb106d2ae4c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ddc75e2a1a693910fedb106d2ae4c1b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga707a8aa7d33f5dbbb379971f2f9f2981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707a8aa7d33f5dbbb379971f2f9f2981">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea81b6bfa1bbcded50c6828e1073cf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea81b6bfa1bbcded50c6828e1073cf36">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT00_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7da71c9103899405afddaeed57cd9bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da71c9103899405afddaeed57cd9bb5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT01_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ac1397f8d612d013ad8b7615fc35c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac1397f8d612d013ad8b7615fc35c55">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT02_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3799b8c540a9a1e306319baed2661b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3799b8c540a9a1e306319baed2661b8">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT10_CLK&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b76dec04641505142d0343ee11af999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b76dec04641505142d0343ee11af999">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_VBUS_CLK&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a9d0799ee640844a2a57ab9173a6aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9d0799ee640844a2a57ab9173a6aec">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b3374fab95073e902021b34dc86a2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3374fab95073e902021b34dc86a2e5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga014cd1a57e970e24fe045328c5a44da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014cd1a57e970e24fe045328c5a44da5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77c7271f436f958504eeaac11cae9f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c7271f436f958504eeaac11cae9f4a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8bf89cbd17c15ed1eb7a2029f402d62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf89cbd17c15ed1eb7a2029f402d62b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa200791cc764a4d3564fc19163cee96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa200791cc764a4d3564fc19163cee96e">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2113bea3febd359b5e5c82369180a603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2113bea3febd359b5e5c82369180a603">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed2fa9983813f676beba5b4fcf28f2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2fa9983813f676beba5b4fcf28f2e9">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44ed7d30db5ff4c565ddf862ddf994eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44ed7d30db5ff4c565ddf862ddf994eb">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a5702c8c6e67c4e7fd85bbf7711da00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a5702c8c6e67c4e7fd85bbf7711da00">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f4b947573e509d4f6d7185614c820db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f4b947573e509d4f6d7185614c820db">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30726b5f8c5ff97caf84977371b91c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30726b5f8c5ff97caf84977371b91c09">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga61ff5ec79bfe8eed6cce84064a233334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ff5ec79bfe8eed6cce84064a233334">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a50a85a71b896de4e5ed32e9de332e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a50a85a71b896de4e5ed32e9de332e2">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74238fec42bdb0ff2002376b82f1b084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74238fec42bdb0ff2002376b82f1b084">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa11fff763a1e07eb3d528945e6a14153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa11fff763a1e07eb3d528945e6a14153">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9f3f09331bc37a726457c554c63a39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f3f09331bc37a726457c554c63a39c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade0a9978cb64d62318cb53100fac1661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0a9978cb64d62318cb53100fac1661">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05a5c4d1169fd11bc802742740e79eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a5c4d1169fd11bc802742740e79eec">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40143f3cf993664a32b02161c649fd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40143f3cf993664a32b02161c649fd32">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49b834bb2f1ca68af93d9de13cf427fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49b834bb2f1ca68af93d9de13cf427fe">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f5a93b2ac1a289e5f512842652c2a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5a93b2ac1a289e5f512842652c2a4b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacff868d93ca8eb2ccf6247822987c8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacff868d93ca8eb2ccf6247822987c8f9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f5f08b00950460f5d66561ec800646c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5f08b00950460f5d66561ec800646c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga225fcc87c90ebb00d127006211076e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225fcc87c90ebb00d127006211076e78">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac13c64d959d58fc20c35ff85a01611c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13c64d959d58fc20c35ff85a01611c9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga32a34ebc355f4706f36885a85026b049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a34ebc355f4706f36885a85026b049">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga47fb085ff85161977d3c222240158736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47fb085ff85161977d3c222240158736">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga70bcc27b97a2b1f7ed3467b02c67dd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70bcc27b97a2b1f7ed3467b02c67dd59">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac3945bb1a90356e542773e2191851e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3945bb1a90356e542773e2191851e5">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6ace3f51814fc5ca92f7f82fbe034de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ace3f51814fc5ca92f7f82fbe034de">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_BCDMA_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_BCDMA_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ebb5bdf9549b1ba12ab11a7c3672f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ebb5bdf9549b1ba12ab11a7c3672f78">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_CBASS_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_CBASS_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4de8e9880d8e2e05102a21d0e6b7f816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de8e9880d8e2e05102a21d0e6b7f816">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_INTAGGR_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_INTAGGR_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f210b34f1bdb83721f98b4a73b32d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f210b34f1bdb83721f98b4a73b32d71">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_IPCSS_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_IPCSS_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga776b4afb87dd38deff24c8e410abab40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga776b4afb87dd38deff24c8e410abab40">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_PKTDMA_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_PKTDMA_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98e44686ca60cb5f5249e3424c1ac420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e44686ca60cb5f5249e3424c1ac420">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_PSILCFG_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_PSILCFG_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f9669f5e96a3438debd13724fbce590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9669f5e96a3438debd13724fbce590">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ebcd0b3e98892df29dd084b623f72a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ebcd0b3e98892df29dd084b623f72a1">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf04963b9dafc5da4ae276bc964c96d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04963b9dafc5da4ae276bc964c96d37">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_PSILSS_0_VD2CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_PSILSS_0_VD2CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0be1ebda8a85f466ce0ec9cd7a732e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be1ebda8a85f466ce0ec9cd7a732e56">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_RINGACC_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_RINGACC_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2182e09edd0b95a3aade4e3b048a03cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2182e09edd0b95a3aade4e3b048a03cf">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4ffb40bf0a2c705dd9fec4219c91f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4ffb40bf0a2c705dd9fec4219c91f48">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga878295d8d709ff7950b57c9ab3f88c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878295d8d709ff7950b57c9ab3f88c73">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad819466580b9b59b63702b98f1aee7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad819466580b9b59b63702b98f1aee7bd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga951b487a54acd9b8848ac3b65c834ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951b487a54acd9b8848ac3b65c834ba3">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75f47060b250818703512ca3d0a3a41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f47060b250818703512ca3d0a3a41f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9dbe19356addf9eba384ce26eff12d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbe19356addf9eba384ce26eff12d6e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga35c2c52d496718ea9b1d1525b9e1ce0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c2c52d496718ea9b1d1525b9e1ce0f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a19a909c4fe91c0dd39833a7fe41be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a19a909c4fe91c0dd39833a7fe41be1">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc01d9cc8fb73b767d8bce75a06485f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc01d9cc8fb73b767d8bce75a06485f8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e97598728e82de68a047ead6a417aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e97598728e82de68a047ead6a417aae">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab5b243e048198c4b8a9403027683c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5b243e048198c4b8a9403027683c79">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf409a2dcb3510d6e25cb4d9b46b96e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf409a2dcb3510d6e25cb4d9b46b96e43">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9de2d1b03e7246989497dc1bf8b5d2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de2d1b03e7246989497dc1bf8b5d2e2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae05a5b3c92bcae8aba0913a6fb8df02a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae05a5b3c92bcae8aba0913a6fb8df02a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e277b9fd757c85fc796af4196dc0891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e277b9fd757c85fc796af4196dc0891">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0c84ecd86ea6c0c46e9b153a81a80b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c84ecd86ea6c0c46e9b153a81a80b6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbdbf66eea60564658db6c9268aef604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbdbf66eea60564658db6c9268aef604">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01b44bb1064a0131e54e2ea9a8aac056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b44bb1064a0131e54e2ea9a8aac056">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e737ab725dc9d5206446a691e425e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e737ab725dc9d5206446a691e425e9f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b2269acd21eb6b85e844aa24737c6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2269acd21eb6b85e844aa24737c6db">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96d5d5078563914758764ef73cf9d0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d5d5078563914758764ef73cf9d0d5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25c8ff01d0adc8becf71675ea257f42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25c8ff01d0adc8becf71675ea257f42f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb09a6c9ca814a4d1f8261459ba0ea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb09a6c9ca814a4d1f8261459ba0ea5d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c318bf2a3aa5b64dec34ec91b84ed7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c318bf2a3aa5b64dec34ec91b84ed7a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b2195a8f8214e224f60c79bc6083009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2195a8f8214e224f60c79bc6083009">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5af1d30837182ebe5c495369d6852300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5af1d30837182ebe5c495369d6852300">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga92ab44b80ff496d63b71f20f2e1ab71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ab44b80ff496d63b71f20f2e1ab71b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga46446f66bcafdf5f9a10a284ec25fc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46446f66bcafdf5f9a10a284ec25fc88">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga79abdce282faf12715de3c7ec3901f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79abdce282faf12715de3c7ec3901f9b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab605fd0cbf71406dd8425c3008f2edeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab605fd0cbf71406dd8425c3008f2edeb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56b4dab326b112823d05e438d488ec97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b4dab326b112823d05e438d488ec97">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9cb438fe6ff815f0758ee10814b9d27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb438fe6ff815f0758ee10814b9d27c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga723e1bf73dff1e4e078f7d00491295a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723e1bf73dff1e4e078f7d00491295a3">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82f58206d9d400343c58bac4b9e132aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82f58206d9d400343c58bac4b9e132aa">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga448e56cf2bfc2628236f30e14aa11f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga448e56cf2bfc2628236f30e14aa11f92">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c79c42e00cd8f621c2d64553bab7291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c79c42e00cd8f621c2d64553bab7291">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfade20dc10e448fce4cdf354b13c4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfade20dc10e448fce4cdf354b13c4cd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf78bb805dc7bc26c473bb1a761b22009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78bb805dc7bc26c473bb1a761b22009">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga813c50ad0eec019aee98f8438396f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813c50ad0eec019aee98f8438396f318">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga212f0371365c7711119ab7076d750a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga212f0371365c7711119ab7076d750a79">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ccb66082fd1cef11359f1d1094a932e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ccb66082fd1cef11359f1d1094a932e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e7b203a760ecaa5414f05d9548b733b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7b203a760ecaa5414f05d9548b733b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad68e693ad5d0baa73ec96405ce00c1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68e693ad5d0baa73ec96405ce00c1f8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e3e60070f6cd9f5276ed4afc7150e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3e60070f6cd9f5276ed4afc7150e24">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a436f75e2b142bbce03bbacca9a423a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a436f75e2b142bbce03bbacca9a423a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga974a73b868d1971e80e36622a6c0425f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974a73b868d1971e80e36622a6c0425f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0bb1bb7030e7fa14ff257def7bac0cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb1bb7030e7fa14ff257def7bac0cef">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc5b93963c768edff808f7aeb483518b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc5b93963c768edff808f7aeb483518b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04a314ac4399756d6fdd201f176ad5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a314ac4399756d6fdd201f176ad5ad">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebfe378e2ccffb2820f891730d8b38d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfe378e2ccffb2820f891730d8b38d0">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11e43f77be5a0d5b1720149b933e2030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e43f77be5a0d5b1720149b933e2030">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7da60805f70124de8f122e3a1426a9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da60805f70124de8f122e3a1426a9c9">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae598b05b6b96d318123f081954fdc1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae598b05b6b96d318123f081954fdc1a1">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5c5b15d8c9f186df7d3e2d3ba87daa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c5b15d8c9f186df7d3e2d3ba87daa0">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga52d4e0ee364cebbf8ddbdab2528165ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d4e0ee364cebbf8ddbdab2528165ef">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ddd153b185962ae08dec0e3df8557d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ddd153b185962ae08dec0e3df8557d8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER10_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER10_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ef8ba6305a27a4f694de73c5d48b3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef8ba6305a27a4f694de73c5d48b3c2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga613c4cdeeb66043c98f703db498832e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga613c4cdeeb66043c98f703db498832e3">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a8fb572fb7ae7b20f0f9b7e179e3f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8fb572fb7ae7b20f0f9b7e179e3f19">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga38513f5268829c49bc711f51d42e0afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38513f5268829c49bc711f51d42e0afa">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07522acf8eb06b394c1cf7ca34f1a40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07522acf8eb06b394c1cf7ca34f1a40e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga644f1c825357e424977a366826e41a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga644f1c825357e424977a366826e41a66">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9c8b5da8e9b220d0699dbd4fa45e141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c8b5da8e9b220d0699dbd4fa45e141">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3734162cf9891eaf5c8c6fc13783debc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3734162cf9891eaf5c8c6fc13783debc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad37dffd0c8b636d75dc532103608d2d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad37dffd0c8b636d75dc532103608d2d7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11a1ea13573e9a49dd828a530a548ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a1ea13573e9a49dd828a530a548ffc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad1bc19a50fefe0f083fe48208b467452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1bc19a50fefe0f083fe48208b467452">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb1ba29132687bc5c74ac9366b049b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1ba29132687bc5c74ac9366b049b04">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga115a720d91ad836858dd163caaebedb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga115a720d91ad836858dd163caaebedb8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga742a5113ef8e882edfe7882bc8828f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga742a5113ef8e882edfe7882bc8828f90">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e7f0d7845add66991b27981b616ca6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e7f0d7845add66991b27981b616ca6d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga32ef8b4be8cf298b8dedc52fb044789e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32ef8b4be8cf298b8dedc52fb044789e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d257450b2f3caf1280adb37b05d77c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d257450b2f3caf1280adb37b05d77c4">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7eb366541f5963c4d23d91c25ac2fd08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb366541f5963c4d23d91c25ac2fd08">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b92a2c572b818d83b5fd76d1218d889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b92a2c572b818d83b5fd76d1218d889">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER11_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER11_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4e620a3a422b9308eb10dcb74a38256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e620a3a422b9308eb10dcb74a38256">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd6aea8ab2c109bfd763175b0d505413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd6aea8ab2c109bfd763175b0d505413">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga597c5b8d6090f1b8ea280dc51ba85f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597c5b8d6090f1b8ea280dc51ba85f71">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01e9227e5a5df9e440cb87f83a8a1736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e9227e5a5df9e440cb87f83a8a1736">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga601d7c81bd7ce6933b802a648d62c7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601d7c81bd7ce6933b802a648d62c7c2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2301efcbd42f8df702a089ce175510d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2301efcbd42f8df702a089ce175510d7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga985ec24ce163ccac78d15cf222b6a7ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga985ec24ce163ccac78d15cf222b6a7ff">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga066af677976712bbf89b47b500bfecab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga066af677976712bbf89b47b500bfecab">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga88b1cbe332a9f5f564c09f0119c5e39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b1cbe332a9f5f564c09f0119c5e39b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b17f87f1da7f1691ac07897f12e0b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b17f87f1da7f1691ac07897f12e0b48">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga338f586ce2fc855e1bb5556187ab93e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338f586ce2fc855e1bb5556187ab93e6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1995891d4f33f130b768eab0872c4710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1995891d4f33f130b768eab0872c4710">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f3a19aa4c35de9bd02824350032bb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3a19aa4c35de9bd02824350032bb3a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga31d0855411192b0a5f3495de958d0609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d0855411192b0a5f3495de958d0609">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd0cc07de26e697e7af69e8999bf447a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd0cc07de26e697e7af69e8999bf447a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5601cd82cfe77d1094a4651f54788ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5601cd82cfe77d1094a4651f54788ce7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06a3bb424ba4b8eb55097054fdd7d7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06a3bb424ba4b8eb55097054fdd7d7db">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab50a617a8bc4dfed0a67db76f2ca2097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab50a617a8bc4dfed0a67db76f2ca2097">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb4a565a99bdbe20a303847ef4325845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4a565a99bdbe20a303847ef4325845">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77c6d236af01073283d494ef18f08331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c6d236af01073283d494ef18f08331">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23a2b4c95ad53825ae39b5b3fc68b1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a2b4c95ad53825ae39b5b3fc68b1bb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga065bb525689f945de5d6772a7686ab5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga065bb525689f945de5d6772a7686ab5d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga315b2d82a8401fea39a2558ba705efe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315b2d82a8401fea39a2558ba705efe7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b46ba0a262b862d3d68cabc44aa894e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b46ba0a262b862d3d68cabc44aa894e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadc852cd8dc00026daa94f6fce4a0774c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc852cd8dc00026daa94f6fce4a0774c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa052e8a86789bc6b4e4d6656f0c8298c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa052e8a86789bc6b4e4d6656f0c8298c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14e28b947bb596aa269165910c6f91ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14e28b947bb596aa269165910c6f91ee">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad21f6b6e0cc2c6972295ede4501c1239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21f6b6e0cc2c6972295ede4501c1239">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc3591b48112d39eb315bc894cc15840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3591b48112d39eb315bc894cc15840">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ecd13b6eebe26f8ceaaf10226317a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecd13b6eebe26f8ceaaf10226317a9b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3229e94f5434e042d279474d0d500b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3229e94f5434e042d279474d0d500b3">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9acd053f9f7b7ebeb51061082596c86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9acd053f9f7b7ebeb51061082596c86e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37fcf8848d4667a088648cc3edc26efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37fcf8848d4667a088648cc3edc26efb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12bddfa328aceb1eaab0470cac5d7702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12bddfa328aceb1eaab0470cac5d7702">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4133348ae1745f0f586cf4ef8da903e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4133348ae1745f0f586cf4ef8da903e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae52f6ce94c8143538184d8af027e3421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae52f6ce94c8143538184d8af027e3421">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3cfa9248608a7b0f5acf833303b81c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfa9248608a7b0f5acf833303b81c6a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaefd289b2a45fccbc36fa484bdb7661f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefd289b2a45fccbc36fa484bdb7661f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ec8dfedd4a222b4d77ebada7764be11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec8dfedd4a222b4d77ebada7764be11">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga425ee54249f3a3d129559906c2a8ba43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425ee54249f3a3d129559906c2a8ba43">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73a48b0df1cd186859bc25577fc30d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a48b0df1cd186859bc25577fc30d1c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga998564ab65f246ded4ec322a89b53a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga998564ab65f246ded4ec322a89b53a06">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa8d326eefca8197c1c5e5dee8c069b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d326eefca8197c1c5e5dee8c069b9d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0dfd58c8641b027b467d5e5b4a52017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dfd58c8641b027b467d5e5b4a52017e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9174f56268721e30eab6d7735a3761e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9174f56268721e30eab6d7735a3761e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafdae0d12c2815397ba19159633b94dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdae0d12c2815397ba19159633b94dda">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec473b1a3b8ab317886c65c034a01f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec473b1a3b8ab317886c65c034a01f27">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60ce0833f364ce7debf7e11e2c87b844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ce0833f364ce7debf7e11e2c87b844">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40719846d6c615fe1bc52b4286ac4b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40719846d6c615fe1bc52b4286ac4b51">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f05f4ab1a6b8691a8373c5084755bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f05f4ab1a6b8691a8373c5084755bfc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84660ab0b358590fba80ca309a6ef81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84660ab0b358590fba80ca309a6ef81a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaefa1780b71d12f6c2676775c89c6f979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefa1780b71d12f6c2676775c89c6f979">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e641ceb721759af528fe75d7a9e0d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e641ceb721759af528fe75d7a9e0d90">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab74063c3e8ff38fc7f77cafba9b88009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab74063c3e8ff38fc7f77cafba9b88009">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab90e4195e1f84029f7f74c0bd95822bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90e4195e1f84029f7f74c0bd95822bb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9ac42263ce89440305d039fdac567ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ac42263ce89440305d039fdac567ba">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9353fb7bba842dca231100115b585fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9353fb7bba842dca231100115b585fd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73e008dac4a6bfe2a97850befde729ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e008dac4a6bfe2a97850befde729ff">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd040e15f5c8d44e7f903c53b8cde152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd040e15f5c8d44e7f903c53b8cde152">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a7359d1dbc6352117c014e53e02f065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7359d1dbc6352117c014e53e02f065">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf86db2df438212e031d692a7c77fa044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86db2df438212e031d692a7c77fa044">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17bc898db845acf3a8123b02d44cc0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17bc898db845acf3a8123b02d44cc0fc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga237e30c3a4a27891f0223b3483dcc047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237e30c3a4a27891f0223b3483dcc047">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade2c7bf088336507d6556cfc260737df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade2c7bf088336507d6556cfc260737df">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c90f9132110177b4395966bf87b3060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c90f9132110177b4395966bf87b3060">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab99e1b26d46ab3d7b5671494921b8f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab99e1b26d46ab3d7b5671494921b8f44">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2896c8a5a1a3b93401c3ecc4c063bedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2896c8a5a1a3b93401c3ecc4c063bedd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0366ac7a97c8974698d075791b34154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0366ac7a97c8974698d075791b34154">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67fb76caa3ddcb23fcf0d6986e94cad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67fb76caa3ddcb23fcf0d6986e94cad5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5313ed25f8d2bca49e60918c08a87f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5313ed25f8d2bca49e60918c08a87f1c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga492427e00afbd295004fb2e44b816e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492427e00afbd295004fb2e44b816e71">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b10eff00878173c6596a897f4bb616a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b10eff00878173c6596a897f4bb616a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d5de18248fedef090a8f61a4359d8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5de18248fedef090a8f61a4359d8b6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0777d2dc7498568179de3e3d78c88ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0777d2dc7498568179de3e3d78c88ea9">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga496fbe304e946da1c4379ddd1e1513e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga496fbe304e946da1c4379ddd1e1513e1">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65b4d6b1e338594a7a366e7a3aababc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65b4d6b1e338594a7a366e7a3aababc6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51fab3c531aa15347c8212372d0ebe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51fab3c531aa15347c8212372d0ebe94">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae418f60737eb09600f8070236a09e518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae418f60737eb09600f8070236a09e518">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5dffac690c523e2924064933d0df9861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dffac690c523e2924064933d0df9861">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c12c189d71409c425a54cf067925a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c12c189d71409c425a54cf067925a34">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0819eff37b1131a4119f644e38245dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0819eff37b1131a4119f644e38245dc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2b8b13923474f7be78c952de893ebac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2b8b13923474f7be78c952de893ebac">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga752080bfca6532ceb4a6c795b8b70604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga752080bfca6532ceb4a6c795b8b70604">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0fd3b216960949a17c0278a3e976a4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd3b216960949a17c0278a3e976a4a9">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga114eb3447e0497df27c831a854a8a22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga114eb3447e0497df27c831a854a8a22c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc612d48017d644d261439dfae0d0b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc612d48017d644d261439dfae0d0b65">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf419ca3b4ade90f72bb896e9dc99a1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf419ca3b4ade90f72bb896e9dc99a1cb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89003d5b3e7f56e0030cbe7e0d4b2d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89003d5b3e7f56e0030cbe7e0d4b2d11">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebe7ddb04cc96e20b98a3dd8400367e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe7ddb04cc96e20b98a3dd8400367e8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga660f37882046899036f7ee521593f70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660f37882046899036f7ee521593f70e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59dbd3ff1855e1137ce95d1d1432ba77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59dbd3ff1855e1137ce95d1d1432ba77">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga003edaef77561d9e029beac74e61b422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga003edaef77561d9e029beac74e61b422">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2373eeb5e8541ca973b4d5a065b3857b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2373eeb5e8541ca973b4d5a065b3857b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a2f330b14937f70b8f86d9d2a20fd8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2f330b14937f70b8f86d9d2a20fd8d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e771cdc43f6fb115ff148fd67cf6143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e771cdc43f6fb115ff148fd67cf6143">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ad930bf3d192178e6a57549dcc46fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad930bf3d192178e6a57549dcc46fda">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56e9329588a021d6e35c1b97346feb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e9329588a021d6e35c1b97346feb73">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7171cc4a22ddc548b60318e196a84046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7171cc4a22ddc548b60318e196a84046">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga395d7875c85f18d16f369de18187cf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga395d7875c85f18d16f369de18187cf4e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga682d172e4decc4c4a5da31673cc2d173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga682d172e4decc4c4a5da31673cc2d173">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4b7a2c34665d1e125460eb0df25e2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b7a2c34665d1e125460eb0df25e2c5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04457cb076c9fec3329d81a67f972441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04457cb076c9fec3329d81a67f972441">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadcc60b9513fb366070212270a380e4c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcc60b9513fb366070212270a380e4c8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab66c66bb7a9b30a0af8ebfd8f138fa40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66c66bb7a9b30a0af8ebfd8f138fa40">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaedb158bd0d075891d018f9c750df408e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb158bd0d075891d018f9c750df408e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59adca775ba5c1b463f802baad55c00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59adca775ba5c1b463f802baad55c00f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga878bf924a23d74fee76d078ed8310792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878bf924a23d74fee76d078ed8310792">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1c533f0a9abfcff55884738476cbae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c533f0a9abfcff55884738476cbae5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33f2507f6bfcea0de563cdca8fdca31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f2507f6bfcea0de563cdca8fdca31e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8dbf1fbbbaa5a2706014ec65e9b60f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dbf1fbbbaa5a2706014ec65e9b60f74">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabdf189896410d422c632268048793e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf189896410d422c632268048793e7a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga41ba1b31bb80085c68b14b67a1f6af0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41ba1b31bb80085c68b14b67a1f6af0c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa09e336ccc06fe28b77476c4f9ab3127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa09e336ccc06fe28b77476c4f9ab3127">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5165cb832ecaccefedb98bc520b3feed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5165cb832ecaccefedb98bc520b3feed">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga767f3412eae5d6a0f91086a07a27dc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga767f3412eae5d6a0f91086a07a27dc9b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30ba634cfc17eaf9e8efe01cc19c9b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30ba634cfc17eaf9e8efe01cc19c9b6e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga928b9af3ded21baa379bbeb63f1289c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928b9af3ded21baa379bbeb63f1289c5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e49f1b05312982b9b2bf18aa93b3a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e49f1b05312982b9b2bf18aa93b3a2c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadedd72a51337d0dc9565155351be948d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedd72a51337d0dc9565155351be948d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab67a291b09c933e522d8d6a0a699d367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67a291b09c933e522d8d6a0a699d367">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga874be240a4687db8bf31910e353ae9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga874be240a4687db8bf31910e353ae9d7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga885366a1184e685908507328691df1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885366a1184e685908507328691df1fa">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0180ee4fe355e2f9f18d0dd583c51b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0180ee4fe355e2f9f18d0dd583c51b6a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga434f8de516bcde446bea105c2807dfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga434f8de516bcde446bea105c2807dfad">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafdb6175457c142b11a9ff3418057963d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb6175457c142b11a9ff3418057963d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8360578e8abdb8eae374d90c5a4afd4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8360578e8abdb8eae374d90c5a4afd4f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c2537b8f6aba064d095370e74eeda36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2537b8f6aba064d095370e74eeda36">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad74c85840d39a04b5a2ea71eaf810907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74c85840d39a04b5a2ea71eaf810907">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca24d92cca16d84b02faa81122cf5573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca24d92cca16d84b02faa81122cf5573">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab728c7d2079ede8bb6a4ea52ac83e08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab728c7d2079ede8bb6a4ea52ac83e08f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0fa65bf1bcd7eb12a34f7a86a65dbb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa65bf1bcd7eb12a34f7a86a65dbb20">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83b07e0847eb76760b1d91086d3189e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b07e0847eb76760b1d91086d3189e4">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37715199ac2474a62afaa85d154faec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37715199ac2474a62afaa85d154faec0">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER8_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER8_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0625d935bb60b2bda4aab3efdd15419f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0625d935bb60b2bda4aab3efdd15419f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaace484e6ee726bc8b6378dc0a46e4cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace484e6ee726bc8b6378dc0a46e4cce">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30b3e256f236e26d2af1837f2dc7dd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30b3e256f236e26d2af1837f2dc7dd60">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30cec63576654bd8648f13a7fdfd73df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30cec63576654bd8648f13a7fdfd73df">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea0518f2b9842e61df2f44aecf683ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea0518f2b9842e61df2f44aecf683ff8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab80c74570d2c49be2662729d55dbef31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80c74570d2c49be2662729d55dbef31">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga985573b65cc8ed4556a52577daf38a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga985573b65cc8ed4556a52577daf38a4d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac63e74a18993dd728793475d32ce28e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63e74a18993dd728793475d32ce28e7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c336c52dd0e5fa4926a97f94ae260a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c336c52dd0e5fa4926a97f94ae260a8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga140b09a3c19029dd800f9cc3a6e3e5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga140b09a3c19029dd800f9cc3a6e3e5e5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39e566fcabc6771f8c530ded89b9229e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e566fcabc6771f8c530ded89b9229e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02947ec80f41ce85789c71ebf5f2b403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02947ec80f41ce85789c71ebf5f2b403">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5bfff0c50a52e0fa38d25ec287b57c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bfff0c50a52e0fa38d25ec287b57c55">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga389dea64a8f9e5314be5cc58d0f19f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga389dea64a8f9e5314be5cc58d0f19f8c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf993bc26bdbeed76a8ec3bdfe0ea94dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf993bc26bdbeed76a8ec3bdfe0ea94dd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5cbe16730837ff2415539f890b0acc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cbe16730837ff2415539f890b0acc90">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab8d8eae3120de9381ce597da4b5edb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d8eae3120de9381ce597da4b5edb31">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53149fa86adad7fd2bb4342631faecb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53149fa86adad7fd2bb4342631faecb2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c2d46f8e68fc44a90d8443f63e28426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2d46f8e68fc44a90d8443f63e28426">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER9_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER9_TIMER_PWM&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48c371ec1dfec572dad9f2cf4b53f12b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c371ec1dfec572dad9f2cf4b53f12b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f5b379ecba1780ad8428dfbd447dd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f5b379ecba1780ad8428dfbd447dd6c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05bca1f368994b059d6858d7d44a56dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05bca1f368994b059d6858d7d44a56dd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7062f5f3626fefc5d16041e28c2ac2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7062f5f3626fefc5d16041e28c2ac2ea">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48acf012fc52e8bed349d691bccfb60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48acf012fc52e8bed349d691bccfb60e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e6752ac423d6c10d75e545c8810f669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e6752ac423d6c10d75e545c8810f669">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga079c9e2bde83c07fa325db648bd08c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079c9e2bde83c07fa325db648bd08c25">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf50d94421450330795b35d77e0fbcae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50d94421450330795b35d77e0fbcae5">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1006fafe28aac3c7fee8903c54e84c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1006fafe28aac3c7fee8903c54e84c8e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga215f98b64eaa4983fde1b2f1423328eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga215f98b64eaa4983fde1b2f1423328eb">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6499989fcc8b70b341b97c8cfecbf021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6499989fcc8b70b341b97c8cfecbf021">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_PWM&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c95ad88a909a02b3fa869033a794214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c95ad88a909a02b3fa869033a794214">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga972800a71cc85fa2dd978986fb5797a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972800a71cc85fa2dd978986fb5797a4">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e6855e0b7eb91a61195ab8c95948f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6855e0b7eb91a61195ab8c95948f79">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafbc6ae598b4068a5ff85976cca3380dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbc6ae598b4068a5ff85976cca3380dd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b3ba9464cd3ee335628f3edd4f2fa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b3ba9464cd3ee335628f3edd4f2fa45">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96e9e4d0a8a221dd4250bfc87d370c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96e9e4d0a8a221dd4250bfc87d370c17">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d88e0e7ae056782a10d81ce768a60a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d88e0e7ae056782a10d81ce768a60a0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8fd91e2d5d4bbe8d39ee487230baf70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fd91e2d5d4bbe8d39ee487230baf70a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30c4a6e8aa847f3bf9142daaccb7f0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c4a6e8aa847f3bf9142daaccb7f0e9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab556fe07769caaf005257a1355fe8ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab556fe07769caaf005257a1355fe8ddd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade969527b16b8459a2cbe829a24b95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade969527b16b8459a2cbe829a24b95e8">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_PWM&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga094ded942fad1ea7e612f76d25bd3852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga094ded942fad1ea7e612f76d25bd3852">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20a76fc8ddec6031ad5b755037ff8442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a76fc8ddec6031ad5b755037ff8442">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13d4e2952c21be2862a96663275a3482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d4e2952c21be2862a96663275a3482">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3cc2a246ab518346df98b3dbe613291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc2a246ab518346df98b3dbe613291">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a3fb145590e8f3df9493116754a687d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a3fb145590e8f3df9493116754a687d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga367a9982bc364f9ac9fdcbab687b4c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367a9982bc364f9ac9fdcbab687b4c4b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3ce7a9558e1d1dabfe2e40ac58022ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ce7a9558e1d1dabfe2e40ac58022ca">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaded890f27f93c7c7174562728f8b665b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded890f27f93c7c7174562728f8b665b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea7384132b1915165501b976e8433f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea7384132b1915165501b976e8433f2e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga565286bd368e86c483177c85ec601338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565286bd368e86c483177c85ec601338">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd092d580af839a967c2a632f44b11fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd092d580af839a967c2a632f44b11fa">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_PWM&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76dd53571ad710eb06a93edb2d84d40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76dd53571ad710eb06a93edb2d84d40b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36120c94c30a41b1981201c827f54367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36120c94c30a41b1981201c827f54367">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15bfc2b27c222d71ce6de6ac1ba05d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bfc2b27c222d71ce6de6ac1ba05d15">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc8e29406216ba607e5050c38ed520eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8e29406216ba607e5050c38ed520eb">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7852aad304386eacaffbc6abdb7d50d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7852aad304386eacaffbc6abdb7d50d6">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d8cf81f1e55ae146be06908130cae03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d8cf81f1e55ae146be06908130cae03">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1437e893ce41c6af47901519bd4110c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1437e893ce41c6af47901519bd4110c9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60e80e9de24a8b5a9e230ccf348e4ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e80e9de24a8b5a9e230ccf348e4ded">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2f426b8de0cd844d3e414238f89e2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2f426b8de0cd844d3e414238f89e2d0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80b417ffcb0a4e1b326db4e84c0c67e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b417ffcb0a4e1b326db4e84c0c67e5">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba844b1fb571aae9c0232040d65e7cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba844b1fb571aae9c0232040d65e7cdd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_PWM&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e963d48a7b44041627fdafce83028e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e963d48a7b44041627fdafce83028e3">&#9670;&nbsp;</a></span>TISCI_DEV_ECAP0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ECAP0_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad777f104156ff2c9e34267ac8d62363a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad777f104156ff2c9e34267ac8d62363a">&#9670;&nbsp;</a></span>TISCI_DEV_ECAP1_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ECAP1_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f155ff971fa60a2ee7b6ce85171897f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f155ff971fa60a2ee7b6ce85171897f">&#9670;&nbsp;</a></span>TISCI_DEV_ECAP2_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ECAP2_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3021d13a781eb373fd13e695706ce553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3021d13a781eb373fd13e695706ce553">&#9670;&nbsp;</a></span>TISCI_DEV_ELM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ELM0_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadfff53283f837e3e5631ce66e97d4259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfff53283f837e3e5631ce66e97d4259">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa84b7fe69d27f22f6ed1bffdfda583ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84b7fe69d27f22f6ed1bffdfda583ea">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2efa06d6e1ce924c43d6fa70a69f2128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2efa06d6e1ce924c43d6fa70a69f2128">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd91c3345f4a065515dc01041be46f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd91c3345f4a065515dc01041be46f3c">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga947159946ced917145ec53f2f2384448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947159946ced917145ec53f2f2384448">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab368347875cd9c820b23861d220b1e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab368347875cd9c820b23861d220b1e71">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15c23cc678e5465a5e918792edfcaeb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c23cc678e5465a5e918792edfcaeb6">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga389a08cb2bea7d76c181342833398106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga389a08cb2bea7d76c181342833398106">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33340032465078f69af54a08d7570b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33340032465078f69af54a08d7570b91">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b98017ac1cfe7da0b3a3181860b94c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b98017ac1cfe7da0b3a3181860b94c7">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga769d873dc5ba6996ace68973f5b8ffeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769d873dc5ba6996ace68973f5b8ffeb">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacbaaa317d381f8bac631667edae9b4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbaaa317d381f8bac631667edae9b4af">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacddb647dfcdc751021f1f9f1c0e29169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacddb647dfcdc751021f1f9f1c0e29169">&#9670;&nbsp;</a></span>TISCI_DEV_EQEP0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EQEP0_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a194515e0adff9009e90db367f8697c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a194515e0adff9009e90db367f8697c">&#9670;&nbsp;</a></span>TISCI_DEV_EQEP1_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EQEP1_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga404420247ca93f9fe223b4e1ed3eb22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404420247ca93f9fe223b4e1ed3eb22f">&#9670;&nbsp;</a></span>TISCI_DEV_EQEP2_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EQEP2_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c1a534d2f359b8133f0955db872c096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1a534d2f359b8133f0955db872c096">&#9670;&nbsp;</a></span>TISCI_DEV_ESM0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ESM0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb6aee84ad16842b09a3bdab2cb8ce57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6aee84ad16842b09a3bdab2cb8ce57">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_ESM0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_ESM0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga92d5a7997edf3efe9054a6ada5bba0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92d5a7997edf3efe9054a6ada5bba0dd">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX0_FSI_RX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX0_FSI_RX_CK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4bae7a6c122175e8a5376482b4ddb40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bae7a6c122175e8a5376482b4ddb40c">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX0_FSI_RX_LPBK_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX0_FSI_RX_LPBK_CK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4353e3d0d18c56c9e38a71bb61a40b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4353e3d0d18c56c9e38a71bb61a40b9">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX0_FSI_RX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX0_FSI_RX_VBUS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b09128f76c72ab72f97b09564695448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b09128f76c72ab72f97b09564695448">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX1_FSI_RX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX1_FSI_RX_CK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad1e6a40e6a161f9bed7fb2598705d665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e6a40e6a161f9bed7fb2598705d665">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX1_FSI_RX_LPBK_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX1_FSI_RX_LPBK_CK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa017f9e8232d58c138d4d32c6f4e99d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa017f9e8232d58c138d4d32c6f4e99d4">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX1_FSI_RX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX1_FSI_RX_VBUS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gada6c6f1f7ed781a362e024f765e47331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada6c6f1f7ed781a362e024f765e47331">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX2_FSI_RX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX2_FSI_RX_CK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga93798a7c4e7b5830c928f3a909491d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93798a7c4e7b5830c928f3a909491d81">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX2_FSI_RX_LPBK_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX2_FSI_RX_LPBK_CK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30d42528e3bd93225d4606c9982c54ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30d42528e3bd93225d4606c9982c54ea">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX2_FSI_RX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX2_FSI_RX_VBUS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4529ffbf98a98e8538ef9e5a5f5c7e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4529ffbf98a98e8538ef9e5a5f5c7e66">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX3_FSI_RX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX3_FSI_RX_CK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga407db4bef6f1107709e2c4c43d13aace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407db4bef6f1107709e2c4c43d13aace">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX3_FSI_RX_LPBK_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX3_FSI_RX_LPBK_CK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa246ead6eca800fc01d1291b8efb59cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa246ead6eca800fc01d1291b8efb59cb">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX3_FSI_RX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX3_FSI_RX_VBUS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25ccd5281ac1493c3b42c6146781ba57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ccd5281ac1493c3b42c6146781ba57">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX4_FSI_RX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX4_FSI_RX_CK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga320481d55c6d57be50de17626bffbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga320481d55c6d57be50de17626bffbe62">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX4_FSI_RX_LPBK_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX4_FSI_RX_LPBK_CK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga019d82c5c60f248c662b4d7f66932530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga019d82c5c60f248c662b4d7f66932530">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX4_FSI_RX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX4_FSI_RX_VBUS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87140045f767c43620f3108c6583d21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87140045f767c43620f3108c6583d21b">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX5_FSI_RX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX5_FSI_RX_CK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c88a5bcee1d7a035f5b49acb60ace40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c88a5bcee1d7a035f5b49acb60ace40">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX5_FSI_RX_LPBK_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX5_FSI_RX_LPBK_CK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b768361328e4db2f45b05c1c75816ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b768361328e4db2f45b05c1c75816ad">&#9670;&nbsp;</a></span>TISCI_DEV_FSIRX5_FSI_RX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSIRX5_FSI_RX_VBUS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5121825da51100368ccfaa35978e286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5121825da51100368ccfaa35978e286">&#9670;&nbsp;</a></span>TISCI_DEV_FSITX0_FSI_TX_PLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSITX0_FSI_TX_PLL_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f029b73be41ce29b0e3ab387cb9b9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f029b73be41ce29b0e3ab387cb9b9b5">&#9670;&nbsp;</a></span>TISCI_DEV_FSITX0_FSI_TX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSITX0_FSI_TX_VBUS_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab746f545dbbdf18d81c95e9cde43d1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab746f545dbbdf18d81c95e9cde43d1fc">&#9670;&nbsp;</a></span>TISCI_DEV_FSITX0_FSI_TX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSITX0_FSI_TX_CK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5f577bc915788b8b953a131d9bec811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f577bc915788b8b953a131d9bec811">&#9670;&nbsp;</a></span>TISCI_DEV_FSITX1_FSI_TX_PLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSITX1_FSI_TX_PLL_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e630ebd5ff9cf234b4779f439d9ebec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e630ebd5ff9cf234b4779f439d9ebec">&#9670;&nbsp;</a></span>TISCI_DEV_FSITX1_FSI_TX_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSITX1_FSI_TX_VBUS_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf02431d619ffee59b4701e5d7e430448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02431d619ffee59b4701e5d7e430448">&#9670;&nbsp;</a></span>TISCI_DEV_FSITX1_FSI_TX_CK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSITX1_FSI_TX_CK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae13f5a7f53ba68f57e95477f0bfbbe95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae13f5a7f53ba68f57e95477f0bfbbe95">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_FSAS_0_GCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_FSAS_0_GCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9a153dffe04e0809800bd7372304374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a153dffe04e0809800bd7372304374">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccc6919fc163dcc0b4fda83500850943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc6919fc163dcc0b4fda83500850943">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0be40b5e292d7be49e3869789d5f3e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be40b5e292d7be49e3869789d5f3e34">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5013826e7da6a6e2f89f2752e699daad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5013826e7da6a6e2f89f2752e699daad">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3425f7d2f413f4646f00b9c7441d0271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3425f7d2f413f4646f00b9c7441d0271">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2964f2cdac17e01745667731b43da83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2964f2cdac17e01745667731b43da83c">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5540e03ab173a9e978889572222b23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5540e03ab173a9e978889572222b23f">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44a756d11ff55e19018fca758edc35a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a756d11ff55e19018fca758edc35a0">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdb8a9ec78fcdde7616677585d4209f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb8a9ec78fcdde7616677585d4209f4">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3946d38768b915aa4d310dbe99d428a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3946d38768b915aa4d310dbe99d428a4">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac74fc4c0692aab2a1a9a5ba78072681b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74fc4c0692aab2a1a9a5ba78072681b">&#9670;&nbsp;</a></span>TISCI_DEV_GICSS0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GICSS0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad91a72d443c5e2d25e5085f11e1be315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad91a72d443c5e2d25e5085f11e1be315">&#9670;&nbsp;</a></span>TISCI_DEV_GPIO0_MMR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPIO0_MMR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ccd45a440b19d9b3a9d50d6a0412cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ccd45a440b19d9b3a9d50d6a0412cf2">&#9670;&nbsp;</a></span>TISCI_DEV_GPIO1_MMR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPIO1_MMR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaf1be9657e468118c1e06c1b999c08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaf1be9657e468118c1e06c1b999c08c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_GPIO0_MMR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_GPIO0_MMR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e314172177878f2167ba450d0feba84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e314172177878f2167ba450d0feba84">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_FUNC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_FUNC_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba6a30f0f1f197c29f2d31419766e95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6a30f0f1f197c29f2d31419766e95b">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25a8bdeaaa220497b93afad1007de50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a8bdeaaa220497b93afad1007de50e">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89a01bb5da703fec502b134506d04bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a01bb5da703fec502b134506d04bf9">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_PI_GPMC_RET_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37825c8cb4c5160fc7dad09752aca0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37825c8cb4c5160fc7dad09752aca0fc">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_VBUSM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_VBUSM_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad482b6e5722fbe1f35c65b4de825a01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad482b6e5722fbe1f35c65b4de825a01f">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13a267f40018093327b06949d60669b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13a267f40018093327b06949d60669b0">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae5a598b440e721d52773bf68414cf9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a598b440e721d52773bf68414cf9ff">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf365c2301f2fbf48283b4ed9daf84865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf365c2301f2fbf48283b4ed9daf84865">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa13da738565e8e9461c499cdcba518b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa13da738565e8e9461c499cdcba518b8">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d8129328867d433ad5df38dee946184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d8129328867d433ad5df38dee946184">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5b0dec78e457e66bd9489d2d6296a7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b0dec78e457e66bd9489d2d6296a7f">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dda54c0222831089f7851d0dfd01917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dda54c0222831089f7851d0dfd01917">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2ffeeb094a8040a8707230863dbb3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2ffeeb094a8040a8707230863dbb3bc">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3c4582fa4178bfb14ce6ebdb1054465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c4582fa4178bfb14ce6ebdb1054465">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae1cdf0217c5bb0f49dd34a2c9f8b28c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1cdf0217c5bb0f49dd34a2c9f8b28c1">&#9670;&nbsp;</a></span>TISCI_DEV_GTC0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GTC0_VBUSP_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3ae38dc7470ded73bd5e2fa76d206f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ae38dc7470ded73bd5e2fa76d206f7">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_CORE_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5cc368f3c687d4bf69782dee507ce61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc368f3c687d4bf69782dee507ce61c">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f6130f48615d610906bd9b828feb671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f6130f48615d610906bd9b828feb671">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9210d8217bdf4295e8794baaaca7dca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9210d8217bdf4295e8794baaaca7dca6">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f61efe059ff756ee25995fc78e05b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f61efe059ff756ee25995fc78e05b29">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7458efecb11771d8a110fa08f7c460c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7458efecb11771d8a110fa08f7c460c6">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e0228cda5abc07d2329a12f2b754083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0228cda5abc07d2329a12f2b754083">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad40d080ee911df440cb5dc470de696b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40d080ee911df440cb5dc470de696b9">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c2d9b88218c1180512b7587cea99e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c2d9b88218c1180512b7587cea99e2e">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08ebf2d12e9183dd05241cb4f8708363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ebf2d12e9183dd05241cb4f8708363">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d52a69ff39696f8f8c297589af795fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d52a69ff39696f8f8c297589af795fa">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83dca14937c159b2ca1d88b736acc976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83dca14937c159b2ca1d88b736acc976">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb2d9e785cd81d0554b0a66b0583412b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2d9e785cd81d0554b0a66b0583412b">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98ed328bca64012d1c9fbbc3030b7a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ed328bca64012d1c9fbbc3030b7a51">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaafddaf944d6c9c50ba8d7d16b470aadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafddaf944d6c9c50ba8d7d16b470aadb">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9761a03cdd22c70b554e4e521c6860a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9761a03cdd22c70b554e4e521c6860a0">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2d0e4802425bbcf89868e3eb3ed6f8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0e4802425bbcf89868e3eb3ed6f8a9">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf4eca75b422581425ad6b21d93ec738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4eca75b422581425ad6b21d93ec738">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44f6b05678071d1ecd8cd798abdc6792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f6b05678071d1ecd8cd798abdc6792">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9f3871bb44d56596732286ce74f1501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f3871bb44d56596732286ce74f1501">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_UCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_UCLK_CLK&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2fa7071344659f3fc31e63b2246f1081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa7071344659f3fc31e63b2246f1081">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_VCLK_CLK&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07a8cd685e5044a3fdaa7f77f37235fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07a8cd685e5044a3fdaa7f77f37235fe">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga94d3c845c0464374bf48e8b9a2fc855e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d3c845c0464374bf48e8b9a2fc855e">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6366d8d9e63f21e7f47a83b2f2f07b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6366d8d9e63f21e7f47a83b2f2f07b3">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacc33f208c2334ea650fbf933b4acd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc33f208c2334ea650fbf933b4acd4d">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_CORE_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga278e5e4064787d15b8679b8b4ec9dfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga278e5e4064787d15b8679b8b4ec9dfbf">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabdf2dc7f31710fac4466aa02f904a6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf2dc7f31710fac4466aa02f904a6eb">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga554abbd886227b94a2081d13387d9d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554abbd886227b94a2081d13387d9d81">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad28012a9c1dd8a74a2704449abba1659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28012a9c1dd8a74a2704449abba1659">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5cf016e30ba6567ee2174af365c415f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf016e30ba6567ee2174af365c415f7">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c7ab6f6e39d3e9e3349a6bdf4af763e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7ab6f6e39d3e9e3349a6bdf4af763e">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd6c3f9325889dbb225be3ff580e2911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd6c3f9325889dbb225be3ff580e2911">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53408e4dc1e2a791619e93d3e1fef43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53408e4dc1e2a791619e93d3e1fef43a">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1edc6efaa87b35e55644878e173a0bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1edc6efaa87b35e55644878e173a0bbb">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff3ef4d797f62c930361b1aa9ed4eff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3ef4d797f62c930361b1aa9ed4eff8">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa6f0e3da3ffb029869c613074e78425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa6f0e3da3ffb029869c613074e78425">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ed9250532a228ab4c1cd5acfc7f520e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ed9250532a228ab4c1cd5acfc7f520e">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07e48ea6aaaca138fecdcc0bd8e5a256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07e48ea6aaaca138fecdcc0bd8e5a256">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6650ca4f8a8769d18e55574e049d8ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6650ca4f8a8769d18e55574e049d8ed2">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9fa61e5641d1e1e533e5f70b921ad73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9fa61e5641d1e1e533e5f70b921ad73">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad828bfbd548d07a7600e57c792635eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad828bfbd548d07a7600e57c792635eb2">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga62c8a7cfe88b5f0541232897e57043ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62c8a7cfe88b5f0541232897e57043ee">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0accb2d3b9da3d5ef8961b711d6892f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0accb2d3b9da3d5ef8961b711d6892f0">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf152c440a3de91b063d9cafa25f16edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf152c440a3de91b063d9cafa25f16edf">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_UCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_UCLK_CLK&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1f18c3813afe1e4a47ea33c8f68061c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f18c3813afe1e4a47ea33c8f68061c">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_VCLK_CLK&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9b53653341e3eeca853fe1699b2f61f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b53653341e3eeca853fe1699b2f61f3">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaeb1f2a6be16fb5aa39318c52e542171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb1f2a6be16fb5aa39318c52e542171">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga325e6bd103d08fe5f73a4c5ef5ca609f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325e6bd103d08fe5f73a4c5ef5ca609f">&#9670;&nbsp;</a></span>TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f7145906c8cd1a9ea9a3987a4715784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7145906c8cd1a9ea9a3987a4715784">&#9670;&nbsp;</a></span>TISCI_DEV_LED0_LED_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_LED0_LED_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ba090888950830d7d670a3e62ebcdf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ba090888950830d7d670a3e62ebcdf4">&#9670;&nbsp;</a></span>TISCI_DEV_LED0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_LED0_VBUSP_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b4442c73e122f1b4d6bd0e3c0b39f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4442c73e122f1b4d6bd0e3c0b39f1d">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f955ffa5b615239231d4b18adb2f197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f955ffa5b615239231d4b18adb2f197">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e0a05296594192c62bdbb5997bc448b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0a05296594192c62bdbb5997bc448b">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50fec011c2390413e6decdac0a05141f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50fec011c2390413e6decdac0a05141f">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c1bb658c4121328fc4997775f06efc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1bb658c4121328fc4997775f06efc4">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f82fdf47633906e3f0a110e79a433ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f82fdf47633906e3f0a110e79a433ed">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3fc1a90a11869641a46ae89a6a78348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3fc1a90a11869641a46ae89a6a78348">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac1b3d9b194fe60565c37ccce1d434b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1b3d9b194fe60565c37ccce1d434b5e">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e059c72f476f2dfd3c9e728222b5b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e059c72f476f2dfd3c9e728222b5b8e">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b3f94b229194fa5785f1ae56db5d912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b3f94b229194fa5785f1ae56db5d912">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_VBUSP_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf933587ce0c7cf022828ae3ef4a4310c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf933587ce0c7cf022828ae3ef4a4310c">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_GENF1&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4221d6feec8aee28590f5dcc3979c901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4221d6feec8aee28590f5dcc3979c901">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_GENF2&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga403ec6b63fdffc52f63bb9e690dde362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403ec6b63fdffc52f63bb9e690dde362">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_GENF3&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga10c9de658b85f63dc4bee22bfc444108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c9de658b85f63dc4bee22bfc444108">&#9670;&nbsp;</a></span>TISCI_DEV_CPTS0_CPTS_GENF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPTS0_CPTS_GENF4&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga758f6b92ed0e8536978577ad558bf3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758f6b92ed0e8536978577ad558bf3ed">&#9670;&nbsp;</a></span>TISCI_DEV_DDPA0_DDPA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDPA0_DDPA_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad123e689f2d1586805b4b00c70fd4805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad123e689f2d1586805b4b00c70fd4805">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM0_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM1_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ea36e9c4937531eebde48c0c086d7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea36e9c4937531eebde48c0c086d7ed">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM2_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga736e25ca74419118c608f949120e2659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736e25ca74419118c608f949120e2659">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM3_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM3_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4ec8656f21c745886bb678969944f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4ec8656f21c745886bb678969944f5e">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM4_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM4_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga639f86e75b29952d5f6c3001365b884b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639f86e75b29952d5f6c3001365b884b">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM5_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM5_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga036af99f527f7cd0b28930d7527ba30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga036af99f527f7cd0b28930d7527ba30f">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM6_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM6_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae728a0828b97e62cdfb2221c76301c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae728a0828b97e62cdfb2221c76301c89">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM7_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM7_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd63707520762eee81248acd259b224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd63707520762eee81248acd259b224f">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM8_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM8_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga679c87709014a3aec94d39bb4cb33a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679c87709014a3aec94d39bb4cb33a4f">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST0_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST0_CLK8_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e51f3c3a8782ad234cb9ed824e15019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e51f3c3a8782ad234cb9ed824e15019">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST1_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST1_CLK8_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1069101d87d0d3ac9efb920c087e613e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1069101d87d0d3ac9efb920c087e613e">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST2_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST2_CLK8_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40da17690f6cd65bbccfcf3138e4fa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40da17690f6cd65bbccfcf3138e4fa4f">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST3_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST3_CLK8_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09211dd0ca237313fd817cb6a5222aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09211dd0ca237313fd817cb6a5222aa6">&#9670;&nbsp;</a></span>TISCI_DEV_VTM0_FIX_REF2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_VTM0_FIX_REF2_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa2111e014973c1ecf2cf14f654e1afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa2111e014973c1ecf2cf14f654e1afb">&#9670;&nbsp;</a></span>TISCI_DEV_VTM0_FIX_REF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_VTM0_FIX_REF_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2fccbccbd42a65bcc4d9409fec517cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2fccbccbd42a65bcc4d9409fec517cd">&#9670;&nbsp;</a></span>TISCI_DEV_VTM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_VTM0_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga763e24239247fcd57efd698169df62bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga763e24239247fcd57efd698169df62bd">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17bbc87c3711f9b8f58ac1110a1b1e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17bbc87c3711f9b8f58ac1110a1b1e74">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36d715e23893eb9df0e30ad507e322bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d715e23893eb9df0e30ad507e322bc">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga042cf0102194466959977c6a7ef00aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042cf0102194466959977c6a7ef00aad">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ec66a402d45892054585423866e771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec66a402d45892054585423866e771c">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf43d36c5b9d12e1ce2b5a38ac901bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf43d36c5b9d12e1ce2b5a38ac901bf2">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33f7ff376277c3e9a96633dcc78aea33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f7ff376277c3e9a96633dcc78aea33">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN1_MCANSS_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae46071072d7e97429f138f672b13fa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae46071072d7e97429f138f672b13fa6a">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2d0ce4483d1f50a765d4973b7cc4ff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0ce4483d1f50a765d4973b7cc4ff7b">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga536bcc1674185402d00b641a0e1da890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga536bcc1674185402d00b641a0e1da890">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30686c02504d09add446671f0d7c8457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30686c02504d09add446671f0d7c8457">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga62602f2351d570a71675a014db050569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62602f2351d570a71675a014db050569">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN1_MCANSS_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN1_MCANSS_HCLK_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebafd72394824f5e41cfde6d96dfe92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebafd72394824f5e41cfde6d96dfe92d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCRC64_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCRC64_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbcc7e642faa1a4157dde4d807ca7b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbcc7e642faa1a4157dde4d807ca7b7e">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7cf832112029fdb4ade66a7c22d034ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cf832112029fdb4ade66a7c22d034ec">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b8be93bfab3e54487b849e348caffe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8be93bfab3e54487b849e348caffe5">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bbf9a68a6d4f59c08ede53cbe3eeb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbf9a68a6d4f59c08ede53cbe3eeb26">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga975dd7f221ff09fb0a415b0d90eac4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975dd7f221ff09fb0a415b0d90eac4ca">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef77416ddd7bbb1333cfcc7d09be3e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef77416ddd7bbb1333cfcc7d09be3e5c">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeac746b95cd665e66ca0976539deddeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeac746b95cd665e66ca0976539deddeb">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad97d661bbe18ca70c52381cf06041065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97d661bbe18ca70c52381cf06041065">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2382e8c9b01777e86df25d6580bc67d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2382e8c9b01777e86df25d6580bc67d2">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ddca892b3a796d58790955cde39ea7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ddca892b3a796d58790955cde39ea7b">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9a6d1be738e5edcfc827d969a391750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a6d1be738e5edcfc827d969a391750">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5bab10898b4dcafc6014e67f8108ffd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bab10898b4dcafc6014e67f8108ffd1">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga291ec905c296ac530b97320d1f226a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291ec905c296ac530b97320d1f226a63">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc5308e4d5edbcdb2553238b2376ad17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc5308e4d5edbcdb2553238b2376ad17">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9fbf8f0691a2a9fa09a17a43a592ddca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbf8f0691a2a9fa09a17a43a592ddca">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff73f6c28ec14145193470966306adf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff73f6c28ec14145193470966306adf0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae99b0b3609d35d41d74cb34dbc312354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99b0b3609d35d41d74cb34dbc312354">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fcb28756e136e7a27612986c64b06e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fcb28756e136e7a27612986c64b06e8">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga725cd6b3cc6f95411e3fcc4b2e28b85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga725cd6b3cc6f95411e3fcc4b2e28b85e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4c8ea8196ed985798b584977c793ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c8ea8196ed985798b584977c793ade">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C1_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga219da6dbec45a12b5258f5988c92c015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga219da6dbec45a12b5258f5988c92c015">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C1_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C1_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac63b828d710f23dd888d0d294ab07e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63b828d710f23dd888d0d294ab07e15">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C1_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C1_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ecb81f47acd840245f520003b1d40d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ecb81f47acd840245f520003b1d40d0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C1_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C1_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe696f5fc342f43eba59b8f24aec6a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe696f5fc342f43eba59b8f24aec6a15">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K0_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K0_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9401c32fff52fafe5c5cc1d1c7d0e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9401c32fff52fafe5c5cc1d1c7d0e31">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K0_VCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0623a67a5ae693b8af1ff90d6cd41c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0623a67a5ae693b8af1ff90d6cd41c72">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K1_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K1_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga320ab68e0d29efdd4e82f5179ac07b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga320ab68e0d29efdd4e82f5179ac07b2b">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K1_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K1_VCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40f05b6b06e75fbeb24a4b144fa6cec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f05b6b06e75fbeb24a4b144fa6cec3">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K2_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K2_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c80eb1a71fc46300aca413ecb0779ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c80eb1a71fc46300aca413ecb0779ce">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K2_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K2_VCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e070cafb9889d5e8cfc58e5041ee801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e070cafb9889d5e8cfc58e5041ee801">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K3_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K3_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab39eeaf4993654a9b2837849801e0617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39eeaf4993654a9b2837849801e0617">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K3_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K3_VCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82cb83b04f7557c7d0255294a664c98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82cb83b04f7557c7d0255294a664c98d">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K4_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K4_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8ad3931134cbebde84bba6e051cabb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8ad3931134cbebde84bba6e051cabb0">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K4_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K4_VCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cbd8c78bec24c15818b970b07591a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbd8c78bec24c15818b970b07591a43">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K5_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K5_CCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe4e3d424f1ee17d9b84fd7a95806f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4e3d424f1ee17d9b84fd7a95806f7d">&#9670;&nbsp;</a></span>TISCI_DEV_MSRAM_256K5_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MSRAM_256K5_VCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf44a79697a4ca1f3a17d9fcb25278b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf44a79697a4ca1f3a17d9fcb25278b10">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CBA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CBA_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ae2d8d1f48446b61936a675999e55d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ae2d8d1f48446b61936a675999e55d2">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa1952b5110cda8ea043d822695e1d00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1952b5110cda8ea043d822695e1d00a">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff52a2e18b512f51b17740a38dd9e146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff52a2e18b512f51b17740a38dd9e146">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga93869864e9e8e084f38fcce7e8713df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93869864e9e8e084f38fcce7e8713df1">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf44ea21744ca8ef970f41e1490bc41a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf44ea21744ca8ef970f41e1490bc41a0">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac653192aba08bae40c5dbecd65957e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac653192aba08bae40c5dbecd65957e1a">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga425e5f9e412d21f5b926470ff5e0ed34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425e5f9e412d21f5b926470ff5e0ed34">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57abed0318d9bb2546b9f1fc32f5eb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57abed0318d9bb2546b9f1fc32f5eb26">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad24f04237e8375e345626d60fac33ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24f04237e8375e345626d60fac33ba1">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1605c8372b7425744b41ee27f9c7bb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1605c8372b7425744b41ee27f9c7bb47">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23f157ef38c6f6c6e05e89a6ea8dc4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f157ef38c6f6c6e05e89a6ea8dc4a4">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e915526f482e3a6ba34ad454c699faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e915526f482e3a6ba34ad454c699faf">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c32c4a4e24745a2fedb6fb05777bf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c32c4a4e24745a2fedb6fb05777bf29">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd158d9ae17d5482520bea883c302077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd158d9ae17d5482520bea883c302077">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_PM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_PM_CLK&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f67aeff94211ff1be7c2f328eb00dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f67aeff94211ff1be7c2f328eb00dd2">&#9670;&nbsp;</a></span>TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d21a5b652f4c7faa2b5b5a5ca2e239a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d21a5b652f4c7faa2b5b5a5ca2e239a">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV1_16FFT1_FREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV1_16FFT1_FREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad03547a3411903117e34615bfcd2f03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03547a3411903117e34615bfcd2f03b">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV1_16FFT1_POSTDIV_CLKIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV1_16FFT1_POSTDIV_CLKIN_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ccf05c2bfa89a90bfd3513e4e8e246b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ccf05c2bfa89a90bfd3513e4e8e246b">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT5_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa258663a89e9cb823e10a36f0e97348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa258663a89e9cb823e10a36f0e97348">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT6_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2185041027b0dc8688491aee8442a76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2185041027b0dc8688491aee8442a76b">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_FREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_FREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabeaf829a4e9ac1e153c4b9fe3773ca76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeaf829a4e9ac1e153c4b9fe3773ca76">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_POSTDIV_CLKIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_POSTDIV_CLKIN_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga010367081258c8abae30c218b7f7c877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga010367081258c8abae30c218b7f7c877">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT5_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e58cd1869d1fbbd0c5e37c9c2682759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e58cd1869d1fbbd0c5e37c9c2682759">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT6_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9361616a19f8c6d3e4b0d9e45a4cd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9361616a19f8c6d3e4b0d9e45a4cd53">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT7_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac172f6e129294a359087a323ca008651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac172f6e129294a359087a323ca008651">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT8_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6cf9a6c6c149f3ce7801d7a08c1306a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6cf9a6c6c149f3ce7801d7a08c1306a">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT9_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT9_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7461999e3c58ccf07a9fb8caef0ff63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7461999e3c58ccf07a9fb8caef0ff63">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_FREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_FREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65419c2af7dd56bb1ca0cc1f55eaef0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65419c2af7dd56bb1ca0cc1f55eaef0c">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_POSTDIV_CLKIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_POSTDIV_CLKIN_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6931c1be7f46ad7ea118c44e543f712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6931c1be7f46ad7ea118c44e543f712">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT5_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2917a5bd6252e1256c012d67636ccd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2917a5bd6252e1256c012d67636ccd5a">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT6_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d71087a895f948fe1c851c2616b1497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d71087a895f948fe1c851c2616b1497">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT7_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0bfcefd731022ccda74a459124e37c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bfcefd731022ccda74a459124e37c6f">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT8_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53897d357353398fdc535b41930d511a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53897d357353398fdc535b41930d511a">&#9670;&nbsp;</a></span>TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT9_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT9_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadbc5a82e5c4ebe6bf1411d920c87e62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc5a82e5c4ebe6bf1411d920c87e62d">&#9670;&nbsp;</a></span>TISCI_DEV_PSRAMECC0_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PSRAMECC0_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a6dd612068e02325abc8d1a98d701bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6dd612068e02325abc8d1a98d701bc">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS0_CORE0_CPU_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS0_CORE0_CPU_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec9817ad97e4f661cec532153407f566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9817ad97e4f661cec532153407f566">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39258cc2d5939e53016e9651b76ef95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39258cc2d5939e53016e9651b76ef95f">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS0_CORE1_CPU_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS0_CORE1_CPU_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d8ab0b9bb4b2b96e185075b21f5a23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d8ab0b9bb4b2b96e185075b21f5a23f">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga626d80e522e69b1723862671ace63ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga626d80e522e69b1723862671ace63ad1">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS1_CORE0_CPU_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS1_CORE0_CPU_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97be7495d89976290894eb494e4ef6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97be7495d89976290894eb494e4ef6ea">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS1_CORE0_INTERFACE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS1_CORE0_INTERFACE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f91792e189dc8cefe18ff6e8fec3aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f91792e189dc8cefe18ff6e8fec3aef">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS1_CORE1_CPU_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS1_CORE1_CPU_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25f3e09a121f93cd786ecc7d80490663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25f3e09a121f93cd786ecc7d80490663">&#9670;&nbsp;</a></span>TISCI_DEV_R5FSS1_CORE1_INTERFACE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_R5FSS1_CORE1_INTERFACE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf73b7d793e8283584f639b9ebe683802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf73b7d793e8283584f639b9ebe683802">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21060aa8b1b205ce48d8b483e13cbaab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21060aa8b1b205ce48d8b483e13cbaab">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae64e42f95ecbbd1359bf869853eb071e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae64e42f95ecbbd1359bf869853eb071e">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34e925a52ba20338b34135d8e1b1653e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e925a52ba20338b34135d8e1b1653e">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b8642c6c8e73d238417e8643bb60826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8642c6c8e73d238417e8643bb60826">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e8b1e68f04953f99a092da97e113800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8b1e68f04953f99a092da97e113800">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98b5889e37c31126dc3ada9108520744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b5889e37c31126dc3ada9108520744">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6cf5f2781d3fbf9e7dd8aee51998c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6cf5f2781d3fbf9e7dd8aee51998c45">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0edaf62e70f5dc7edb6300c4edec86a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0edaf62e70f5dc7edb6300c4edec86a1">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6e1a8bc74658bce1c3d1184fdc7550d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6e1a8bc74658bce1c3d1184fdc7550d">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga669403f1980c8fb86e5a4e33ce2baadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga669403f1980c8fb86e5a4e33ce2baadb">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae872557c78e8eec88e59794a039eead5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae872557c78e8eec88e59794a039eead5">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab8bd86c1d1b059515b85e08154ab601c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8bd86c1d1b059515b85e08154ab601c">&#9670;&nbsp;</a></span>TISCI_DEV_RTI8_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI8_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59ed56ea5363c5fbf40f703046f030f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ed56ea5363c5fbf40f703046f030f5">&#9670;&nbsp;</a></span>TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2247953e69a6ed440e598ff7ba5ed4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2247953e69a6ed440e598ff7ba5ed4f1">&#9670;&nbsp;</a></span>TISCI_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34ec31ccf12d26ccf15ecc8b8b233125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ec31ccf12d26ccf15ecc8b8b233125">&#9670;&nbsp;</a></span>TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga93bd9ff4b28051b3308530fe75dda256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93bd9ff4b28051b3308530fe75dda256">&#9670;&nbsp;</a></span>TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac78329009bc9dacd1774c51193201351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac78329009bc9dacd1774c51193201351">&#9670;&nbsp;</a></span>TISCI_DEV_RTI8_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI8_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5361be7d78bafe8b63c365ee8af0a056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5361be7d78bafe8b63c365ee8af0a056">&#9670;&nbsp;</a></span>TISCI_DEV_RTI9_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI9_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff0e3f67a725631c1d68f03cd38f7da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff0e3f67a725631c1d68f03cd38f7da6">&#9670;&nbsp;</a></span>TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga746a746b3ef7542de486cbb06d3d3ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746a746b3ef7542de486cbb06d3d3ee3">&#9670;&nbsp;</a></span>TISCI_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e407a80d549928e2060170d56f0a1a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e407a80d549928e2060170d56f0a1a8">&#9670;&nbsp;</a></span>TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99eecdd4a30763494c984f457e760faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99eecdd4a30763494c984f457e760faf">&#9670;&nbsp;</a></span>TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec0f49a8d0fff0601e6fa1356f110ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0f49a8d0fff0601e6fa1356f110ae7">&#9670;&nbsp;</a></span>TISCI_DEV_RTI9_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI9_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78ef9cfb43ad19f8b31f0038dc4f6e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78ef9cfb43ad19f8b31f0038dc4f6e35">&#9670;&nbsp;</a></span>TISCI_DEV_RTI10_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI10_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga10b44c8c088ec103b4c66dded60a09bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10b44c8c088ec103b4c66dded60a09bd">&#9670;&nbsp;</a></span>TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5de7e486939beb3ef76f179a5458a0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de7e486939beb3ef76f179a5458a0c4">&#9670;&nbsp;</a></span>TISCI_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad809790b3cac784e9ba0175bab809cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad809790b3cac784e9ba0175bab809cac">&#9670;&nbsp;</a></span>TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga527ef67fbc59be209d59525010799151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527ef67fbc59be209d59525010799151">&#9670;&nbsp;</a></span>TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ecc530f8fdf95413690706b342348ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ecc530f8fdf95413690706b342348ff">&#9670;&nbsp;</a></span>TISCI_DEV_RTI10_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI10_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2">&#9670;&nbsp;</a></span>TISCI_DEV_RTI11_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI11_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9d7ff6dbc8590043f37717449ec4cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d7ff6dbc8590043f37717449ec4cb0">&#9670;&nbsp;</a></span>TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9bb57e33cb66b5ea0448f4123981380c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bb57e33cb66b5ea0448f4123981380c">&#9670;&nbsp;</a></span>TISCI_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3d911943d258cd78194de1998d17d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d911943d258cd78194de1998d17d5c">&#9670;&nbsp;</a></span>TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd80d31df057a6d7853fa3904e3e4b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd80d31df057a6d7853fa3904e3e4b66">&#9670;&nbsp;</a></span>TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78afce4cb6f87c708873bf27958e3877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78afce4cb6f87c708873bf27958e3877">&#9670;&nbsp;</a></span>TISCI_DEV_RTI11_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI11_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59ff9a3d1babf9b017bf82cdf739ea73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ff9a3d1babf9b017bf82cdf739ea73">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f0cd111f4f3c573fb623d40a978340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f0cd111f4f3c573fb623d40a978340e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfe253a36992047da25fa5e7c7b7d99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfe253a36992047da25fa5e7c7b7d99b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65c45d47c6b83bac4febc9c2cdf6871e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c45d47c6b83bac4febc9c2cdf6871e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa7d6cb2a87d9cee666b2e5fba7f44a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa7d6cb2a87d9cee666b2e5fba7f44a1">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f5376b8dc611c11bd9ab248a685bb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5376b8dc611c11bd9ab248a685bb9d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf766d1f2f3bedcb862470379e529fca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf766d1f2f3bedcb862470379e529fca2">&#9670;&nbsp;</a></span>TISCI_DEV_SA2_UL0_PKA_IN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SA2_UL0_PKA_IN_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf0e4cfd7af8108de6d6bd361b934b708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e4cfd7af8108de6d6bd361b934b708">&#9670;&nbsp;</a></span>TISCI_DEV_SA2_UL0_X1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SA2_UL0_X1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1bdbe3a8ce1691985be721872df776ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bdbe3a8ce1691985be721872df776ad">&#9670;&nbsp;</a></span>TISCI_DEV_SA2_UL0_X2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SA2_UL0_X2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad092089abc8f263de98b629934eb91a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad092089abc8f263de98b629934eb91a3">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga999987aec04294e1b6b8f2af89730602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga999987aec04294e1b6b8f2af89730602">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabada43ab91f6a55b79e5ea3c1e5a4033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabada43ab91f6a55b79e5ea3c1e5a4033">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe9290b3c163da25c21a57e4351146f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9290b3c163da25c21a57e4351146f5">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_PLL_CTRL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_PLL_CTRL_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf493d3abe68e9fe240d4a8d5d6d9095f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf493d3abe68e9fe240d4a8d5d6d9095f">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3e52d33698e5d14831dc4faafb49610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e52d33698e5d14831dc4faafb49610">&#9670;&nbsp;</a></span>TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5637438709cc9ea5641e2caee971b0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5637438709cc9ea5641e2caee971b0c8">&#9670;&nbsp;</a></span>TISCI_DEV_DDR16SS0_PLL_CTRL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDR16SS0_PLL_CTRL_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b6295d45f982f5364a68364b6e5f553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b6295d45f982f5364a68364b6e5f553">&#9670;&nbsp;</a></span>TISCI_DEV_PSC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PSC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga868207986f6ada78671570f21352145c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868207986f6ada78671570f21352145c">&#9670;&nbsp;</a></span>TISCI_DEV_PSC0_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PSC0_SLOW_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21315ba7d5472efdff6789e9c8402dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21315ba7d5472efdff6789e9c8402dd6">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_PSC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_PSC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga688fadfd595eab483b8cbd7e41311cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga688fadfd595eab483b8cbd7e41311cef">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_PSC0_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_PSC0_SLOW_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13bc478eee1d2e4c708e4420908b1413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13bc478eee1d2e4c708e4420908b1413">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadac2540fe4c1a3ef52ca8ab8d04532d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac2540fe4c1a3ef52ca8ab8d04532d4">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf524edc2f1425d63047be0865f845d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf524edc2f1425d63047be0865f845d5">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacfa2949c8367bed6abdc3d36b1e1325d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa2949c8367bed6abdc3d36b1e1325d">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58fb48a66f05d849e7b99300fb60e659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58fb48a66f05d849e7b99300fb60e659">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4284c4921bd458313d8bc3c3968e7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4284c4921bd458313d8bc3c3968e7be">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6e0b64b14d0dda83042ed13dcd3706a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e0b64b14d0dda83042ed13dcd3706a">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3069526f442f576553aed1d6afe56453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3069526f442f576553aed1d6afe56453">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3f350e6454a126b252e76f6080122ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f350e6454a126b252e76f6080122ff">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga177c770d211dd9a5b562142ea74b2e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga177c770d211dd9a5b562142ea74b2e74">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafac986a92c4f421c337de3a5581ad339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac986a92c4f421c337de3a5581ad339">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa407ec170c7e82b37bb9e46b25da0db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa407ec170c7e82b37bb9e46b25da0db9">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f6b1b47efd612873029358d5df0d483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f6b1b47efd612873029358d5df0d483">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaedb34b83b13788ec07360b55a3cb5e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb34b83b13788ec07360b55a3cb5e0c">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6650a11579b3b2d36cfec4cbe498865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6650a11579b3b2d36cfec4cbe498865">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ae7242deffe9a365cba1052d98ca117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae7242deffe9a365cba1052d98ca117">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27eb14bf5e6f7a5d022048eb3cf1cafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27eb14bf5e6f7a5d022048eb3cf1cafc">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga559e57729c80538fa687b7c0775da0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga559e57729c80538fa687b7c0775da0b8">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga629337f443bbc31bcd74344d5ca5f7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga629337f443bbc31bcd74344d5ca5f7fb">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI3_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI3_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6475b4a0812c75061ff6e0c8f0407eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6475b4a0812c75061ff6e0c8f0407eb9">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI3_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga780b8695a5d063b8ace431ac593288e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga780b8695a5d063b8ace431ac593288e0">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga241b4f1b169a511b45ec5613308ca2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga241b4f1b169a511b45ec5613308ca2f4">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22bb6b2523656542ba790034fa875b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bb6b2523656542ba790034fa875b16">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI3_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI3_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c058e3a98ac1e7ac4c796bd8caf12e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c058e3a98ac1e7ac4c796bd8caf12e7">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa21b9f064a6449330158a8bbfd6bf221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa21b9f064a6449330158a8bbfd6bf221">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI4_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI4_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab09c0bc42c9a369f96784db14fc16ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09c0bc42c9a369f96784db14fc16ada">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI4_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae61350021b7195207bb277afb3164583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61350021b7195207bb277afb3164583">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc1e1b4489b5537fcf935092eb8ee018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc1e1b4489b5537fcf935092eb8ee018">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac01d6335ec788b9bdaf0ba45c58f5636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01d6335ec788b9bdaf0ba45c58f5636">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI4_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI4_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga717cc7db98d512d3faf8247240a83132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717cc7db98d512d3faf8247240a83132">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga95da21f9d8ab9b27d012e5438fe55b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95da21f9d8ab9b27d012e5438fe55b7b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaad047e2eaa5a5c5b6e4a25dbc3f2a59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8959e0b55d7a510db0688050154fe739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8959e0b55d7a510db0688050154fe739">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2c32d7b2d7881b9764e853dbfa0a41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c32d7b2d7881b9764e853dbfa0a41b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0578f8bdbda43ec4d857a5cde819829a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0578f8bdbda43ec4d857a5cde819829a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f8fb1a41ec762b17175bc0800287659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f8fb1a41ec762b17175bc0800287659">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3268503359aa53a943cd40139e412b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3268503359aa53a943cd40139e412b38">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa5293fa16e60c3fe36597338fc4bb39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5293fa16e60c3fe36597338fc4bb39a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae85a11cd7599c803fa3fd59a5a695746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae85a11cd7599c803fa3fd59a5a695746">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga630cae520fdddec10841d7a914e9203d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga630cae520fdddec10841d7a914e9203d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8bd3a6e71fd7f004643ff26a41cdacc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd3a6e71fd7f004643ff26a41cdacc4">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c50663ab6f719b29120f3e614e60461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c50663ab6f719b29120f3e614e60461">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga66a659caf63111b8fb06ba70907f7626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a659caf63111b8fb06ba70907f7626">&#9670;&nbsp;</a></span>TISCI_DEV_SPINLOCK0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SPINLOCK0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59f356160dcfd749cfe31eca24cfd207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f356160dcfd749cfe31eca24cfd207">&#9670;&nbsp;</a></span>TISCI_DEV_TIMERMGR0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMERMGR0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c1eb273b5d67729c130c674742ac37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c1eb273b5d67729c130c674742ac37f">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga139b159e05e8a3a0bcf8f8b8c718975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga139b159e05e8a3a0bcf8f8b8c718975f">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cb66f830e87323c754361f6a424b2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb66f830e87323c754361f6a424b2be">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab46f0c27d8e854b0608211dc76ab41d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46f0c27d8e854b0608211dc76ab41d3">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e33f70b8b53267e0eefbed199a3ef72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e33f70b8b53267e0eefbed199a3ef72">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9a2955468a37d6e1336eddb925d5b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a2955468a37d6e1336eddb925d5b28">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7450669633f97d3162ede9b5dfc4a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7450669633f97d3162ede9b5dfc4a88">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd3681c5f6bf2e3d1616016d893c0fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3681c5f6bf2e3d1616016d893c0fc1">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga135f846f1d1e1fa1fe4bd98592faec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135f846f1d1e1fa1fe4bd98592faec7a">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab32ff700fc520bc02a7bfd0ea696ab41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32ff700fc520bc02a7bfd0ea696ab41">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabcc103ac06d9652c875eee902951ca1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc103ac06d9652c875eee902951ca1a">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae5cd3543b1dd76c6d9ea640cad3be498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cd3543b1dd76c6d9ea640cad3be498">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf550c20a2ac28fa571ac5c3d92632170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf550c20a2ac28fa571ac5c3d92632170">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f28c1638bbc90757c7d3c1fbf023bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f28c1638bbc90757c7d3c1fbf023bbf">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0319271900b3771b7a60d56007a2103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0319271900b3771b7a60d56007a2103">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0016fe9c4dd9dad3bd06c76021449d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0016fe9c4dd9dad3bd06c76021449d3c">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6096c8182ded5681eae7bb509193d291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6096c8182ded5681eae7bb509193d291">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa301a338a148e5d678ed231a17f0be0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa301a338a148e5d678ed231a17f0be0a">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea875bd2e6e014694bc54ef8685d545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea875bd2e6e014694bc54ef8685d545">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65c4fc436b6b29ea90cc209ff41a7fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c4fc436b6b29ea90cc209ff41a7fbd">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga315bec82ddae0af1c76928933935e974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315bec82ddae0af1c76928933935e974">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e8f2597f3f6ff982cf2212568c8c44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e8f2597f3f6ff982cf2212568c8c44c">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecbb9ddcfdde5478d39eac052b8be5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecbb9ddcfdde5478d39eac052b8be5c3">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae628d7c3c3fcc7497bd7e47b1531c105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae628d7c3c3fcc7497bd7e47b1531c105">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee54a2fb61af06fcde242d6d2b42e393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee54a2fb61af06fcde242d6d2b42e393">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c0706e6b483e2aaac41cda1ab0a1d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0706e6b483e2aaac41cda1ab0a1d08">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga305bcbbe0a95b5c5dcb501eaa7012645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305bcbbe0a95b5c5dcb501eaa7012645">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ba455bdfd99c551427d2f6467ebfbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba455bdfd99c551427d2f6467ebfbc8">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb53e451ebc51497f5e7479a5aa95e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb53e451ebc51497f5e7479a5aa95e0a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_UART0_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_UART0_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f2d0074772a2e2309f22c33b3ea6a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2d0074772a2e2309f22c33b3ea6a83">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_UART0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_UART0_VBUSP_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2a2555ab35e58ac4dc822da9e14f781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a2555ab35e58ac4dc822da9e14f781">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_UART1_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_UART1_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga419a5e72e3ddf86aca66e3b90985eec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga419a5e72e3ddf86aca66e3b90985eec5">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_UART1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_UART1_VBUSP_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga812964e74c6a8f3597706f4fd08f6c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga812964e74c6a8f3597706f4fd08f6c01">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_ACLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_ACLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f8f43708502f648fdda7d2fa0888cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8f43708502f648fdda7d2fa0888cad">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_CLK_LPM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_CLK_LPM_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga961011757504987c85ca9bb44489da71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961011757504987c85ca9bb44489da71">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa01e331d689d1579021aa6ed3cfd1b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa01e331d689d1579021aa6ed3cfd1b20">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PIPE_REFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PIPE_REFCLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0df5637ffcb2f8eb9f387070f537a09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df5637ffcb2f8eb9f387070f537a09a">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PIPE_RXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PIPE_RXCLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd2283db08755212b0aecf39f8322a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2283db08755212b0aecf39f8322a84">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PIPE_RXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PIPE_RXFCLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga954c51191d8a6b3a1c67cc8463f8ccdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga954c51191d8a6b3a1c67cc8463f8ccdd">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PIPE_TXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PIPE_TXFCLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b0657e1624df3e0c4de8ec6fd4ccd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0657e1624df3e0c4de8ec6fd4ccd38">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PIPE_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PIPE_TXMCLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc618869858dd83e4a4074f7d5ad30d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc618869858dd83e4a4074f7d5ad30d2">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_APB_PCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga831904d774de0055e6af177a9a5f6315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831904d774de0055e6af177a9a5f6315">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_REFCLOCK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffa08378f74efe691c06e8098ff6db73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa08378f74efe691c06e8098ff6db73">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb7a2d57bef0eb0134f537808ced389e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7a2d57bef0eb0134f537808ced389e">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c634bb9fb8c08aa7e3b68526b47b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c634bb9fb8c08aa7e3b68526b47b770">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_PIPE_TXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_PIPE_TXCLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea091ec933831b51b5c28009a0a34f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea091ec933831b51b5c28009a0a34f97">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga85f4e5e67ad89223b1c3eefe70646cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85f4e5e67ad89223b1c3eefe70646cfa">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_CORE_REF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga039c9d2a57d845bc195fc15f06cf9ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga039c9d2a57d845bc195fc15f06cf9ae6">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga64a75e359778bcc7d84812380d0ff585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a75e359778bcc7d84812380d0ff585">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga72faff385b962de9b1c595631b17e58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72faff385b962de9b1c595631b17e58c">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5703b645d5a942ffd8dd1a382e61b781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5703b645d5a942ffd8dd1a382e61b781">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb63efe2926d92b7bf2eb8cd41ea952a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb63efe2926d92b7bf2eb8cd41ea952a">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP1_LN0_TXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXCLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa8ccad87a376b8bce19a406d90493349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ccad87a376b8bce19a406d90493349">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP2_LN0_TXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXCLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga90d279ac5b4c64e8dfd3371ac4129e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d279ac5b4c64e8dfd3371ac4129e7b">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP1_LN0_REFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP1_LN0_REFCLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga765f58332c0fc89a597ec99d3c77807b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga765f58332c0fc89a597ec99d3c77807b">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP1_LN0_RXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP1_LN0_RXCLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf5bcf2045467761c424a597e67a19dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5bcf2045467761c424a597e67a19dd">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP1_LN0_RXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP1_LN0_RXFCLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8edb65af52125ceb549a33de7f56a815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8edb65af52125ceb549a33de7f56a815">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP1_LN0_TXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXFCLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga642a2692e24eaa43ead02830f37d927e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga642a2692e24eaa43ead02830f37d927e">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP1_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXMCLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ab8f2a5df84ade2881a04705e31bae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab8f2a5df84ade2881a04705e31bae5">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP2_LN0_REFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP2_LN0_REFCLK&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cd2bbf0773205286863a5b70c068667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cd2bbf0773205286863a5b70c068667">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP2_LN0_RXCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP2_LN0_RXCLK&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5379418e8778931cfd25f8ba92b25c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5379418e8778931cfd25f8ba92b25c97">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP2_LN0_RXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP2_LN0_RXFCLK&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1f97c8881aac28f8cd244f0ddc66c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f97c8881aac28f8cd244f0ddc66c1d">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP2_LN0_TXFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXFCLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49224252063c9ad6f10628f96c284fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49224252063c9ad6f10628f96c284fad">&#9670;&nbsp;</a></span>TISCI_DEV_SERDES_10G0_IP2_LN0_TXMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXMCLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8dfe2916f9fcb9798f4b672f84d97ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8dfe2916f9fcb9798f4b672f84d97ee">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_TX0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_TX0_CLK_IN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga41b4876f83a2e9214183056f33534f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b4876f83a2e9214183056f33534f09">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_TX1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_TX1_CLK_IN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca18f3f6431c73acb958dfe017097026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca18f3f6431c73acb958dfe017097026">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_CLKLB_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_IN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b8c54c0a845536634923cf9c01c3425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8c54c0a845536634923cf9c01c3425">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_CLK_IN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b849e4b5246e49c44bd219676c606ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b849e4b5246e49c44bd219676c606ab">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8abd0c8bb3e7c611d7be0ff797e28fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8abd0c8bb3e7c611d7be0ff797e28fed">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4528977d5555a6a4db600f4c3032970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4528977d5555a6a4db600f4c3032970">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a4cfddd4eea111bd71484dbd5676212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4cfddd4eea111bd71484dbd5676212">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C0_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C0_SCL_IN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga331ec46b67ec3dee4b315f0e92c88695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331ec46b67ec3dee4b315f0e92c88695">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C1_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C1_SCL_IN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cab3e17295588769fda1e2514acfbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cab3e17295588769fda1e2514acfbdd">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C2_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C2_SCL_IN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac792028cb8f51636ba91c7fb356998fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac792028cb8f51636ba91c7fb356998fe">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C3_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C3_SCL_IN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa5600889de5bcc875b2f43122babf46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5600889de5bcc875b2f43122babf46c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6768f8a882b7e393701cf7b11751a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6768f8a882b7e393701cf7b11751a10">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd1af5ddb6d999e977bb6a41b8f25b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1af5ddb6d999e977bb6a41b8f25b0f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_OBSCLK0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3413bf5297841c51279f803ec64d4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3413bf5297841c51279f803ec64d4dd">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40f06c6974c2fab5928f337ba054d6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f06c6974c2fab5928f337ba054d6f6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2c7d663ed531988eae944b6972922e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c7d663ed531988eae944b6972922e9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga733d8c8269ba30558fa3e1c65ab5686b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733d8c8269ba30558fa3e1c65ab5686b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ead3abbf3f5be2d37b632c2f2d14887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ead3abbf3f5be2d37b632c2f2d14887">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d97f4e5bd7e3f5950003d91c4f0535e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d97f4e5bd7e3f5950003d91c4f0535e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga882f07264663db5b344aae290d3d8dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga882f07264663db5b344aae290d3d8dab">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5dadc50807f45f336e149470d0573697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dadc50807f45f336e149470d0573697">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba696cace2de5331b722c8c0b17cfe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba696cace2de5331b722c8c0b17cfe47">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8de64f9b3cc828c7f1bcd4c0ad185831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de64f9b3cc828c7f1bcd4c0ad185831">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC1_CLK_IN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga24bef5dffb879c1b95a3216866cd2a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24bef5dffb879c1b95a3216866cd2a3d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7522875e5d5156b864d37c685c05caf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7522875e5d5156b864d37c685c05caf6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cdf68d4e28fa3d29e5afe4193dfe726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdf68d4e28fa3d29e5afe4193dfe726">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac67c9cab3b223399bb7fcdc6f97bd2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67c9cab3b223399bb7fcdc6f97bd2f8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9d7c5ddd5f24a889195fe386487c543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d7c5ddd5f24a889195fe386487c543">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e4ca5ac14660fc86d1b4f551a8ddf4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4ca5ac14660fc86d1b4f551a8ddf4d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9507b3cc419617dfaec7cd509488e339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9507b3cc419617dfaec7cd509488e339">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga857bb9ea4b8df8951ead8c6c6b797812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga857bb9ea4b8df8951ead8c6c6b797812">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga66a125d585883d0b08ea243d19e74079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a125d585883d0b08ea243d19e74079">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a30f611509a0c387cb1ecd183d658a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a30f611509a0c387cb1ecd183d658a0">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad99a28d7f3403f091295d2ec276b9492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99a28d7f3403f091295d2ec276b9492">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK&#160;&#160;&#160;34</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8259f596c95fad901d91ba73e4bc73b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8259f596c95fad901d91ba73e4bc73b5">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26ca9deb4a0ab0769e93690e1a896f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ca9deb4a0ab0769e93690e1a896f6d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab49a8b0f79ff1f2cf28a805657cc55e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab49a8b0f79ff1f2cf28a805657cc55e9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga800ab4842340a7dab30bb824f1f32b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga800ab4842340a7dab30bb824f1f32b5c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga352fab942983f0c3fa92683f99687ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352fab942983f0c3fa92683f99687ddc">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga431da05d2893ebcc6587cb7aa0c10f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga431da05d2893ebcc6587cb7aa0c10f4f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab796edd2a5f2f30e42be1ce7cecf9681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab796edd2a5f2f30e42be1ce7cecf9681">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN&#160;&#160;&#160;41</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebbc642cdfee82670c60f7c6561ca364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebbc642cdfee82670c60f7c6561ca364">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_MDIO0_MDC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_MDIO0_MDC_IN&#160;&#160;&#160;42</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7432a7e3d4e80bde529c37bef2ca788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7432a7e3d4e80bde529c37bef2ca788">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_IN&#160;&#160;&#160;43</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0fac7646a1df2b72d2390ed1bd5cff1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fac7646a1df2b72d2390ed1bd5cff1f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_IN&#160;&#160;&#160;44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga874da6d54f65c36b64fb051d52a4444d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga874da6d54f65c36b64fb051d52a4444d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_MDIO0_MDC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_MDIO0_MDC_IN&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fbf6cb097302e3dc041ba18ce562859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fbf6cb097302e3dc041ba18ce562859">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_IN&#160;&#160;&#160;46</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadf385943d75a5641d30fd0f6131d9505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf385943d75a5641d30fd0f6131d9505">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_IN&#160;&#160;&#160;47</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf820bf002cb1d66a5b903e7945509f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf820bf002cb1d66a5b903e7945509f3e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII1_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII1_TXC_IN&#160;&#160;&#160;48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga476162217cdc09cee0bab8dba22adda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476162217cdc09cee0bab8dba22adda5">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII2_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII2_TXC_IN&#160;&#160;&#160;49</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca1ef5d27a9b94289b9ea531f876244d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1ef5d27a9b94289b9ea531f876244d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI0_CLK_IN&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5653a0b25e4913af1bc8f3e41d4f4e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5653a0b25e4913af1bc8f3e41d4f4e9e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI1_CLK_IN&#160;&#160;&#160;51</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI2_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI2_CLK_IN&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga498e9ed36c32e867e8aae99f627a22bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga498e9ed36c32e867e8aae99f627a22bf">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI3_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI3_CLK_IN&#160;&#160;&#160;53</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga231fc4d49b56986d5aecd04f365d6a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga231fc4d49b56986d5aecd04f365d6a32">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI4_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI4_CLK_IN&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga399780a268a683e8b58859bfd9823b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399780a268a683e8b58859bfd9823b93">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SYSCLKOUT0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6b19ebe7036d8055a9db630c51a0705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b19ebe7036d8055a9db630c51a0705">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO0_IN&#160;&#160;&#160;56</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0536365248c5852b09909bcccfdd4087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0536365248c5852b09909bcccfdd4087">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO10_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO10_IN&#160;&#160;&#160;57</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bf17bb8d07aa3636b3e90b374f7240a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf17bb8d07aa3636b3e90b374f7240a">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO11_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO11_IN&#160;&#160;&#160;58</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3cf353a0229d54a4cd438b0471e5c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3cf353a0229d54a4cd438b0471e5c0f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO1_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO1_IN&#160;&#160;&#160;59</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga932304e65ce916f61fdfc4f7462be4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932304e65ce916f61fdfc4f7462be4b2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO2_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO2_IN&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1882ccf589b2f8ddac93ba8bc50139f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1882ccf589b2f8ddac93ba8bc50139f8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO3_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO3_IN&#160;&#160;&#160;61</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6ff79169781edf6c2e285bfadfcb32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ff79169781edf6c2e285bfadfcb32e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO4_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO4_IN&#160;&#160;&#160;62</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadf1132e3a9a31c30f12ea4eff409f8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf1132e3a9a31c30f12ea4eff409f8d2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO5_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO5_IN&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac48a45268629788bc7c12fa848d70f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac48a45268629788bc7c12fa848d70f6d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO6_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO6_IN&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed2b695a904f26eec7fcb60589b0583c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2b695a904f26eec7fcb60589b0583c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO7_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO7_IN&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga326e0983b6398a3a2cf774a27382f9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326e0983b6398a3a2cf774a27382f9fc">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO8_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO8_IN&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0a9209b8d7beaaa6b0ceb8e8d230887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0a9209b8d7beaaa6b0ceb8e8d230887">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO9_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO9_IN&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadae2c4cc9f95085ff0776f8cbd1fe52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae2c4cc9f95085ff0776f8cbd1fe52e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac040afeb9a6452bbebca78314017bab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac040afeb9a6452bbebca78314017bab8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;69</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabffbc2c392bb56168704a3de5ad73057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffbc2c392bb56168704a3de5ad73057">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf2a03a38469744531b1f874d917c536d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a03a38469744531b1f874d917c536d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_RX0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_RX0_CLK_OUT&#160;&#160;&#160;71</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae38106a6c882731a81a260c813a56e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38106a6c882731a81a260c813a56e28">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_RX1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_RX1_CLK_OUT&#160;&#160;&#160;72</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42efa9a512f9f4de59bf4056741f0aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42efa9a512f9f4de59bf4056741f0aed">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_RX2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_RX2_CLK_OUT&#160;&#160;&#160;73</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga690bfde5eb0e3bc2ac2b8d39bf21fee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga690bfde5eb0e3bc2ac2b8d39bf21fee0">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_RX3_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_RX3_CLK_OUT&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40a92e95ab578ce04a30e1e6653dc0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a92e95ab578ce04a30e1e6653dc0dd">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_RX4_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_RX4_CLK_OUT&#160;&#160;&#160;75</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ec30cf0765d82b1e862a86fd734c61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec30cf0765d82b1e862a86fd734c61e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_FSI_RX5_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_FSI_RX5_CLK_OUT&#160;&#160;&#160;76</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga69ad3d090f142dafba910fece2963f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69ad3d090f142dafba910fece2963f61">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT&#160;&#160;&#160;77</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8cbdcb7871956bc3a7e0b3e64c036216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cbdcb7871956bc3a7e0b3e64c036216">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C0_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C0_SCL_OUT&#160;&#160;&#160;78</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9534687b016ddef68053275c955b2001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9534687b016ddef68053275c955b2001">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C1_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C1_SCL_OUT&#160;&#160;&#160;79</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7dcd1077a252700a00a826eb511c7e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dcd1077a252700a00a826eb511c7e3e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C2_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C2_SCL_OUT&#160;&#160;&#160;80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3724cd81561e4bd697f6bbc8b5b48671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3724cd81561e4bd697f6bbc8b5b48671">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C3_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C3_SCL_OUT&#160;&#160;&#160;81</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad11b8cff4479a8e2cee0a5e4d3a0e3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad11b8cff4479a8e2cee0a5e4d3a0e3c1">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_LED_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_LED_CLK_OUT&#160;&#160;&#160;82</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ae5958cf39368dbe9629ab6bcbf1757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae5958cf39368dbe9629ab6bcbf1757">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;83</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4fa2ea4345ea0ffd36be1eef364ac2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fa2ea4345ea0ffd36be1eef364ac2b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT&#160;&#160;&#160;84</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa467d7fd94c88496def0da76aafce7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa467d7fd94c88496def0da76aafce7b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT&#160;&#160;&#160;85</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e8313d7c6cd350ad1ad82e8eb82cd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8313d7c6cd350ad1ad82e8eb82cd88">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT&#160;&#160;&#160;86</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa35fb7ed1e3a2180532a2ffbbab1114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35fb7ed1e3a2180532a2ffbbab1114c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT&#160;&#160;&#160;87</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa3ab375c803a6ab14a909be4232ecf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3ab375c803a6ab14a909be4232ecf9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC1_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT&#160;&#160;&#160;88</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OSPI0_DQS_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OSPI0_DQS_OUT&#160;&#160;&#160;89</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2980fffcf3c63ea655f3e0e592b6d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2980fffcf3c63ea655f3e0e592b6d01">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab23867b35f3df4f8cf0b7820a94ae365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab23867b35f3df4f8cf0b7820a94ae365">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_RGMII1_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_RGMII1_RXC_OUT&#160;&#160;&#160;91</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga460a2525b05a5acccf0a3ff157d10465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga460a2525b05a5acccf0a3ff157d10465">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_OUT&#160;&#160;&#160;92</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga182f21645f59abe319427f4e784a3a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182f21645f59abe319427f4e784a3a64">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_RGMII2_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_RGMII2_RXC_OUT&#160;&#160;&#160;93</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac295c2d973dc28e3eb2e9bd6098301aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac295c2d973dc28e3eb2e9bd6098301aa">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_OUT&#160;&#160;&#160;94</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20a81b76bf558e736981db1ee5b31e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a81b76bf558e736981db1ee5b31e6b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_RGMII1_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_RGMII1_RXC_OUT&#160;&#160;&#160;95</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0f197309d678ea7b383936906fd9950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f197309d678ea7b383936906fd9950">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_OUT&#160;&#160;&#160;96</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb09c667857231831ee822da08853532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb09c667857231831ee822da08853532">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_RGMII2_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_RGMII2_RXC_OUT&#160;&#160;&#160;97</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaedfd633fb301c18b0a52c3e77b83c569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedfd633fb301c18b0a52c3e77b83c569">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_OUT&#160;&#160;&#160;98</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII1_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT&#160;&#160;&#160;99</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84ca9934a96c675db75e350a0b690216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84ca9934a96c675db75e350a0b690216">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII1_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII1_TXC_OUT&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06830588c9adb446188ad2dd2bae5227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06830588c9adb446188ad2dd2bae5227">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII2_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT&#160;&#160;&#160;101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8775cde31e588ff73a7734bcf19e72a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8775cde31e588ff73a7734bcf19e72a6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII2_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII2_TXC_OUT&#160;&#160;&#160;102</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9b7c7302c89a25536c41c511a7a0fe03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b7c7302c89a25536c41c511a7a0fe03">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RMII_REF_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RMII_REF_CLK_OUT&#160;&#160;&#160;103</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06fe58a8f52377d7e4b4a157d4830efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fe58a8f52377d7e4b4a157d4830efe">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI0_CLK_OUT&#160;&#160;&#160;104</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac67ddd39afe1806f67b49cc968b4d8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67ddd39afe1806f67b49cc968b4d8ff">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI1_CLK_OUT&#160;&#160;&#160;105</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga470f06622bd9a81fcc83b65ebdb76c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470f06622bd9a81fcc83b65ebdb76c1e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI2_CLK_OUT&#160;&#160;&#160;106</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae74255ca7d8c0466cf214a976c40dacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae74255ca7d8c0466cf214a976c40dacb">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI3_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI3_CLK_OUT&#160;&#160;&#160;107</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40653bea67fb0490b74819e1b4ed35d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40653bea67fb0490b74819e1b4ed35d1">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI4_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI4_CLK_OUT&#160;&#160;&#160;108</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade263a150bcf452795b7e121af7abdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade263a150bcf452795b7e121af7abdb3">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TCK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TCK_OUT&#160;&#160;&#160;109</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
