data DESIGN RTG4_CoreRISCV_AXI4_BaseDesign
data HPATH 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign'
data CPATH 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/constraint/io'
data CDIR 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/constraint'
data REGION_DEFCOLOR_EMPTY 2143322112
data REGION_DEFCOLOR_INCLUSIVE 2147442270
data REGION_DEFCOLOR_EXCLUSIVE 2143338688
data REGION_DEFCOLOR_CLOCK 16735838
data ETYPE IO
data FAM RTG4
data DIE PA4RT12000
data PACKAGE cg1657
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data VCCI_1.2_VOLTR MIL
data VCCI_1.5_VOLTR MIL
data VCCI_1.8_VOLTR MIL
data VCCI_2.5_VOLTR MIL
data VCCI_3.3_VOLTR MIL
data FLOW_TYPE NEW
data AFL 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.afl'
data ADL 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.adl'
data LOC 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.loc'
data SEG 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.seg'
data NMAT_PDC 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.nmatinit.pdc'
data SMAT_SEG 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.seg'

data IO_PDC_0 'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/constraint/io/user.pdc'
data TARGET_IOPDC  'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/constraint/io/user.pdc'
data TARGET_FPPDC  'C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/constraint/fp/user.pdc'
data TARGET_DEVICES_FOR_MIGRATION 'PA4RT12000 '
data RESTRICTPROBEPINS 1
data RESTRICTSPIPINS 0
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 
data HIDE_MIGRATION_PINS_MENU        1 
data IO_DEFT_STD LVCMOS25

