{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 09:32:58 2020 " "Info: Processing started: Thu Apr 30 09:32:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off porta_XOR -c porta_XOR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off porta_XOR -c porta_XOR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A S 7.268 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"S\" is 7.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'A'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "porta_XOR.v" "" { Text "C:/Users/Hiago/Desktop/h1.labs/h1.labs/programas-com-verilog/XOR/porta_XOR.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.931 ns) 0.931 ns A~input 2 COMB IOIBUF_X0_Y23_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.931 ns) = 0.931 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 1; COMB Node = 'A~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { A A~input } "NODE_NAME" } } { "porta_XOR.v" "" { Text "C:/Users/Hiago/Desktop/h1.labs/h1.labs/programas-com-verilog/XOR/porta_XOR.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(0.442 ns) 4.610 ns S~0 3 COMB LCCOMB_X1_Y23_N16 1 " "Info: 3: + IC(3.237 ns) + CELL(0.442 ns) = 4.610 ns; Loc. = LCCOMB_X1_Y23_N16; Fanout = 1; COMB Node = 'S~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { A~input S~0 } "NODE_NAME" } } { "porta_XOR.v" "" { Text "C:/Users/Hiago/Desktop/h1.labs/h1.labs/programas-com-verilog/XOR/porta_XOR.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(2.280 ns) 7.268 ns S~output 4 COMB IOOBUF_X0_Y23_N16 1 " "Info: 4: + IC(0.378 ns) + CELL(2.280 ns) = 7.268 ns; Loc. = IOOBUF_X0_Y23_N16; Fanout = 1; COMB Node = 'S~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { S~0 S~output } "NODE_NAME" } } { "porta_XOR.v" "" { Text "C:/Users/Hiago/Desktop/h1.labs/h1.labs/programas-com-verilog/XOR/porta_XOR.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.268 ns S 5 PIN PIN_3 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.268 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { S~output S } "NODE_NAME" } } { "porta_XOR.v" "" { Text "C:/Users/Hiago/Desktop/h1.labs/h1.labs/programas-com-verilog/XOR/porta_XOR.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.653 ns ( 50.26 % ) " "Info: Total cell delay = 3.653 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.615 ns ( 49.74 % ) " "Info: Total interconnect delay = 3.615 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.268 ns" { A A~input S~0 S~output S } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.268 ns" { A {} A~input {} S~0 {} S~output {} S {} } { 0.000ns 0.000ns 3.237ns 0.378ns 0.000ns } { 0.000ns 0.931ns 0.442ns 2.280ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 09:32:58 2020 " "Info: Processing ended: Thu Apr 30 09:32:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
