
SIngleSensing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b940  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800bb10  0800bb10  0001bb10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfb4  0800bfb4  0002049c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfb4  0800bfb4  0001bfb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfbc  0800bfbc  0002049c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfbc  0800bfbc  0001bfbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bfc0  0800bfc0  0001bfc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000049c  20000000  0800bfc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  2000049c  0800c460  0002049c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  0800c460  00020744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002049c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ca2  00000000  00000000  000204cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a6f  00000000  00000000  0003a16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0003cbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f00  00000000  00000000  0003dbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000240e8  00000000  00000000  0003eab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c5f  00000000  00000000  00062b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2ae5  00000000  00000000  000767f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001492dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000533c  00000000  00000000  00149330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000049c 	.word	0x2000049c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800baf8 	.word	0x0800baf8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200004a0 	.word	0x200004a0
 800020c:	0800baf8 	.word	0x0800baf8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <Brett_IR_StartSingle>:
	return bretts_status;
}


int Brett_IR_StartSingle(VL53L0X_DEV Dev, int *distance)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08c      	sub	sp, #48	; 0x30
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
	int bretts_status = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	VL53L0X_RangingMeasurementData_t RangingMeasurementData;

	// start sensing
	Status = VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingMeasurementData);
 8000ef4:	f107 030c 	add.w	r3, r7, #12
 8000ef8:	4619      	mov	r1, r3
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f004 fbe0 	bl	80056c0 <VL53L0X_PerformSingleRangingMeasurement>
 8000f00:	4603      	mov	r3, r0
 8000f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	// if range status isnt 0 then assume max distance
	if (RangingMeasurementData.RangeStatus != 0)
 8000f06:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d004      	beq.n	8000f18 <Brett_IR_StartSingle+0x38>
		*distance = 8100;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	f641 72a4 	movw	r2, #8100	; 0x1fa4
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	e003      	b.n	8000f20 <Brett_IR_StartSingle+0x40>
	else
		*distance = (int)RangingMeasurementData.RangeMilliMeter;
 8000f18:	8abb      	ldrh	r3, [r7, #20]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	601a      	str	r2, [r3, #0]

	// return if error happened
	if (Status != VL53L0X_ERROR_NONE)
 8000f20:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d004      	beq.n	8000f32 <Brett_IR_StartSingle+0x52>
		return bretts_status = -2;
 8000f28:	f06f 0301 	mvn.w	r3, #1
 8000f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f30:	e000      	b.n	8000f34 <Brett_IR_StartSingle+0x54>

	return bretts_status;
 8000f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3730      	adds	r7, #48	; 0x30
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <Brett_IR_InitIrSensor>:

int Brett_IR_InitIrSensor(VL53L0X_DEV Dev, I2C_HandleTypeDef *i2c, int mode, int timingBudget)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
 8000f48:	603b      	str	r3, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	77fb      	strb	r3, [r7, #31]
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;
	int bretts_status = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]

	// default timing budget
	if (timingBudget == -1)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f58:	d112      	bne.n	8000f80 <Brett_IR_InitIrSensor+0x44>
	{
		if (mode == 1)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d103      	bne.n	8000f68 <Brett_IR_InitIrSensor+0x2c>
			timingBudget = 20000;
 8000f60:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000f64:	603b      	str	r3, [r7, #0]
 8000f66:	e00b      	b.n	8000f80 <Brett_IR_InitIrSensor+0x44>
		else if (mode == 2)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d102      	bne.n	8000f74 <Brett_IR_InitIrSensor+0x38>
			timingBudget = 200000;
 8000f6e:	4b33      	ldr	r3, [pc, #204]	; (800103c <Brett_IR_InitIrSensor+0x100>)
 8000f70:	603b      	str	r3, [r7, #0]
 8000f72:	e005      	b.n	8000f80 <Brett_IR_InitIrSensor+0x44>
		else if (mode == 3)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b03      	cmp	r3, #3
 8000f78:	d102      	bne.n	8000f80 <Brett_IR_InitIrSensor+0x44>
			timingBudget = 33000;
 8000f7a:	f248 03e8 	movw	r3, #33000	; 0x80e8
 8000f7e:	603b      	str	r3, [r7, #0]
		}
	}


	// general dev inits
	Dev->comms_type =  1;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2201      	movs	r2, #1
 8000f84:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	Dev->I2cDevAddr = 0x52;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	2252      	movs	r2, #82	; 0x52
 8000f8c:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
	Dev->I2cHandle = i2c;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	Dev->comms_speed_khz = 100;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2264      	movs	r2, #100	; 0x64
 8000f9c:	f8a3 218a 	strh.w	r2, [r3, #394]	; 0x18a

	// base init for all IR devs
	status = VL53L0X_WaitDeviceBooted( Dev );
 8000fa0:	68f8      	ldr	r0, [r7, #12]
 8000fa2:	f003 fb19 	bl	80045d8 <VL53L0X_WaitDeviceBooted>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	77fb      	strb	r3, [r7, #31]
	status = VL53L0X_DataInit( Dev );
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f003 f80a 	bl	8003fc4 <VL53L0X_DataInit>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	77fb      	strb	r3, [r7, #31]
	status = VL53L0X_StaticInit( Dev );
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f003 f98b 	bl	80042d0 <VL53L0X_StaticInit>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	77fb      	strb	r3, [r7, #31]
	status = VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8000fbe:	f107 0211 	add.w	r2, r7, #17
 8000fc2:	f107 0312 	add.w	r3, r7, #18
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	68f8      	ldr	r0, [r7, #12]
 8000fca:	f004 f84b 	bl	8005064 <VL53L0X_PerformRefCalibration>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	77fb      	strb	r3, [r7, #31]
	status = VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8000fd2:	f107 0213 	add.w	r2, r7, #19
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	4619      	mov	r1, r3
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f004 fd5b 	bl	8005a98 <VL53L0X_PerformRefSpadManagement>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	77fb      	strb	r3, [r7, #31]
	status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	68f8      	ldr	r0, [r7, #12]
 8000fea:	f003 fbb9 	bl	8004760 <VL53L0X_SetDeviceMode>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	77fb      	strb	r3, [r7, #31]

	// init based on mode
	if (mode == 1)					// high speed range
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d104      	bne.n	8001002 <Brett_IR_InitIrSensor+0xc6>
		Brett_IR_SetHighSpeed(Dev, timingBudget);
 8000ff8:	6839      	ldr	r1, [r7, #0]
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f000 f820 	bl	8001040 <Brett_IR_SetHighSpeed>
 8001000:	e00e      	b.n	8001020 <Brett_IR_InitIrSensor+0xe4>
	else if (mode == 2)				// high accuracy range
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b02      	cmp	r3, #2
 8001006:	d104      	bne.n	8001012 <Brett_IR_InitIrSensor+0xd6>
		Brett_IR_SetHighAcc(Dev, timingBudget);
 8001008:	6839      	ldr	r1, [r7, #0]
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f000 f84a 	bl	80010a4 <Brett_IR_SetHighAcc>
 8001010:	e006      	b.n	8001020 <Brett_IR_InitIrSensor+0xe4>
	else if (mode == 3)				// long range
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b03      	cmp	r3, #3
 8001016:	d103      	bne.n	8001020 <Brett_IR_InitIrSensor+0xe4>
		Brett_IR_SetLongRange(Dev, timingBudget);
 8001018:	6839      	ldr	r1, [r7, #0]
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f000 f874 	bl	8001108 <Brett_IR_SetLongRange>
	{
		// do nothing 				// default mode
	}

	// one last status check
	if (status != VL53L0X_ERROR_NONE)
 8001020:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d004      	beq.n	8001032 <Brett_IR_InitIrSensor+0xf6>
		return bretts_status = -4;
 8001028:	f06f 0303 	mvn.w	r3, #3
 800102c:	61bb      	str	r3, [r7, #24]
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	e000      	b.n	8001034 <Brett_IR_InitIrSensor+0xf8>

	return bretts_status;
 8001032:	69bb      	ldr	r3, [r7, #24]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3720      	adds	r7, #32
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	00030d40 	.word	0x00030d40

08001040 <Brett_IR_SetHighSpeed>:

VL53L0X_Error Brett_IR_SetHighSpeed(VL53L0X_DEV Dev, int timingBudget)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]

	status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 800104e:	2201      	movs	r2, #1
 8001050:	2100      	movs	r1, #0
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f003 fe00 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 8001058:	4603      	mov	r3, r0
 800105a:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800105c:	2201      	movs	r2, #1
 800105e:	2101      	movs	r1, #1
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f003 fdf9 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.25*65536));
 800106a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800106e:	2101      	movs	r1, #1
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f003 fea1 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 8001076:	4603      	mov	r3, r0
 8001078:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(32*65536));
 800107a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800107e:	2100      	movs	r1, #0
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f003 fe99 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, timingBudget);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	4619      	mov	r1, r3
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f003 fbc4 	bl	800481c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]

	return status;
 8001098:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <Brett_IR_SetHighAcc>:

VL53L0X_Error Brett_IR_SetHighAcc(VL53L0X_DEV Dev, int timingBudget)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	73fb      	strb	r3, [r7, #15]

	status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 80010b2:	2201      	movs	r2, #1
 80010b4:	2100      	movs	r1, #0
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f003 fdce 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 80010bc:	4603      	mov	r3, r0
 80010be:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80010c0:	2201      	movs	r2, #1
 80010c2:	2101      	movs	r1, #1
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f003 fdc7 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 80010ca:	4603      	mov	r3, r0
 80010cc:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckValue(Dev ,VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.25*65536));
 80010ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010d2:	2101      	movs	r1, #1
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f003 fe6f 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 80010da:	4603      	mov	r3, r0
 80010dc:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(18*65536));
 80010de:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80010e2:	2100      	movs	r1, #0
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f003 fe67 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 80010ea:	4603      	mov	r3, r0
 80010ec:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, timingBudget);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f003 fb92 	bl	800481c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80010f8:	4603      	mov	r3, r0
 80010fa:	73fb      	strb	r3, [r7, #15]

	return status;
 80010fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <Brett_IR_SetLongRange>:

VL53L0X_Error Brett_IR_SetLongRange(VL53L0X_DEV Dev, int timingBudget)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8001112:	2300      	movs	r3, #0
 8001114:	73fb      	strb	r3, [r7, #15]

	status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8001116:	2201      	movs	r2, #1
 8001118:	2100      	movs	r1, #0
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f003 fd9c 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 8001120:	4603      	mov	r3, r0
 8001122:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8001124:	2201      	movs	r2, #1
 8001126:	2101      	movs	r1, #1
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f003 fd95 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 800112e:	4603      	mov	r3, r0
 8001130:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8001132:	f641 1299 	movw	r2, #6553	; 0x1999
 8001136:	2101      	movs	r1, #1
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f003 fe3d 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 800113e:	4603      	mov	r3, r0
 8001140:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8001142:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001146:	2100      	movs	r1, #0
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f003 fe35 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 800114e:	4603      	mov	r3, r0
 8001150:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, timingBudget);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f003 fb60 	bl	800481c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800115c:	4603      	mov	r3, r0
 800115e:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8001160:	2212      	movs	r2, #18
 8001162:	2100      	movs	r1, #0
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f003 fb7f 	bl	8004868 <VL53L0X_SetVcselPulsePeriod>
 800116a:	4603      	mov	r3, r0
 800116c:	73fb      	strb	r3, [r7, #15]
	status = VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 800116e:	220e      	movs	r2, #14
 8001170:	2101      	movs	r1, #1
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f003 fb78 	bl	8004868 <VL53L0X_SetVcselPulsePeriod>
 8001178:	4603      	mov	r3, r0
 800117a:	73fb      	strb	r3, [r7, #15]

	return status;
 800117c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8001190:	1d39      	adds	r1, r7, #4
 8001192:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001196:	2201      	movs	r2, #1
 8001198:	4803      	ldr	r0, [pc, #12]	; (80011a8 <__io_putchar+0x20>)
 800119a:	f002 fc36 	bl	8003a0a <HAL_UART_Transmit>
	return ch;
 800119e:	687b      	ldr	r3, [r7, #4]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	200006a8 	.word	0x200006a8

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011b2:	f000 fbb3 	bl	800191c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011b6:	f000 f8a1 	bl	80012fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011ba:	f000 f965 	bl	8001488 <MX_GPIO_Init>
	MX_I2C2_Init();
 80011be:	f000 f90b 	bl	80013d8 <MX_I2C2_Init>
	MX_USART2_UART_Init();
 80011c2:	f000 f937 	bl	8001434 <MX_USART2_UART_Init>


	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80011c6:	2201      	movs	r2, #1
 80011c8:	2180      	movs	r1, #128	; 0x80
 80011ca:	4840      	ldr	r0, [pc, #256]	; (80012cc <main+0x120>)
 80011cc:	f000 feb6 	bl	8001f3c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011d0:	200a      	movs	r0, #10
 80011d2:	f000 fc15 	bl	8001a00 <HAL_Delay>

	brett_status = Brett_IR_InitIrSensor(Dev, &hi2c2, 2, -1);
 80011d6:	4b3e      	ldr	r3, [pc, #248]	; (80012d0 <main+0x124>)
 80011d8:	6818      	ldr	r0, [r3, #0]
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
 80011de:	2202      	movs	r2, #2
 80011e0:	493c      	ldr	r1, [pc, #240]	; (80012d4 <main+0x128>)
 80011e2:	f7ff feab 	bl	8000f3c <Brett_IR_InitIrSensor>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4a3b      	ldr	r2, [pc, #236]	; (80012d8 <main+0x12c>)
 80011ea:	6013      	str	r3, [r2, #0]
	if (brett_status != 0)
 80011ec:	4b3a      	ldr	r3, [pc, #232]	; (80012d8 <main+0x12c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <main+0x54>
		printf("brett status %i\n\r", brett_status);
 80011f4:	4b38      	ldr	r3, [pc, #224]	; (80012d8 <main+0x12c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4619      	mov	r1, r3
 80011fa:	4838      	ldr	r0, [pc, #224]	; (80012dc <main+0x130>)
 80011fc:	f009 f840 	bl	800a280 <iprintf>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	int i = 1;
 8001200:	2301      	movs	r3, #1
 8001202:	60fb      	str	r3, [r7, #12]
	int collect = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
	int lowest = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
	int highest = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	603b      	str	r3, [r7, #0]
	while (1)
	{
		brett_status = Brett_IR_StartSingle(Dev, &distances[0]);
 8001210:	4b2f      	ldr	r3, [pc, #188]	; (80012d0 <main+0x124>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4932      	ldr	r1, [pc, #200]	; (80012e0 <main+0x134>)
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fe62 	bl	8000ee0 <Brett_IR_StartSingle>
 800121c:	4603      	mov	r3, r0
 800121e:	4a2e      	ldr	r2, [pc, #184]	; (80012d8 <main+0x12c>)
 8001220:	6013      	str	r3, [r2, #0]
		if (brett_status != 0)
 8001222:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <main+0x12c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d005      	beq.n	8001236 <main+0x8a>
			printf("brett status %i\n\r", brett_status);
 800122a:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <main+0x12c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4619      	mov	r1, r3
 8001230:	482a      	ldr	r0, [pc, #168]	; (80012dc <main+0x130>)
 8001232:	f009 f825 	bl	800a280 <iprintf>
		printf("sample %i captured.\n\r", i);
 8001236:	68f9      	ldr	r1, [r7, #12]
 8001238:	482a      	ldr	r0, [pc, #168]	; (80012e4 <main+0x138>)
 800123a:	f009 f821 	bl	800a280 <iprintf>
		printf("\n\r");
 800123e:	482a      	ldr	r0, [pc, #168]	; (80012e8 <main+0x13c>)
 8001240:	f009 f81e 	bl	800a280 <iprintf>
		collect += distances[0];
 8001244:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <main+0x134>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	4413      	add	r3, r2
 800124c:	60bb      	str	r3, [r7, #8]
		if (i == 1)
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d103      	bne.n	800125c <main+0xb0>
		{
			lowest = collect;
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	607b      	str	r3, [r7, #4]
			highest = collect;
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	603b      	str	r3, [r7, #0]
		}
		if (distances[0] < lowest)
 800125c:	4b20      	ldr	r3, [pc, #128]	; (80012e0 <main+0x134>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	429a      	cmp	r2, r3
 8001264:	dd02      	ble.n	800126c <main+0xc0>
			lowest = distances[0];
 8001266:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <main+0x134>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	607b      	str	r3, [r7, #4]
		if (distances[0] > highest)
 800126c:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <main+0x134>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	429a      	cmp	r2, r3
 8001274:	da02      	bge.n	800127c <main+0xd0>
			highest = distances[0];
 8001276:	4b1a      	ldr	r3, [pc, #104]	; (80012e0 <main+0x134>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	603b      	str	r3, [r7, #0]
		i++;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	3301      	adds	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]

		// print 100 average
		if (i == 100)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	2b64      	cmp	r3, #100	; 0x64
 8001286:	d1c3      	bne.n	8001210 <main+0x64>
		{
			printf("100 samples at high speed ranging.\n\r");
 8001288:	4818      	ldr	r0, [pc, #96]	; (80012ec <main+0x140>)
 800128a:	f008 fff9 	bl	800a280 <iprintf>
			printf("time budget = default\n\r");
 800128e:	4818      	ldr	r0, [pc, #96]	; (80012f0 <main+0x144>)
 8001290:	f008 fff6 	bl	800a280 <iprintf>
			printf("Averge distance = %imm, Lowest = %imm, Highest = %imm", collect/100, lowest, highest);
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	4a17      	ldr	r2, [pc, #92]	; (80012f4 <main+0x148>)
 8001298:	fb82 1203 	smull	r1, r2, r2, r3
 800129c:	1152      	asrs	r2, r2, #5
 800129e:	17db      	asrs	r3, r3, #31
 80012a0:	1ad1      	subs	r1, r2, r3
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	4814      	ldr	r0, [pc, #80]	; (80012f8 <main+0x14c>)
 80012a8:	f008 ffea 	bl	800a280 <iprintf>
			i = 1;
 80012ac:	2301      	movs	r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
			collect = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60bb      	str	r3, [r7, #8]
			lowest = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
			highest = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	603b      	str	r3, [r7, #0]
			HAL_Delay(10);
 80012bc:	200a      	movs	r0, #10
 80012be:	f000 fb9f 	bl	8001a00 <HAL_Delay>
			HAL_Delay(5000);
 80012c2:	f241 3088 	movw	r0, #5000	; 0x1388
 80012c6:	f000 fb9b 	bl	8001a00 <HAL_Delay>
		brett_status = Brett_IR_StartSingle(Dev, &distances[0]);
 80012ca:	e7a1      	b.n	8001210 <main+0x64>
 80012cc:	40020000 	.word	0x40020000
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000654 	.word	0x20000654
 80012d8:	200004b8 	.word	0x200004b8
 80012dc:	0800bb10 	.word	0x0800bb10
 80012e0:	200006ec 	.word	0x200006ec
 80012e4:	0800bb24 	.word	0x0800bb24
 80012e8:	0800bb3c 	.word	0x0800bb3c
 80012ec:	0800bb40 	.word	0x0800bb40
 80012f0:	0800bb68 	.word	0x0800bb68
 80012f4:	51eb851f 	.word	0x51eb851f
 80012f8:	0800bb80 	.word	0x0800bb80

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b094      	sub	sp, #80	; 0x50
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	2234      	movs	r2, #52	; 0x34
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f008 f942 	bl	8009594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	f107 0308 	add.w	r3, r7, #8
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <SystemClock_Config+0xd4>)
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	4a29      	ldr	r2, [pc, #164]	; (80013d0 <SystemClock_Config+0xd4>)
 800132a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132e:	6413      	str	r3, [r2, #64]	; 0x40
 8001330:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <SystemClock_Config+0xd4>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800133c:	2300      	movs	r3, #0
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	4b24      	ldr	r3, [pc, #144]	; (80013d4 <SystemClock_Config+0xd8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001348:	4a22      	ldr	r2, [pc, #136]	; (80013d4 <SystemClock_Config+0xd8>)
 800134a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <SystemClock_Config+0xd8>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001358:	603b      	str	r3, [r7, #0]
 800135a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800135c:	2302      	movs	r3, #2
 800135e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001360:	2301      	movs	r3, #1
 8001362:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001364:	2310      	movs	r3, #16
 8001366:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001368:	2302      	movs	r3, #2
 800136a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800136c:	2300      	movs	r3, #0
 800136e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001370:	2310      	movs	r3, #16
 8001372:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001374:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001378:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800137a:	2304      	movs	r3, #4
 800137c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800137e:	2302      	movs	r3, #2
 8001380:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001382:	2302      	movs	r3, #2
 8001384:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001386:	f107 031c 	add.w	r3, r7, #28
 800138a:	4618      	mov	r0, r3
 800138c:	f002 f852 	bl	8003434 <HAL_RCC_OscConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001396:	f000 f8b5 	bl	8001504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139a:	230f      	movs	r3, #15
 800139c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800139e:	2302      	movs	r3, #2
 80013a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	2102      	movs	r1, #2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f001 fd70 	bl	8002e9c <HAL_RCC_ClockConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80013c2:	f000 f89f 	bl	8001504 <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3750      	adds	r7, #80	; 0x50
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40007000 	.word	0x40007000

080013d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <MX_I2C2_Init+0x50>)
 80013de:	4a13      	ldr	r2, [pc, #76]	; (800142c <MX_I2C2_Init+0x54>)
 80013e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_I2C2_Init+0x50>)
 80013e4:	4a12      	ldr	r2, [pc, #72]	; (8001430 <MX_I2C2_Init+0x58>)
 80013e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_I2C2_Init+0x50>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <MX_I2C2_Init+0x50>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <MX_I2C2_Init+0x50>)
 80013f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <MX_I2C2_Init+0x50>)
 80013fe:	2200      	movs	r2, #0
 8001400:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <MX_I2C2_Init+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <MX_I2C2_Init+0x50>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <MX_I2C2_Init+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001414:	4804      	ldr	r0, [pc, #16]	; (8001428 <MX_I2C2_Init+0x50>)
 8001416:	f000 fdab 	bl	8001f70 <HAL_I2C_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001420:	f000 f870 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000654 	.word	0x20000654
 800142c:	40005800 	.word	0x40005800
 8001430:	000186a0 	.word	0x000186a0

08001434 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800143a:	4a12      	ldr	r2, [pc, #72]	; (8001484 <MX_USART2_UART_Init+0x50>)
 800143c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001440:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001446:	4b0e      	ldr	r3, [pc, #56]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800144c:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800144e:	2200      	movs	r2, #0
 8001450:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001452:	4b0b      	ldr	r3, [pc, #44]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001454:	2200      	movs	r2, #0
 8001456:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800145a:	220c      	movs	r2, #12
 800145c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145e:	4b08      	ldr	r3, [pc, #32]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001464:	4b06      	ldr	r3, [pc, #24]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800146a:	4805      	ldr	r0, [pc, #20]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800146c:	f002 fa80 	bl	8003970 <HAL_UART_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001476:	f000 f845 	bl	8001504 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	200006a8 	.word	0x200006a8
 8001484:	40004400 	.word	0x40004400

08001488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	; 0x24
 800148c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	60bb      	str	r3, [r7, #8]
 80014a2:	4b17      	ldr	r3, [pc, #92]	; (8001500 <MX_GPIO_Init+0x78>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a16      	ldr	r2, [pc, #88]	; (8001500 <MX_GPIO_Init+0x78>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b14      	ldr	r3, [pc, #80]	; (8001500 <MX_GPIO_Init+0x78>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	60bb      	str	r3, [r7, #8]
 80014b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]
 80014be:	4b10      	ldr	r3, [pc, #64]	; (8001500 <MX_GPIO_Init+0x78>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a0f      	ldr	r2, [pc, #60]	; (8001500 <MX_GPIO_Init+0x78>)
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <MX_GPIO_Init+0x78>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	603b      	str	r3, [r7, #0]
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <MX_GPIO_Init+0x78>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a08      	ldr	r2, [pc, #32]	; (8001500 <MX_GPIO_Init+0x78>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <MX_GPIO_Init+0x78>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	603b      	str	r3, [r7, #0]
 80014f0:	683b      	ldr	r3, [r7, #0]
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

}
 80014f2:	bf00      	nop
 80014f4:	3724      	adds	r7, #36	; 0x24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40023800 	.word	0x40023800

08001504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001508:	b672      	cpsid	i
}
 800150a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800150c:	e7fe      	b.n	800150c <Error_Handler+0x8>
	...

08001510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <HAL_MspInit+0x4c>)
 800151c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151e:	4a0f      	ldr	r2, [pc, #60]	; (800155c <HAL_MspInit+0x4c>)
 8001520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001524:	6453      	str	r3, [r2, #68]	; 0x44
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <HAL_MspInit+0x4c>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	603b      	str	r3, [r7, #0]
 8001536:	4b09      	ldr	r3, [pc, #36]	; (800155c <HAL_MspInit+0x4c>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	4a08      	ldr	r2, [pc, #32]	; (800155c <HAL_MspInit+0x4c>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001540:	6413      	str	r3, [r2, #64]	; 0x40
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_MspInit+0x4c>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800154e:	2007      	movs	r0, #7
 8001550:	f000 fb2c 	bl	8001bac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40023800 	.word	0x40023800

08001560 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a29      	ldr	r2, [pc, #164]	; (8001624 <HAL_I2C_MspInit+0xc4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d14b      	bne.n	800161a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
 8001586:	4b28      	ldr	r3, [pc, #160]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a27      	ldr	r2, [pc, #156]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 800158c:	f043 0302 	orr.w	r3, r3, #2
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b25      	ldr	r3, [pc, #148]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	4b21      	ldr	r3, [pc, #132]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	4a20      	ldr	r2, [pc, #128]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 80015a8:	f043 0304 	orr.w	r3, r3, #4
 80015ac:	6313      	str	r3, [r2, #48]	; 0x30
 80015ae:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	f003 0304 	and.w	r3, r3, #4
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c0:	2312      	movs	r3, #18
 80015c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015cc:	2304      	movs	r3, #4
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	4815      	ldr	r0, [pc, #84]	; (800162c <HAL_I2C_MspInit+0xcc>)
 80015d8:	f000 fb1c 	bl	8001c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015e2:	2312      	movs	r3, #18
 80015e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ea:	2303      	movs	r3, #3
 80015ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015ee:	2304      	movs	r3, #4
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	4619      	mov	r1, r3
 80015f8:	480d      	ldr	r0, [pc, #52]	; (8001630 <HAL_I2C_MspInit+0xd0>)
 80015fa:	f000 fb0b 	bl	8001c14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	4a08      	ldr	r2, [pc, #32]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 8001608:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800160c:	6413      	str	r3, [r2, #64]	; 0x40
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_I2C_MspInit+0xc8>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800161a:	bf00      	nop
 800161c:	3728      	adds	r7, #40	; 0x28
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40005800 	.word	0x40005800
 8001628:	40023800 	.word	0x40023800
 800162c:	40020400 	.word	0x40020400
 8001630:	40020800 	.word	0x40020800

08001634 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08a      	sub	sp, #40	; 0x28
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
 800164a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a19      	ldr	r2, [pc, #100]	; (80016b8 <HAL_UART_MspInit+0x84>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d12b      	bne.n	80016ae <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	4b18      	ldr	r3, [pc, #96]	; (80016bc <HAL_UART_MspInit+0x88>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	4a17      	ldr	r2, [pc, #92]	; (80016bc <HAL_UART_MspInit+0x88>)
 8001660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001664:	6413      	str	r3, [r2, #64]	; 0x40
 8001666:	4b15      	ldr	r3, [pc, #84]	; (80016bc <HAL_UART_MspInit+0x88>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	4b11      	ldr	r3, [pc, #68]	; (80016bc <HAL_UART_MspInit+0x88>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a10      	ldr	r2, [pc, #64]	; (80016bc <HAL_UART_MspInit+0x88>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <HAL_UART_MspInit+0x88>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800168e:	230c      	movs	r3, #12
 8001690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001692:	2302      	movs	r3, #2
 8001694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169a:	2303      	movs	r3, #3
 800169c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800169e:	2307      	movs	r3, #7
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <HAL_UART_MspInit+0x8c>)
 80016aa:	f000 fab3 	bl	8001c14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016ae:	bf00      	nop
 80016b0:	3728      	adds	r7, #40	; 0x28
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40004400 	.word	0x40004400
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40020000 	.word	0x40020000

080016c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <NMI_Handler+0x4>

080016ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ce:	e7fe      	b.n	80016ce <HardFault_Handler+0x4>

080016d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <MemManage_Handler+0x4>

080016d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d6:	b480      	push	{r7}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016da:	e7fe      	b.n	80016da <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	e7fe      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001710:	f000 f956 	bl	80019c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}

08001718 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
	return 1;
 800171c:	2301      	movs	r3, #1
}
 800171e:	4618      	mov	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <_kill>:

int _kill(int pid, int sig)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001732:	f007 fcbd 	bl	80090b0 <__errno>
 8001736:	4603      	mov	r3, r0
 8001738:	2216      	movs	r2, #22
 800173a:	601a      	str	r2, [r3, #0]
	return -1;
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <_exit>:

void _exit (int status)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001750:	f04f 31ff 	mov.w	r1, #4294967295
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ffe7 	bl	8001728 <_kill>
	while (1) {}		/* Make sure we hang here */
 800175a:	e7fe      	b.n	800175a <_exit+0x12>

0800175c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
 800176c:	e00a      	b.n	8001784 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800176e:	f3af 8000 	nop.w
 8001772:	4601      	mov	r1, r0
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	1c5a      	adds	r2, r3, #1
 8001778:	60ba      	str	r2, [r7, #8]
 800177a:	b2ca      	uxtb	r2, r1
 800177c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	3301      	adds	r3, #1
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	429a      	cmp	r2, r3
 800178a:	dbf0      	blt.n	800176e <_read+0x12>
	}

return len;
 800178c:	687b      	ldr	r3, [r7, #4]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <_write>:



__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b086      	sub	sp, #24
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
 80017a6:	e009      	b.n	80017bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	60ba      	str	r2, [r7, #8]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fce9 	bl	8001188 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	3301      	adds	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	dbf1      	blt.n	80017a8 <_write+0x12>
	}
	return len;
 80017c4:	687b      	ldr	r3, [r7, #4]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <_close>:

int _close(int file)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
	return -1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b083      	sub	sp, #12
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
 80017ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017f6:	605a      	str	r2, [r3, #4]
	return 0;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <_isatty>:

int _isatty(int file)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
	return 1;
 800180e:	2301      	movs	r3, #1
}
 8001810:	4618      	mov	r0, r3
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
	return 0;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
	...

08001838 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001840:	4a14      	ldr	r2, [pc, #80]	; (8001894 <_sbrk+0x5c>)
 8001842:	4b15      	ldr	r3, [pc, #84]	; (8001898 <_sbrk+0x60>)
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800184c:	4b13      	ldr	r3, [pc, #76]	; (800189c <_sbrk+0x64>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d102      	bne.n	800185a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001854:	4b11      	ldr	r3, [pc, #68]	; (800189c <_sbrk+0x64>)
 8001856:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <_sbrk+0x68>)
 8001858:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <_sbrk+0x64>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	429a      	cmp	r2, r3
 8001866:	d207      	bcs.n	8001878 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001868:	f007 fc22 	bl	80090b0 <__errno>
 800186c:	4603      	mov	r3, r0
 800186e:	220c      	movs	r2, #12
 8001870:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001872:	f04f 33ff 	mov.w	r3, #4294967295
 8001876:	e009      	b.n	800188c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001878:	4b08      	ldr	r3, [pc, #32]	; (800189c <_sbrk+0x64>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800187e:	4b07      	ldr	r3, [pc, #28]	; (800189c <_sbrk+0x64>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	4a05      	ldr	r2, [pc, #20]	; (800189c <_sbrk+0x64>)
 8001888:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188a:	68fb      	ldr	r3, [r7, #12]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20020000 	.word	0x20020000
 8001898:	00000400 	.word	0x00000400
 800189c:	200004bc 	.word	0x200004bc
 80018a0:	20000748 	.word	0x20000748

080018a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <SystemInit+0x20>)
 80018aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <SystemInit+0x20>)
 80018b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001900 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018cc:	480d      	ldr	r0, [pc, #52]	; (8001904 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018ce:	490e      	ldr	r1, [pc, #56]	; (8001908 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018d0:	4a0e      	ldr	r2, [pc, #56]	; (800190c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d4:	e002      	b.n	80018dc <LoopCopyDataInit>

080018d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018da:	3304      	adds	r3, #4

080018dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e0:	d3f9      	bcc.n	80018d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e2:	4a0b      	ldr	r2, [pc, #44]	; (8001910 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018e4:	4c0b      	ldr	r4, [pc, #44]	; (8001914 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e8:	e001      	b.n	80018ee <LoopFillZerobss>

080018ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ec:	3204      	adds	r2, #4

080018ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f0:	d3fb      	bcc.n	80018ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018f2:	f7ff ffd7 	bl	80018a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018f6:	f007 fdab 	bl	8009450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fa:	f7ff fc57 	bl	80011ac <main>
  bx  lr    
 80018fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001900:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001908:	2000049c 	.word	0x2000049c
  ldr r2, =_sidata
 800190c:	0800bfc4 	.word	0x0800bfc4
  ldr r2, =_sbss
 8001910:	2000049c 	.word	0x2000049c
  ldr r4, =_ebss
 8001914:	20000744 	.word	0x20000744

08001918 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001918:	e7fe      	b.n	8001918 <ADC_IRQHandler>
	...

0800191c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001920:	4b0e      	ldr	r3, [pc, #56]	; (800195c <HAL_Init+0x40>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a0d      	ldr	r2, [pc, #52]	; (800195c <HAL_Init+0x40>)
 8001926:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800192a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <HAL_Init+0x40>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <HAL_Init+0x40>)
 8001932:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001936:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_Init+0x40>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_Init+0x40>)
 800193e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001942:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001944:	2003      	movs	r0, #3
 8001946:	f000 f931 	bl	8001bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194a:	2000      	movs	r0, #0
 800194c:	f000 f808 	bl	8001960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001950:	f7ff fdde 	bl	8001510 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023c00 	.word	0x40023c00

08001960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001968:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <HAL_InitTick+0x54>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_InitTick+0x58>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	4619      	mov	r1, r3
 8001972:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001976:	fbb3 f3f1 	udiv	r3, r3, r1
 800197a:	fbb2 f3f3 	udiv	r3, r2, r3
 800197e:	4618      	mov	r0, r3
 8001980:	f000 f93b 	bl	8001bfa <HAL_SYSTICK_Config>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e00e      	b.n	80019ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b0f      	cmp	r3, #15
 8001992:	d80a      	bhi.n	80019aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001994:	2200      	movs	r2, #0
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	f04f 30ff 	mov.w	r0, #4294967295
 800199c:	f000 f911 	bl	8001bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a0:	4a06      	ldr	r2, [pc, #24]	; (80019bc <HAL_InitTick+0x5c>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
 80019a8:	e000      	b.n	80019ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000004 	.word	0x20000004
 80019b8:	2000000c 	.word	0x2000000c
 80019bc:	20000008 	.word	0x20000008

080019c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <HAL_IncTick+0x20>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_IncTick+0x24>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4413      	add	r3, r2
 80019d0:	4a04      	ldr	r2, [pc, #16]	; (80019e4 <HAL_IncTick+0x24>)
 80019d2:	6013      	str	r3, [r2, #0]
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	2000000c 	.word	0x2000000c
 80019e4:	200006f0 	.word	0x200006f0

080019e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return uwTick;
 80019ec:	4b03      	ldr	r3, [pc, #12]	; (80019fc <HAL_GetTick+0x14>)
 80019ee:	681b      	ldr	r3, [r3, #0]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	200006f0 	.word	0x200006f0

08001a00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a08:	f7ff ffee 	bl	80019e8 <HAL_GetTick>
 8001a0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a18:	d005      	beq.n	8001a26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <HAL_Delay+0x44>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	4413      	add	r3, r2
 8001a24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a26:	bf00      	nop
 8001a28:	f7ff ffde 	bl	80019e8 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d8f7      	bhi.n	8001a28 <HAL_Delay+0x28>
  {
  }
}
 8001a38:	bf00      	nop
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	2000000c 	.word	0x2000000c

08001a48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a58:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <__NVIC_SetPriorityGrouping+0x44>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a64:	4013      	ands	r3, r2
 8001a66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a7a:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <__NVIC_SetPriorityGrouping+0x44>)
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	60d3      	str	r3, [r2, #12]
}
 8001a80:	bf00      	nop
 8001a82:	3714      	adds	r7, #20
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a94:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	f003 0307 	and.w	r3, r3, #7
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	6039      	str	r1, [r7, #0]
 8001ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	db0a      	blt.n	8001ad6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	490c      	ldr	r1, [pc, #48]	; (8001af8 <__NVIC_SetPriority+0x4c>)
 8001ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aca:	0112      	lsls	r2, r2, #4
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	440b      	add	r3, r1
 8001ad0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ad4:	e00a      	b.n	8001aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	b2da      	uxtb	r2, r3
 8001ada:	4908      	ldr	r1, [pc, #32]	; (8001afc <__NVIC_SetPriority+0x50>)
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	3b04      	subs	r3, #4
 8001ae4:	0112      	lsls	r2, r2, #4
 8001ae6:	b2d2      	uxtb	r2, r2
 8001ae8:	440b      	add	r3, r1
 8001aea:	761a      	strb	r2, [r3, #24]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	e000e100 	.word	0xe000e100
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b089      	sub	sp, #36	; 0x24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	f1c3 0307 	rsb	r3, r3, #7
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	bf28      	it	cs
 8001b1e:	2304      	movcs	r3, #4
 8001b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	3304      	adds	r3, #4
 8001b26:	2b06      	cmp	r3, #6
 8001b28:	d902      	bls.n	8001b30 <NVIC_EncodePriority+0x30>
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	3b03      	subs	r3, #3
 8001b2e:	e000      	b.n	8001b32 <NVIC_EncodePriority+0x32>
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b34:	f04f 32ff 	mov.w	r2, #4294967295
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	43da      	mvns	r2, r3
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	401a      	ands	r2, r3
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b48:	f04f 31ff 	mov.w	r1, #4294967295
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b52:	43d9      	mvns	r1, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b58:	4313      	orrs	r3, r2
         );
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3724      	adds	r7, #36	; 0x24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b78:	d301      	bcc.n	8001b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00f      	b.n	8001b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <SysTick_Config+0x40>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b86:	210f      	movs	r1, #15
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f7ff ff8e 	bl	8001aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <SysTick_Config+0x40>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b96:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <SysTick_Config+0x40>)
 8001b98:	2207      	movs	r2, #7
 8001b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	e000e010 	.word	0xe000e010

08001bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ff47 	bl	8001a48 <__NVIC_SetPriorityGrouping>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd4:	f7ff ff5c 	bl	8001a90 <__NVIC_GetPriorityGrouping>
 8001bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	68b9      	ldr	r1, [r7, #8]
 8001bde:	6978      	ldr	r0, [r7, #20]
 8001be0:	f7ff ff8e 	bl	8001b00 <NVIC_EncodePriority>
 8001be4:	4602      	mov	r2, r0
 8001be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bea:	4611      	mov	r1, r2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff5d 	bl	8001aac <__NVIC_SetPriority>
}
 8001bf2:	bf00      	nop
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff ffb0 	bl	8001b68 <SysTick_Config>
 8001c08:	4603      	mov	r3, r0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b089      	sub	sp, #36	; 0x24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	e165      	b.n	8001efc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c30:	2201      	movs	r2, #1
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	4013      	ands	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	f040 8154 	bne.w	8001ef6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d005      	beq.n	8001c66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d130      	bne.n	8001cc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	2203      	movs	r2, #3
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43db      	mvns	r3, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	68da      	ldr	r2, [r3, #12]
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	091b      	lsrs	r3, r3, #4
 8001cb2:	f003 0201 	and.w	r2, r3, #1
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	2b03      	cmp	r3, #3
 8001cd2:	d017      	beq.n	8001d04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	2203      	movs	r2, #3
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d123      	bne.n	8001d58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	08da      	lsrs	r2, r3, #3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3208      	adds	r2, #8
 8001d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	08da      	lsrs	r2, r3, #3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3208      	adds	r2, #8
 8001d52:	69b9      	ldr	r1, [r7, #24]
 8001d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	2203      	movs	r2, #3
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0203 	and.w	r2, r3, #3
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80ae 	beq.w	8001ef6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b5d      	ldr	r3, [pc, #372]	; (8001f14 <HAL_GPIO_Init+0x300>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da2:	4a5c      	ldr	r2, [pc, #368]	; (8001f14 <HAL_GPIO_Init+0x300>)
 8001da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da8:	6453      	str	r3, [r2, #68]	; 0x44
 8001daa:	4b5a      	ldr	r3, [pc, #360]	; (8001f14 <HAL_GPIO_Init+0x300>)
 8001dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001db6:	4a58      	ldr	r2, [pc, #352]	; (8001f18 <HAL_GPIO_Init+0x304>)
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	089b      	lsrs	r3, r3, #2
 8001dbc:	3302      	adds	r3, #2
 8001dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f003 0303 	and.w	r3, r3, #3
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	220f      	movs	r2, #15
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a4f      	ldr	r2, [pc, #316]	; (8001f1c <HAL_GPIO_Init+0x308>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d025      	beq.n	8001e2e <HAL_GPIO_Init+0x21a>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a4e      	ldr	r2, [pc, #312]	; (8001f20 <HAL_GPIO_Init+0x30c>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d01f      	beq.n	8001e2a <HAL_GPIO_Init+0x216>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a4d      	ldr	r2, [pc, #308]	; (8001f24 <HAL_GPIO_Init+0x310>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d019      	beq.n	8001e26 <HAL_GPIO_Init+0x212>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a4c      	ldr	r2, [pc, #304]	; (8001f28 <HAL_GPIO_Init+0x314>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d013      	beq.n	8001e22 <HAL_GPIO_Init+0x20e>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a4b      	ldr	r2, [pc, #300]	; (8001f2c <HAL_GPIO_Init+0x318>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d00d      	beq.n	8001e1e <HAL_GPIO_Init+0x20a>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a4a      	ldr	r2, [pc, #296]	; (8001f30 <HAL_GPIO_Init+0x31c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d007      	beq.n	8001e1a <HAL_GPIO_Init+0x206>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a49      	ldr	r2, [pc, #292]	; (8001f34 <HAL_GPIO_Init+0x320>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d101      	bne.n	8001e16 <HAL_GPIO_Init+0x202>
 8001e12:	2306      	movs	r3, #6
 8001e14:	e00c      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e16:	2307      	movs	r3, #7
 8001e18:	e00a      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e1a:	2305      	movs	r3, #5
 8001e1c:	e008      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e1e:	2304      	movs	r3, #4
 8001e20:	e006      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e22:	2303      	movs	r3, #3
 8001e24:	e004      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e26:	2302      	movs	r3, #2
 8001e28:	e002      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e000      	b.n	8001e30 <HAL_GPIO_Init+0x21c>
 8001e2e:	2300      	movs	r3, #0
 8001e30:	69fa      	ldr	r2, [r7, #28]
 8001e32:	f002 0203 	and.w	r2, r2, #3
 8001e36:	0092      	lsls	r2, r2, #2
 8001e38:	4093      	lsls	r3, r2
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e40:	4935      	ldr	r1, [pc, #212]	; (8001f18 <HAL_GPIO_Init+0x304>)
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	089b      	lsrs	r3, r3, #2
 8001e46:	3302      	adds	r3, #2
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e4e:	4b3a      	ldr	r3, [pc, #232]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	43db      	mvns	r3, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e72:	4a31      	ldr	r2, [pc, #196]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e78:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e9c:	4a26      	ldr	r2, [pc, #152]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ea2:	4b25      	ldr	r3, [pc, #148]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ec6:	4a1c      	ldr	r2, [pc, #112]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ef0:	4a11      	ldr	r2, [pc, #68]	; (8001f38 <HAL_GPIO_Init+0x324>)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	61fb      	str	r3, [r7, #28]
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	2b0f      	cmp	r3, #15
 8001f00:	f67f ae96 	bls.w	8001c30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f04:	bf00      	nop
 8001f06:	bf00      	nop
 8001f08:	3724      	adds	r7, #36	; 0x24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40013800 	.word	0x40013800
 8001f1c:	40020000 	.word	0x40020000
 8001f20:	40020400 	.word	0x40020400
 8001f24:	40020800 	.word	0x40020800
 8001f28:	40020c00 	.word	0x40020c00
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40021400 	.word	0x40021400
 8001f34:	40021800 	.word	0x40021800
 8001f38:	40013c00 	.word	0x40013c00

08001f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	807b      	strh	r3, [r7, #2]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f4c:	787b      	ldrb	r3, [r7, #1]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f52:	887a      	ldrh	r2, [r7, #2]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f58:	e003      	b.n	8001f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f5a:	887b      	ldrh	r3, [r7, #2]
 8001f5c:	041a      	lsls	r2, r3, #16
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	619a      	str	r2, [r3, #24]
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
	...

08001f70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e12b      	b.n	80021da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d106      	bne.n	8001f9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7ff fae2 	bl	8001560 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2224      	movs	r2, #36	; 0x24
 8001fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 0201 	bic.w	r2, r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fd4:	f001 f854 	bl	8003080 <HAL_RCC_GetPCLK1Freq>
 8001fd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	4a81      	ldr	r2, [pc, #516]	; (80021e4 <HAL_I2C_Init+0x274>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d807      	bhi.n	8001ff4 <HAL_I2C_Init+0x84>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4a80      	ldr	r2, [pc, #512]	; (80021e8 <HAL_I2C_Init+0x278>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	bf94      	ite	ls
 8001fec:	2301      	movls	r3, #1
 8001fee:	2300      	movhi	r3, #0
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	e006      	b.n	8002002 <HAL_I2C_Init+0x92>
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4a7d      	ldr	r2, [pc, #500]	; (80021ec <HAL_I2C_Init+0x27c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	bf94      	ite	ls
 8001ffc:	2301      	movls	r3, #1
 8001ffe:	2300      	movhi	r3, #0
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e0e7      	b.n	80021da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4a78      	ldr	r2, [pc, #480]	; (80021f0 <HAL_I2C_Init+0x280>)
 800200e:	fba2 2303 	umull	r2, r3, r2, r3
 8002012:	0c9b      	lsrs	r3, r3, #18
 8002014:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	430a      	orrs	r2, r1
 8002028:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6a1b      	ldr	r3, [r3, #32]
 8002030:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	4a6a      	ldr	r2, [pc, #424]	; (80021e4 <HAL_I2C_Init+0x274>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d802      	bhi.n	8002044 <HAL_I2C_Init+0xd4>
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	3301      	adds	r3, #1
 8002042:	e009      	b.n	8002058 <HAL_I2C_Init+0xe8>
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800204a:	fb02 f303 	mul.w	r3, r2, r3
 800204e:	4a69      	ldr	r2, [pc, #420]	; (80021f4 <HAL_I2C_Init+0x284>)
 8002050:	fba2 2303 	umull	r2, r3, r2, r3
 8002054:	099b      	lsrs	r3, r3, #6
 8002056:	3301      	adds	r3, #1
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6812      	ldr	r2, [r2, #0]
 800205c:	430b      	orrs	r3, r1
 800205e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800206a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	495c      	ldr	r1, [pc, #368]	; (80021e4 <HAL_I2C_Init+0x274>)
 8002074:	428b      	cmp	r3, r1
 8002076:	d819      	bhi.n	80020ac <HAL_I2C_Init+0x13c>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	1e59      	subs	r1, r3, #1
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	fbb1 f3f3 	udiv	r3, r1, r3
 8002086:	1c59      	adds	r1, r3, #1
 8002088:	f640 73fc 	movw	r3, #4092	; 0xffc
 800208c:	400b      	ands	r3, r1
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00a      	beq.n	80020a8 <HAL_I2C_Init+0x138>
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1e59      	subs	r1, r3, #1
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	fbb1 f3f3 	udiv	r3, r1, r3
 80020a0:	3301      	adds	r3, #1
 80020a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a6:	e051      	b.n	800214c <HAL_I2C_Init+0x1dc>
 80020a8:	2304      	movs	r3, #4
 80020aa:	e04f      	b.n	800214c <HAL_I2C_Init+0x1dc>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d111      	bne.n	80020d8 <HAL_I2C_Init+0x168>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	1e58      	subs	r0, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6859      	ldr	r1, [r3, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	440b      	add	r3, r1
 80020c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80020c6:	3301      	adds	r3, #1
 80020c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	bf0c      	ite	eq
 80020d0:	2301      	moveq	r3, #1
 80020d2:	2300      	movne	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	e012      	b.n	80020fe <HAL_I2C_Init+0x18e>
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	1e58      	subs	r0, r3, #1
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6859      	ldr	r1, [r3, #4]
 80020e0:	460b      	mov	r3, r1
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	0099      	lsls	r1, r3, #2
 80020e8:	440b      	add	r3, r1
 80020ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ee:	3301      	adds	r3, #1
 80020f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	bf0c      	ite	eq
 80020f8:	2301      	moveq	r3, #1
 80020fa:	2300      	movne	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_I2C_Init+0x196>
 8002102:	2301      	movs	r3, #1
 8002104:	e022      	b.n	800214c <HAL_I2C_Init+0x1dc>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10e      	bne.n	800212c <HAL_I2C_Init+0x1bc>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	1e58      	subs	r0, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6859      	ldr	r1, [r3, #4]
 8002116:	460b      	mov	r3, r1
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	440b      	add	r3, r1
 800211c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002120:	3301      	adds	r3, #1
 8002122:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002126:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800212a:	e00f      	b.n	800214c <HAL_I2C_Init+0x1dc>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	1e58      	subs	r0, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6859      	ldr	r1, [r3, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	0099      	lsls	r1, r3, #2
 800213c:	440b      	add	r3, r1
 800213e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002142:	3301      	adds	r3, #1
 8002144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002148:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800214c:	6879      	ldr	r1, [r7, #4]
 800214e:	6809      	ldr	r1, [r1, #0]
 8002150:	4313      	orrs	r3, r2
 8002152:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	69da      	ldr	r2, [r3, #28]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800217a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	6911      	ldr	r1, [r2, #16]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	68d2      	ldr	r2, [r2, #12]
 8002186:	4311      	orrs	r1, r2
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	430b      	orrs	r3, r1
 800218e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	431a      	orrs	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	430a      	orrs	r2, r1
 80021aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 0201 	orr.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2220      	movs	r2, #32
 80021c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	000186a0 	.word	0x000186a0
 80021e8:	001e847f 	.word	0x001e847f
 80021ec:	003d08ff 	.word	0x003d08ff
 80021f0:	431bde83 	.word	0x431bde83
 80021f4:	10624dd3 	.word	0x10624dd3

080021f8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b088      	sub	sp, #32
 80021fc:	af02      	add	r7, sp, #8
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	461a      	mov	r2, r3
 8002204:	460b      	mov	r3, r1
 8002206:	817b      	strh	r3, [r7, #10]
 8002208:	4613      	mov	r3, r2
 800220a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800220c:	f7ff fbec 	bl	80019e8 <HAL_GetTick>
 8002210:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b20      	cmp	r3, #32
 800221c:	f040 80e0 	bne.w	80023e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	2319      	movs	r3, #25
 8002226:	2201      	movs	r2, #1
 8002228:	4970      	ldr	r1, [pc, #448]	; (80023ec <HAL_I2C_Master_Transmit+0x1f4>)
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f000 fc58 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002236:	2302      	movs	r3, #2
 8002238:	e0d3      	b.n	80023e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002240:	2b01      	cmp	r3, #1
 8002242:	d101      	bne.n	8002248 <HAL_I2C_Master_Transmit+0x50>
 8002244:	2302      	movs	r3, #2
 8002246:	e0cc      	b.n	80023e2 <HAL_I2C_Master_Transmit+0x1ea>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b01      	cmp	r3, #1
 800225c:	d007      	beq.n	800226e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 0201 	orr.w	r2, r2, #1
 800226c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800227c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2221      	movs	r2, #33	; 0x21
 8002282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2210      	movs	r2, #16
 800228a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	893a      	ldrh	r2, [r7, #8]
 800229e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	4a50      	ldr	r2, [pc, #320]	; (80023f0 <HAL_I2C_Master_Transmit+0x1f8>)
 80022ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80022b0:	8979      	ldrh	r1, [r7, #10]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	6a3a      	ldr	r2, [r7, #32]
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 fac2 	bl	8002840 <I2C_MasterRequestWrite>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e08d      	b.n	80023e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022c6:	2300      	movs	r3, #0
 80022c8:	613b      	str	r3, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	613b      	str	r3, [r7, #16]
 80022da:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80022dc:	e066      	b.n	80023ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	6a39      	ldr	r1, [r7, #32]
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 fcd2 	bl	8002c8c <I2C_WaitOnTXEFlagUntilTimeout>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00d      	beq.n	800230a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d107      	bne.n	8002306 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002304:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e06b      	b.n	80023e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230e:	781a      	ldrb	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231a:	1c5a      	adds	r2, r3, #1
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002324:	b29b      	uxth	r3, r3
 8002326:	3b01      	subs	r3, #1
 8002328:	b29a      	uxth	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002332:	3b01      	subs	r3, #1
 8002334:	b29a      	uxth	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b04      	cmp	r3, #4
 8002346:	d11b      	bne.n	8002380 <HAL_I2C_Master_Transmit+0x188>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234c:	2b00      	cmp	r3, #0
 800234e:	d017      	beq.n	8002380 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	781a      	ldrb	r2, [r3, #0]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236a:	b29b      	uxth	r3, r3
 800236c:	3b01      	subs	r3, #1
 800236e:	b29a      	uxth	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002378:	3b01      	subs	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002380:	697a      	ldr	r2, [r7, #20]
 8002382:	6a39      	ldr	r1, [r7, #32]
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f000 fcc2 	bl	8002d0e <I2C_WaitOnBTFFlagUntilTimeout>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00d      	beq.n	80023ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	2b04      	cmp	r3, #4
 8002396:	d107      	bne.n	80023a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e01a      	b.n	80023e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d194      	bne.n	80022de <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	e000      	b.n	80023e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80023e0:	2302      	movs	r3, #2
  }
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	00100002 	.word	0x00100002
 80023f0:	ffff0000 	.word	0xffff0000

080023f4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08c      	sub	sp, #48	; 0x30
 80023f8:	af02      	add	r7, sp, #8
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	461a      	mov	r2, r3
 8002400:	460b      	mov	r3, r1
 8002402:	817b      	strh	r3, [r7, #10]
 8002404:	4613      	mov	r3, r2
 8002406:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff faee 	bl	80019e8 <HAL_GetTick>
 800240c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b20      	cmp	r3, #32
 8002418:	f040 820b 	bne.w	8002832 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241e:	9300      	str	r3, [sp, #0]
 8002420:	2319      	movs	r3, #25
 8002422:	2201      	movs	r2, #1
 8002424:	497c      	ldr	r1, [pc, #496]	; (8002618 <HAL_I2C_Master_Receive+0x224>)
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f000 fb5a 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002432:	2302      	movs	r3, #2
 8002434:	e1fe      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_I2C_Master_Receive+0x50>
 8002440:	2302      	movs	r3, #2
 8002442:	e1f7      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b01      	cmp	r3, #1
 8002458:	d007      	beq.n	800246a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f042 0201 	orr.w	r2, r2, #1
 8002468:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002478:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2222      	movs	r2, #34	; 0x22
 800247e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2210      	movs	r2, #16
 8002486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	893a      	ldrh	r2, [r7, #8]
 800249a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4a5c      	ldr	r2, [pc, #368]	; (800261c <HAL_I2C_Master_Receive+0x228>)
 80024aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80024ac:	8979      	ldrh	r1, [r7, #10]
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 fa46 	bl	8002944 <I2C_MasterRequestRead>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e1b8      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d113      	bne.n	80024f2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024ca:	2300      	movs	r3, #0
 80024cc:	623b      	str	r3, [r7, #32]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	695b      	ldr	r3, [r3, #20]
 80024d4:	623b      	str	r3, [r7, #32]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	623b      	str	r3, [r7, #32]
 80024de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	e18c      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d11b      	bne.n	8002532 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002508:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	61fb      	str	r3, [r7, #28]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	e16c      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002536:	2b02      	cmp	r3, #2
 8002538:	d11b      	bne.n	8002572 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002548:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002558:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800255a:	2300      	movs	r3, #0
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	61bb      	str	r3, [r7, #24]
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	e14c      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002580:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002598:	e138      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800259e:	2b03      	cmp	r3, #3
 80025a0:	f200 80f1 	bhi.w	8002786 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d123      	bne.n	80025f4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f000 fbed 	bl	8002d90 <I2C_WaitOnRXNEFlagUntilTimeout>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e139      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691a      	ldr	r2, [r3, #16]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025dc:	3b01      	subs	r3, #1
 80025de:	b29a      	uxth	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	3b01      	subs	r3, #1
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80025f2:	e10b      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d14e      	bne.n	800269a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002602:	2200      	movs	r2, #0
 8002604:	4906      	ldr	r1, [pc, #24]	; (8002620 <HAL_I2C_Master_Receive+0x22c>)
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 fa6a 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d008      	beq.n	8002624 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e10e      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
 8002616:	bf00      	nop
 8002618:	00100002 	.word	0x00100002
 800261c:	ffff0000 	.word	0xffff0000
 8002620:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002632:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691a      	ldr	r2, [r3, #16]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	1c5a      	adds	r2, r3, #1
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002650:	3b01      	subs	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b29a      	uxth	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002682:	3b01      	subs	r3, #1
 8002684:	b29a      	uxth	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268e:	b29b      	uxth	r3, r3
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002698:	e0b8      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a0:	2200      	movs	r2, #0
 80026a2:	4966      	ldr	r1, [pc, #408]	; (800283c <HAL_I2C_Master_Receive+0x448>)
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 fa1b 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0bf      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	691a      	ldr	r2, [r3, #16]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	1c5a      	adds	r2, r3, #1
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	9300      	str	r3, [sp, #0]
 80026fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fc:	2200      	movs	r2, #0
 80026fe:	494f      	ldr	r1, [pc, #316]	; (800283c <HAL_I2C_Master_Receive+0x448>)
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f000 f9ed 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e091      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800271e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691a      	ldr	r2, [r3, #16]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273c:	3b01      	subs	r3, #1
 800273e:	b29a      	uxth	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002748:	b29b      	uxth	r3, r3
 800274a:	3b01      	subs	r3, #1
 800274c:	b29a      	uxth	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002764:	1c5a      	adds	r2, r3, #1
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276e:	3b01      	subs	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800277a:	b29b      	uxth	r3, r3
 800277c:	3b01      	subs	r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002784:	e042      	b.n	800280c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002788:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 fb00 	bl	8002d90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e04c      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b6:	3b01      	subs	r3, #1
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d118      	bne.n	800280c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002802:	b29b      	uxth	r3, r3
 8002804:	3b01      	subs	r3, #1
 8002806:	b29a      	uxth	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002810:	2b00      	cmp	r3, #0
 8002812:	f47f aec2 	bne.w	800259a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2220      	movs	r2, #32
 800281a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800282e:	2300      	movs	r3, #0
 8002830:	e000      	b.n	8002834 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002832:	2302      	movs	r3, #2
  }
}
 8002834:	4618      	mov	r0, r3
 8002836:	3728      	adds	r7, #40	; 0x28
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	00010004 	.word	0x00010004

08002840 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af02      	add	r7, sp, #8
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	460b      	mov	r3, r1
 800284e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002854:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b08      	cmp	r3, #8
 800285a:	d006      	beq.n	800286a <I2C_MasterRequestWrite+0x2a>
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d003      	beq.n	800286a <I2C_MasterRequestWrite+0x2a>
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002868:	d108      	bne.n	800287c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	e00b      	b.n	8002894 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002880:	2b12      	cmp	r3, #18
 8002882:	d107      	bne.n	8002894 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002892:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 f91d 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d00d      	beq.n	80028c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028ba:	d103      	bne.n	80028c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e035      	b.n	8002934 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028d0:	d108      	bne.n	80028e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028d2:	897b      	ldrh	r3, [r7, #10]
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028e0:	611a      	str	r2, [r3, #16]
 80028e2:	e01b      	b.n	800291c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80028e4:	897b      	ldrh	r3, [r7, #10]
 80028e6:	11db      	asrs	r3, r3, #7
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	f003 0306 	and.w	r3, r3, #6
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	f063 030f 	orn	r3, r3, #15
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	490e      	ldr	r1, [pc, #56]	; (800293c <I2C_MasterRequestWrite+0xfc>)
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f943 	bl	8002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e010      	b.n	8002934 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002912:	897b      	ldrh	r3, [r7, #10]
 8002914:	b2da      	uxtb	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	4907      	ldr	r1, [pc, #28]	; (8002940 <I2C_MasterRequestWrite+0x100>)
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 f933 	bl	8002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	00010008 	.word	0x00010008
 8002940:	00010002 	.word	0x00010002

08002944 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	460b      	mov	r3, r1
 8002952:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002958:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002968:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	2b08      	cmp	r3, #8
 800296e:	d006      	beq.n	800297e <I2C_MasterRequestRead+0x3a>
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d003      	beq.n	800297e <I2C_MasterRequestRead+0x3a>
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800297c:	d108      	bne.n	8002990 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	e00b      	b.n	80029a8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002994:	2b11      	cmp	r3, #17
 8002996:	d107      	bne.n	80029a8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 f893 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00d      	beq.n	80029dc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ce:	d103      	bne.n	80029d8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e079      	b.n	8002ad0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029e4:	d108      	bne.n	80029f8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80029e6:	897b      	ldrh	r3, [r7, #10]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	611a      	str	r2, [r3, #16]
 80029f6:	e05f      	b.n	8002ab8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80029f8:	897b      	ldrh	r3, [r7, #10]
 80029fa:	11db      	asrs	r3, r3, #7
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	f003 0306 	and.w	r3, r3, #6
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f063 030f 	orn	r3, r3, #15
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	4930      	ldr	r1, [pc, #192]	; (8002ad8 <I2C_MasterRequestRead+0x194>)
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 f8b9 	bl	8002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e054      	b.n	8002ad0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a26:	897b      	ldrh	r3, [r7, #10]
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	4929      	ldr	r1, [pc, #164]	; (8002adc <I2C_MasterRequestRead+0x198>)
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 f8a9 	bl	8002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e044      	b.n	8002ad0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a46:	2300      	movs	r3, #0
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a6a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 f831 	bl	8002ae0 <I2C_WaitOnFlagUntilTimeout>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00d      	beq.n	8002aa0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a92:	d103      	bne.n	8002a9c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a9a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e017      	b.n	8002ad0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002aa0:	897b      	ldrh	r3, [r7, #10]
 8002aa2:	11db      	asrs	r3, r3, #7
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	f003 0306 	and.w	r3, r3, #6
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	f063 030e 	orn	r3, r3, #14
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4907      	ldr	r1, [pc, #28]	; (8002adc <I2C_MasterRequestRead+0x198>)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f865 	bl	8002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	00010008 	.word	0x00010008
 8002adc:	00010002 	.word	0x00010002

08002ae0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	4613      	mov	r3, r2
 8002aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002af0:	e025      	b.n	8002b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af8:	d021      	beq.n	8002b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002afa:	f7fe ff75 	bl	80019e8 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d302      	bcc.n	8002b10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d116      	bne.n	8002b3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2220      	movs	r2, #32
 8002b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	f043 0220 	orr.w	r2, r3, #32
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e023      	b.n	8002b86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	0c1b      	lsrs	r3, r3, #16
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d10d      	bne.n	8002b64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	43da      	mvns	r2, r3
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	4013      	ands	r3, r2
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	bf0c      	ite	eq
 8002b5a:	2301      	moveq	r3, #1
 8002b5c:	2300      	movne	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	461a      	mov	r2, r3
 8002b62:	e00c      	b.n	8002b7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	bf0c      	ite	eq
 8002b76:	2301      	moveq	r3, #1
 8002b78:	2300      	movne	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d0b6      	beq.n	8002af2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b084      	sub	sp, #16
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	60f8      	str	r0, [r7, #12]
 8002b96:	60b9      	str	r1, [r7, #8]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b9c:	e051      	b.n	8002c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bac:	d123      	bne.n	8002bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	f043 0204 	orr.w	r2, r3, #4
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e046      	b.n	8002c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfc:	d021      	beq.n	8002c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bfe:	f7fe fef3 	bl	80019e8 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d302      	bcc.n	8002c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d116      	bne.n	8002c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f043 0220 	orr.w	r2, r3, #32
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e020      	b.n	8002c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	0c1b      	lsrs	r3, r3, #16
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d10c      	bne.n	8002c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	43da      	mvns	r2, r3
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	4013      	ands	r3, r2
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bf14      	ite	ne
 8002c5e:	2301      	movne	r3, #1
 8002c60:	2300      	moveq	r3, #0
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	e00b      	b.n	8002c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	43da      	mvns	r2, r3
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	4013      	ands	r3, r2
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	bf14      	ite	ne
 8002c78:	2301      	movne	r3, #1
 8002c7a:	2300      	moveq	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d18d      	bne.n	8002b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c98:	e02d      	b.n	8002cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 f8ce 	bl	8002e3c <I2C_IsAcknowledgeFailed>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e02d      	b.n	8002d06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb0:	d021      	beq.n	8002cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb2:	f7fe fe99 	bl	80019e8 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d302      	bcc.n	8002cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d116      	bne.n	8002cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f043 0220 	orr.w	r2, r3, #32
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e007      	b.n	8002d06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d00:	2b80      	cmp	r3, #128	; 0x80
 8002d02:	d1ca      	bne.n	8002c9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b084      	sub	sp, #16
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d1a:	e02d      	b.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 f88d 	bl	8002e3c <I2C_IsAcknowledgeFailed>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e02d      	b.n	8002d88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d32:	d021      	beq.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d34:	f7fe fe58 	bl	80019e8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d302      	bcc.n	8002d4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d116      	bne.n	8002d78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2220      	movs	r2, #32
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d64:	f043 0220 	orr.w	r2, r3, #32
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e007      	b.n	8002d88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	d1ca      	bne.n	8002d1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d9c:	e042      	b.n	8002e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	f003 0310 	and.w	r3, r3, #16
 8002da8:	2b10      	cmp	r3, #16
 8002daa:	d119      	bne.n	8002de0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f06f 0210 	mvn.w	r2, #16
 8002db4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e029      	b.n	8002e34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de0:	f7fe fe02 	bl	80019e8 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d302      	bcc.n	8002df6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d116      	bne.n	8002e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f043 0220 	orr.w	r2, r3, #32
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e007      	b.n	8002e34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e2e:	2b40      	cmp	r3, #64	; 0x40
 8002e30:	d1b5      	bne.n	8002d9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e52:	d11b      	bne.n	8002e8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e78:	f043 0204 	orr.w	r2, r3, #4
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e000      	b.n	8002e8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
	...

08002e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0cc      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb0:	4b68      	ldr	r3, [pc, #416]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 030f 	and.w	r3, r3, #15
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d90c      	bls.n	8002ed8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	4b65      	ldr	r3, [pc, #404]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec6:	4b63      	ldr	r3, [pc, #396]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e0b8      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d020      	beq.n	8002f26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef0:	4b59      	ldr	r3, [pc, #356]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4a58      	ldr	r2, [pc, #352]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002efa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d005      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f08:	4b53      	ldr	r3, [pc, #332]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	4a52      	ldr	r2, [pc, #328]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f14:	4b50      	ldr	r3, [pc, #320]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	494d      	ldr	r1, [pc, #308]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d044      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b47      	ldr	r3, [pc, #284]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d119      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e07f      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d003      	beq.n	8002f5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5a:	4b3f      	ldr	r3, [pc, #252]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d109      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e06f      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6a:	4b3b      	ldr	r3, [pc, #236]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e067      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f7a:	4b37      	ldr	r3, [pc, #220]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f023 0203 	bic.w	r2, r3, #3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	4934      	ldr	r1, [pc, #208]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f8c:	f7fe fd2c 	bl	80019e8 <HAL_GetTick>
 8002f90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f92:	e00a      	b.n	8002faa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f94:	f7fe fd28 	bl	80019e8 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e04f      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002faa:	4b2b      	ldr	r3, [pc, #172]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 020c 	and.w	r2, r3, #12
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d1eb      	bne.n	8002f94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fbc:	4b25      	ldr	r3, [pc, #148]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 030f 	and.w	r3, r3, #15
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d20c      	bcs.n	8002fe4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fca:	4b22      	ldr	r3, [pc, #136]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd2:	4b20      	ldr	r3, [pc, #128]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d001      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e032      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff0:	4b19      	ldr	r3, [pc, #100]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4916      	ldr	r1, [pc, #88]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800300e:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	490e      	ldr	r1, [pc, #56]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003022:	f000 f855 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8003026:	4602      	mov	r2, r0
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	490a      	ldr	r1, [pc, #40]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8003034:	5ccb      	ldrb	r3, [r1, r3]
 8003036:	fa22 f303 	lsr.w	r3, r2, r3
 800303a:	4a09      	ldr	r2, [pc, #36]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 800303c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800303e:	4b09      	ldr	r3, [pc, #36]	; (8003064 <HAL_RCC_ClockConfig+0x1c8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fe fc8c 	bl	8001960 <HAL_InitTick>

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40023c00 	.word	0x40023c00
 8003058:	40023800 	.word	0x40023800
 800305c:	0800bbb8 	.word	0x0800bbb8
 8003060:	20000004 	.word	0x20000004
 8003064:	20000008 	.word	0x20000008

08003068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800306c:	4b03      	ldr	r3, [pc, #12]	; (800307c <HAL_RCC_GetHCLKFreq+0x14>)
 800306e:	681b      	ldr	r3, [r3, #0]
}
 8003070:	4618      	mov	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	20000004 	.word	0x20000004

08003080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003084:	f7ff fff0 	bl	8003068 <HAL_RCC_GetHCLKFreq>
 8003088:	4602      	mov	r2, r0
 800308a:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	0a9b      	lsrs	r3, r3, #10
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	4903      	ldr	r1, [pc, #12]	; (80030a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003096:	5ccb      	ldrb	r3, [r1, r3]
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800309c:	4618      	mov	r0, r3
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40023800 	.word	0x40023800
 80030a4:	0800bbc8 	.word	0x0800bbc8

080030a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030ac:	f7ff ffdc 	bl	8003068 <HAL_RCC_GetHCLKFreq>
 80030b0:	4602      	mov	r2, r0
 80030b2:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	0b5b      	lsrs	r3, r3, #13
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	4903      	ldr	r1, [pc, #12]	; (80030cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030be:	5ccb      	ldrb	r3, [r1, r3]
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40023800 	.word	0x40023800
 80030cc:	0800bbc8 	.word	0x0800bbc8

080030d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030d4:	b088      	sub	sp, #32
 80030d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030d8:	2300      	movs	r3, #0
 80030da:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030ec:	4bce      	ldr	r3, [pc, #824]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b0c      	cmp	r3, #12
 80030f6:	f200 818d 	bhi.w	8003414 <HAL_RCC_GetSysClockFreq+0x344>
 80030fa:	a201      	add	r2, pc, #4	; (adr r2, 8003100 <HAL_RCC_GetSysClockFreq+0x30>)
 80030fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003100:	08003135 	.word	0x08003135
 8003104:	08003415 	.word	0x08003415
 8003108:	08003415 	.word	0x08003415
 800310c:	08003415 	.word	0x08003415
 8003110:	0800313b 	.word	0x0800313b
 8003114:	08003415 	.word	0x08003415
 8003118:	08003415 	.word	0x08003415
 800311c:	08003415 	.word	0x08003415
 8003120:	08003141 	.word	0x08003141
 8003124:	08003415 	.word	0x08003415
 8003128:	08003415 	.word	0x08003415
 800312c:	08003415 	.word	0x08003415
 8003130:	080032b5 	.word	0x080032b5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003134:	4bbd      	ldr	r3, [pc, #756]	; (800342c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003136:	61bb      	str	r3, [r7, #24]
       break;
 8003138:	e16f      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800313a:	4bbd      	ldr	r3, [pc, #756]	; (8003430 <HAL_RCC_GetSysClockFreq+0x360>)
 800313c:	61bb      	str	r3, [r7, #24]
      break;
 800313e:	e16c      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003140:	4bb9      	ldr	r3, [pc, #740]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003148:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800314a:	4bb7      	ldr	r3, [pc, #732]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d053      	beq.n	80031fe <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003156:	4bb4      	ldr	r3, [pc, #720]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	099b      	lsrs	r3, r3, #6
 800315c:	461a      	mov	r2, r3
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003166:	f04f 0100 	mov.w	r1, #0
 800316a:	ea02 0400 	and.w	r4, r2, r0
 800316e:	603c      	str	r4, [r7, #0]
 8003170:	400b      	ands	r3, r1
 8003172:	607b      	str	r3, [r7, #4]
 8003174:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003178:	4620      	mov	r0, r4
 800317a:	4629      	mov	r1, r5
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	f04f 0300 	mov.w	r3, #0
 8003184:	014b      	lsls	r3, r1, #5
 8003186:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800318a:	0142      	lsls	r2, r0, #5
 800318c:	4610      	mov	r0, r2
 800318e:	4619      	mov	r1, r3
 8003190:	4623      	mov	r3, r4
 8003192:	1ac0      	subs	r0, r0, r3
 8003194:	462b      	mov	r3, r5
 8003196:	eb61 0103 	sbc.w	r1, r1, r3
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	018b      	lsls	r3, r1, #6
 80031a4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031a8:	0182      	lsls	r2, r0, #6
 80031aa:	1a12      	subs	r2, r2, r0
 80031ac:	eb63 0301 	sbc.w	r3, r3, r1
 80031b0:	f04f 0000 	mov.w	r0, #0
 80031b4:	f04f 0100 	mov.w	r1, #0
 80031b8:	00d9      	lsls	r1, r3, #3
 80031ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031be:	00d0      	lsls	r0, r2, #3
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4621      	mov	r1, r4
 80031c6:	1852      	adds	r2, r2, r1
 80031c8:	4629      	mov	r1, r5
 80031ca:	eb43 0101 	adc.w	r1, r3, r1
 80031ce:	460b      	mov	r3, r1
 80031d0:	f04f 0000 	mov.w	r0, #0
 80031d4:	f04f 0100 	mov.w	r1, #0
 80031d8:	0259      	lsls	r1, r3, #9
 80031da:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80031de:	0250      	lsls	r0, r2, #9
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4610      	mov	r0, r2
 80031e6:	4619      	mov	r1, r3
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	461a      	mov	r2, r3
 80031ec:	f04f 0300 	mov.w	r3, #0
 80031f0:	f7fd fcfa 	bl	8000be8 <__aeabi_uldivmod>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	4613      	mov	r3, r2
 80031fa:	61fb      	str	r3, [r7, #28]
 80031fc:	e04c      	b.n	8003298 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031fe:	4b8a      	ldr	r3, [pc, #552]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	099b      	lsrs	r3, r3, #6
 8003204:	461a      	mov	r2, r3
 8003206:	f04f 0300 	mov.w	r3, #0
 800320a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800320e:	f04f 0100 	mov.w	r1, #0
 8003212:	ea02 0a00 	and.w	sl, r2, r0
 8003216:	ea03 0b01 	and.w	fp, r3, r1
 800321a:	4650      	mov	r0, sl
 800321c:	4659      	mov	r1, fp
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	f04f 0300 	mov.w	r3, #0
 8003226:	014b      	lsls	r3, r1, #5
 8003228:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800322c:	0142      	lsls	r2, r0, #5
 800322e:	4610      	mov	r0, r2
 8003230:	4619      	mov	r1, r3
 8003232:	ebb0 000a 	subs.w	r0, r0, sl
 8003236:	eb61 010b 	sbc.w	r1, r1, fp
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	f04f 0300 	mov.w	r3, #0
 8003242:	018b      	lsls	r3, r1, #6
 8003244:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003248:	0182      	lsls	r2, r0, #6
 800324a:	1a12      	subs	r2, r2, r0
 800324c:	eb63 0301 	sbc.w	r3, r3, r1
 8003250:	f04f 0000 	mov.w	r0, #0
 8003254:	f04f 0100 	mov.w	r1, #0
 8003258:	00d9      	lsls	r1, r3, #3
 800325a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800325e:	00d0      	lsls	r0, r2, #3
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	eb12 020a 	adds.w	r2, r2, sl
 8003268:	eb43 030b 	adc.w	r3, r3, fp
 800326c:	f04f 0000 	mov.w	r0, #0
 8003270:	f04f 0100 	mov.w	r1, #0
 8003274:	0299      	lsls	r1, r3, #10
 8003276:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800327a:	0290      	lsls	r0, r2, #10
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4610      	mov	r0, r2
 8003282:	4619      	mov	r1, r3
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	461a      	mov	r2, r3
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	f7fd fcac 	bl	8000be8 <__aeabi_uldivmod>
 8003290:	4602      	mov	r2, r0
 8003292:	460b      	mov	r3, r1
 8003294:	4613      	mov	r3, r2
 8003296:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003298:	4b63      	ldr	r3, [pc, #396]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	0c1b      	lsrs	r3, r3, #16
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	3301      	adds	r3, #1
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80032a8:	69fa      	ldr	r2, [r7, #28]
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	61bb      	str	r3, [r7, #24]
      break;
 80032b2:	e0b2      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032b4:	4b5c      	ldr	r3, [pc, #368]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032bc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032be:	4b5a      	ldr	r3, [pc, #360]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d04d      	beq.n	8003366 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ca:	4b57      	ldr	r3, [pc, #348]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	099b      	lsrs	r3, r3, #6
 80032d0:	461a      	mov	r2, r3
 80032d2:	f04f 0300 	mov.w	r3, #0
 80032d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80032da:	f04f 0100 	mov.w	r1, #0
 80032de:	ea02 0800 	and.w	r8, r2, r0
 80032e2:	ea03 0901 	and.w	r9, r3, r1
 80032e6:	4640      	mov	r0, r8
 80032e8:	4649      	mov	r1, r9
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	f04f 0300 	mov.w	r3, #0
 80032f2:	014b      	lsls	r3, r1, #5
 80032f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032f8:	0142      	lsls	r2, r0, #5
 80032fa:	4610      	mov	r0, r2
 80032fc:	4619      	mov	r1, r3
 80032fe:	ebb0 0008 	subs.w	r0, r0, r8
 8003302:	eb61 0109 	sbc.w	r1, r1, r9
 8003306:	f04f 0200 	mov.w	r2, #0
 800330a:	f04f 0300 	mov.w	r3, #0
 800330e:	018b      	lsls	r3, r1, #6
 8003310:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003314:	0182      	lsls	r2, r0, #6
 8003316:	1a12      	subs	r2, r2, r0
 8003318:	eb63 0301 	sbc.w	r3, r3, r1
 800331c:	f04f 0000 	mov.w	r0, #0
 8003320:	f04f 0100 	mov.w	r1, #0
 8003324:	00d9      	lsls	r1, r3, #3
 8003326:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800332a:	00d0      	lsls	r0, r2, #3
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	eb12 0208 	adds.w	r2, r2, r8
 8003334:	eb43 0309 	adc.w	r3, r3, r9
 8003338:	f04f 0000 	mov.w	r0, #0
 800333c:	f04f 0100 	mov.w	r1, #0
 8003340:	0259      	lsls	r1, r3, #9
 8003342:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003346:	0250      	lsls	r0, r2, #9
 8003348:	4602      	mov	r2, r0
 800334a:	460b      	mov	r3, r1
 800334c:	4610      	mov	r0, r2
 800334e:	4619      	mov	r1, r3
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	461a      	mov	r2, r3
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	f7fd fc46 	bl	8000be8 <__aeabi_uldivmod>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4613      	mov	r3, r2
 8003362:	61fb      	str	r3, [r7, #28]
 8003364:	e04a      	b.n	80033fc <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003366:	4b30      	ldr	r3, [pc, #192]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	099b      	lsrs	r3, r3, #6
 800336c:	461a      	mov	r2, r3
 800336e:	f04f 0300 	mov.w	r3, #0
 8003372:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003376:	f04f 0100 	mov.w	r1, #0
 800337a:	ea02 0400 	and.w	r4, r2, r0
 800337e:	ea03 0501 	and.w	r5, r3, r1
 8003382:	4620      	mov	r0, r4
 8003384:	4629      	mov	r1, r5
 8003386:	f04f 0200 	mov.w	r2, #0
 800338a:	f04f 0300 	mov.w	r3, #0
 800338e:	014b      	lsls	r3, r1, #5
 8003390:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003394:	0142      	lsls	r2, r0, #5
 8003396:	4610      	mov	r0, r2
 8003398:	4619      	mov	r1, r3
 800339a:	1b00      	subs	r0, r0, r4
 800339c:	eb61 0105 	sbc.w	r1, r1, r5
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	018b      	lsls	r3, r1, #6
 80033aa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80033ae:	0182      	lsls	r2, r0, #6
 80033b0:	1a12      	subs	r2, r2, r0
 80033b2:	eb63 0301 	sbc.w	r3, r3, r1
 80033b6:	f04f 0000 	mov.w	r0, #0
 80033ba:	f04f 0100 	mov.w	r1, #0
 80033be:	00d9      	lsls	r1, r3, #3
 80033c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033c4:	00d0      	lsls	r0, r2, #3
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	1912      	adds	r2, r2, r4
 80033cc:	eb45 0303 	adc.w	r3, r5, r3
 80033d0:	f04f 0000 	mov.w	r0, #0
 80033d4:	f04f 0100 	mov.w	r1, #0
 80033d8:	0299      	lsls	r1, r3, #10
 80033da:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80033de:	0290      	lsls	r0, r2, #10
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	4610      	mov	r0, r2
 80033e6:	4619      	mov	r1, r3
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	461a      	mov	r2, r3
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	f7fd fbfa 	bl	8000be8 <__aeabi_uldivmod>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4613      	mov	r3, r2
 80033fa:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80033fc:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <HAL_RCC_GetSysClockFreq+0x358>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	0f1b      	lsrs	r3, r3, #28
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8003408:	69fa      	ldr	r2, [r7, #28]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003410:	61bb      	str	r3, [r7, #24]
      break;
 8003412:	e002      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003416:	61bb      	str	r3, [r7, #24]
      break;
 8003418:	bf00      	nop
    }
  }
  return sysclockfreq;
 800341a:	69bb      	ldr	r3, [r7, #24]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3720      	adds	r7, #32
 8003420:	46bd      	mov	sp, r7
 8003422:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003426:	bf00      	nop
 8003428:	40023800 	.word	0x40023800
 800342c:	00f42400 	.word	0x00f42400
 8003430:	007a1200 	.word	0x007a1200

08003434 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e28d      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 8083 	beq.w	800355a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003454:	4b94      	ldr	r3, [pc, #592]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	2b04      	cmp	r3, #4
 800345e:	d019      	beq.n	8003494 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003460:	4b91      	ldr	r3, [pc, #580]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003468:	2b08      	cmp	r3, #8
 800346a:	d106      	bne.n	800347a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800346c:	4b8e      	ldr	r3, [pc, #568]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003474:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003478:	d00c      	beq.n	8003494 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800347a:	4b8b      	ldr	r3, [pc, #556]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003482:	2b0c      	cmp	r3, #12
 8003484:	d112      	bne.n	80034ac <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003486:	4b88      	ldr	r3, [pc, #544]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800348e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003492:	d10b      	bne.n	80034ac <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003494:	4b84      	ldr	r3, [pc, #528]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d05b      	beq.n	8003558 <HAL_RCC_OscConfig+0x124>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d157      	bne.n	8003558 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e25a      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b4:	d106      	bne.n	80034c4 <HAL_RCC_OscConfig+0x90>
 80034b6:	4b7c      	ldr	r3, [pc, #496]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7b      	ldr	r2, [pc, #492]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034c0:	6013      	str	r3, [r2, #0]
 80034c2:	e01d      	b.n	8003500 <HAL_RCC_OscConfig+0xcc>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034cc:	d10c      	bne.n	80034e8 <HAL_RCC_OscConfig+0xb4>
 80034ce:	4b76      	ldr	r3, [pc, #472]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a75      	ldr	r2, [pc, #468]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	4b73      	ldr	r3, [pc, #460]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a72      	ldr	r2, [pc, #456]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034e4:	6013      	str	r3, [r2, #0]
 80034e6:	e00b      	b.n	8003500 <HAL_RCC_OscConfig+0xcc>
 80034e8:	4b6f      	ldr	r3, [pc, #444]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a6e      	ldr	r2, [pc, #440]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	4b6c      	ldr	r3, [pc, #432]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a6b      	ldr	r2, [pc, #428]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80034fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003508:	f7fe fa6e 	bl	80019e8 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003510:	f7fe fa6a 	bl	80019e8 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b64      	cmp	r3, #100	; 0x64
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e21f      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003522:	4b61      	ldr	r3, [pc, #388]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0xdc>
 800352e:	e014      	b.n	800355a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003530:	f7fe fa5a 	bl	80019e8 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003538:	f7fe fa56 	bl	80019e8 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b64      	cmp	r3, #100	; 0x64
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e20b      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354a:	4b57      	ldr	r3, [pc, #348]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1f0      	bne.n	8003538 <HAL_RCC_OscConfig+0x104>
 8003556:	e000      	b.n	800355a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d06f      	beq.n	8003646 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003566:	4b50      	ldr	r3, [pc, #320]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	2b00      	cmp	r3, #0
 8003570:	d017      	beq.n	80035a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003572:	4b4d      	ldr	r3, [pc, #308]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800357a:	2b08      	cmp	r3, #8
 800357c:	d105      	bne.n	800358a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800357e:	4b4a      	ldr	r3, [pc, #296]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00b      	beq.n	80035a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800358a:	4b47      	ldr	r3, [pc, #284]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003592:	2b0c      	cmp	r3, #12
 8003594:	d11c      	bne.n	80035d0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003596:	4b44      	ldr	r3, [pc, #272]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d116      	bne.n	80035d0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035a2:	4b41      	ldr	r3, [pc, #260]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d005      	beq.n	80035ba <HAL_RCC_OscConfig+0x186>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d001      	beq.n	80035ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e1d3      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ba:	4b3b      	ldr	r3, [pc, #236]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	4937      	ldr	r1, [pc, #220]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ce:	e03a      	b.n	8003646 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d020      	beq.n	800361a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035d8:	4b34      	ldr	r3, [pc, #208]	; (80036ac <HAL_RCC_OscConfig+0x278>)
 80035da:	2201      	movs	r2, #1
 80035dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035de:	f7fe fa03 	bl	80019e8 <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035e6:	f7fe f9ff 	bl	80019e8 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e1b4      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f8:	4b2b      	ldr	r3, [pc, #172]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0f0      	beq.n	80035e6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003604:	4b28      	ldr	r3, [pc, #160]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	4925      	ldr	r1, [pc, #148]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 8003614:	4313      	orrs	r3, r2
 8003616:	600b      	str	r3, [r1, #0]
 8003618:	e015      	b.n	8003646 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800361a:	4b24      	ldr	r3, [pc, #144]	; (80036ac <HAL_RCC_OscConfig+0x278>)
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fe f9e2 	bl	80019e8 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003628:	f7fe f9de 	bl	80019e8 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e193      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800363a:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	2b00      	cmp	r3, #0
 8003650:	d036      	beq.n	80036c0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d016      	beq.n	8003688 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800365a:	4b15      	ldr	r3, [pc, #84]	; (80036b0 <HAL_RCC_OscConfig+0x27c>)
 800365c:	2201      	movs	r2, #1
 800365e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003660:	f7fe f9c2 	bl	80019e8 <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003668:	f7fe f9be 	bl	80019e8 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e173      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800367a:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <HAL_RCC_OscConfig+0x274>)
 800367c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f0      	beq.n	8003668 <HAL_RCC_OscConfig+0x234>
 8003686:	e01b      	b.n	80036c0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003688:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <HAL_RCC_OscConfig+0x27c>)
 800368a:	2200      	movs	r2, #0
 800368c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368e:	f7fe f9ab 	bl	80019e8 <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003694:	e00e      	b.n	80036b4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003696:	f7fe f9a7 	bl	80019e8 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d907      	bls.n	80036b4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e15c      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
 80036a8:	40023800 	.word	0x40023800
 80036ac:	42470000 	.word	0x42470000
 80036b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036b4:	4b8a      	ldr	r3, [pc, #552]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80036b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1ea      	bne.n	8003696 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0304 	and.w	r3, r3, #4
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f000 8097 	beq.w	80037fc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036d2:	4b83      	ldr	r3, [pc, #524]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10f      	bne.n	80036fe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	4b7f      	ldr	r3, [pc, #508]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80036e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e6:	4a7e      	ldr	r2, [pc, #504]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80036e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ec:	6413      	str	r3, [r2, #64]	; 0x40
 80036ee:	4b7c      	ldr	r3, [pc, #496]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036fa:	2301      	movs	r3, #1
 80036fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fe:	4b79      	ldr	r3, [pc, #484]	; (80038e4 <HAL_RCC_OscConfig+0x4b0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003706:	2b00      	cmp	r3, #0
 8003708:	d118      	bne.n	800373c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800370a:	4b76      	ldr	r3, [pc, #472]	; (80038e4 <HAL_RCC_OscConfig+0x4b0>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a75      	ldr	r2, [pc, #468]	; (80038e4 <HAL_RCC_OscConfig+0x4b0>)
 8003710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003716:	f7fe f967 	bl	80019e8 <HAL_GetTick>
 800371a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371c:	e008      	b.n	8003730 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800371e:	f7fe f963 	bl	80019e8 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d901      	bls.n	8003730 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e118      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003730:	4b6c      	ldr	r3, [pc, #432]	; (80038e4 <HAL_RCC_OscConfig+0x4b0>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003738:	2b00      	cmp	r3, #0
 800373a:	d0f0      	beq.n	800371e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d106      	bne.n	8003752 <HAL_RCC_OscConfig+0x31e>
 8003744:	4b66      	ldr	r3, [pc, #408]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003748:	4a65      	ldr	r2, [pc, #404]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	6713      	str	r3, [r2, #112]	; 0x70
 8003750:	e01c      	b.n	800378c <HAL_RCC_OscConfig+0x358>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	2b05      	cmp	r3, #5
 8003758:	d10c      	bne.n	8003774 <HAL_RCC_OscConfig+0x340>
 800375a:	4b61      	ldr	r3, [pc, #388]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 800375c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375e:	4a60      	ldr	r2, [pc, #384]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003760:	f043 0304 	orr.w	r3, r3, #4
 8003764:	6713      	str	r3, [r2, #112]	; 0x70
 8003766:	4b5e      	ldr	r3, [pc, #376]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800376a:	4a5d      	ldr	r2, [pc, #372]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	6713      	str	r3, [r2, #112]	; 0x70
 8003772:	e00b      	b.n	800378c <HAL_RCC_OscConfig+0x358>
 8003774:	4b5a      	ldr	r3, [pc, #360]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003778:	4a59      	ldr	r2, [pc, #356]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 800377a:	f023 0301 	bic.w	r3, r3, #1
 800377e:	6713      	str	r3, [r2, #112]	; 0x70
 8003780:	4b57      	ldr	r3, [pc, #348]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003784:	4a56      	ldr	r2, [pc, #344]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003786:	f023 0304 	bic.w	r3, r3, #4
 800378a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d015      	beq.n	80037c0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003794:	f7fe f928 	bl	80019e8 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379a:	e00a      	b.n	80037b2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800379c:	f7fe f924 	bl	80019e8 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e0d7      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b2:	4b4b      	ldr	r3, [pc, #300]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80037b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d0ee      	beq.n	800379c <HAL_RCC_OscConfig+0x368>
 80037be:	e014      	b.n	80037ea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c0:	f7fe f912 	bl	80019e8 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c6:	e00a      	b.n	80037de <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037c8:	f7fe f90e 	bl	80019e8 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e0c1      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037de:	4b40      	ldr	r3, [pc, #256]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80037e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1ee      	bne.n	80037c8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037ea:	7dfb      	ldrb	r3, [r7, #23]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d105      	bne.n	80037fc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f0:	4b3b      	ldr	r3, [pc, #236]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	4a3a      	ldr	r2, [pc, #232]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80037f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80ad 	beq.w	8003960 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003806:	4b36      	ldr	r3, [pc, #216]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 030c 	and.w	r3, r3, #12
 800380e:	2b08      	cmp	r3, #8
 8003810:	d060      	beq.n	80038d4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d145      	bne.n	80038a6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381a:	4b33      	ldr	r3, [pc, #204]	; (80038e8 <HAL_RCC_OscConfig+0x4b4>)
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003820:	f7fe f8e2 	bl	80019e8 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003828:	f7fe f8de 	bl	80019e8 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e093      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383a:	4b29      	ldr	r3, [pc, #164]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1f0      	bne.n	8003828 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	69da      	ldr	r2, [r3, #28]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a1b      	ldr	r3, [r3, #32]
 800384e:	431a      	orrs	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	019b      	lsls	r3, r3, #6
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	085b      	lsrs	r3, r3, #1
 800385e:	3b01      	subs	r3, #1
 8003860:	041b      	lsls	r3, r3, #16
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003868:	061b      	lsls	r3, r3, #24
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003870:	071b      	lsls	r3, r3, #28
 8003872:	491b      	ldr	r1, [pc, #108]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 8003874:	4313      	orrs	r3, r2
 8003876:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003878:	4b1b      	ldr	r3, [pc, #108]	; (80038e8 <HAL_RCC_OscConfig+0x4b4>)
 800387a:	2201      	movs	r2, #1
 800387c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800387e:	f7fe f8b3 	bl	80019e8 <HAL_GetTick>
 8003882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003884:	e008      	b.n	8003898 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003886:	f7fe f8af 	bl	80019e8 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d901      	bls.n	8003898 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e064      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003898:	4b11      	ldr	r3, [pc, #68]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d0f0      	beq.n	8003886 <HAL_RCC_OscConfig+0x452>
 80038a4:	e05c      	b.n	8003960 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a6:	4b10      	ldr	r3, [pc, #64]	; (80038e8 <HAL_RCC_OscConfig+0x4b4>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7fe f89c 	bl	80019e8 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b4:	f7fe f898 	bl	80019e8 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e04d      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c6:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <HAL_RCC_OscConfig+0x4ac>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x480>
 80038d2:	e045      	b.n	8003960 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d107      	bne.n	80038ec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e040      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
 80038e0:	40023800 	.word	0x40023800
 80038e4:	40007000 	.word	0x40007000
 80038e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038ec:	4b1f      	ldr	r3, [pc, #124]	; (800396c <HAL_RCC_OscConfig+0x538>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d030      	beq.n	800395c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003904:	429a      	cmp	r2, r3
 8003906:	d129      	bne.n	800395c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003912:	429a      	cmp	r2, r3
 8003914:	d122      	bne.n	800395c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800391c:	4013      	ands	r3, r2
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003922:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003924:	4293      	cmp	r3, r2
 8003926:	d119      	bne.n	800395c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003932:	085b      	lsrs	r3, r3, #1
 8003934:	3b01      	subs	r3, #1
 8003936:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003938:	429a      	cmp	r2, r3
 800393a:	d10f      	bne.n	800395c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003946:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003948:	429a      	cmp	r2, r3
 800394a:	d107      	bne.n	800395c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003958:	429a      	cmp	r2, r3
 800395a:	d001      	beq.n	8003960 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800

08003970 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e03f      	b.n	8003a02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d106      	bne.n	800399c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7fd fe4c 	bl	8001634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2224      	movs	r2, #36	; 0x24
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 f929 	bl	8003c0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	691a      	ldr	r2, [r3, #16]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	695a      	ldr	r2, [r3, #20]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68da      	ldr	r2, [r3, #12]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b08a      	sub	sp, #40	; 0x28
 8003a0e:	af02      	add	r7, sp, #8
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	603b      	str	r3, [r7, #0]
 8003a16:	4613      	mov	r3, r2
 8003a18:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b20      	cmp	r3, #32
 8003a28:	d17c      	bne.n	8003b24 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d002      	beq.n	8003a36 <HAL_UART_Transmit+0x2c>
 8003a30:	88fb      	ldrh	r3, [r7, #6]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e075      	b.n	8003b26 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_UART_Transmit+0x3e>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e06e      	b.n	8003b26 <HAL_UART_Transmit+0x11c>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2221      	movs	r2, #33	; 0x21
 8003a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a5e:	f7fd ffc3 	bl	80019e8 <HAL_GetTick>
 8003a62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	88fa      	ldrh	r2, [r7, #6]
 8003a68:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	88fa      	ldrh	r2, [r7, #6]
 8003a6e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a78:	d108      	bne.n	8003a8c <HAL_UART_Transmit+0x82>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d104      	bne.n	8003a8c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	e003      	b.n	8003a94 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a90:	2300      	movs	r3, #0
 8003a92:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a9c:	e02a      	b.n	8003af4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2180      	movs	r1, #128	; 0x80
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 f840 	bl	8003b2e <UART_WaitOnFlagUntilTimeout>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e036      	b.n	8003b26 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10b      	bne.n	8003ad6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003acc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	3302      	adds	r3, #2
 8003ad2:	61bb      	str	r3, [r7, #24]
 8003ad4:	e007      	b.n	8003ae6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	781a      	ldrb	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b01      	subs	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1cf      	bne.n	8003a9e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2200      	movs	r2, #0
 8003b06:	2140      	movs	r1, #64	; 0x40
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f810 	bl	8003b2e <UART_WaitOnFlagUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e006      	b.n	8003b26 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b20:	2300      	movs	r3, #0
 8003b22:	e000      	b.n	8003b26 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b24:	2302      	movs	r3, #2
  }
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3720      	adds	r7, #32
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b090      	sub	sp, #64	; 0x40
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	60f8      	str	r0, [r7, #12]
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	603b      	str	r3, [r7, #0]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b3e:	e050      	b.n	8003be2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b46:	d04c      	beq.n	8003be2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x30>
 8003b4e:	f7fd ff4b 	bl	80019e8 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d241      	bcs.n	8003be2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	330c      	adds	r3, #12
 8003b64:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b68:	e853 3f00 	ldrex	r3, [r3]
 8003b6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b70:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	330c      	adds	r3, #12
 8003b7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b7e:	637a      	str	r2, [r7, #52]	; 0x34
 8003b80:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b86:	e841 2300 	strex	r3, r2, [r1]
 8003b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1e5      	bne.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	3314      	adds	r3, #20
 8003b98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	e853 3f00 	ldrex	r3, [r3]
 8003ba0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	f023 0301 	bic.w	r3, r3, #1
 8003ba8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	3314      	adds	r3, #20
 8003bb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003bb2:	623a      	str	r2, [r7, #32]
 8003bb4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb6:	69f9      	ldr	r1, [r7, #28]
 8003bb8:	6a3a      	ldr	r2, [r7, #32]
 8003bba:	e841 2300 	strex	r3, r2, [r1]
 8003bbe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1e5      	bne.n	8003b92 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e00f      	b.n	8003c02 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	4013      	ands	r3, r2
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	bf0c      	ite	eq
 8003bf2:	2301      	moveq	r3, #1
 8003bf4:	2300      	movne	r3, #0
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	79fb      	ldrb	r3, [r7, #7]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d09f      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3740      	adds	r7, #64	; 0x40
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c10:	b09f      	sub	sp, #124	; 0x7c
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c22:	68d9      	ldr	r1, [r3, #12]
 8003c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	ea40 0301 	orr.w	r3, r0, r1
 8003c2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003c50:	f021 010c 	bic.w	r1, r1, #12
 8003c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c5a:	430b      	orrs	r3, r1
 8003c5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003c68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c6a:	6999      	ldr	r1, [r3, #24]
 8003c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	ea40 0301 	orr.w	r3, r0, r1
 8003c74:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	4bc5      	ldr	r3, [pc, #788]	; (8003f90 <UART_SetConfig+0x384>)
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d004      	beq.n	8003c8a <UART_SetConfig+0x7e>
 8003c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4bc3      	ldr	r3, [pc, #780]	; (8003f94 <UART_SetConfig+0x388>)
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d103      	bne.n	8003c92 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c8a:	f7ff fa0d 	bl	80030a8 <HAL_RCC_GetPCLK2Freq>
 8003c8e:	6778      	str	r0, [r7, #116]	; 0x74
 8003c90:	e002      	b.n	8003c98 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c92:	f7ff f9f5 	bl	8003080 <HAL_RCC_GetPCLK1Freq>
 8003c96:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ca0:	f040 80b6 	bne.w	8003e10 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ca4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ca6:	461c      	mov	r4, r3
 8003ca8:	f04f 0500 	mov.w	r5, #0
 8003cac:	4622      	mov	r2, r4
 8003cae:	462b      	mov	r3, r5
 8003cb0:	1891      	adds	r1, r2, r2
 8003cb2:	6439      	str	r1, [r7, #64]	; 0x40
 8003cb4:	415b      	adcs	r3, r3
 8003cb6:	647b      	str	r3, [r7, #68]	; 0x44
 8003cb8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003cbc:	1912      	adds	r2, r2, r4
 8003cbe:	eb45 0303 	adc.w	r3, r5, r3
 8003cc2:	f04f 0000 	mov.w	r0, #0
 8003cc6:	f04f 0100 	mov.w	r1, #0
 8003cca:	00d9      	lsls	r1, r3, #3
 8003ccc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003cd0:	00d0      	lsls	r0, r2, #3
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	1911      	adds	r1, r2, r4
 8003cd8:	6639      	str	r1, [r7, #96]	; 0x60
 8003cda:	416b      	adcs	r3, r5
 8003cdc:	667b      	str	r3, [r7, #100]	; 0x64
 8003cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	f04f 0300 	mov.w	r3, #0
 8003ce8:	1891      	adds	r1, r2, r2
 8003cea:	63b9      	str	r1, [r7, #56]	; 0x38
 8003cec:	415b      	adcs	r3, r3
 8003cee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003cf4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003cf8:	f7fc ff76 	bl	8000be8 <__aeabi_uldivmod>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4ba5      	ldr	r3, [pc, #660]	; (8003f98 <UART_SetConfig+0x38c>)
 8003d02:	fba3 2302 	umull	r2, r3, r3, r2
 8003d06:	095b      	lsrs	r3, r3, #5
 8003d08:	011e      	lsls	r6, r3, #4
 8003d0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d0c:	461c      	mov	r4, r3
 8003d0e:	f04f 0500 	mov.w	r5, #0
 8003d12:	4622      	mov	r2, r4
 8003d14:	462b      	mov	r3, r5
 8003d16:	1891      	adds	r1, r2, r2
 8003d18:	6339      	str	r1, [r7, #48]	; 0x30
 8003d1a:	415b      	adcs	r3, r3
 8003d1c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d1e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d22:	1912      	adds	r2, r2, r4
 8003d24:	eb45 0303 	adc.w	r3, r5, r3
 8003d28:	f04f 0000 	mov.w	r0, #0
 8003d2c:	f04f 0100 	mov.w	r1, #0
 8003d30:	00d9      	lsls	r1, r3, #3
 8003d32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d36:	00d0      	lsls	r0, r2, #3
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	1911      	adds	r1, r2, r4
 8003d3e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003d40:	416b      	adcs	r3, r5
 8003d42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	f04f 0300 	mov.w	r3, #0
 8003d4e:	1891      	adds	r1, r2, r2
 8003d50:	62b9      	str	r1, [r7, #40]	; 0x28
 8003d52:	415b      	adcs	r3, r3
 8003d54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d5a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003d5e:	f7fc ff43 	bl	8000be8 <__aeabi_uldivmod>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4b8c      	ldr	r3, [pc, #560]	; (8003f98 <UART_SetConfig+0x38c>)
 8003d68:	fba3 1302 	umull	r1, r3, r3, r2
 8003d6c:	095b      	lsrs	r3, r3, #5
 8003d6e:	2164      	movs	r1, #100	; 0x64
 8003d70:	fb01 f303 	mul.w	r3, r1, r3
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	3332      	adds	r3, #50	; 0x32
 8003d7a:	4a87      	ldr	r2, [pc, #540]	; (8003f98 <UART_SetConfig+0x38c>)
 8003d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d80:	095b      	lsrs	r3, r3, #5
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d88:	441e      	add	r6, r3
 8003d8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f04f 0100 	mov.w	r1, #0
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	1894      	adds	r4, r2, r2
 8003d98:	623c      	str	r4, [r7, #32]
 8003d9a:	415b      	adcs	r3, r3
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003da2:	1812      	adds	r2, r2, r0
 8003da4:	eb41 0303 	adc.w	r3, r1, r3
 8003da8:	f04f 0400 	mov.w	r4, #0
 8003dac:	f04f 0500 	mov.w	r5, #0
 8003db0:	00dd      	lsls	r5, r3, #3
 8003db2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003db6:	00d4      	lsls	r4, r2, #3
 8003db8:	4622      	mov	r2, r4
 8003dba:	462b      	mov	r3, r5
 8003dbc:	1814      	adds	r4, r2, r0
 8003dbe:	653c      	str	r4, [r7, #80]	; 0x50
 8003dc0:	414b      	adcs	r3, r1
 8003dc2:	657b      	str	r3, [r7, #84]	; 0x54
 8003dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	f04f 0300 	mov.w	r3, #0
 8003dce:	1891      	adds	r1, r2, r2
 8003dd0:	61b9      	str	r1, [r7, #24]
 8003dd2:	415b      	adcs	r3, r3
 8003dd4:	61fb      	str	r3, [r7, #28]
 8003dd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dda:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003dde:	f7fc ff03 	bl	8000be8 <__aeabi_uldivmod>
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	4b6c      	ldr	r3, [pc, #432]	; (8003f98 <UART_SetConfig+0x38c>)
 8003de8:	fba3 1302 	umull	r1, r3, r3, r2
 8003dec:	095b      	lsrs	r3, r3, #5
 8003dee:	2164      	movs	r1, #100	; 0x64
 8003df0:	fb01 f303 	mul.w	r3, r1, r3
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	3332      	adds	r3, #50	; 0x32
 8003dfa:	4a67      	ldr	r2, [pc, #412]	; (8003f98 <UART_SetConfig+0x38c>)
 8003dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003e00:	095b      	lsrs	r3, r3, #5
 8003e02:	f003 0207 	and.w	r2, r3, #7
 8003e06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4432      	add	r2, r6
 8003e0c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e0e:	e0b9      	b.n	8003f84 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e12:	461c      	mov	r4, r3
 8003e14:	f04f 0500 	mov.w	r5, #0
 8003e18:	4622      	mov	r2, r4
 8003e1a:	462b      	mov	r3, r5
 8003e1c:	1891      	adds	r1, r2, r2
 8003e1e:	6139      	str	r1, [r7, #16]
 8003e20:	415b      	adcs	r3, r3
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e28:	1912      	adds	r2, r2, r4
 8003e2a:	eb45 0303 	adc.w	r3, r5, r3
 8003e2e:	f04f 0000 	mov.w	r0, #0
 8003e32:	f04f 0100 	mov.w	r1, #0
 8003e36:	00d9      	lsls	r1, r3, #3
 8003e38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003e3c:	00d0      	lsls	r0, r2, #3
 8003e3e:	4602      	mov	r2, r0
 8003e40:	460b      	mov	r3, r1
 8003e42:	eb12 0804 	adds.w	r8, r2, r4
 8003e46:	eb43 0905 	adc.w	r9, r3, r5
 8003e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f04f 0100 	mov.w	r1, #0
 8003e54:	f04f 0200 	mov.w	r2, #0
 8003e58:	f04f 0300 	mov.w	r3, #0
 8003e5c:	008b      	lsls	r3, r1, #2
 8003e5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003e62:	0082      	lsls	r2, r0, #2
 8003e64:	4640      	mov	r0, r8
 8003e66:	4649      	mov	r1, r9
 8003e68:	f7fc febe 	bl	8000be8 <__aeabi_uldivmod>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	4b49      	ldr	r3, [pc, #292]	; (8003f98 <UART_SetConfig+0x38c>)
 8003e72:	fba3 2302 	umull	r2, r3, r3, r2
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	011e      	lsls	r6, r3, #4
 8003e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f04f 0100 	mov.w	r1, #0
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	1894      	adds	r4, r2, r2
 8003e88:	60bc      	str	r4, [r7, #8]
 8003e8a:	415b      	adcs	r3, r3
 8003e8c:	60fb      	str	r3, [r7, #12]
 8003e8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e92:	1812      	adds	r2, r2, r0
 8003e94:	eb41 0303 	adc.w	r3, r1, r3
 8003e98:	f04f 0400 	mov.w	r4, #0
 8003e9c:	f04f 0500 	mov.w	r5, #0
 8003ea0:	00dd      	lsls	r5, r3, #3
 8003ea2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003ea6:	00d4      	lsls	r4, r2, #3
 8003ea8:	4622      	mov	r2, r4
 8003eaa:	462b      	mov	r3, r5
 8003eac:	1814      	adds	r4, r2, r0
 8003eae:	64bc      	str	r4, [r7, #72]	; 0x48
 8003eb0:	414b      	adcs	r3, r1
 8003eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f04f 0100 	mov.w	r1, #0
 8003ebe:	f04f 0200 	mov.w	r2, #0
 8003ec2:	f04f 0300 	mov.w	r3, #0
 8003ec6:	008b      	lsls	r3, r1, #2
 8003ec8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003ecc:	0082      	lsls	r2, r0, #2
 8003ece:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003ed2:	f7fc fe89 	bl	8000be8 <__aeabi_uldivmod>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	460b      	mov	r3, r1
 8003eda:	4b2f      	ldr	r3, [pc, #188]	; (8003f98 <UART_SetConfig+0x38c>)
 8003edc:	fba3 1302 	umull	r1, r3, r3, r2
 8003ee0:	095b      	lsrs	r3, r3, #5
 8003ee2:	2164      	movs	r1, #100	; 0x64
 8003ee4:	fb01 f303 	mul.w	r3, r1, r3
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	011b      	lsls	r3, r3, #4
 8003eec:	3332      	adds	r3, #50	; 0x32
 8003eee:	4a2a      	ldr	r2, [pc, #168]	; (8003f98 <UART_SetConfig+0x38c>)
 8003ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef4:	095b      	lsrs	r3, r3, #5
 8003ef6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003efa:	441e      	add	r6, r3
 8003efc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003efe:	4618      	mov	r0, r3
 8003f00:	f04f 0100 	mov.w	r1, #0
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	1894      	adds	r4, r2, r2
 8003f0a:	603c      	str	r4, [r7, #0]
 8003f0c:	415b      	adcs	r3, r3
 8003f0e:	607b      	str	r3, [r7, #4]
 8003f10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f14:	1812      	adds	r2, r2, r0
 8003f16:	eb41 0303 	adc.w	r3, r1, r3
 8003f1a:	f04f 0400 	mov.w	r4, #0
 8003f1e:	f04f 0500 	mov.w	r5, #0
 8003f22:	00dd      	lsls	r5, r3, #3
 8003f24:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003f28:	00d4      	lsls	r4, r2, #3
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	462b      	mov	r3, r5
 8003f2e:	eb12 0a00 	adds.w	sl, r2, r0
 8003f32:	eb43 0b01 	adc.w	fp, r3, r1
 8003f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f04f 0100 	mov.w	r1, #0
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	008b      	lsls	r3, r1, #2
 8003f4a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003f4e:	0082      	lsls	r2, r0, #2
 8003f50:	4650      	mov	r0, sl
 8003f52:	4659      	mov	r1, fp
 8003f54:	f7fc fe48 	bl	8000be8 <__aeabi_uldivmod>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4b0e      	ldr	r3, [pc, #56]	; (8003f98 <UART_SetConfig+0x38c>)
 8003f5e:	fba3 1302 	umull	r1, r3, r3, r2
 8003f62:	095b      	lsrs	r3, r3, #5
 8003f64:	2164      	movs	r1, #100	; 0x64
 8003f66:	fb01 f303 	mul.w	r3, r1, r3
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	3332      	adds	r3, #50	; 0x32
 8003f70:	4a09      	ldr	r2, [pc, #36]	; (8003f98 <UART_SetConfig+0x38c>)
 8003f72:	fba2 2303 	umull	r2, r3, r2, r3
 8003f76:	095b      	lsrs	r3, r3, #5
 8003f78:	f003 020f 	and.w	r2, r3, #15
 8003f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4432      	add	r2, r6
 8003f82:	609a      	str	r2, [r3, #8]
}
 8003f84:	bf00      	nop
 8003f86:	377c      	adds	r7, #124	; 0x7c
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f8e:	bf00      	nop
 8003f90:	40011000 	.word	0x40011000
 8003f94:	40011400 	.word	0x40011400
 8003f98:	51eb851f 	.word	0x51eb851f

08003f9c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8003faa:	6839      	ldr	r1, [r7, #0]
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f001 fd88 	bl	8005ac2 <VL53L0X_get_offset_calibration_data_micro_meter>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8003fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b0a4      	sub	sp, #144	; 0x90
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8003fd2:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d107      	bne.n	8003fea <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2188      	movs	r1, #136	; 0x88
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f004 ff36 	bl	8008e50 <VL53L0X_WrByte>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ff8:	f8a3 217e 	strh.w	r2, [r3, #382]	; 0x17e

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660
	 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4aae      	ldr	r2, [pc, #696]	; (80042b8 <VL53L0X_DataInit+0x2f4>)
 8004000:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	619a      	str	r2, [r3, #24]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800400a:	f107 0310 	add.w	r3, r7, #16
 800400e:	4619      	mov	r1, r3
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 faef 	bl	80045f4 <VL53L0X_GetDeviceParameters>
 8004016:	4603      	mov	r3, r0
 8004018:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (Status == VL53L0X_ERROR_NONE) {
 800401c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004020:	2b00      	cmp	r3, #0
 8004022:	d130      	bne.n	8004086 <VL53L0X_DataInit+0xc2>
		/* initialize PAL values */
		CurrentParameters.DeviceMode =
 8004024:	2300      	movs	r3, #0
 8004026:	743b      	strb	r3, [r7, #16]
					VL53L0X_DEVICEMODE_SINGLE_RANGING;
		CurrentParameters.HistogramMode =
 8004028:	2300      	movs	r3, #0
 800402a:	747b      	strb	r3, [r7, #17]
					VL53L0X_HISTOGRAMMODE_DISABLED;

		/* Dmax lookup table */
	/* 0.0 */
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 800402c:	2300      	movs	r3, #0
 800402e:	64fb      	str	r3, [r7, #76]	; 0x4c
	/* 1200 */
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 8004030:	f04f 6396 	mov.w	r3, #78643200	; 0x4b00000
 8004034:	66bb      	str	r3, [r7, #104]	; 0x68
	/* 0.7 */
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 8004036:	f24b 3333 	movw	r3, #45875	; 0xb333
 800403a:	653b      	str	r3, [r7, #80]	; 0x50
	/* 1100 */
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 800403c:	4b9f      	ldr	r3, [pc, #636]	; (80042bc <VL53L0X_DataInit+0x2f8>)
 800403e:	66fb      	str	r3, [r7, #108]	; 0x6c
	/* 2 */
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 8004040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004044:	657b      	str	r3, [r7, #84]	; 0x54
	/* 900 */
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 8004046:	f04f 7361 	mov.w	r3, #58982400	; 0x3840000
 800404a:	673b      	str	r3, [r7, #112]	; 0x70
	/* 3.8 */
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 800404c:	4b9c      	ldr	r3, [pc, #624]	; (80042c0 <VL53L0X_DataInit+0x2fc>)
 800404e:	65bb      	str	r3, [r7, #88]	; 0x58
	/* 750 */
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 8004050:	4b9c      	ldr	r3, [pc, #624]	; (80042c4 <VL53L0X_DataInit+0x300>)
 8004052:	677b      	str	r3, [r7, #116]	; 0x74
	/* 7.3 */
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 8004054:	4b9c      	ldr	r3, [pc, #624]	; (80042c8 <VL53L0X_DataInit+0x304>)
 8004056:	65fb      	str	r3, [r7, #92]	; 0x5c
	/* 550 */
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 8004058:	4b9c      	ldr	r3, [pc, #624]	; (80042cc <VL53L0X_DataInit+0x308>)
 800405a:	67bb      	str	r3, [r7, #120]	; 0x78
	/* 10 */
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 800405c:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8004060:	663b      	str	r3, [r7, #96]	; 0x60
	/* 500 */
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 8004062:	f04f 73fa 	mov.w	r3, #32768000	; 0x1f40000
 8004066:	67fb      	str	r3, [r7, #124]	; 0x7c
	/* 15 */
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 8004068:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 800406c:	667b      	str	r3, [r7, #100]	; 0x64
	/* 400 */
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 800406e:	f04f 73c8 	mov.w	r3, #26214400	; 0x1900000
 8004072:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3308      	adds	r3, #8
 800407a:	f107 0110 	add.w	r1, r7, #16
 800407e:	2278      	movs	r2, #120	; 0x78
 8004080:	4618      	mov	r0, r3
 8004082:	f005 fa79 	bl	8009578 <memcpy>
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2264      	movs	r2, #100	; 0x64
 800408a:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f44f 7261 	mov.w	r2, #900	; 0x384
 8004094:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800409e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80040a8:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80040b4:	2201      	movs	r2, #1
 80040b6:	2180      	movs	r1, #128	; 0x80
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f004 fec9 	bl	8008e50 <VL53L0X_WrByte>
 80040be:	4603      	mov	r3, r0
 80040c0:	461a      	mov	r2, r3
 80040c2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80040c6:	4313      	orrs	r3, r2
 80040c8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80040cc:	2201      	movs	r2, #1
 80040ce:	21ff      	movs	r1, #255	; 0xff
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f004 febd 	bl	8008e50 <VL53L0X_WrByte>
 80040d6:	4603      	mov	r3, r0
 80040d8:	461a      	mov	r2, r3
 80040da:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80040de:	4313      	orrs	r3, r2
 80040e0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80040e4:	2200      	movs	r2, #0
 80040e6:	2100      	movs	r1, #0
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f004 feb1 	bl	8008e50 <VL53L0X_WrByte>
 80040ee:	4603      	mov	r3, r0
 80040f0:	461a      	mov	r2, r3
 80040f2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80040f6:	4313      	orrs	r3, r2
 80040f8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 80040fc:	f107 030f 	add.w	r3, r7, #15
 8004100:	461a      	mov	r2, r3
 8004102:	2191      	movs	r1, #145	; 0x91
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f004 ff25 	bl	8008f54 <VL53L0X_RdByte>
 800410a:	4603      	mov	r3, r0
 800410c:	461a      	mov	r2, r3
 800410e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004112:	4313      	orrs	r3, r2
 8004114:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8004118:	7bfa      	ldrb	r2, [r7, #15]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004120:	2201      	movs	r2, #1
 8004122:	2100      	movs	r1, #0
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f004 fe93 	bl	8008e50 <VL53L0X_WrByte>
 800412a:	4603      	mov	r3, r0
 800412c:	461a      	mov	r2, r3
 800412e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004132:	4313      	orrs	r3, r2
 8004134:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004138:	2200      	movs	r2, #0
 800413a:	21ff      	movs	r1, #255	; 0xff
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f004 fe87 	bl	8008e50 <VL53L0X_WrByte>
 8004142:	4603      	mov	r3, r0
 8004144:	461a      	mov	r2, r3
 8004146:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800414a:	4313      	orrs	r3, r2
 800414c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004150:	2200      	movs	r2, #0
 8004152:	2180      	movs	r1, #128	; 0x80
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f004 fe7b 	bl	8008e50 <VL53L0X_WrByte>
 800415a:	4603      	mov	r3, r0
 800415c:	461a      	mov	r2, r3
 800415e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004162:	4313      	orrs	r3, r2
 8004164:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004168:	2300      	movs	r3, #0
 800416a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800416e:	e017      	b.n	80041a0 <VL53L0X_DataInit+0x1dc>
		if (Status == VL53L0X_ERROR_NONE)
 8004170:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004174:	2b00      	cmp	r3, #0
 8004176:	d118      	bne.n	80041aa <VL53L0X_DataInit+0x1e6>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004178:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800417c:	b29b      	uxth	r3, r3
 800417e:	2201      	movs	r2, #1
 8004180:	4619      	mov	r1, r3
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 fd68 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 8004188:	4603      	mov	r3, r0
 800418a:	461a      	mov	r2, r3
 800418c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004190:	4313      	orrs	r3, r2
 8004192:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004196:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800419a:	3301      	adds	r3, #1
 800419c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80041a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041a4:	2b05      	cmp	r3, #5
 80041a6:	dde3      	ble.n	8004170 <VL53L0X_DataInit+0x1ac>
 80041a8:	e000      	b.n	80041ac <VL53L0X_DataInit+0x1e8>
		else
			break;
 80041aa:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80041ac:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d107      	bne.n	80041c4 <VL53L0X_DataInit+0x200>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80041b4:	2200      	movs	r2, #0
 80041b6:	2102      	movs	r1, #2
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 fd4d 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 80041be:	4603      	mov	r3, r0
 80041c0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80041c4:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d107      	bne.n	80041dc <VL53L0X_DataInit+0x218>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80041cc:	2200      	movs	r2, #0
 80041ce:	2103      	movs	r1, #3
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fd41 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 80041d6:	4603      	mov	r3, r0
 80041d8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80041dc:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d107      	bne.n	80041f4 <VL53L0X_DataInit+0x230>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80041e4:	2200      	movs	r2, #0
 80041e6:	2104      	movs	r1, #4
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fd35 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 80041ee:	4603      	mov	r3, r0
 80041f0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80041f4:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80041fc:	2200      	movs	r2, #0
 80041fe:	2105      	movs	r1, #5
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fd29 	bl	8004c58 <VL53L0X_SetLimitCheckEnable>
 8004206:	4603      	mov	r3, r0
 8004208:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800420c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004210:	2b00      	cmp	r3, #0
 8004212:	d108      	bne.n	8004226 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004214:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8004218:	2100      	movs	r1, #0
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fdcc 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 8004220:	4603      	mov	r3, r0
 8004222:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004226:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800422a:	2b00      	cmp	r3, #0
 800422c:	d108      	bne.n	8004240 <VL53L0X_DataInit+0x27c>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800422e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004232:	2101      	movs	r1, #1
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 fdbf 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 800423a:	4603      	mov	r3, r0
 800423c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004240:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004244:	2b00      	cmp	r3, #0
 8004246:	d108      	bne.n	800425a <VL53L0X_DataInit+0x296>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004248:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800424c:	2102      	movs	r1, #2
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 fdb2 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 8004254:	4603      	mov	r3, r0
 8004256:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800425a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800425e:	2b00      	cmp	r3, #0
 8004260:	d107      	bne.n	8004272 <VL53L0X_DataInit+0x2ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004262:	2200      	movs	r2, #0
 8004264:	2103      	movs	r1, #3
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 fda6 	bl	8004db8 <VL53L0X_SetLimitCheckValue>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004272:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10f      	bne.n	800429a <VL53L0X_DataInit+0x2d6>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	22ff      	movs	r2, #255	; 0xff
 800427e:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004282:	22ff      	movs	r2, #255	; 0xff
 8004284:	2101      	movs	r1, #1
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f004 fde2 	bl	8008e50 <VL53L0X_WrByte>
 800428c:	4603      	mov	r3, r0
 800428e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit
		 */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
	}

	if (Status == VL53L0X_ERROR_NONE)
 800429a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d103      	bne.n	80042aa <VL53L0X_DataInit+0x2e6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141


	LOG_FUNCTION_END(Status);
	return Status;
 80042aa:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3790      	adds	r7, #144	; 0x90
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	000970a4 	.word	0x000970a4
 80042bc:	044c0000 	.word	0x044c0000
 80042c0:	0003cccc 	.word	0x0003cccc
 80042c4:	02ee0000 	.word	0x02ee0000
 80042c8:	00074ccc 	.word	0x00074ccc
 80042cc:	02260000 	.word	0x02260000

080042d0 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b0ac      	sub	sp, #176	; 0xb0
 80042d4:	af02      	add	r7, sp, #8
 80042d6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042d8:	2300      	movs	r3, #0
 80042da:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80042de:	f107 031c 	add.w	r3, r7, #28
 80042e2:	2278      	movs	r2, #120	; 0x78
 80042e4:	2100      	movs	r1, #0
 80042e6:	4618      	mov	r0, r3
 80042e8:	f005 f954 	bl	8009594 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80042f0:	2300      	movs	r3, #0
 80042f2:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80042f4:	2300      	movs	r3, #0
 80042f6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint32_t count = 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	uint8_t isApertureSpads = 0;
 8004300:	2300      	movs	r3, #0
 8004302:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800430e:	2101      	movs	r1, #1
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f002 fb2c 	bl	800696e <VL53L0X_get_info_from_device>
 8004316:	4603      	mov	r3, r0
 8004318:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8004322:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800432c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8004330:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8004334:	2b01      	cmp	r3, #1
 8004336:	d80f      	bhi.n	8004358 <VL53L0X_StaticInit+0x88>
 8004338:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800433c:	2b01      	cmp	r3, #1
 800433e:	d103      	bne.n	8004348 <VL53L0X_StaticInit+0x78>
		((ApertureSpads == 1) && (count > 32)) ||
 8004340:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004344:	2b20      	cmp	r3, #32
 8004346:	d807      	bhi.n	8004358 <VL53L0X_StaticInit+0x88>
 8004348:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10f      	bne.n	8004370 <VL53L0X_StaticInit+0xa0>
		((ApertureSpads == 0) && (count > 12)))
 8004350:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004354:	2b0c      	cmp	r3, #12
 8004356:	d90b      	bls.n	8004370 <VL53L0X_StaticInit+0xa0>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8004358:	f107 0218 	add.w	r2, r7, #24
 800435c:	f107 0314 	add.w	r3, r7, #20
 8004360:	4619      	mov	r1, r3
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f001 fda8 	bl	8005eb8 <VL53L0X_perform_ref_spad_management>
 8004368:	4603      	mov	r3, r0
 800436a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800436e:	e00a      	b.n	8004386 <VL53L0X_StaticInit+0xb6>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8004370:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8004374:	461a      	mov	r2, r3
 8004376:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f001 ffa8 	bl	80062d0 <VL53L0X_set_reference_spads>
 8004380:	4603      	mov	r3, r0
 8004382:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8004386:	4b93      	ldr	r3, [pc, #588]	; (80045d4 <VL53L0X_StaticInit+0x304>)
 8004388:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800438c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004390:	2b00      	cmp	r3, #0
 8004392:	d111      	bne.n	80043b8 <VL53L0X_StaticInit+0xe8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 800439a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800439e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d105      	bne.n	80043b2 <VL53L0X_StaticInit+0xe2>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80043ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80043b0:	e002      	b.n	80043b8 <VL53L0X_StaticInit+0xe8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80043b2:	4b88      	ldr	r3, [pc, #544]	; (80045d4 <VL53L0X_StaticInit+0x304>)
 80043b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	}

	if (Status == VL53L0X_ERROR_NONE)
 80043b8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d107      	bne.n	80043d0 <VL53L0X_StaticInit+0x100>
		Status = VL53L0X_load_tuning_settings(Dev,
 80043c0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f003 fe6d 	bl	80080a4 <VL53L0X_load_tuning_settings>
 80043ca:	4603      	mov	r3, r0
 80043cc:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
						      pTuningSettingBuffer);


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 80043d0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10a      	bne.n	80043ee <VL53L0X_StaticInit+0x11e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80043d8:	2300      	movs	r3, #0
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	2304      	movs	r3, #4
 80043de:	2200      	movs	r2, #0
 80043e0:	2100      	movs	r1, #0
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f001 f99c 	bl	8005720 <VL53L0X_SetGpioConfig>
 80043e8:	4603      	mov	r3, r0
 80043ea:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80043ee:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d121      	bne.n	800443a <VL53L0X_StaticInit+0x16a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80043f6:	2201      	movs	r2, #1
 80043f8:	21ff      	movs	r1, #255	; 0xff
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f004 fd28 	bl	8008e50 <VL53L0X_WrByte>
 8004400:	4603      	mov	r3, r0
 8004402:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004406:	f107 031a 	add.w	r3, r7, #26
 800440a:	461a      	mov	r2, r3
 800440c:	2184      	movs	r1, #132	; 0x84
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f004 fdca 	bl	8008fa8 <VL53L0X_RdWord>
 8004414:	4603      	mov	r3, r0
 8004416:	461a      	mov	r2, r3
 8004418:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800441c:	4313      	orrs	r3, r2
 800441e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004422:	2200      	movs	r2, #0
 8004424:	21ff      	movs	r1, #255	; 0xff
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f004 fd12 	bl	8008e50 <VL53L0X_WrByte>
 800442c:	4603      	mov	r3, r0
 800442e:	461a      	mov	r2, r3
 8004430:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004434:	4313      	orrs	r3, r2
 8004436:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800443a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800443e:	2b00      	cmp	r3, #0
 8004440:	d105      	bne.n	800444e <VL53L0X_StaticInit+0x17e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8004442:	8b7b      	ldrh	r3, [r7, #26]
 8004444:	011b      	lsls	r3, r3, #4
 8004446:	461a      	mov	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}

	/* After static init, some device parameters may be changed,
	 * so update them
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800444e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004452:	2b00      	cmp	r3, #0
 8004454:	d108      	bne.n	8004468 <VL53L0X_StaticInit+0x198>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004456:	f107 031c 	add.w	r3, r7, #28
 800445a:	4619      	mov	r1, r3
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f8c9 	bl	80045f4 <VL53L0X_GetDeviceParameters>
 8004462:	4603      	mov	r3, r0
 8004464:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	if (Status == VL53L0X_ERROR_NONE) {
 8004468:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800446c:	2b00      	cmp	r3, #0
 800446e:	d110      	bne.n	8004492 <VL53L0X_StaticInit+0x1c2>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8004470:	f107 0319 	add.w	r3, r7, #25
 8004474:	4619      	mov	r1, r3
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f9b1 	bl	80047de <VL53L0X_GetFractionEnable>
 800447c:	4603      	mov	r3, r0
 800447e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (Status == VL53L0X_ERROR_NONE)
 8004482:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004486:	2b00      	cmp	r3, #0
 8004488:	d103      	bne.n	8004492 <VL53L0X_StaticInit+0x1c2>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800448a:	7e7a      	ldrb	r2, [r7, #25]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d

	}

	if (Status == VL53L0X_ERROR_NONE)
 8004492:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004496:	2b00      	cmp	r3, #0
 8004498:	d107      	bne.n	80044aa <VL53L0X_StaticInit+0x1da>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3308      	adds	r3, #8
 800449e:	f107 011c 	add.w	r1, r7, #28
 80044a2:	2278      	movs	r2, #120	; 0x78
 80044a4:	4618      	mov	r0, r3
 80044a6:	f005 f867 	bl	8009578 <memcpy>


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80044aa:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d111      	bne.n	80044d6 <VL53L0X_StaticInit+0x206>
		Status = VL53L0X_RdByte(Dev,
 80044b2:	f107 0319 	add.w	r3, r7, #25
 80044b6:	461a      	mov	r2, r3
 80044b8:	2101      	movs	r1, #1
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f004 fd4a 	bl	8008f54 <VL53L0X_RdByte>
 80044c0:	4603      	mov	r3, r0
 80044c2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 80044c6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d103      	bne.n	80044d6 <VL53L0X_StaticInit+0x206>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80044ce:	7e7a      	ldrb	r2, [r7, #25]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80044d6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d107      	bne.n	80044ee <VL53L0X_StaticInit+0x21e>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80044de:	2200      	movs	r2, #0
 80044e0:	2100      	movs	r1, #0
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f9f0 	bl	80048c8 <VL53L0X_SetSequenceStepEnable>
 80044e8:	4603      	mov	r3, r0
 80044ea:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80044ee:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d107      	bne.n	8004506 <VL53L0X_StaticInit+0x236>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80044f6:	2200      	movs	r2, #0
 80044f8:	2102      	movs	r1, #2
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f9e4 	bl	80048c8 <VL53L0X_SetSequenceStepEnable>
 8004500:	4603      	mov	r3, r0
 8004502:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8004506:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800450a:	2b00      	cmp	r3, #0
 800450c:	d103      	bne.n	8004516 <VL53L0X_StaticInit+0x246>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2203      	movs	r2, #3
 8004512:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004516:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800451a:	2b00      	cmp	r3, #0
 800451c:	d109      	bne.n	8004532 <VL53L0X_StaticInit+0x262>
		Status = VL53L0X_GetVcselPulsePeriod(
 800451e:	f107 0313 	add.w	r3, r7, #19
 8004522:	461a      	mov	r2, r3
 8004524:	2100      	movs	r1, #0
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f9b6 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 800452c:	4603      	mov	r3, r0
 800452e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004532:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <VL53L0X_StaticInit+0x272>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800453a:	7cfa      	ldrb	r2, [r7, #19]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			PreRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004542:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004546:	2b00      	cmp	r3, #0
 8004548:	d109      	bne.n	800455e <VL53L0X_StaticInit+0x28e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800454a:	f107 0313 	add.w	r3, r7, #19
 800454e:	461a      	mov	r2, r3
 8004550:	2101      	movs	r1, #1
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f9a0 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800455e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <VL53L0X_StaticInit+0x29e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004566:	7cfa      	ldrb	r2, [r7, #19]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
			FinalRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800456e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <VL53L0X_StaticInit+0x2ba>
		Status = get_sequence_step_timeout(
 8004576:	f107 030c 	add.w	r3, r7, #12
 800457a:	461a      	mov	r2, r3
 800457c:	2103      	movs	r1, #3
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f002 ff78 	bl	8007474 <get_sequence_step_timeout>
 8004584:	4603      	mov	r3, r0
 8004586:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800458a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800458e:	2b00      	cmp	r3, #0
 8004590:	d103      	bne.n	800459a <VL53L0X_StaticInit+0x2ca>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800459a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d109      	bne.n	80045b6 <VL53L0X_StaticInit+0x2e6>
		Status = get_sequence_step_timeout(
 80045a2:	f107 030c 	add.w	r3, r7, #12
 80045a6:	461a      	mov	r2, r3
 80045a8:	2104      	movs	r1, #4
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f002 ff62 	bl	8007474 <get_sequence_step_timeout>
 80045b0:	4603      	mov	r3, r0
 80045b2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045b6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d103      	bne.n	80045c6 <VL53L0X_StaticInit+0x2f6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80045c6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	37a8      	adds	r7, #168	; 0xa8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000010 	.word	0x20000010

080045d8 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 80045e0:	239d      	movs	r3, #157	; 0x9d
 80045e2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 80045e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80045fe:	2300      	movs	r3, #0
 8004600:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	4619      	mov	r1, r3
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f8d6 	bl	80047b8 <VL53L0X_GetDeviceMode>
 800460c:	4603      	mov	r3, r0
 800460e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d107      	bne.n	8004628 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	3308      	adds	r3, #8
 800461c:	4619      	mov	r1, r3
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fa9e 	bl	8004b60 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8004624:	4603      	mov	r3, r0
 8004626:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8004628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d102      	bne.n	8004636 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	2200      	movs	r2, #0
 8004634:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8004636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d107      	bne.n	800464e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	3310      	adds	r3, #16
 8004642:	4619      	mov	r1, r3
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 fad4 	bl	8004bf2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800464a:	4603      	mov	r3, r0
 800464c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800464e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d107      	bne.n	8004666 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	3314      	adds	r3, #20
 800465a:	4619      	mov	r1, r3
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f7ff fc9d 	bl	8003f9c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8004662:	4603      	mov	r3, r0
 8004664:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8004666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d134      	bne.n	80046d8 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800466e:	2300      	movs	r3, #0
 8004670:	60bb      	str	r3, [r7, #8]
 8004672:	e02a      	b.n	80046ca <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8004674:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d12a      	bne.n	80046d2 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	b299      	uxth	r1, r3
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	3308      	adds	r3, #8
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	4413      	add	r3, r2
 800468a:	3304      	adds	r3, #4
 800468c:	461a      	mov	r2, r3
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fbf4 	bl	8004e7c <VL53L0X_GetLimitCheckValue>
 8004694:	4603      	mov	r3, r0
 8004696:	461a      	mov	r2, r3
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	4313      	orrs	r3, r2
 800469c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800469e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d117      	bne.n	80046d6 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	b299      	uxth	r1, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	3318      	adds	r3, #24
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	4413      	add	r3, r2
 80046b2:	461a      	mov	r2, r3
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 fb5b 	bl	8004d70 <VL53L0X_GetLimitCheckEnable>
 80046ba:	4603      	mov	r3, r0
 80046bc:	461a      	mov	r2, r3
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	3301      	adds	r3, #1
 80046c8:	60bb      	str	r3, [r7, #8]
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b05      	cmp	r3, #5
 80046ce:	ddd1      	ble.n	8004674 <VL53L0X_GetDeviceParameters+0x80>
 80046d0:	e002      	b.n	80046d8 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80046d2:	bf00      	nop
 80046d4:	e000      	b.n	80046d8 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80046d6:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80046d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d107      	bne.n	80046f0 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	3374      	adds	r3, #116	; 0x74
 80046e4:	4619      	mov	r1, r3
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 fc56 	bl	8004f98 <VL53L0X_GetWrapAroundCheckEnable>
 80046ec:	4603      	mov	r3, r0
 80046ee:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80046f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d107      	bne.n	8004708 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	3304      	adds	r3, #4
 80046fc:	4619      	mov	r1, r3
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f89f 	bl	8004842 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8004704:	4603      	mov	r3, r0
 8004706:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004708:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d120      	bne.n	8004752 <VL53L0X_GetDeviceParameters+0x15e>
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8004710:	2300      	movs	r3, #0
 8004712:	60bb      	str	r3, [r7, #8]
 8004714:	e01a      	b.n	800474c <VL53L0X_GetDeviceParameters+0x158>
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	3310      	adds	r3, #16
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	4413      	add	r3, r2
 8004720:	685a      	ldr	r2, [r3, #4]
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 8004722:	6839      	ldr	r1, [r7, #0]
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	330e      	adds	r3, #14
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	605a      	str	r2, [r3, #4]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	3316      	adds	r3, #22
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	4413      	add	r3, r2
 8004738:	689a      	ldr	r2, [r3, #8]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 800473a:	6839      	ldr	r1, [r7, #0]
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	3314      	adds	r3, #20
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	609a      	str	r2, [r3, #8]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	3301      	adds	r3, #1
 800474a:	60bb      	str	r3, [r7, #8]
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2b06      	cmp	r3, #6
 8004750:	dde1      	ble.n	8004716 <VL53L0X_GetDeviceParameters+0x122>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004752:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004756:	4618      	mov	r0, r3
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
	...

08004760 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
				    VL53L0X_DeviceModes DeviceMode)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800476c:	2300      	movs	r3, #0
 800476e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8004770:	78fb      	ldrb	r3, [r7, #3]
 8004772:	2b15      	cmp	r3, #21
 8004774:	bf8c      	ite	hi
 8004776:	2201      	movhi	r2, #1
 8004778:	2200      	movls	r2, #0
 800477a:	b2d2      	uxtb	r2, r2
 800477c:	2a00      	cmp	r2, #0
 800477e:	d10e      	bne.n	800479e <VL53L0X_SetDeviceMode+0x3e>
 8004780:	2201      	movs	r2, #1
 8004782:	409a      	lsls	r2, r3
 8004784:	4b0b      	ldr	r3, [pc, #44]	; (80047b4 <VL53L0X_SetDeviceMode+0x54>)
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	bf14      	ite	ne
 800478c:	2301      	movne	r3, #1
 800478e:	2300      	moveq	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	78fa      	ldrb	r2, [r7, #3]
 800479a:	721a      	strb	r2, [r3, #8]
		break;
 800479c:	e001      	b.n	80047a2 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800479e:	23f8      	movs	r3, #248	; 0xf8
 80047a0:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80047a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	0030000b 	.word	0x0030000b

080047b8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047c2:	2300      	movs	r3, #0
 80047c4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	7a1a      	ldrb	r2, [r3, #8]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80047ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3714      	adds	r7, #20
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
 80047e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047e8:	2300      	movs	r3, #0
 80047ea:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	2109      	movs	r1, #9
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f004 fbaf 	bl	8008f54 <VL53L0X_RdByte>
 80047f6:	4603      	mov	r3, r0
 80047f8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80047fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	b2da      	uxtb	r2, r3
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004810:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004826:	2300      	movs	r3, #0
 8004828:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800482a:	6839      	ldr	r1, [r7, #0]
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f003 fab4 	bl	8007d9a <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8004832:	4603      	mov	r3, r0
 8004834:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8004836:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800483a:	4618      	mov	r0, r3
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b084      	sub	sp, #16
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
 800484a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800484c:	2300      	movs	r3, #0
 800484e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004850:	6839      	ldr	r1, [r7, #0]
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f003 fb74 	bl	8007f40 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8004858:	4603      	mov	r3, r0
 800485a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800485c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3710      	adds	r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	70fb      	strb	r3, [r7, #3]
 8004874:	4613      	mov	r3, r2
 8004876:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004878:	2300      	movs	r3, #0
 800487a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800487c:	78ba      	ldrb	r2, [r7, #2]
 800487e:	78fb      	ldrb	r3, [r7, #3]
 8004880:	4619      	mov	r1, r3
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f002 ffc9 	bl	800781a <VL53L0X_set_vcsel_pulse_period>
 8004888:	4603      	mov	r3, r0
 800488a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800488c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	460b      	mov	r3, r1
 80048a2:	607a      	str	r2, [r7, #4]
 80048a4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048a6:	2300      	movs	r3, #0
 80048a8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80048aa:	7afb      	ldrb	r3, [r7, #11]
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	4619      	mov	r1, r3
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f003 fa3b 	bl	8007d2c <VL53L0X_get_vcsel_pulse_period>
 80048b6:	4603      	mov	r3, r0
 80048b8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80048ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3718      	adds	r7, #24
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
	...

080048c8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	70fb      	strb	r3, [r7, #3]
 80048d4:	4613      	mov	r3, r2
 80048d6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048d8:	2300      	movs	r3, #0
 80048da:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80048e0:	2300      	movs	r3, #0
 80048e2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048e4:	f107 030f 	add.w	r3, r7, #15
 80048e8:	461a      	mov	r2, r3
 80048ea:	2101      	movs	r1, #1
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f004 fb31 	bl	8008f54 <VL53L0X_RdByte>
 80048f2:	4603      	mov	r3, r0
 80048f4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80048f6:	7bfb      	ldrb	r3, [r7, #15]
 80048f8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80048fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d15a      	bne.n	80049b8 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8004902:	78bb      	ldrb	r3, [r7, #2]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d12b      	bne.n	8004960 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	2b04      	cmp	r3, #4
 800490c:	d825      	bhi.n	800495a <VL53L0X_SetSequenceStepEnable+0x92>
 800490e:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8004910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004914:	08004929 	.word	0x08004929
 8004918:	08004933 	.word	0x08004933
 800491c:	0800493d 	.word	0x0800493d
 8004920:	08004947 	.word	0x08004947
 8004924:	08004951 	.word	0x08004951
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8004928:	7dbb      	ldrb	r3, [r7, #22]
 800492a:	f043 0310 	orr.w	r3, r3, #16
 800492e:	75bb      	strb	r3, [r7, #22]
				break;
 8004930:	e043      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8004932:	7dbb      	ldrb	r3, [r7, #22]
 8004934:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8004938:	75bb      	strb	r3, [r7, #22]
				break;
 800493a:	e03e      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800493c:	7dbb      	ldrb	r3, [r7, #22]
 800493e:	f043 0304 	orr.w	r3, r3, #4
 8004942:	75bb      	strb	r3, [r7, #22]
				break;
 8004944:	e039      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8004946:	7dbb      	ldrb	r3, [r7, #22]
 8004948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800494c:	75bb      	strb	r3, [r7, #22]
				break;
 800494e:	e034      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8004950:	7dbb      	ldrb	r3, [r7, #22]
 8004952:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004956:	75bb      	strb	r3, [r7, #22]
				break;
 8004958:	e02f      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800495a:	23fc      	movs	r3, #252	; 0xfc
 800495c:	75fb      	strb	r3, [r7, #23]
 800495e:	e02c      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d825      	bhi.n	80049b2 <VL53L0X_SetSequenceStepEnable+0xea>
 8004966:	a201      	add	r2, pc, #4	; (adr r2, 800496c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8004968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496c:	08004981 	.word	0x08004981
 8004970:	0800498b 	.word	0x0800498b
 8004974:	08004995 	.word	0x08004995
 8004978:	0800499f 	.word	0x0800499f
 800497c:	080049a9 	.word	0x080049a9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004980:	7dbb      	ldrb	r3, [r7, #22]
 8004982:	f023 0310 	bic.w	r3, r3, #16
 8004986:	75bb      	strb	r3, [r7, #22]
				break;
 8004988:	e017      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800498a:	7dbb      	ldrb	r3, [r7, #22]
 800498c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8004990:	75bb      	strb	r3, [r7, #22]
				break;
 8004992:	e012      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8004994:	7dbb      	ldrb	r3, [r7, #22]
 8004996:	f023 0304 	bic.w	r3, r3, #4
 800499a:	75bb      	strb	r3, [r7, #22]
				break;
 800499c:	e00d      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800499e:	7dbb      	ldrb	r3, [r7, #22]
 80049a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049a4:	75bb      	strb	r3, [r7, #22]
				break;
 80049a6:	e008      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80049a8:	7dbb      	ldrb	r3, [r7, #22]
 80049aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ae:	75bb      	strb	r3, [r7, #22]
				break;
 80049b0:	e003      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80049b2:	23fc      	movs	r3, #252	; 0xfc
 80049b4:	75fb      	strb	r3, [r7, #23]
 80049b6:	e000      	b.n	80049ba <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80049b8:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	7dba      	ldrb	r2, [r7, #22]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d01e      	beq.n	8004a00 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80049c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d107      	bne.n	80049da <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80049ca:	7dbb      	ldrb	r3, [r7, #22]
 80049cc:	461a      	mov	r2, r3
 80049ce:	2101      	movs	r1, #1
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f004 fa3d 	bl	8008e50 <VL53L0X_WrByte>
 80049d6:	4603      	mov	r3, r0
 80049d8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80049da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	7dba      	ldrb	r2, [r7, #22]
 80049e6:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80049ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80049f8:	6939      	ldr	r1, [r7, #16]
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7ff ff0e 	bl	800481c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8004a00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3718      	adds	r7, #24
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	607b      	str	r3, [r7, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	72fb      	strb	r3, [r7, #11]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8004a28:	7afb      	ldrb	r3, [r7, #11]
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d836      	bhi.n	8004a9c <sequence_step_enabled+0x90>
 8004a2e:	a201      	add	r2, pc, #4	; (adr r2, 8004a34 <sequence_step_enabled+0x28>)
 8004a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a34:	08004a49 	.word	0x08004a49
 8004a38:	08004a5b 	.word	0x08004a5b
 8004a3c:	08004a6d 	.word	0x08004a6d
 8004a40:	08004a7f 	.word	0x08004a7f
 8004a44:	08004a91 	.word	0x08004a91
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004a48:	7abb      	ldrb	r3, [r7, #10]
 8004a4a:	111b      	asrs	r3, r3, #4
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	b2da      	uxtb	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	701a      	strb	r2, [r3, #0]
		break;
 8004a58:	e022      	b.n	8004aa0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8004a5a:	7abb      	ldrb	r3, [r7, #10]
 8004a5c:	10db      	asrs	r3, r3, #3
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	b2da      	uxtb	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	701a      	strb	r2, [r3, #0]
		break;
 8004a6a:	e019      	b.n	8004aa0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8004a6c:	7abb      	ldrb	r3, [r7, #10]
 8004a6e:	109b      	asrs	r3, r3, #2
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	701a      	strb	r2, [r3, #0]
		break;
 8004a7c:	e010      	b.n	8004aa0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8004a7e:	7abb      	ldrb	r3, [r7, #10]
 8004a80:	119b      	asrs	r3, r3, #6
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	701a      	strb	r2, [r3, #0]
		break;
 8004a8e:	e007      	b.n	8004aa0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8004a90:	7abb      	ldrb	r3, [r7, #10]
 8004a92:	09db      	lsrs	r3, r3, #7
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	701a      	strb	r2, [r3, #0]
		break;
 8004a9a:	e001      	b.n	8004aa0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004a9c:	23fc      	movs	r3, #252	; 0xfc
 8004a9e:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004aa0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	371c      	adds	r7, #28
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004aba:	2300      	movs	r3, #0
 8004abc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004ac2:	f107 030e 	add.w	r3, r7, #14
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	2101      	movs	r1, #1
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f004 fa42 	bl	8008f54 <VL53L0X_RdByte>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8004ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d107      	bne.n	8004aec <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8004adc:	7bba      	ldrb	r2, [r7, #14]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2100      	movs	r1, #0
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7ff ff92 	bl	8004a0c <sequence_step_enabled>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004aec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d108      	bne.n	8004b06 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8004af4:	7bba      	ldrb	r2, [r7, #14]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	3302      	adds	r3, #2
 8004afa:	2101      	movs	r1, #1
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7ff ff85 	bl	8004a0c <sequence_step_enabled>
 8004b02:	4603      	mov	r3, r0
 8004b04:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d108      	bne.n	8004b20 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8004b0e:	7bba      	ldrb	r2, [r7, #14]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	3301      	adds	r3, #1
 8004b14:	2102      	movs	r1, #2
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7ff ff78 	bl	8004a0c <sequence_step_enabled>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004b20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d108      	bne.n	8004b3a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8004b28:	7bba      	ldrb	r2, [r7, #14]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	3303      	adds	r3, #3
 8004b2e:	2103      	movs	r1, #3
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7ff ff6b 	bl	8004a0c <sequence_step_enabled>
 8004b36:	4603      	mov	r3, r0
 8004b38:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d108      	bne.n	8004b54 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8004b42:	7bba      	ldrb	r2, [r7, #14]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	3304      	adds	r3, #4
 8004b48:	2104      	movs	r1, #4
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7ff ff5e 	bl	8004a0c <sequence_step_enabled>
 8004b50:	4603      	mov	r3, r0
 8004b52:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8004b6e:	f107 030c 	add.w	r3, r7, #12
 8004b72:	461a      	mov	r2, r3
 8004b74:	21f8      	movs	r1, #248	; 0xf8
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f004 fa16 	bl	8008fa8 <VL53L0X_RdWord>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8004b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d108      	bne.n	8004b9a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8004b88:	f107 0308 	add.w	r3, r7, #8
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	2104      	movs	r1, #4
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f004 fa41 	bl	8009018 <VL53L0X_RdDWord>
 8004b96:	4603      	mov	r3, r0
 8004b98:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10c      	bne.n	8004bbc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8004ba2:	89bb      	ldrh	r3, [r7, #12]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d005      	beq.n	8004bb4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	89ba      	ldrh	r2, [r7, #12]
 8004bac:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	7d1b      	ldrb	r3, [r3, #20]
 8004bda:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	7bba      	ldrb	r2, [r7, #14]
 8004be0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b086      	sub	sp, #24
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004c00:	f107 030e 	add.w	r3, r7, #14
 8004c04:	461a      	mov	r2, r3
 8004c06:	2120      	movs	r1, #32
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f004 f9cd 	bl	8008fa8 <VL53L0X_RdWord>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004c12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d118      	bne.n	8004c4c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8004c1a:	89fb      	ldrh	r3, [r7, #14]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d109      	bne.n	8004c34 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	751a      	strb	r2, [r3, #20]
 8004c32:	e00b      	b.n	8004c4c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004c34:	89fb      	ldrh	r3, [r7, #14]
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	619a      	str	r2, [r3, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	751a      	strb	r2, [r3, #20]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004c4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <VL53L0X_SetLimitCheckEnable>:
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	460b      	mov	r3, r1
 8004c62:	807b      	strh	r3, [r7, #2]
 8004c64:	4613      	mov	r3, r2
 8004c66:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8004c70:	2300      	movs	r3, #0
 8004c72:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8004c74:	2300      	movs	r3, #0
 8004c76:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004c78:	887b      	ldrh	r3, [r7, #2]
 8004c7a:	2b05      	cmp	r3, #5
 8004c7c:	d902      	bls.n	8004c84 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004c7e:	23fc      	movs	r3, #252	; 0xfc
 8004c80:	75fb      	strb	r3, [r7, #23]
 8004c82:	e05b      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8004c84:	787b      	ldrb	r3, [r7, #1]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8004c92:	2301      	movs	r3, #1
 8004c94:	73bb      	strb	r3, [r7, #14]
 8004c96:	e00a      	b.n	8004cae <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c98:	887b      	ldrh	r3, [r7, #2]
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	330a      	adds	r3, #10
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	4413      	add	r3, r2
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8004caa:	2301      	movs	r3, #1
 8004cac:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8004cae:	887b      	ldrh	r3, [r7, #2]
 8004cb0:	2b05      	cmp	r3, #5
 8004cb2:	d841      	bhi.n	8004d38 <VL53L0X_SetLimitCheckEnable+0xe0>
 8004cb4:	a201      	add	r2, pc, #4	; (adr r2, 8004cbc <VL53L0X_SetLimitCheckEnable+0x64>)
 8004cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cba:	bf00      	nop
 8004cbc:	08004cd5 	.word	0x08004cd5
 8004cc0:	08004cdf 	.word	0x08004cdf
 8004cc4:	08004cf5 	.word	0x08004cf5
 8004cc8:	08004cff 	.word	0x08004cff
 8004ccc:	08004d09 	.word	0x08004d09
 8004cd0:	08004d21 	.word	0x08004d21

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	7bfa      	ldrb	r2, [r7, #15]
 8004cd8:	f883 2020 	strb.w	r2, [r3, #32]
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8004cdc:	e02e      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	2144      	movs	r1, #68	; 0x44
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f004 f8d5 	bl	8008e98 <VL53L0X_WrWord>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	75fb      	strb	r3, [r7, #23]

			break;
 8004cf2:	e023      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	7bfa      	ldrb	r2, [r7, #15]
 8004cf8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8004cfc:	e01e      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	7bfa      	ldrb	r2, [r7, #15]
 8004d02:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004d06:	e019      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004d08:	7bbb      	ldrb	r3, [r7, #14]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004d0e:	7b7b      	ldrb	r3, [r7, #13]
 8004d10:	22fe      	movs	r2, #254	; 0xfe
 8004d12:	2160      	movs	r1, #96	; 0x60
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f004 f8e9 	bl	8008eec <VL53L0X_UpdateByte>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8004d1e:	e00d      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004d20:	7bbb      	ldrb	r3, [r7, #14]
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004d26:	7b7b      	ldrb	r3, [r7, #13]
 8004d28:	22ef      	movs	r2, #239	; 0xef
 8004d2a:	2160      	movs	r1, #96	; 0x60
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f004 f8dd 	bl	8008eec <VL53L0X_UpdateByte>
 8004d32:	4603      	mov	r3, r0
 8004d34:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8004d36:	e001      	b.n	8004d3c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004d38:	23fc      	movs	r3, #252	; 0xfc
 8004d3a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10f      	bne.n	8004d64 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8004d44:	787b      	ldrb	r3, [r7, #1]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d4a:	887b      	ldrh	r3, [r7, #2]
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	4413      	add	r3, r2
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2020 	strb.w	r2, [r3, #32]
 8004d56:	e005      	b.n	8004d64 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d58:	887b      	ldrh	r3, [r7, #2]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2020 	strb.w	r2, [r3, #32]
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004d64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	607a      	str	r2, [r7, #4]
 8004d7c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004d82:	897b      	ldrh	r3, [r7, #10]
 8004d84:	2b05      	cmp	r3, #5
 8004d86:	d905      	bls.n	8004d94 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004d88:	23fc      	movs	r3, #252	; 0xfc
 8004d8a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	701a      	strb	r2, [r3, #0]
 8004d92:	e008      	b.n	8004da6 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d94:	897b      	ldrh	r3, [r7, #10]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d9e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	7dba      	ldrb	r2, [r7, #22]
 8004da4:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004da6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8004dca:	897b      	ldrh	r3, [r7, #10]
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dd4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004dd6:	7dbb      	ldrb	r3, [r7, #22]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d107      	bne.n	8004dec <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004ddc:	897b      	ldrh	r3, [r7, #10]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	330a      	adds	r3, #10
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	e040      	b.n	8004e6e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004dec:	897b      	ldrh	r3, [r7, #10]
 8004dee:	2b05      	cmp	r3, #5
 8004df0:	d830      	bhi.n	8004e54 <VL53L0X_SetLimitCheckValue+0x9c>
 8004df2:	a201      	add	r2, pc, #4	; (adr r2, 8004df8 <VL53L0X_SetLimitCheckValue+0x40>)
 8004df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df8:	08004e11 	.word	0x08004e11
 8004dfc:	08004e19 	.word	0x08004e19
 8004e00:	08004e2f 	.word	0x08004e2f
 8004e04:	08004e37 	.word	0x08004e37
 8004e08:	08004e3f 	.word	0x08004e3f
 8004e0c:	08004e3f 	.word	0x08004e3f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	62da      	str	r2, [r3, #44]	; 0x2c
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004e16:	e01f      	b.n	8004e58 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	461a      	mov	r2, r3
 8004e20:	2144      	movs	r1, #68	; 0x44
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f004 f838 	bl	8008e98 <VL53L0X_WrWord>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004e2c:	e014      	b.n	8004e58 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004e34:	e010      	b.n	8004e58 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	639a      	str	r2, [r3, #56]	; 0x38
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004e3c:	e00c      	b.n	8004e58 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	2164      	movs	r1, #100	; 0x64
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f004 f825 	bl	8008e98 <VL53L0X_WrWord>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004e52:	e001      	b.n	8004e58 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004e54:	23fc      	movs	r3, #252	; 0xfc
 8004e56:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004e58:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d106      	bne.n	8004e6e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e60:	897b      	ldrh	r3, [r7, #10]
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	330a      	adds	r3, #10
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4413      	add	r3, r2
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004e6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3718      	adds	r7, #24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop

08004e7c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b088      	sub	sp, #32
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	460b      	mov	r3, r1
 8004e86:	607a      	str	r2, [r7, #4]
 8004e88:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004e92:	897b      	ldrh	r3, [r7, #10]
 8004e94:	2b05      	cmp	r3, #5
 8004e96:	d847      	bhi.n	8004f28 <VL53L0X_GetLimitCheckValue+0xac>
 8004e98:	a201      	add	r2, pc, #4	; (adr r2, 8004ea0 <VL53L0X_GetLimitCheckValue+0x24>)
 8004e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9e:	bf00      	nop
 8004ea0:	08004eb9 	.word	0x08004eb9
 8004ea4:	08004ec5 	.word	0x08004ec5
 8004ea8:	08004eeb 	.word	0x08004eeb
 8004eac:	08004ef7 	.word	0x08004ef7
 8004eb0:	08004f03 	.word	0x08004f03
 8004eb4:	08004f03 	.word	0x08004f03

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ebc:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	77bb      	strb	r3, [r7, #30]
		break;
 8004ec2:	e033      	b.n	8004f2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004ec4:	f107 0316 	add.w	r3, r7, #22
 8004ec8:	461a      	mov	r2, r3
 8004eca:	2144      	movs	r1, #68	; 0x44
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f004 f86b 	bl	8008fa8 <VL53L0X_RdWord>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004ed6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d102      	bne.n	8004ee4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004ede:	8afb      	ldrh	r3, [r7, #22]
 8004ee0:	025b      	lsls	r3, r3, #9
 8004ee2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	77bb      	strb	r3, [r7, #30]
		break;
 8004ee8:	e020      	b.n	8004f2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eee:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	77bb      	strb	r3, [r7, #30]
		break;
 8004ef4:	e01a      	b.n	8004f2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004efa:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
			TempFix1616);
		EnableZeroValue = 0;
 8004efc:	2300      	movs	r3, #0
 8004efe:	77bb      	strb	r3, [r7, #30]
		break;
 8004f00:	e014      	b.n	8004f2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004f02:	f107 0316 	add.w	r3, r7, #22
 8004f06:	461a      	mov	r2, r3
 8004f08:	2164      	movs	r1, #100	; 0x64
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f004 f84c 	bl	8008fa8 <VL53L0X_RdWord>
 8004f10:	4603      	mov	r3, r0
 8004f12:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004f14:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d102      	bne.n	8004f22 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004f1c:	8afb      	ldrh	r3, [r7, #22]
 8004f1e:	025b      	lsls	r3, r3, #9
 8004f20:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8004f22:	2300      	movs	r3, #0
 8004f24:	77bb      	strb	r3, [r7, #30]
		break;
 8004f26:	e001      	b.n	8004f2c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004f28:	23fc      	movs	r3, #252	; 0xfc
 8004f2a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004f2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d12a      	bne.n	8004f8a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8004f34:	7fbb      	ldrb	r3, [r7, #30]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d124      	bne.n	8004f84 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d110      	bne.n	8004f62 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004f40:	897b      	ldrh	r3, [r7, #10]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	330a      	adds	r3, #10
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004f54:	897b      	ldrh	r3, [r7, #10]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	4413      	add	r3, r2
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2020 	strb.w	r2, [r3, #32]
 8004f60:	e013      	b.n	8004f8a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004f68:	897b      	ldrh	r3, [r7, #10]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	330a      	adds	r3, #10
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4413      	add	r3, r2
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004f76:	897b      	ldrh	r3, [r7, #10]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2020 	strb.w	r2, [r3, #32]
 8004f82:	e002      	b.n	8004f8a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	69ba      	ldr	r2, [r7, #24]
 8004f88:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004f8a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3720      	adds	r7, #32
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop

08004f98 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8004fa6:	f107 030e 	add.w	r3, r7, #14
 8004faa:	461a      	mov	r2, r3
 8004fac:	2101      	movs	r1, #1
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f003 ffd0 	bl	8008f54 <VL53L0X_RdByte>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8004fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10e      	bne.n	8004fde <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8004fc0:	7bba      	ldrb	r2, [r7, #14]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		if (data & (0x01 << 7))
 8004fc8:	7bbb      	ldrb	r3, [r7, #14]
 8004fca:	b25b      	sxtb	r3, r3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	da03      	bge.n	8004fd8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	701a      	strb	r2, [r3, #0]
 8004fd6:	e002      	b.n	8004fde <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d104      	bne.n	8004ff0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	781a      	ldrb	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004ff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005004:	2300      	movs	r3, #0
 8005006:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8005008:	f107 030e 	add.w	r3, r7, #14
 800500c:	4619      	mov	r1, r3
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f7ff fbd2 	bl	80047b8 <VL53L0X_GetDeviceMode>
 8005014:	4603      	mov	r3, r0
 8005016:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram
	 */
	if (Status == VL53L0X_ERROR_NONE
 8005018:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d107      	bne.n	8005030 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8005020:	7bbb      	ldrb	r3, [r7, #14]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d104      	bne.n	8005030 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f924 	bl	8005274 <VL53L0X_StartMeasurement>
 800502c:	4603      	mov	r3, r0
 800502e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8005030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d104      	bne.n	8005042 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f001 fbcb 	bl	80067d4 <VL53L0X_measurement_poll_for_completion>
 800503e:	4603      	mov	r3, r0
 8005040:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8005042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d106      	bne.n	8005058 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800504a:	7bbb      	ldrb	r3, [r7, #14]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d103      	bne.n	8005058 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2203      	movs	r2, #3
 8005054:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e


	LOG_FUNCTION_END(Status);
	return Status;
 8005058:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005070:	2300      	movs	r3, #0
 8005072:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8005074:	2301      	movs	r3, #1
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	68b9      	ldr	r1, [r7, #8]
 800507a:	68f8      	ldr	r0, [r7, #12]
 800507c:	f001 fb6d 	bl	800675a <VL53L0X_perform_ref_calibration>
 8005080:	4603      	mov	r3, r0
 8005082:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8005084:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005088:	4618      	mov	r0, r3
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	460b      	mov	r3, r1
 800509a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800509c:	2300      	movs	r3, #0
 800509e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80050a6:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	switch (InterruptConfig) {
 80050a8:	7dbb      	ldrb	r3, [r7, #22]
 80050aa:	2b03      	cmp	r3, #3
 80050ac:	f000 8093 	beq.w	80051d6 <VL53L0X_CheckAndLoadInterruptSettings+0x146>
 80050b0:	2b03      	cmp	r3, #3
 80050b2:	f300 80d6 	bgt.w	8005262 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d002      	beq.n	80050c0 <VL53L0X_CheckAndLoadInterruptSettings+0x30>
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d047      	beq.n	800514e <VL53L0X_CheckAndLoadInterruptSettings+0xbe>
 80050be:	e0d0      	b.n	8005262 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 80050c0:	f107 030c 	add.w	r3, r7, #12
 80050c4:	f107 0210 	add.w	r2, r7, #16
 80050c8:	2101      	movs	r1, #1
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fc4c 	bl	8005968 <VL53L0X_GetInterruptThresholds>
 80050d0:	4603      	mov	r3, r0
 80050d2:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdLow > 255*65536) &&
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80050da:	f240 80bd 	bls.w	8005258 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
 80050de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	f040 80b8 	bne.w	8005258 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80050e8:	78fb      	ldrb	r3, [r7, #3]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d006      	beq.n	80050fc <VL53L0X_CheckAndLoadInterruptSettings+0x6c>
				Status = VL53L0X_load_tuning_settings(Dev,
 80050ee:	4960      	ldr	r1, [pc, #384]	; (8005270 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f002 ffd7 	bl	80080a4 <VL53L0X_load_tuning_settings>
 80050f6:	4603      	mov	r3, r0
 80050f8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 80050fa:	e0ad      	b.n	8005258 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80050fc:	2204      	movs	r2, #4
 80050fe:	21ff      	movs	r1, #255	; 0xff
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f003 fea5 	bl	8008e50 <VL53L0X_WrByte>
 8005106:	4603      	mov	r3, r0
 8005108:	461a      	mov	r2, r3
 800510a:	7dfb      	ldrb	r3, [r7, #23]
 800510c:	4313      	orrs	r3, r2
 800510e:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8005110:	2200      	movs	r2, #0
 8005112:	2170      	movs	r1, #112	; 0x70
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f003 fe9b 	bl	8008e50 <VL53L0X_WrByte>
 800511a:	4603      	mov	r3, r0
 800511c:	461a      	mov	r2, r3
 800511e:	7dfb      	ldrb	r3, [r7, #23]
 8005120:	4313      	orrs	r3, r2
 8005122:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005124:	2200      	movs	r2, #0
 8005126:	21ff      	movs	r1, #255	; 0xff
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f003 fe91 	bl	8008e50 <VL53L0X_WrByte>
 800512e:	4603      	mov	r3, r0
 8005130:	461a      	mov	r2, r3
 8005132:	7dfb      	ldrb	r3, [r7, #23]
 8005134:	4313      	orrs	r3, r2
 8005136:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005138:	2200      	movs	r2, #0
 800513a:	2180      	movs	r1, #128	; 0x80
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f003 fe87 	bl	8008e50 <VL53L0X_WrByte>
 8005142:	4603      	mov	r3, r0
 8005144:	461a      	mov	r2, r3
 8005146:	7dfb      	ldrb	r3, [r7, #23]
 8005148:	4313      	orrs	r3, r2
 800514a:	75fb      	strb	r3, [r7, #23]
		break;
 800514c:	e084      	b.n	8005258 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 800514e:	f107 030c 	add.w	r3, r7, #12
 8005152:	f107 0210 	add.w	r2, r7, #16
 8005156:	2101      	movs	r1, #1
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f000 fc05 	bl	8005968 <VL53L0X_GetInterruptThresholds>
 800515e:	4603      	mov	r3, r0
 8005160:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdHigh > 0) &&
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d079      	beq.n	800525c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
 8005168:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d175      	bne.n	800525c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8005170:	78fb      	ldrb	r3, [r7, #3]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d006      	beq.n	8005184 <VL53L0X_CheckAndLoadInterruptSettings+0xf4>
				Status = VL53L0X_load_tuning_settings(Dev,
 8005176:	493e      	ldr	r1, [pc, #248]	; (8005270 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f002 ff93 	bl	80080a4 <VL53L0X_load_tuning_settings>
 800517e:	4603      	mov	r3, r0
 8005180:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8005182:	e06b      	b.n	800525c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8005184:	2204      	movs	r2, #4
 8005186:	21ff      	movs	r1, #255	; 0xff
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f003 fe61 	bl	8008e50 <VL53L0X_WrByte>
 800518e:	4603      	mov	r3, r0
 8005190:	461a      	mov	r2, r3
 8005192:	7dfb      	ldrb	r3, [r7, #23]
 8005194:	4313      	orrs	r3, r2
 8005196:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8005198:	2200      	movs	r2, #0
 800519a:	2170      	movs	r1, #112	; 0x70
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f003 fe57 	bl	8008e50 <VL53L0X_WrByte>
 80051a2:	4603      	mov	r3, r0
 80051a4:	461a      	mov	r2, r3
 80051a6:	7dfb      	ldrb	r3, [r7, #23]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80051ac:	2200      	movs	r2, #0
 80051ae:	21ff      	movs	r1, #255	; 0xff
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f003 fe4d 	bl	8008e50 <VL53L0X_WrByte>
 80051b6:	4603      	mov	r3, r0
 80051b8:	461a      	mov	r2, r3
 80051ba:	7dfb      	ldrb	r3, [r7, #23]
 80051bc:	4313      	orrs	r3, r2
 80051be:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80051c0:	2200      	movs	r2, #0
 80051c2:	2180      	movs	r1, #128	; 0x80
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f003 fe43 	bl	8008e50 <VL53L0X_WrByte>
 80051ca:	4603      	mov	r3, r0
 80051cc:	461a      	mov	r2, r3
 80051ce:	7dfb      	ldrb	r3, [r7, #23]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	75fb      	strb	r3, [r7, #23]
		break;
 80051d4:	e042      	b.n	800525c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 80051d6:	f107 030c 	add.w	r3, r7, #12
 80051da:	f107 0210 	add.w	r2, r7, #16
 80051de:	2101      	movs	r1, #1
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 fbc1 	bl	8005968 <VL53L0X_GetInterruptThresholds>
 80051e6:	4603      	mov	r3, r0
 80051e8:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if (Status == VL53L0X_ERROR_NONE) {
 80051ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d136      	bne.n	8005260 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
			if (StartNotStopFlag != 0) {
 80051f2:	78fb      	ldrb	r3, [r7, #3]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d006      	beq.n	8005206 <VL53L0X_CheckAndLoadInterruptSettings+0x176>
				Status = VL53L0X_load_tuning_settings(Dev,
 80051f8:	491d      	ldr	r1, [pc, #116]	; (8005270 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f002 ff52 	bl	80080a4 <VL53L0X_load_tuning_settings>
 8005200:	4603      	mov	r3, r0
 8005202:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8005204:	e02c      	b.n	8005260 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8005206:	2204      	movs	r2, #4
 8005208:	21ff      	movs	r1, #255	; 0xff
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f003 fe20 	bl	8008e50 <VL53L0X_WrByte>
 8005210:	4603      	mov	r3, r0
 8005212:	461a      	mov	r2, r3
 8005214:	7dfb      	ldrb	r3, [r7, #23]
 8005216:	4313      	orrs	r3, r2
 8005218:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800521a:	2200      	movs	r2, #0
 800521c:	2170      	movs	r1, #112	; 0x70
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f003 fe16 	bl	8008e50 <VL53L0X_WrByte>
 8005224:	4603      	mov	r3, r0
 8005226:	461a      	mov	r2, r3
 8005228:	7dfb      	ldrb	r3, [r7, #23]
 800522a:	4313      	orrs	r3, r2
 800522c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800522e:	2200      	movs	r2, #0
 8005230:	21ff      	movs	r1, #255	; 0xff
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f003 fe0c 	bl	8008e50 <VL53L0X_WrByte>
 8005238:	4603      	mov	r3, r0
 800523a:	461a      	mov	r2, r3
 800523c:	7dfb      	ldrb	r3, [r7, #23]
 800523e:	4313      	orrs	r3, r2
 8005240:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005242:	2200      	movs	r2, #0
 8005244:	2180      	movs	r1, #128	; 0x80
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f003 fe02 	bl	8008e50 <VL53L0X_WrByte>
 800524c:	4603      	mov	r3, r0
 800524e:	461a      	mov	r2, r3
 8005250:	7dfb      	ldrb	r3, [r7, #23]
 8005252:	4313      	orrs	r3, r2
 8005254:	75fb      	strb	r3, [r7, #23]
		break;
 8005256:	e003      	b.n	8005260 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
		break;
 8005258:	bf00      	nop
 800525a:	e002      	b.n	8005262 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 800525c:	bf00      	nop
 800525e:	e000      	b.n	8005262 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8005260:	bf00      	nop
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005262:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000104 	.word	0x20000104

08005274 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800527c:	2300      	movs	r3, #0
 800527e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8005280:	2301      	movs	r3, #1
 8005282:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8005284:	f107 030e 	add.w	r3, r7, #14
 8005288:	4619      	mov	r1, r3
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7ff fa94 	bl	80047b8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005290:	2201      	movs	r2, #1
 8005292:	2180      	movs	r1, #128	; 0x80
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f003 fddb 	bl	8008e50 <VL53L0X_WrByte>
 800529a:	4603      	mov	r3, r0
 800529c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800529e:	2201      	movs	r2, #1
 80052a0:	21ff      	movs	r1, #255	; 0xff
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f003 fdd4 	bl	8008e50 <VL53L0X_WrByte>
 80052a8:	4603      	mov	r3, r0
 80052aa:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 80052ac:	2200      	movs	r2, #0
 80052ae:	2100      	movs	r1, #0
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f003 fdcd 	bl	8008e50 <VL53L0X_WrByte>
 80052b6:	4603      	mov	r3, r0
 80052b8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 3166 	ldrb.w	r3, [r3, #358]	; 0x166
 80052c0:	461a      	mov	r2, r3
 80052c2:	2191      	movs	r1, #145	; 0x91
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f003 fdc3 	bl	8008e50 <VL53L0X_WrByte>
 80052ca:	4603      	mov	r3, r0
 80052cc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 80052ce:	2201      	movs	r2, #1
 80052d0:	2100      	movs	r1, #0
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f003 fdbc 	bl	8008e50 <VL53L0X_WrByte>
 80052d8:	4603      	mov	r3, r0
 80052da:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80052dc:	2200      	movs	r2, #0
 80052de:	21ff      	movs	r1, #255	; 0xff
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f003 fdb5 	bl	8008e50 <VL53L0X_WrByte>
 80052e6:	4603      	mov	r3, r0
 80052e8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80052ea:	2200      	movs	r2, #0
 80052ec:	2180      	movs	r1, #128	; 0x80
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f003 fdae 	bl	8008e50 <VL53L0X_WrByte>
 80052f4:	4603      	mov	r3, r0
 80052f6:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80052f8:	7bbb      	ldrb	r3, [r7, #14]
 80052fa:	2b03      	cmp	r3, #3
 80052fc:	d054      	beq.n	80053a8 <VL53L0X_StartMeasurement+0x134>
 80052fe:	2b03      	cmp	r3, #3
 8005300:	dc6c      	bgt.n	80053dc <VL53L0X_StartMeasurement+0x168>
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <VL53L0X_StartMeasurement+0x98>
 8005306:	2b01      	cmp	r3, #1
 8005308:	d034      	beq.n	8005374 <VL53L0X_StartMeasurement+0x100>
 800530a:	e067      	b.n	80053dc <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800530c:	2201      	movs	r2, #1
 800530e:	2100      	movs	r1, #0
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f003 fd9d 	bl	8008e50 <VL53L0X_WrByte>
 8005316:	4603      	mov	r3, r0
 8005318:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800531e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d15d      	bne.n	80053e2 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8005326:	2300      	movs	r3, #0
 8005328:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d008      	beq.n	8005342 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8005330:	f107 030d 	add.w	r3, r7, #13
 8005334:	461a      	mov	r2, r3
 8005336:	2100      	movs	r1, #0
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f003 fe0b 	bl	8008f54 <VL53L0X_RdByte>
 800533e:	4603      	mov	r3, r0
 8005340:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	3301      	adds	r3, #1
 8005346:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8005348:	7b7a      	ldrb	r2, [r7, #13]
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	4013      	ands	r3, r2
 800534e:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005350:	7bfa      	ldrb	r2, [r7, #15]
 8005352:	429a      	cmp	r2, r3
 8005354:	d107      	bne.n	8005366 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8005356:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d103      	bne.n	8005366 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005364:	d3e1      	bcc.n	800532a <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800536c:	d339      	bcc.n	80053e2 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800536e:	23f9      	movs	r3, #249	; 0xf9
 8005370:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8005372:	e036      	b.n	80053e2 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005374:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d105      	bne.n	8005388 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800537c:	2101      	movs	r1, #1
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff fe86 	bl	8005090 <VL53L0X_CheckAndLoadInterruptSettings>
 8005384:	4603      	mov	r3, r0
 8005386:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005388:	2202      	movs	r2, #2
 800538a:	2100      	movs	r1, #0
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f003 fd5f 	bl	8008e50 <VL53L0X_WrByte>
 8005392:	4603      	mov	r3, r0
 8005394:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8005396:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d123      	bne.n	80053e6 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2204      	movs	r2, #4
 80053a2:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 80053a6:	e01e      	b.n	80053e6 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80053a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d105      	bne.n	80053bc <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80053b0:	2101      	movs	r1, #1
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7ff fe6c 	bl	8005090 <VL53L0X_CheckAndLoadInterruptSettings>
 80053b8:	4603      	mov	r3, r0
 80053ba:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80053bc:	2204      	movs	r2, #4
 80053be:	2100      	movs	r1, #0
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f003 fd45 	bl	8008e50 <VL53L0X_WrByte>
 80053c6:	4603      	mov	r3, r0
 80053c8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80053ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10b      	bne.n	80053ea <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2204      	movs	r2, #4
 80053d6:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 80053da:	e006      	b.n	80053ea <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80053dc:	23f8      	movs	r3, #248	; 0xf8
 80053de:	75fb      	strb	r3, [r7, #23]
 80053e0:	e004      	b.n	80053ec <VL53L0X_StartMeasurement+0x178>
		break;
 80053e2:	bf00      	nop
 80053e4:	e002      	b.n	80053ec <VL53L0X_StartMeasurement+0x178>
		break;
 80053e6:	bf00      	nop
 80053e8:	e000      	b.n	80053ec <VL53L0X_StartMeasurement+0x178>
		break;
 80053ea:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80053ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3718      	adds	r7, #24
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005402:	2300      	movs	r3, #0
 8005404:	73fb      	strb	r3, [r7, #15]
	uint8_t InterruptConfig;
	uint32_t InterruptMask;

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800540c:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800540e:	7bbb      	ldrb	r3, [r7, #14]
 8005410:	2b04      	cmp	r3, #4
 8005412:	d112      	bne.n	800543a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8005414:	f107 0308 	add.w	r3, r7, #8
 8005418:	4619      	mov	r1, r3
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fb1a 	bl	8005a54 <VL53L0X_GetInterruptMaskStatus>
 8005420:	4603      	mov	r3, r0
 8005422:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b04      	cmp	r3, #4
 8005428:	d103      	bne.n	8005432 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2201      	movs	r2, #1
 800542e:	701a      	strb	r2, [r3, #0]
 8005430:	e01c      	b.n	800546c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2200      	movs	r2, #0
 8005436:	701a      	strb	r2, [r3, #0]
 8005438:	e018      	b.n	800546c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800543a:	f107 030d 	add.w	r3, r7, #13
 800543e:	461a      	mov	r2, r3
 8005440:	2114      	movs	r1, #20
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f003 fd86 	bl	8008f54 <VL53L0X_RdByte>
 8005448:	4603      	mov	r3, r0
 800544a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800544c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10b      	bne.n	800546c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8005454:	7b7b      	ldrb	r3, [r7, #13]
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d003      	beq.n	8005466 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	2201      	movs	r2, #1
 8005462:	701a      	strb	r2, [r3, #0]
 8005464:	e002      	b.n	800546c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2200      	movs	r2, #0
 800546a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800546c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005478:	b5b0      	push	{r4, r5, r7, lr}
 800547a:	b096      	sub	sp, #88	; 0x58
 800547c:	af02      	add	r7, sp, #8
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005482:	2300      	movs	r3, #0
 8005484:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8005488:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800548c:	230c      	movs	r3, #12
 800548e:	2114      	movs	r1, #20
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f003 fcb1 	bl	8008df8 <VL53L0X_ReadMulti>
 8005496:	4603      	mov	r3, r0
 8005498:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800549c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f040 80d1 	bne.w	8005648 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2200      	movs	r2, #0
 80054aa:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	2200      	movs	r2, #0
 80054b0:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 80054b2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	021b      	lsls	r3, r3, #8
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	4413      	add	r3, r2
 80054c4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2200      	movs	r2, #0
 80054cc:	605a      	str	r2, [r3, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80054ce:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054dc:	b29b      	uxth	r3, r3
 80054de:	4413      	add	r3, r2
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	025b      	lsls	r3, r3, #9
 80054e4:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054ea:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 80054ec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	4413      	add	r3, r2
 80054fe:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8005502:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005506:	025b      	lsls	r3, r3, #9
 8005508:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800550e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005512:	b29b      	uxth	r3, r3
 8005514:	021b      	lsls	r3, r3, #8
 8005516:	b29a      	uxth	r2, r3
 8005518:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800551c:	b29b      	uxth	r3, r3
 800551e:	4413      	add	r3, r2
 8005520:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800552a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800552c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005530:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f8b3 317e 	ldrh.w	r3, [r3, #382]	; 0x17e
 800553a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f893 315d 	ldrb.w	r3, [r3, #349]	; 0x15d
 8005542:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8005546:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005548:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800554c:	d046      	beq.n	80055dc <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800554e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005550:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8005554:	fb02 f303 	mul.w	r3, r2, r3
 8005558:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800555c:	4a57      	ldr	r2, [pc, #348]	; (80056bc <VL53L0X_GetRangingMeasurementData+0x244>)
 800555e:	fb82 1203 	smull	r1, r2, r2, r3
 8005562:	1192      	asrs	r2, r2, #6
 8005564:	17db      	asrs	r3, r3, #31
 8005566:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8005568:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	7d1b      	ldrb	r3, [r3, #20]
 8005576:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800557a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800557e:	2b00      	cmp	r3, #0
 8005580:	d02c      	beq.n	80055dc <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8005582:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005584:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005588:	fb02 f303 	mul.w	r3, r2, r3
 800558c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800558e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8005590:	429a      	cmp	r2, r3
 8005592:	d10d      	bne.n	80055b0 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8005594:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005598:	2b00      	cmp	r3, #0
 800559a:	d004      	beq.n	80055a6 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800559c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 80055a0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80055a4:	e016      	b.n	80055d4 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 80055a6:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 80055aa:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80055ae:	e011      	b.n	80055d4 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80055b0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80055b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055b6:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80055ba:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80055bc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80055c0:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80055c4:	121b      	asrs	r3, r3, #8
 80055c6:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80055c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055ca:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80055cc:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80055d0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80055d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80055d8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80055dc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00d      	beq.n	8005600 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80055e4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80055e8:	089b      	lsrs	r3, r3, #2
 80055ea:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80055f0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	019b      	lsls	r3, r3, #6
 80055f8:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	75da      	strb	r2, [r3, #23]
 80055fe:	e006      	b.n	800560e <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8005606:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	2200      	movs	r2, #0
 800560c:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800560e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005612:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8005616:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800561a:	9301      	str	r3, [sp, #4]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	4613      	mov	r3, r2
 8005622:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f003 f993 	bl	8008950 <VL53L0X_get_pal_range_status>
 800562a:	4603      	mov	r3, r0
 800562c:	461a      	mov	r2, r3
 800562e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005632:	4313      	orrs	r3, r2
 8005634:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8005638:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800563c:	2b00      	cmp	r3, #0
 800563e:	d103      	bne.n	8005648 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8005640:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005648:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800564c:	2b00      	cmp	r3, #0
 800564e:	d12f      	bne.n	80056b0 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f107 040c 	add.w	r4, r7, #12
 8005656:	f103 0580 	add.w	r5, r3, #128	; 0x80
 800565a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800565c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800565e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005662:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800566a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8005670:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8005678:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800567e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8005684:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800568a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8005690:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8005696:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80056a0:	f107 050c 	add.w	r5, r7, #12
 80056a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80056a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80056ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80056b0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3750      	adds	r7, #80	; 0x50
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bdb0      	pop	{r4, r5, r7, pc}
 80056bc:	10624dd3 	.word	0x10624dd3

080056c0 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80056ca:	2300      	movs	r3, #0
 80056cc:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode!
	 */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80056ce:	2100      	movs	r1, #0
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7ff f845 	bl	8004760 <VL53L0X_SetDeviceMode>
 80056d6:	4603      	mov	r3, r0
 80056d8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80056da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d104      	bne.n	80056ec <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f7ff fc8a 	bl	8004ffc <VL53L0X_PerformSingleMeasurement>
 80056e8:	4603      	mov	r3, r0
 80056ea:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80056ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d105      	bne.n	8005700 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80056f4:	6839      	ldr	r1, [r7, #0]
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f7ff febe 	bl	8005478 <VL53L0X_GetRangingMeasurementData>
 80056fc:	4603      	mov	r3, r0
 80056fe:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8005700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d105      	bne.n	8005714 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005708:	2100      	movs	r1, #0
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f962 	bl	80059d4 <VL53L0X_ClearInterruptMask>
 8005710:	4603      	mov	r3, r0
 8005712:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8005714:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005718:	4618      	mov	r0, r3
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	4608      	mov	r0, r1
 800572a:	4611      	mov	r1, r2
 800572c:	461a      	mov	r2, r3
 800572e:	4603      	mov	r3, r0
 8005730:	70fb      	strb	r3, [r7, #3]
 8005732:	460b      	mov	r3, r1
 8005734:	70bb      	strb	r3, [r7, #2]
 8005736:	4613      	mov	r3, r2
 8005738:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800573a:	2300      	movs	r3, #0
 800573c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800573e:	78fb      	ldrb	r3, [r7, #3]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d002      	beq.n	800574a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8005744:	23f6      	movs	r3, #246	; 0xf6
 8005746:	73fb      	strb	r3, [r7, #15]
 8005748:	e107      	b.n	800595a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800574a:	78bb      	ldrb	r3, [r7, #2]
 800574c:	2b14      	cmp	r3, #20
 800574e:	d110      	bne.n	8005772 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8005750:	7e3b      	ldrb	r3, [r7, #24]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d102      	bne.n	800575c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8005756:	2310      	movs	r3, #16
 8005758:	73bb      	strb	r3, [r7, #14]
 800575a:	e001      	b.n	8005760 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800575c:	2301      	movs	r3, #1
 800575e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8005760:	7bbb      	ldrb	r3, [r7, #14]
 8005762:	461a      	mov	r2, r3
 8005764:	2184      	movs	r1, #132	; 0x84
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f003 fb72 	bl	8008e50 <VL53L0X_WrByte>
 800576c:	4603      	mov	r3, r0
 800576e:	73fb      	strb	r3, [r7, #15]
 8005770:	e0f3      	b.n	800595a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8005772:	78bb      	ldrb	r3, [r7, #2]
 8005774:	2b15      	cmp	r3, #21
 8005776:	f040 8097 	bne.w	80058a8 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800577a:	2201      	movs	r2, #1
 800577c:	21ff      	movs	r1, #255	; 0xff
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f003 fb66 	bl	8008e50 <VL53L0X_WrByte>
 8005784:	4603      	mov	r3, r0
 8005786:	461a      	mov	r2, r3
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	4313      	orrs	r3, r2
 800578c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800578e:	2200      	movs	r2, #0
 8005790:	2100      	movs	r1, #0
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f003 fb5c 	bl	8008e50 <VL53L0X_WrByte>
 8005798:	4603      	mov	r3, r0
 800579a:	461a      	mov	r2, r3
 800579c:	7bfb      	ldrb	r3, [r7, #15]
 800579e:	4313      	orrs	r3, r2
 80057a0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80057a2:	2200      	movs	r2, #0
 80057a4:	21ff      	movs	r1, #255	; 0xff
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f003 fb52 	bl	8008e50 <VL53L0X_WrByte>
 80057ac:	4603      	mov	r3, r0
 80057ae:	461a      	mov	r2, r3
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80057b6:	2201      	movs	r2, #1
 80057b8:	2180      	movs	r1, #128	; 0x80
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f003 fb48 	bl	8008e50 <VL53L0X_WrByte>
 80057c0:	4603      	mov	r3, r0
 80057c2:	461a      	mov	r2, r3
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80057ca:	2202      	movs	r2, #2
 80057cc:	2185      	movs	r1, #133	; 0x85
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f003 fb3e 	bl	8008e50 <VL53L0X_WrByte>
 80057d4:	4603      	mov	r3, r0
 80057d6:	461a      	mov	r2, r3
 80057d8:	7bfb      	ldrb	r3, [r7, #15]
 80057da:	4313      	orrs	r3, r2
 80057dc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80057de:	2204      	movs	r2, #4
 80057e0:	21ff      	movs	r1, #255	; 0xff
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f003 fb34 	bl	8008e50 <VL53L0X_WrByte>
 80057e8:	4603      	mov	r3, r0
 80057ea:	461a      	mov	r2, r3
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80057f2:	2200      	movs	r2, #0
 80057f4:	21cd      	movs	r1, #205	; 0xcd
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f003 fb2a 	bl	8008e50 <VL53L0X_WrByte>
 80057fc:	4603      	mov	r3, r0
 80057fe:	461a      	mov	r2, r3
 8005800:	7bfb      	ldrb	r3, [r7, #15]
 8005802:	4313      	orrs	r3, r2
 8005804:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8005806:	2211      	movs	r2, #17
 8005808:	21cc      	movs	r1, #204	; 0xcc
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f003 fb20 	bl	8008e50 <VL53L0X_WrByte>
 8005810:	4603      	mov	r3, r0
 8005812:	461a      	mov	r2, r3
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	4313      	orrs	r3, r2
 8005818:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800581a:	2207      	movs	r2, #7
 800581c:	21ff      	movs	r1, #255	; 0xff
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f003 fb16 	bl	8008e50 <VL53L0X_WrByte>
 8005824:	4603      	mov	r3, r0
 8005826:	461a      	mov	r2, r3
 8005828:	7bfb      	ldrb	r3, [r7, #15]
 800582a:	4313      	orrs	r3, r2
 800582c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800582e:	2200      	movs	r2, #0
 8005830:	21be      	movs	r1, #190	; 0xbe
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f003 fb0c 	bl	8008e50 <VL53L0X_WrByte>
 8005838:	4603      	mov	r3, r0
 800583a:	461a      	mov	r2, r3
 800583c:	7bfb      	ldrb	r3, [r7, #15]
 800583e:	4313      	orrs	r3, r2
 8005840:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8005842:	2206      	movs	r2, #6
 8005844:	21ff      	movs	r1, #255	; 0xff
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f003 fb02 	bl	8008e50 <VL53L0X_WrByte>
 800584c:	4603      	mov	r3, r0
 800584e:	461a      	mov	r2, r3
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	4313      	orrs	r3, r2
 8005854:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8005856:	2209      	movs	r2, #9
 8005858:	21cc      	movs	r1, #204	; 0xcc
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f003 faf8 	bl	8008e50 <VL53L0X_WrByte>
 8005860:	4603      	mov	r3, r0
 8005862:	461a      	mov	r2, r3
 8005864:	7bfb      	ldrb	r3, [r7, #15]
 8005866:	4313      	orrs	r3, r2
 8005868:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800586a:	2200      	movs	r2, #0
 800586c:	21ff      	movs	r1, #255	; 0xff
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f003 faee 	bl	8008e50 <VL53L0X_WrByte>
 8005874:	4603      	mov	r3, r0
 8005876:	461a      	mov	r2, r3
 8005878:	7bfb      	ldrb	r3, [r7, #15]
 800587a:	4313      	orrs	r3, r2
 800587c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800587e:	2201      	movs	r2, #1
 8005880:	21ff      	movs	r1, #255	; 0xff
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f003 fae4 	bl	8008e50 <VL53L0X_WrByte>
 8005888:	4603      	mov	r3, r0
 800588a:	461a      	mov	r2, r3
 800588c:	7bfb      	ldrb	r3, [r7, #15]
 800588e:	4313      	orrs	r3, r2
 8005890:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005892:	2200      	movs	r2, #0
 8005894:	2100      	movs	r1, #0
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f003 fada 	bl	8008e50 <VL53L0X_WrByte>
 800589c:	4603      	mov	r3, r0
 800589e:	461a      	mov	r2, r3
 80058a0:	7bfb      	ldrb	r3, [r7, #15]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	73fb      	strb	r3, [r7, #15]
 80058a6:	e058      	b.n	800595a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80058a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d121      	bne.n	80058f4 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 80058b0:	787b      	ldrb	r3, [r7, #1]
 80058b2:	2b04      	cmp	r3, #4
 80058b4:	d81b      	bhi.n	80058ee <VL53L0X_SetGpioConfig+0x1ce>
 80058b6:	a201      	add	r2, pc, #4	; (adr r2, 80058bc <VL53L0X_SetGpioConfig+0x19c>)
 80058b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058bc:	080058d1 	.word	0x080058d1
 80058c0:	080058d7 	.word	0x080058d7
 80058c4:	080058dd 	.word	0x080058dd
 80058c8:	080058e3 	.word	0x080058e3
 80058cc:	080058e9 	.word	0x080058e9
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80058d0:	2300      	movs	r3, #0
 80058d2:	73bb      	strb	r3, [r7, #14]
				break;
 80058d4:	e00f      	b.n	80058f6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80058d6:	2301      	movs	r3, #1
 80058d8:	73bb      	strb	r3, [r7, #14]
				break;
 80058da:	e00c      	b.n	80058f6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80058dc:	2302      	movs	r3, #2
 80058de:	73bb      	strb	r3, [r7, #14]
				break;
 80058e0:	e009      	b.n	80058f6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80058e2:	2303      	movs	r3, #3
 80058e4:	73bb      	strb	r3, [r7, #14]
				break;
 80058e6:	e006      	b.n	80058f6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80058e8:	2304      	movs	r3, #4
 80058ea:	73bb      	strb	r3, [r7, #14]
				break;
 80058ec:	e003      	b.n	80058f6 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 80058ee:	23f5      	movs	r3, #245	; 0xf5
 80058f0:	73fb      	strb	r3, [r7, #15]
 80058f2:	e000      	b.n	80058f6 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 80058f4:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 80058f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d107      	bne.n	800590e <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 80058fe:	7bbb      	ldrb	r3, [r7, #14]
 8005900:	461a      	mov	r2, r3
 8005902:	210a      	movs	r1, #10
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f003 faa3 	bl	8008e50 <VL53L0X_WrByte>
 800590a:	4603      	mov	r3, r0
 800590c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800590e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10f      	bne.n	8005936 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8005916:	7e3b      	ldrb	r3, [r7, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d102      	bne.n	8005922 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800591c:	2300      	movs	r3, #0
 800591e:	73bb      	strb	r3, [r7, #14]
 8005920:	e001      	b.n	8005926 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8005922:	2310      	movs	r3, #16
 8005924:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8005926:	7bbb      	ldrb	r3, [r7, #14]
 8005928:	22ef      	movs	r2, #239	; 0xef
 800592a:	2184      	movs	r1, #132	; 0x84
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f003 fadd 	bl	8008eec <VL53L0X_UpdateByte>
 8005932:	4603      	mov	r3, r0
 8005934:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8005936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d103      	bne.n	8005946 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	787a      	ldrb	r2, [r7, #1]
 8005942:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8005946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d105      	bne.n	800595a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800594e:	2100      	movs	r1, #0
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f83f 	bl	80059d4 <VL53L0X_ClearInterruptMask>
 8005956:	4603      	mov	r3, r0
 8005958:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800595a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop

08005968 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b086      	sub	sp, #24
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	607a      	str	r2, [r7, #4]
 8005972:	603b      	str	r3, [r7, #0]
 8005974:	460b      	mov	r3, r1
 8005976:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005978:	2300      	movs	r3, #0
 800597a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 800597c:	f107 0314 	add.w	r3, r7, #20
 8005980:	461a      	mov	r2, r3
 8005982:	210e      	movs	r1, #14
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f003 fb0f 	bl	8008fa8 <VL53L0X_RdWord>
 800598a:	4603      	mov	r3, r0
 800598c:	75fb      	strb	r3, [r7, #23]
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800598e:	8abb      	ldrh	r3, [r7, #20]
 8005990:	045b      	lsls	r3, r3, #17
 8005992:	461a      	mov	r2, r3
 8005994:	4b0e      	ldr	r3, [pc, #56]	; (80059d0 <VL53L0X_GetInterruptThresholds+0x68>)
 8005996:	4013      	ands	r3, r2
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800599c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10f      	bne.n	80059c4 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80059a4:	f107 0314 	add.w	r3, r7, #20
 80059a8:	461a      	mov	r2, r3
 80059aa:	210c      	movs	r1, #12
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f003 fafb 	bl	8008fa8 <VL53L0X_RdWord>
 80059b2:	4603      	mov	r3, r0
 80059b4:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80059b6:	8abb      	ldrh	r3, [r7, #20]
 80059b8:	045b      	lsls	r3, r3, #17
 80059ba:	461a      	mov	r2, r3
 80059bc:	4b04      	ldr	r3, [pc, #16]	; (80059d0 <VL53L0X_GetInterruptThresholds+0x68>)
 80059be:	4013      	ands	r3, r2
		*pThresholdHigh =
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80059c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	1ffe0000 	.word	0x1ffe0000

080059d4 <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80059de:	2300      	movs	r3, #0
 80059e0:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80059e2:	2300      	movs	r3, #0
 80059e4:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80059e6:	2201      	movs	r2, #1
 80059e8:	210b      	movs	r1, #11
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f003 fa30 	bl	8008e50 <VL53L0X_WrByte>
 80059f0:	4603      	mov	r3, r0
 80059f2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80059f4:	2200      	movs	r2, #0
 80059f6:	210b      	movs	r1, #11
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f003 fa29 	bl	8008e50 <VL53L0X_WrByte>
 80059fe:	4603      	mov	r3, r0
 8005a00:	461a      	mov	r2, r3
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8005a08:	f107 030d 	add.w	r3, r7, #13
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	2113      	movs	r1, #19
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f003 fa9f 	bl	8008f54 <VL53L0X_RdByte>
 8005a16:	4603      	mov	r3, r0
 8005a18:	461a      	mov	r2, r3
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8005a20:	7bbb      	ldrb	r3, [r7, #14]
 8005a22:	3301      	adds	r3, #1
 8005a24:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8005a26:	7b7b      	ldrb	r3, [r7, #13]
 8005a28:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d006      	beq.n	8005a3e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8005a30:	7bbb      	ldrb	r3, [r7, #14]
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d803      	bhi.n	8005a3e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8005a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0d3      	beq.n	80059e6 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8005a3e:	7bbb      	ldrb	r3, [r7, #14]
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8005a44:	23f4      	movs	r3, #244	; 0xf4
 8005a46:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 8005a62:	f107 030e 	add.w	r3, r7, #14
 8005a66:	461a      	mov	r2, r3
 8005a68:	2113      	movs	r1, #19
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f003 fa72 	bl	8008f54 <VL53L0X_RdByte>
 8005a70:	4603      	mov	r3, r0
 8005a72:	73fb      	strb	r3, [r7, #15]
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8005a74:	7bbb      	ldrb	r3, [r7, #14]
 8005a76:	f003 0207 	and.w	r2, r3, #7
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8005a7e:	7bbb      	ldrb	r3, [r7, #14]
 8005a80:	f003 0318 	and.w	r3, r3, #24
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8005a88:	23fa      	movs	r3, #250	; 0xfa
 8005a8a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005a8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	68b9      	ldr	r1, [r7, #8]
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 fa03 	bl	8005eb8 <VL53L0X_perform_ref_spad_management>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8005ab6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
 8005aca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005acc:	2300      	movs	r3, #0
 8005ace:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8005ad0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8005ad4:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8005ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ada:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8005adc:	f107 0308 	add.w	r3, r7, #8
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	2128      	movs	r1, #40	; 0x28
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f003 fa5f 	bl	8008fa8 <VL53L0X_RdWord>
 8005aea:	4603      	mov	r3, r0
 8005aec:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8005aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d11e      	bne.n	8005b34 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8005af6:	893b      	ldrh	r3, [r7, #8]
 8005af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8005b00:	893b      	ldrh	r3, [r7, #8]
 8005b02:	461a      	mov	r2, r3
 8005b04:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	dd0b      	ble.n	8005b24 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8005b0c:	893a      	ldrh	r2, [r7, #8]
 8005b0e:	897b      	ldrh	r3, [r7, #10]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	b21b      	sxth	r3, r3
 8005b16:	461a      	mov	r2, r3
					* 250;
 8005b18:	23fa      	movs	r3, #250	; 0xfa
 8005b1a:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e007      	b.n	8005b34 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8005b24:	893b      	ldrh	r3, [r7, #8]
 8005b26:	b21b      	sxth	r3, r3
 8005b28:	461a      	mov	r2, r3
 8005b2a:	23fa      	movs	r3, #250	; 0xfa
 8005b2c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8005b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3710      	adds	r7, #16
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b08b      	sub	sp, #44	; 0x2c
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
 8005b4c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8005b4e:	2308      	movs	r3, #8
 8005b50:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	f04f 32ff 	mov.w	r2, #4294967295
 8005b5c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b66:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	69ba      	ldr	r2, [r7, #24]
 8005b6c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b70:	69b9      	ldr	r1, [r7, #24]
 8005b72:	fb01 f202 	mul.w	r2, r1, r2
 8005b76:	1a9b      	subs	r3, r3, r2
 8005b78:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b7e:	e030      	b.n	8005be2 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b88:	4413      	add	r3, r2
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8005b8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d11e      	bne.n	8005bd4 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 8005b96:	7ffa      	ldrb	r2, [r7, #31]
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	fa42 f303 	asr.w	r3, r2, r3
 8005b9e:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8005ba4:	e016      	b.n	8005bd4 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8005ba6:	7ffb      	ldrb	r3, [r7, #31]
 8005ba8:	f003 0301 	and.w	r3, r3, #1
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00b      	beq.n	8005bc8 <get_next_good_spad+0x88>
				success = 1;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	fb02 f203 	mul.w	r2, r2, r3
 8005bbc:	6a3b      	ldr	r3, [r7, #32]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	601a      	str	r2, [r3, #0]
				break;
 8005bc6:	e009      	b.n	8005bdc <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8005bc8:	7ffb      	ldrb	r3, [r7, #31]
 8005bca:	085b      	lsrs	r3, r3, #1
 8005bcc:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8005bd4:	6a3a      	ldr	r2, [r7, #32]
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d3e4      	bcc.n	8005ba6 <get_next_good_spad+0x66>
				coarseIndex++) {
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bde:	3301      	adds	r3, #1
 8005be0:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d202      	bcs.n	8005bf0 <get_next_good_spad+0xb0>
 8005bea:	7fbb      	ldrb	r3, [r7, #30]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0c7      	beq.n	8005b80 <get_next_good_spad+0x40>
		}
	}
}
 8005bf0:	bf00      	nop
 8005bf2:	372c      	adds	r7, #44	; 0x2c
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8005c04:	2301      	movs	r3, #1
 8005c06:	73fb      	strb	r3, [r7, #15]

	quadrant = spadIndex >> 6;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	099b      	lsrs	r3, r3, #6
 8005c0c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8005c0e:	4a07      	ldr	r2, [pc, #28]	; (8005c2c <is_aperture+0x30>)
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d101      	bne.n	8005c1e <is_aperture+0x22>
		isAperture = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8005c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3714      	adds	r7, #20
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	200002bc 	.word	0x200002bc

08005c30 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b089      	sub	sp, #36	; 0x24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8005c40:	2308      	movs	r3, #8
 8005c42:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c56:	69b9      	ldr	r1, [r7, #24]
 8005c58:	fb01 f202 	mul.w	r2, r1, r2
 8005c5c:	1a9b      	subs	r3, r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d302      	bcc.n	8005c6e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005c68:	23ce      	movs	r3, #206	; 0xce
 8005c6a:	77fb      	strb	r3, [r7, #31]
 8005c6c:	e010      	b.n	8005c90 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	4413      	add	r3, r2
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	b25a      	sxtb	r2, r3
 8005c78:	2101      	movs	r1, #1
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c80:	b25b      	sxtb	r3, r3
 8005c82:	4313      	orrs	r3, r2
 8005c84:	b259      	sxtb	r1, r3
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	b2ca      	uxtb	r2, r1
 8005c8e:	701a      	strb	r2, [r3, #0]

	return status;
 8005c90:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3724      	adds	r7, #36	; 0x24
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8005caa:	2306      	movs	r3, #6
 8005cac:	683a      	ldr	r2, [r7, #0]
 8005cae:	21b0      	movs	r1, #176	; 0xb0
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f003 f871 	bl	8008d98 <VL53L0X_WriteMulti>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8005cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b084      	sub	sp, #16
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8005cd0:	2306      	movs	r3, #6
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	21b0      	movs	r1, #176	; 0xb0
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f003 f88e 	bl	8008df8 <VL53L0X_ReadMulti>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8005ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08c      	sub	sp, #48	; 0x30
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	607a      	str	r2, [r7, #4]
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8005d02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d04:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8005d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d08:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d0e:	e02b      	b.n	8005d68 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8005d10:	f107 031c 	add.w	r3, r7, #28
 8005d14:	6a3a      	ldr	r2, [r7, #32]
 8005d16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff ff11 	bl	8005b40 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d24:	d103      	bne.n	8005d2e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005d26:	23ce      	movs	r3, #206	; 0xce
 8005d28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005d2c:	e020      	b.n	8005d70 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	461a      	mov	r2, r3
 8005d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d34:	4413      	add	r3, r2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7ff ff60 	bl	8005bfc <is_aperture>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	461a      	mov	r2, r3
 8005d40:	7afb      	ldrb	r3, [r7, #11]
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d003      	beq.n	8005d4e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005d46:	23ce      	movs	r3, #206	; 0xce
 8005d48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005d4c:	e010      	b.n	8005d70 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8005d52:	6a3a      	ldr	r2, [r7, #32]
 8005d54:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d56:	6838      	ldr	r0, [r7, #0]
 8005d58:	f7ff ff6a 	bl	8005c30 <enable_spad_bit>
		currentSpad++;
 8005d5c:	6a3b      	ldr	r3, [r7, #32]
 8005d5e:	3301      	adds	r3, #1
 8005d60:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d64:	3301      	adds	r3, #1
 8005d66:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d3cf      	bcc.n	8005d10 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8005d70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d72:	6a3a      	ldr	r2, [r7, #32]
 8005d74:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005d76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d106      	bne.n	8005d8c <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8005d7e:	6839      	ldr	r1, [r7, #0]
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f7ff ff8d 	bl	8005ca0 <set_ref_spad_map>
 8005d86:	4603      	mov	r3, r0
 8005d88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005d8c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d121      	bne.n	8005dd8 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8005d94:	f107 0314 	add.w	r3, r7, #20
 8005d98:	4619      	mov	r1, r3
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f7ff ff93 	bl	8005cc6 <get_ref_spad_map>
 8005da0:	4603      	mov	r3, r0
 8005da2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8005da6:	2300      	movs	r3, #0
 8005da8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8005daa:	e011      	b.n	8005dd0 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db0:	4413      	add	r3, r2
 8005db2:	781a      	ldrb	r2, [r3, #0]
 8005db4:	f107 0114 	add.w	r1, r7, #20
 8005db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dba:	440b      	add	r3, r1
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d003      	beq.n	8005dca <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005dc2:	23ce      	movs	r3, #206	; 0xce
 8005dc4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8005dc8:	e006      	b.n	8005dd8 <enable_ref_spads+0xec>
			}
			i++;
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	3301      	adds	r3, #1
 8005dce:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8005dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d3e9      	bcc.n	8005dac <enable_ref_spads+0xc0>
		}
	}
	return status;
 8005dd8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3730      	adds	r7, #48	; 0x30
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b08a      	sub	sp, #40	; 0x28
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005dee:	2300      	movs	r3, #0
 8005df0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8005df4:	2300      	movs	r3, #0
 8005df6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8005e00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8005e04:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8005e0c:	22c0      	movs	r2, #192	; 0xc0
 8005e0e:	2101      	movs	r1, #1
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f003 f81d 	bl	8008e50 <VL53L0X_WrByte>
 8005e16:	4603      	mov	r3, r0
 8005e18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005e1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d108      	bne.n	8005e36 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8005e24:	f107 0308 	add.w	r3, r7, #8
 8005e28:	4619      	mov	r1, r3
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f7ff fc48 	bl	80056c0 <VL53L0X_PerformSingleRangingMeasurement>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8005e36:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d107      	bne.n	8005e4e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005e3e:	2201      	movs	r2, #1
 8005e40:	21ff      	movs	r1, #255	; 0xff
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f003 f804 	bl	8008e50 <VL53L0X_WrByte>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8005e4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d107      	bne.n	8005e66 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	21b6      	movs	r1, #182	; 0xb6
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f003 f8a4 	bl	8008fa8 <VL53L0X_RdWord>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005e66:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d107      	bne.n	8005e7e <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005e6e:	2200      	movs	r2, #0
 8005e70:	21ff      	movs	r1, #255	; 0xff
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f002 ffec 	bl	8008e50 <VL53L0X_WrByte>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8005e7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d112      	bne.n	8005eac <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005e86:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	2101      	movs	r1, #1
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f002 ffde 	bl	8008e50 <VL53L0X_WrByte>
 8005e94:	4603      	mov	r3, r0
 8005e96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005e9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d104      	bne.n	8005eac <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005ea8:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	}

	return status;
 8005eac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3728      	adds	r7, #40	; 0x28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8005eb8:	b590      	push	{r4, r7, lr}
 8005eba:	b09d      	sub	sp, #116	; 0x74
 8005ebc:	af06      	add	r7, sp, #24
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8005eca:	23b4      	movs	r3, #180	; 0xb4
 8005ecc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8005ed4:	232c      	movs	r3, #44	; 0x2c
 8005ed6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8005edc:	2300      	movs	r3, #0
 8005ede:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8005ee4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005ee8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8005eea:	2300      	movs	r3, #0
 8005eec:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8005ef2:	2306      	movs	r3, #6
 8005ef4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8005efe:	2300      	movs	r3, #0
 8005f00:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8005f04:	2300      	movs	r3, #0
 8005f06:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8005f10:	2300      	movs	r3, #0
 8005f12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 8005f1c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8005f1e:	2300      	movs	r3, #0
 8005f20:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f22:	e009      	b.n	8005f38 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f28:	4413      	add	r3, r2
 8005f2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005f2e:	2200      	movs	r2, #0
 8005f30:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8005f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f34:	3301      	adds	r3, #1
 8005f36:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d3f1      	bcc.n	8005f24 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005f40:	2201      	movs	r2, #1
 8005f42:	21ff      	movs	r1, #255	; 0xff
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f002 ff83 	bl	8008e50 <VL53L0X_WrByte>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005f50:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d107      	bne.n	8005f68 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8005f58:	2200      	movs	r2, #0
 8005f5a:	214f      	movs	r1, #79	; 0x4f
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f002 ff77 	bl	8008e50 <VL53L0X_WrByte>
 8005f62:	4603      	mov	r3, r0
 8005f64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005f68:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d107      	bne.n	8005f80 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8005f70:	222c      	movs	r2, #44	; 0x2c
 8005f72:	214e      	movs	r1, #78	; 0x4e
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f002 ff6b 	bl	8008e50 <VL53L0X_WrByte>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005f80:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d107      	bne.n	8005f98 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f88:	2200      	movs	r2, #0
 8005f8a:	21ff      	movs	r1, #255	; 0xff
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f002 ff5f 	bl	8008e50 <VL53L0X_WrByte>
 8005f92:	4603      	mov	r3, r0
 8005f94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005f98:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d109      	bne.n	8005fb4 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8005fa0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	21b6      	movs	r1, #182	; 0xb6
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f002 ff51 	bl	8008e50 <VL53L0X_WrByte>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8005fb4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d107      	bne.n	8005fcc <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	2180      	movs	r1, #128	; 0x80
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f002 ff45 	bl	8008e50 <VL53L0X_WrByte>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8005fcc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10a      	bne.n	8005fea <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005fd4:	f107 0210 	add.w	r2, r7, #16
 8005fd8:	f107 0111 	add.w	r1, r7, #17
 8005fdc:	2300      	movs	r3, #0
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f000 fbbb 	bl	800675a <VL53L0X_perform_ref_calibration>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8005fea:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d121      	bne.n	8006036 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8005ff6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ff8:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8005ffe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006000:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f503 74a8 	add.w	r4, r3, #336	; 0x150
		Status = enable_ref_spads(Dev,
 800600e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8006012:	f107 0218 	add.w	r2, r7, #24
 8006016:	9204      	str	r2, [sp, #16]
 8006018:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800601a:	9203      	str	r2, [sp, #12]
 800601c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800601e:	9202      	str	r2, [sp, #8]
 8006020:	9301      	str	r3, [sp, #4]
 8006022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	4623      	mov	r3, r4
 8006028:	4602      	mov	r2, r0
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f7ff fe5e 	bl	8005cec <enable_ref_spads>
 8006030:	4603      	mov	r3, r0
 8006032:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006036:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800603a:	2b00      	cmp	r3, #0
 800603c:	d174      	bne.n	8006128 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8006042:	f107 0312 	add.w	r3, r7, #18
 8006046:	4619      	mov	r1, r3
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff fecb 	bl	8005de4 <perform_ref_signal_measurement>
 800604e:	4603      	mov	r3, r0
 8006050:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8006054:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006058:	2b00      	cmp	r3, #0
 800605a:	d161      	bne.n	8006120 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800605c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800605e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006060:	429a      	cmp	r2, r3
 8006062:	d25d      	bcs.n	8006120 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs
			 */

			for (index = 0; index < spadArraySize; index++)
 8006064:	2300      	movs	r3, #0
 8006066:	64bb      	str	r3, [r7, #72]	; 0x48
 8006068:	e009      	b.n	800607e <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800606e:	4413      	add	r3, r2
 8006070:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006074:	2200      	movs	r2, #0
 8006076:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8006078:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800607a:	3301      	adds	r3, #1
 800607c:	64bb      	str	r3, [r7, #72]	; 0x48
 800607e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006082:	429a      	cmp	r2, r3
 8006084:	d3f1      	bcc.n	800606a <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8006086:	e002      	b.n	800608e <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8006088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800608a:	3301      	adds	r3, #1
 800608c:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800608e:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8006092:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006094:	4413      	add	r3, r2
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff fdb0 	bl	8005bfc <is_aperture>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d103      	bne.n	80060aa <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 80060a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d3ee      	bcc.n	8006088 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 80060aa:	2301      	movs	r3, #1
 80060ac:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 80060ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060b0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f503 74a8 	add.w	r4, r3, #336	; 0x150
			Status = enable_ref_spads(Dev,
 80060be:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80060c2:	f107 0218 	add.w	r2, r7, #24
 80060c6:	9204      	str	r2, [sp, #16]
 80060c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060ca:	9203      	str	r2, [sp, #12]
 80060cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060ce:	9202      	str	r2, [sp, #8]
 80060d0:	9301      	str	r3, [sp, #4]
 80060d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	4623      	mov	r3, r4
 80060d8:	4602      	mov	r2, r0
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f7ff fe06 	bl	8005cec <enable_ref_spads>
 80060e0:	4603      	mov	r3, r0
 80060e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80060e6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d11b      	bne.n	8006126 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80060f2:	f107 0312 	add.w	r3, r7, #18
 80060f6:	4619      	mov	r1, r3
 80060f8:	68f8      	ldr	r0, [r7, #12]
 80060fa:	f7ff fe73 	bl	8005de4 <perform_ref_signal_measurement>
 80060fe:	4603      	mov	r3, r0
 8006100:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8006104:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10c      	bne.n	8006126 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800610c:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800610e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006110:	429a      	cmp	r2, r3
 8006112:	d208      	bcs.n	8006126 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8006114:	2301      	movs	r3, #1
 8006116:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800611a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800611c:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800611e:	e002      	b.n	8006126 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8006120:	2300      	movs	r3, #0
 8006122:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006124:	e000      	b.n	8006128 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8006126:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8006128:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800612c:	2b00      	cmp	r3, #0
 800612e:	f040 80af 	bne.w	8006290 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8006132:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8006134:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006136:	429a      	cmp	r2, r3
 8006138:	f240 80aa 	bls.w	8006290 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800613c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800613e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8006142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006144:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 800614c:	f107 031c 	add.w	r3, r7, #28
 8006150:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006152:	4618      	mov	r0, r3
 8006154:	f003 fa10 	bl	8009578 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8006158:	8a7b      	ldrh	r3, [r7, #18]
 800615a:	461a      	mov	r2, r3
 800615c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	bfb8      	it	lt
 8006164:	425b      	neglt	r3, r3
 8006166:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8006168:	2300      	movs	r3, #0
 800616a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800616e:	e086      	b.n	800627e <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f503 70ab 	add.w	r0, r3, #342	; 0x156
			get_next_good_spad(
 8006176:	f107 0314 	add.w	r3, r7, #20
 800617a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800617c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800617e:	f7ff fcdf 	bl	8005b40 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006188:	d103      	bne.n	8006192 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800618a:	23ce      	movs	r3, #206	; 0xce
 800618c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8006190:	e07e      	b.n	8006290 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8006192:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	4413      	add	r3, r2
 800619a:	4618      	mov	r0, r3
 800619c:	f7ff fd2e 	bl	8005bfc <is_aperture>
 80061a0:	4603      	mov	r3, r0
 80061a2:	461a      	mov	r2, r3
 80061a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d003      	beq.n	80061b2 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 80061aa:	2301      	movs	r3, #1
 80061ac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80061b0:	e06e      	b.n	8006290 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 80061b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061b4:	3301      	adds	r3, #1
 80061b6:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f503 73a8 	add.w	r3, r3, #336	; 0x150
			Status = enable_spad_bit(
 80061c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80061c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff fd32 	bl	8005c30 <enable_spad_bit>
 80061cc:	4603      	mov	r3, r0
 80061ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80061d2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10c      	bne.n	80061f4 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80061da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061dc:	3301      	adds	r3, #1
 80061de:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement.
				 */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
				Status = set_ref_spad_map(Dev,
 80061e6:	4619      	mov	r1, r3
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f7ff fd59 	bl	8005ca0 <set_ref_spad_map>
 80061ee:	4603      	mov	r3, r0
 80061f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80061f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d146      	bne.n	800628a <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80061fc:	f107 0312 	add.w	r3, r7, #18
 8006200:	4619      	mov	r1, r3
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f7ff fdee 	bl	8005de4 <perform_ref_signal_measurement>
 8006208:	4603      	mov	r3, r0
 800620a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800620e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006212:	2b00      	cmp	r3, #0
 8006214:	d13b      	bne.n	800628e <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8006216:	8a7b      	ldrh	r3, [r7, #18]
 8006218:	461a      	mov	r2, r3
 800621a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	bfb8      	it	lt
 8006222:	425b      	neglt	r3, r3
 8006224:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8006226:	8a7b      	ldrh	r3, [r7, #18]
 8006228:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800622a:	429a      	cmp	r2, r3
 800622c:	d21c      	bcs.n	8006268 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800622e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006230:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006232:	429a      	cmp	r2, r3
 8006234:	d914      	bls.n	8006260 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this.
					 */
					Status = set_ref_spad_map(Dev,
 8006236:	f107 031c 	add.w	r3, r7, #28
 800623a:	4619      	mov	r1, r3
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f7ff fd2f 	bl	8005ca0 <set_ref_spad_map>
 8006242:	4603      	mov	r3, r0
 8006244:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
					memcpy(
 800624e:	f107 011c 	add.w	r1, r7, #28
 8006252:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006254:	4618      	mov	r0, r3
 8006256:	f003 f98f 	bl	8009578 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800625a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800625c:	3b01      	subs	r3, #1
 800625e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8006260:	2301      	movs	r3, #1
 8006262:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006266:	e00a      	b.n	800627e <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8006268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626a:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f503 71a8 	add.w	r1, r3, #336	; 0x150
				memcpy(lastSpadArray,
 8006272:	f107 031c 	add.w	r3, r7, #28
 8006276:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006278:	4618      	mov	r0, r3
 800627a:	f003 f97d 	bl	8009578 <memcpy>
		while (!complete) {
 800627e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006282:	2b00      	cmp	r3, #0
 8006284:	f43f af74 	beq.w	8006170 <VL53L0X_perform_ref_spad_management+0x2b8>
 8006288:	e002      	b.n	8006290 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800628a:	bf00      	nop
 800628c:	e000      	b.n	8006290 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800628e:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006290:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006294:	2b00      	cmp	r3, #0
 8006296:	d115      	bne.n	80062c4 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800629c:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80062a4:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	781a      	ldrb	r2, [r3, #0]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 80062c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	375c      	adds	r7, #92	; 0x5c
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd90      	pop	{r4, r7, pc}

080062d0 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80062d0:	b590      	push	{r4, r7, lr}
 80062d2:	b093      	sub	sp, #76	; 0x4c
 80062d4:	af06      	add	r7, sp, #24
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	4613      	mov	r3, r2
 80062dc:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062de:	2300      	movs	r3, #0
 80062e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 80062e4:	2300      	movs	r3, #0
 80062e6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 80062e8:	23b4      	movs	r3, #180	; 0xb4
 80062ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 80062ee:	2306      	movs	r3, #6
 80062f0:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80062f2:	232c      	movs	r3, #44	; 0x2c
 80062f4:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80062f6:	2201      	movs	r2, #1
 80062f8:	21ff      	movs	r1, #255	; 0xff
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f002 fda8 	bl	8008e50 <VL53L0X_WrByte>
 8006300:	4603      	mov	r3, r0
 8006302:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8006306:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800630a:	2b00      	cmp	r3, #0
 800630c:	d107      	bne.n	800631e <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800630e:	2200      	movs	r2, #0
 8006310:	214f      	movs	r1, #79	; 0x4f
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f002 fd9c 	bl	8008e50 <VL53L0X_WrByte>
 8006318:	4603      	mov	r3, r0
 800631a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800631e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006322:	2b00      	cmp	r3, #0
 8006324:	d107      	bne.n	8006336 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8006326:	222c      	movs	r2, #44	; 0x2c
 8006328:	214e      	movs	r1, #78	; 0x4e
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f002 fd90 	bl	8008e50 <VL53L0X_WrByte>
 8006330:	4603      	mov	r3, r0
 8006332:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8006336:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800633a:	2b00      	cmp	r3, #0
 800633c:	d107      	bne.n	800634e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800633e:	2200      	movs	r2, #0
 8006340:	21ff      	movs	r1, #255	; 0xff
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f002 fd84 	bl	8008e50 <VL53L0X_WrByte>
 8006348:	4603      	mov	r3, r0
 800634a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800634e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8006356:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800635a:	461a      	mov	r2, r3
 800635c:	21b6      	movs	r1, #182	; 0xb6
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f002 fd76 	bl	8008e50 <VL53L0X_WrByte>
 8006364:	4603      	mov	r3, r0
 8006366:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800636a:	2300      	movs	r3, #0
 800636c:	627b      	str	r3, [r7, #36]	; 0x24
 800636e:	e009      	b.n	8006384 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006374:	4413      	add	r3, r2
 8006376:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800637a:	2200      	movs	r2, #0
 800637c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800637e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006380:	3301      	adds	r3, #1
 8006382:	627b      	str	r3, [r7, #36]	; 0x24
 8006384:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	429a      	cmp	r2, r3
 800638a:	d3f1      	bcc.n	8006370 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800638c:	79fb      	ldrb	r3, [r7, #7]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d011      	beq.n	80063b6 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006392:	e002      	b.n	800639a <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	3301      	adds	r3, #1
 8006398:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800639a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800639e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a0:	4413      	add	r3, r2
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff fc2a 	bl	8005bfc <is_aperture>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d103      	bne.n	80063b6 <VL53L0X_set_reference_spads+0xe6>
 80063ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d3ee      	bcc.n	8006394 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f503 70ab 	add.w	r0, r3, #342	; 0x156
				Dev->Data.SpadData.RefSpadEnables,
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f503 74a8 	add.w	r4, r3, #336	; 0x150
	Status = enable_ref_spads(Dev,
 80063c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063c6:	79f9      	ldrb	r1, [r7, #7]
 80063c8:	f107 0214 	add.w	r2, r7, #20
 80063cc:	9204      	str	r2, [sp, #16]
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	9203      	str	r2, [sp, #12]
 80063d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063d4:	9202      	str	r2, [sp, #8]
 80063d6:	9301      	str	r3, [sp, #4]
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	9300      	str	r3, [sp, #0]
 80063dc:	4623      	mov	r3, r4
 80063de:	4602      	mov	r2, r0
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f7ff fc83 	bl	8005cec <enable_ref_spads>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80063ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10c      	bne.n	800640e <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	79fa      	ldrb	r2, [r7, #7]
 800640a:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800640e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8006412:	4618      	mov	r0, r3
 8006414:	3734      	adds	r7, #52	; 0x34
 8006416:	46bd      	mov	sp, r7
 8006418:	bd90      	pop	{r4, r7, pc}

0800641a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
 8006422:	460b      	mov	r3, r1
 8006424:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006426:	2300      	movs	r3, #0
 8006428:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800642a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10a      	bne.n	8006448 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8006432:	78fb      	ldrb	r3, [r7, #3]
 8006434:	f043 0301 	orr.w	r3, r3, #1
 8006438:	b2db      	uxtb	r3, r3
 800643a:	461a      	mov	r2, r3
 800643c:	2100      	movs	r1, #0
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f002 fd06 	bl	8008e50 <VL53L0X_WrByte>
 8006444:	4603      	mov	r3, r0
 8006446:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8006448:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d104      	bne.n	800645a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f9bf 	bl	80067d4 <VL53L0X_measurement_poll_for_completion>
 8006456:	4603      	mov	r3, r0
 8006458:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800645a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d105      	bne.n	800646e <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006462:	2100      	movs	r1, #0
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f7ff fab5 	bl	80059d4 <VL53L0X_ClearInterruptMask>
 800646a:	4603      	mov	r3, r0
 800646c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800646e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d106      	bne.n	8006484 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8006476:	2200      	movs	r2, #0
 8006478:	2100      	movs	r1, #0
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f002 fce8 	bl	8008e50 <VL53L0X_WrByte>
 8006480:	4603      	mov	r3, r0
 8006482:	73fb      	strb	r3, [r7, #15]

	return Status;
 8006484:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	4608      	mov	r0, r1
 800649a:	4611      	mov	r1, r2
 800649c:	461a      	mov	r2, r3
 800649e:	4603      	mov	r3, r0
 80064a0:	70fb      	strb	r3, [r7, #3]
 80064a2:	460b      	mov	r3, r1
 80064a4:	70bb      	strb	r3, [r7, #2]
 80064a6:	4613      	mov	r3, r2
 80064a8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064aa:	2300      	movs	r3, #0
 80064ac:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80064b2:	2201      	movs	r2, #1
 80064b4:	21ff      	movs	r1, #255	; 0xff
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f002 fcca 	bl	8008e50 <VL53L0X_WrByte>
 80064bc:	4603      	mov	r3, r0
 80064be:	461a      	mov	r2, r3
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80064c6:	2200      	movs	r2, #0
 80064c8:	2100      	movs	r1, #0
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f002 fcc0 	bl	8008e50 <VL53L0X_WrByte>
 80064d0:	4603      	mov	r3, r0
 80064d2:	461a      	mov	r2, r3
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80064da:	2200      	movs	r2, #0
 80064dc:	21ff      	movs	r1, #255	; 0xff
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f002 fcb6 	bl	8008e50 <VL53L0X_WrByte>
 80064e4:	4603      	mov	r3, r0
 80064e6:	461a      	mov	r2, r3
 80064e8:	7bfb      	ldrb	r3, [r7, #15]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80064ee:	78fb      	ldrb	r3, [r7, #3]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d01e      	beq.n	8006532 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80064f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d009      	beq.n	8006510 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	21cb      	movs	r1, #203	; 0xcb
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f002 fd27 	bl	8008f54 <VL53L0X_RdByte>
 8006506:	4603      	mov	r3, r0
 8006508:	461a      	mov	r2, r3
 800650a:	7bfb      	ldrb	r3, [r7, #15]
 800650c:	4313      	orrs	r3, r2
 800650e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006510:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	d02a      	beq.n	800656e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8006518:	f107 030e 	add.w	r3, r7, #14
 800651c:	461a      	mov	r2, r3
 800651e:	21ee      	movs	r1, #238	; 0xee
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f002 fd17 	bl	8008f54 <VL53L0X_RdByte>
 8006526:	4603      	mov	r3, r0
 8006528:	461a      	mov	r2, r3
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	4313      	orrs	r3, r2
 800652e:	73fb      	strb	r3, [r7, #15]
 8006530:	e01d      	b.n	800656e <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8006532:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00a      	beq.n	8006550 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800653a:	78bb      	ldrb	r3, [r7, #2]
 800653c:	461a      	mov	r2, r3
 800653e:	21cb      	movs	r1, #203	; 0xcb
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f002 fc85 	bl	8008e50 <VL53L0X_WrByte>
 8006546:	4603      	mov	r3, r0
 8006548:	461a      	mov	r2, r3
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	4313      	orrs	r3, r2
 800654e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006550:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00a      	beq.n	800656e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8006558:	787b      	ldrb	r3, [r7, #1]
 800655a:	2280      	movs	r2, #128	; 0x80
 800655c:	21ee      	movs	r1, #238	; 0xee
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f002 fcc4 	bl	8008eec <VL53L0X_UpdateByte>
 8006564:	4603      	mov	r3, r0
 8006566:	461a      	mov	r2, r3
 8006568:	7bfb      	ldrb	r3, [r7, #15]
 800656a:	4313      	orrs	r3, r2
 800656c:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800656e:	2201      	movs	r2, #1
 8006570:	21ff      	movs	r1, #255	; 0xff
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f002 fc6c 	bl	8008e50 <VL53L0X_WrByte>
 8006578:	4603      	mov	r3, r0
 800657a:	461a      	mov	r2, r3
 800657c:	7bfb      	ldrb	r3, [r7, #15]
 800657e:	4313      	orrs	r3, r2
 8006580:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006582:	2201      	movs	r2, #1
 8006584:	2100      	movs	r1, #0
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f002 fc62 	bl	8008e50 <VL53L0X_WrByte>
 800658c:	4603      	mov	r3, r0
 800658e:	461a      	mov	r2, r3
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	4313      	orrs	r3, r2
 8006594:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006596:	2200      	movs	r2, #0
 8006598:	21ff      	movs	r1, #255	; 0xff
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f002 fc58 	bl	8008e50 <VL53L0X_WrByte>
 80065a0:	4603      	mov	r3, r0
 80065a2:	461a      	mov	r2, r3
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80065aa:	7bbb      	ldrb	r3, [r7, #14]
 80065ac:	f023 0310 	bic.w	r3, r3, #16
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	701a      	strb	r2, [r3, #0]

	return Status;
 80065b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b08a      	sub	sp, #40	; 0x28
 80065c6:	af04      	add	r7, sp, #16
 80065c8:	60f8      	str	r0, [r7, #12]
 80065ca:	60b9      	str	r1, [r7, #8]
 80065cc:	4611      	mov	r1, r2
 80065ce:	461a      	mov	r2, r3
 80065d0:	460b      	mov	r3, r1
 80065d2:	71fb      	strb	r3, [r7, #7]
 80065d4:	4613      	mov	r3, r2
 80065d6:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065d8:	2300      	movs	r3, #0
 80065da:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80065dc:	2300      	movs	r3, #0
 80065de:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80065e0:	2300      	movs	r3, #0
 80065e2:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80065e4:	2300      	movs	r3, #0
 80065e6:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80065e8:	2300      	movs	r3, #0
 80065ea:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80065ec:	79bb      	ldrb	r3, [r7, #6]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 80065f8:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80065fa:	2201      	movs	r2, #1
 80065fc:	2101      	movs	r1, #1
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f002 fc26 	bl	8008e50 <VL53L0X_WrByte>
 8006604:	4603      	mov	r3, r0
 8006606:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8006608:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d105      	bne.n	800661c <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8006610:	2140      	movs	r1, #64	; 0x40
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7ff ff01 	bl	800641a <VL53L0X_perform_single_ref_calibration>
 8006618:	4603      	mov	r3, r0
 800661a:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800661c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d115      	bne.n	8006650 <VL53L0X_perform_vhv_calibration+0x8e>
 8006624:	79fb      	ldrb	r3, [r7, #7]
 8006626:	2b01      	cmp	r3, #1
 8006628:	d112      	bne.n	8006650 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800662a:	7d39      	ldrb	r1, [r7, #20]
 800662c:	7d7a      	ldrb	r2, [r7, #21]
 800662e:	2300      	movs	r3, #0
 8006630:	9303      	str	r3, [sp, #12]
 8006632:	2301      	movs	r3, #1
 8006634:	9302      	str	r3, [sp, #8]
 8006636:	f107 0313 	add.w	r3, r7, #19
 800663a:	9301      	str	r3, [sp, #4]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	460b      	mov	r3, r1
 8006642:	2101      	movs	r1, #1
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f7ff ff23 	bl	8006490 <VL53L0X_ref_calibration_io>
 800664a:	4603      	mov	r3, r0
 800664c:	75fb      	strb	r3, [r7, #23]
 800664e:	e002      	b.n	8006656 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2200      	movs	r2, #0
 8006654:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006656:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d112      	bne.n	8006684 <VL53L0X_perform_vhv_calibration+0xc2>
 800665e:	79bb      	ldrb	r3, [r7, #6]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00f      	beq.n	8006684 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006664:	7dbb      	ldrb	r3, [r7, #22]
 8006666:	461a      	mov	r2, r3
 8006668:	2101      	movs	r1, #1
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f002 fbf0 	bl	8008e50 <VL53L0X_WrByte>
 8006670:	4603      	mov	r3, r0
 8006672:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006674:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d103      	bne.n	8006684 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	7dba      	ldrb	r2, [r7, #22]
 8006680:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8006684:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b08a      	sub	sp, #40	; 0x28
 8006694:	af04      	add	r7, sp, #16
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	60b9      	str	r1, [r7, #8]
 800669a:	4611      	mov	r1, r2
 800669c:	461a      	mov	r2, r3
 800669e:	460b      	mov	r3, r1
 80066a0:	71fb      	strb	r3, [r7, #7]
 80066a2:	4613      	mov	r3, r2
 80066a4:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80066a6:	2300      	movs	r3, #0
 80066a8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80066aa:	2300      	movs	r3, #0
 80066ac:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80066ae:	2300      	movs	r3, #0
 80066b0:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80066b2:	2300      	movs	r3, #0
 80066b4:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80066b6:	79bb      	ldrb	r3, [r7, #6]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d003      	beq.n	80066c4 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 80066c2:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80066c4:	2202      	movs	r2, #2
 80066c6:	2101      	movs	r1, #1
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f002 fbc1 	bl	8008e50 <VL53L0X_WrByte>
 80066ce:	4603      	mov	r3, r0
 80066d0:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80066d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d105      	bne.n	80066e6 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80066da:	2100      	movs	r1, #0
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f7ff fe9c 	bl	800641a <VL53L0X_perform_single_ref_calibration>
 80066e2:	4603      	mov	r3, r0
 80066e4:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80066e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d115      	bne.n	800671a <VL53L0X_perform_phase_calibration+0x8a>
 80066ee:	79fb      	ldrb	r3, [r7, #7]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d112      	bne.n	800671a <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80066f4:	7d39      	ldrb	r1, [r7, #20]
 80066f6:	7d7a      	ldrb	r2, [r7, #21]
 80066f8:	2301      	movs	r3, #1
 80066fa:	9303      	str	r3, [sp, #12]
 80066fc:	2300      	movs	r3, #0
 80066fe:	9302      	str	r3, [sp, #8]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	9301      	str	r3, [sp, #4]
 8006704:	f107 0313 	add.w	r3, r7, #19
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	460b      	mov	r3, r1
 800670c:	2101      	movs	r1, #1
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f7ff febe 	bl	8006490 <VL53L0X_ref_calibration_io>
 8006714:	4603      	mov	r3, r0
 8006716:	75fb      	strb	r3, [r7, #23]
 8006718:	e002      	b.n	8006720 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	2200      	movs	r2, #0
 800671e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006720:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d112      	bne.n	800674e <VL53L0X_perform_phase_calibration+0xbe>
 8006728:	79bb      	ldrb	r3, [r7, #6]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00f      	beq.n	800674e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800672e:	7dbb      	ldrb	r3, [r7, #22]
 8006730:	461a      	mov	r2, r3
 8006732:	2101      	movs	r1, #1
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f002 fb8b 	bl	8008e50 <VL53L0X_WrByte>
 800673a:	4603      	mov	r3, r0
 800673c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800673e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d103      	bne.n	800674e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	7dba      	ldrb	r2, [r7, #22]
 800674a:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 800674e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3718      	adds	r7, #24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b086      	sub	sp, #24
 800675e:	af00      	add	r7, sp, #0
 8006760:	60f8      	str	r0, [r7, #12]
 8006762:	60b9      	str	r1, [r7, #8]
 8006764:	607a      	str	r2, [r7, #4]
 8006766:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006768:	2300      	movs	r3, #0
 800676a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800676c:	2300      	movs	r3, #0
 800676e:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8006776:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 8006778:	78fa      	ldrb	r2, [r7, #3]
 800677a:	2300      	movs	r3, #0
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff ff1f 	bl	80065c2 <VL53L0X_perform_vhv_calibration>
 8006784:	4603      	mov	r3, r0
 8006786:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006788:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d107      	bne.n	80067a0 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8006790:	78fa      	ldrb	r2, [r7, #3]
 8006792:	2300      	movs	r3, #0
 8006794:	6879      	ldr	r1, [r7, #4]
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f7ff ff7a 	bl	8006690 <VL53L0X_perform_phase_calibration>
 800679c:	4603      	mov	r3, r0
 800679e:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 80067a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10f      	bne.n	80067c8 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80067a8:	7dbb      	ldrb	r3, [r7, #22]
 80067aa:	461a      	mov	r2, r3
 80067ac:	2101      	movs	r1, #1
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f002 fb4e 	bl	8008e50 <VL53L0X_WrByte>
 80067b4:	4603      	mov	r3, r0
 80067b6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80067b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d103      	bne.n	80067c8 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	7dba      	ldrb	r2, [r7, #22]
 80067c4:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 80067c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067dc:	2300      	movs	r3, #0
 80067de:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80067e0:	2300      	movs	r3, #0
 80067e2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80067e4:	2300      	movs	r3, #0
 80067e6:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80067e8:	f107 030f 	add.w	r3, r7, #15
 80067ec:	4619      	mov	r1, r3
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7fe fe02 	bl	80053f8 <VL53L0X_GetMeasurementDataReady>
 80067f4:	4603      	mov	r3, r0
 80067f6:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80067f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d110      	bne.n	8006822 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8006800:	7bfb      	ldrb	r3, [r7, #15]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d00f      	beq.n	8006826 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	3301      	adds	r3, #1
 800680a:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006812:	d302      	bcc.n	800681a <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8006814:	23f9      	movs	r3, #249	; 0xf9
 8006816:	75fb      	strb	r3, [r7, #23]
			break;
 8006818:	e006      	b.n	8006828 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f002 fc38 	bl	8009090 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8006820:	e7e2      	b.n	80067e8 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8006822:	bf00      	nop
 8006824:	e000      	b.n	8006828 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8006826:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8006828:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800682c:	4618      	mov	r0, r3
 800682e:	3718      	adds	r7, #24
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	4603      	mov	r3, r0
 800683c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	3301      	adds	r3, #1
 8006846:	b2db      	uxtb	r3, r3
 8006848:	005b      	lsls	r3, r3, #1
 800684a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800684c:	7bfb      	ldrb	r3, [r7, #15]
}
 800684e:	4618      	mov	r0, r3
 8006850:	3714      	adds	r7, #20
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800685a:	b480      	push	{r7}
 800685c:	b085      	sub	sp, #20
 800685e:	af00      	add	r7, sp, #0
 8006860:	4603      	mov	r3, r0
 8006862:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8006864:	2300      	movs	r3, #0
 8006866:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8006868:	79fb      	ldrb	r3, [r7, #7]
 800686a:	085b      	lsrs	r3, r3, #1
 800686c:	b2db      	uxtb	r3, r3
 800686e:	3b01      	subs	r3, #1
 8006870:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8006872:	7bfb      	ldrb	r3, [r7, #15]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800688c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006890:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8006892:	e002      	b.n	800689a <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	089b      	lsrs	r3, r3, #2
 8006898:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d8f8      	bhi.n	8006894 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 80068a2:	e017      	b.n	80068d4 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	4413      	add	r3, r2
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d30b      	bcc.n	80068c8 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	4413      	add	r3, r2
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	085b      	lsrs	r3, r3, #1
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	4413      	add	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
 80068c6:	e002      	b.n	80068ce <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	085b      	lsrs	r3, r3, #1
 80068cc:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	089b      	lsrs	r3, r3, #2
 80068d2:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1e4      	bne.n	80068a4 <VL53L0X_isqrt+0x24>
	}

	return res;
 80068da:	68fb      	ldr	r3, [r7, #12]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3714      	adds	r7, #20
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b086      	sub	sp, #24
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068f0:	2300      	movs	r3, #0
 80068f2:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80068f4:	2200      	movs	r2, #0
 80068f6:	2183      	movs	r1, #131	; 0x83
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f002 faa9 	bl	8008e50 <VL53L0X_WrByte>
 80068fe:	4603      	mov	r3, r0
 8006900:	461a      	mov	r2, r3
 8006902:	7dfb      	ldrb	r3, [r7, #23]
 8006904:	4313      	orrs	r3, r2
 8006906:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 8006908:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d11e      	bne.n	800694e <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8006910:	2300      	movs	r3, #0
 8006912:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8006914:	f107 030f 	add.w	r3, r7, #15
 8006918:	461a      	mov	r2, r3
 800691a:	2183      	movs	r1, #131	; 0x83
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f002 fb19 	bl	8008f54 <VL53L0X_RdByte>
 8006922:	4603      	mov	r3, r0
 8006924:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8006926:	7bfb      	ldrb	r3, [r7, #15]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10a      	bne.n	8006942 <VL53L0X_device_read_strobe+0x5a>
 800692c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d106      	bne.n	8006942 <VL53L0X_device_read_strobe+0x5a>
				break;

			LoopNb = LoopNb + 1;
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	3301      	adds	r3, #1
 8006938:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006940:	d3e8      	bcc.n	8006914 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006948:	d301      	bcc.n	800694e <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800694a:	23f9      	movs	r3, #249	; 0xf9
 800694c:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800694e:	2201      	movs	r2, #1
 8006950:	2183      	movs	r1, #131	; 0x83
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f002 fa7c 	bl	8008e50 <VL53L0X_WrByte>
 8006958:	4603      	mov	r3, r0
 800695a:	461a      	mov	r2, r3
 800695c:	7dfb      	ldrb	r3, [r7, #23]
 800695e:	4313      	orrs	r3, r2
 8006960:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8006962:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8006966:	4618      	mov	r0, r3
 8006968:	3718      	adds	r7, #24
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b098      	sub	sp, #96	; 0x60
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	460b      	mov	r3, r1
 8006978:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800697a:	2300      	movs	r3, #0
 800697c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8006980:	2300      	movs	r3, #0
 8006982:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8006986:	2300      	movs	r3, #0
 8006988:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800698c:	2300      	movs	r3, #0
 800698e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8006990:	2300      	movs	r3, #0
 8006992:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8006994:	2300      	movs	r3, #0
 8006996:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8006998:	2300      	movs	r3, #0
 800699a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800699e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80069a2:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 80069a4:	2300      	movs	r3, #0
 80069a6:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80069a8:	2300      	movs	r3, #0
 80069aa:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 80069ac:	2300      	movs	r3, #0
 80069ae:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80069b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 80069ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80069be:	2b07      	cmp	r3, #7
 80069c0:	f000 8408 	beq.w	80071d4 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80069c4:	2201      	movs	r2, #1
 80069c6:	2180      	movs	r1, #128	; 0x80
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f002 fa41 	bl	8008e50 <VL53L0X_WrByte>
 80069ce:	4603      	mov	r3, r0
 80069d0:	461a      	mov	r2, r3
 80069d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80069d6:	4313      	orrs	r3, r2
 80069d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80069dc:	2201      	movs	r2, #1
 80069de:	21ff      	movs	r1, #255	; 0xff
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f002 fa35 	bl	8008e50 <VL53L0X_WrByte>
 80069e6:	4603      	mov	r3, r0
 80069e8:	461a      	mov	r2, r3
 80069ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80069ee:	4313      	orrs	r3, r2
 80069f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80069f4:	2200      	movs	r2, #0
 80069f6:	2100      	movs	r1, #0
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f002 fa29 	bl	8008e50 <VL53L0X_WrByte>
 80069fe:	4603      	mov	r3, r0
 8006a00:	461a      	mov	r2, r3
 8006a02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a06:	4313      	orrs	r3, r2
 8006a08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006a0c:	2206      	movs	r2, #6
 8006a0e:	21ff      	movs	r1, #255	; 0xff
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f002 fa1d 	bl	8008e50 <VL53L0X_WrByte>
 8006a16:	4603      	mov	r3, r0
 8006a18:	461a      	mov	r2, r3
 8006a1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006a24:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8006a28:	461a      	mov	r2, r3
 8006a2a:	2183      	movs	r1, #131	; 0x83
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f002 fa91 	bl	8008f54 <VL53L0X_RdByte>
 8006a32:	4603      	mov	r3, r0
 8006a34:	461a      	mov	r2, r3
 8006a36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006a40:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006a44:	f043 0304 	orr.w	r3, r3, #4
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	2183      	movs	r1, #131	; 0x83
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f002 f9fe 	bl	8008e50 <VL53L0X_WrByte>
 8006a54:	4603      	mov	r3, r0
 8006a56:	461a      	mov	r2, r3
 8006a58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8006a62:	2207      	movs	r2, #7
 8006a64:	21ff      	movs	r1, #255	; 0xff
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f002 f9f2 	bl	8008e50 <VL53L0X_WrByte>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	461a      	mov	r2, r3
 8006a70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a74:	4313      	orrs	r3, r2
 8006a76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	2181      	movs	r1, #129	; 0x81
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f002 f9e6 	bl	8008e50 <VL53L0X_WrByte>
 8006a84:	4603      	mov	r3, r0
 8006a86:	461a      	mov	r2, r3
 8006a88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f002 fafc 	bl	8009090 <VL53L0X_PollingDelay>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	2180      	movs	r1, #128	; 0x80
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f002 f9d0 	bl	8008e50 <VL53L0X_WrByte>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8006abe:	78fb      	ldrb	r3, [r7, #3]
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 8098 	beq.w	8006bfa <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8006aca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006ace:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f040 8091 	bne.w	8006bfa <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8006ad8:	226b      	movs	r2, #107	; 0x6b
 8006ada:	2194      	movs	r1, #148	; 0x94
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f002 f9b7 	bl	8008e50 <VL53L0X_WrByte>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006aea:	4313      	orrs	r3, r2
 8006aec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f7ff fef9 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006af6:	4603      	mov	r3, r0
 8006af8:	461a      	mov	r2, r3
 8006afa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006afe:	4313      	orrs	r3, r2
 8006b00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006b04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b08:	461a      	mov	r2, r3
 8006b0a:	2190      	movs	r1, #144	; 0x90
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f002 fa83 	bl	8009018 <VL53L0X_RdDWord>
 8006b12:	4603      	mov	r3, r0
 8006b14:	461a      	mov	r2, r3
 8006b16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8006b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b22:	0a1b      	lsrs	r3, r3, #8
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b2a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8006b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b30:	0bdb      	lsrs	r3, r3, #15
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8006b3c:	2224      	movs	r2, #36	; 0x24
 8006b3e:	2194      	movs	r1, #148	; 0x94
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f002 f985 	bl	8008e50 <VL53L0X_WrByte>
 8006b46:	4603      	mov	r3, r0
 8006b48:	461a      	mov	r2, r3
 8006b4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7ff fec7 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b62:	4313      	orrs	r3, r2
 8006b64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006b68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	2190      	movs	r1, #144	; 0x90
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f002 fa51 	bl	8009018 <VL53L0X_RdDWord>
 8006b76:	4603      	mov	r3, r0
 8006b78:	461a      	mov	r2, r3
 8006b7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8006b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b86:	0e1b      	lsrs	r3, r3, #24
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8e:	0c1b      	lsrs	r3, r3, #16
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8006b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b96:	0a1b      	lsrs	r3, r3, #8
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8006ba2:	2225      	movs	r2, #37	; 0x25
 8006ba4:	2194      	movs	r1, #148	; 0x94
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f002 f952 	bl	8008e50 <VL53L0X_WrByte>
 8006bac:	4603      	mov	r3, r0
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7ff fe94 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006bce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	2190      	movs	r1, #144	; 0x90
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f002 fa1e 	bl	8009018 <VL53L0X_RdDWord>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	461a      	mov	r2, r3
 8006be0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006be4:	4313      	orrs	r3, r2
 8006be6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8006bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bec:	0e1b      	lsrs	r3, r3, #24
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf4:	0c1b      	lsrs	r3, r3, #16
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8006bfa:	78fb      	ldrb	r3, [r7, #3]
 8006bfc:	f003 0302 	and.w	r3, r3, #2
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f000 8189 	beq.w	8006f18 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8006c06:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006c0a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 8182 	bne.w	8006f18 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8006c14:	2202      	movs	r2, #2
 8006c16:	2194      	movs	r1, #148	; 0x94
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f002 f919 	bl	8008e50 <VL53L0X_WrByte>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	461a      	mov	r2, r3
 8006c22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c26:	4313      	orrs	r3, r2
 8006c28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7ff fe5b 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006c32:	4603      	mov	r3, r0
 8006c34:	461a      	mov	r2, r3
 8006c36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8006c40:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8006c44:	461a      	mov	r2, r3
 8006c46:	2190      	movs	r1, #144	; 0x90
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f002 f983 	bl	8008f54 <VL53L0X_RdByte>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	461a      	mov	r2, r3
 8006c52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c56:	4313      	orrs	r3, r2
 8006c58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006c5c:	227b      	movs	r2, #123	; 0x7b
 8006c5e:	2194      	movs	r1, #148	; 0x94
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f002 f8f5 	bl	8008e50 <VL53L0X_WrByte>
 8006c66:	4603      	mov	r3, r0
 8006c68:	461a      	mov	r2, r3
 8006c6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f7ff fe37 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c82:	4313      	orrs	r3, r2
 8006c84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8006c88:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	2190      	movs	r1, #144	; 0x90
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f002 f95f 	bl	8008f54 <VL53L0X_RdByte>
 8006c96:	4603      	mov	r3, r0
 8006c98:	461a      	mov	r2, r3
 8006c9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8006ca4:	2277      	movs	r2, #119	; 0x77
 8006ca6:	2194      	movs	r1, #148	; 0x94
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f002 f8d1 	bl	8008e50 <VL53L0X_WrByte>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f7ff fe13 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006cd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	2190      	movs	r1, #144	; 0x90
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f002 f99d 	bl	8009018 <VL53L0X_RdDWord>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8006cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cee:	0e5b      	lsrs	r3, r3, #25
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8006cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cfc:	0c9b      	lsrs	r3, r3, #18
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8006d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0a:	0adb      	lsrs	r3, r3, #11
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8006d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d18:	091b      	lsrs	r3, r3, #4
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8006d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	00db      	lsls	r3, r3, #3
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8006d36:	2278      	movs	r2, #120	; 0x78
 8006d38:	2194      	movs	r1, #148	; 0x94
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f002 f888 	bl	8008e50 <VL53L0X_WrByte>
 8006d40:	4603      	mov	r3, r0
 8006d42:	461a      	mov	r2, r3
 8006d44:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f7ff fdca 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006d54:	4603      	mov	r3, r0
 8006d56:	461a      	mov	r2, r3
 8006d58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006d62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d66:	461a      	mov	r2, r3
 8006d68:	2190      	movs	r1, #144	; 0x90
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f002 f954 	bl	8009018 <VL53L0X_RdDWord>
 8006d70:	4603      	mov	r3, r0
 8006d72:	461a      	mov	r2, r3
 8006d74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d80:	0f5b      	lsrs	r3, r3, #29
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d88:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8006d8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006d8e:	4413      	add	r3, r2
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8006d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d96:	0d9b      	lsrs	r3, r3, #22
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8006da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da4:	0bdb      	lsrs	r3, r3, #15
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8006db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db2:	0a1b      	lsrs	r3, r3, #8
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc0:	085b      	lsrs	r3, r3, #1
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	019b      	lsls	r3, r3, #6
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006dde:	2279      	movs	r2, #121	; 0x79
 8006de0:	2194      	movs	r1, #148	; 0x94
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f002 f834 	bl	8008e50 <VL53L0X_WrByte>
 8006de8:	4603      	mov	r3, r0
 8006dea:	461a      	mov	r2, r3
 8006dec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006df0:	4313      	orrs	r3, r2
 8006df2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f7ff fd76 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e04:	4313      	orrs	r3, r2
 8006e06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006e0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006e0e:	461a      	mov	r2, r3
 8006e10:	2190      	movs	r1, #144	; 0x90
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f002 f900 	bl	8009018 <VL53L0X_RdDWord>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e20:	4313      	orrs	r3, r2
 8006e22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8006e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e28:	0e9b      	lsrs	r3, r3, #26
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e30:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8006e32:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006e36:	4413      	add	r3, r2
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e3e:	0cdb      	lsrs	r3, r3, #19
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8006e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e4c:	0b1b      	lsrs	r3, r3, #12
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8006e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5a:	095b      	lsrs	r3, r3, #5
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8006e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8006e78:	227a      	movs	r2, #122	; 0x7a
 8006e7a:	2194      	movs	r1, #148	; 0x94
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f001 ffe7 	bl	8008e50 <VL53L0X_WrByte>
 8006e82:	4603      	mov	r3, r0
 8006e84:	461a      	mov	r2, r3
 8006e86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f7ff fd29 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006e96:	4603      	mov	r3, r0
 8006e98:	461a      	mov	r2, r3
 8006e9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006ea4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	2190      	movs	r1, #144	; 0x90
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f002 f8b3 	bl	8009018 <VL53L0X_RdDWord>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	0f9b      	lsrs	r3, r3, #30
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eca:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8006ecc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ed0:	4413      	add	r3, r2
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed8:	0ddb      	lsrs	r3, r3, #23
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8006ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee6:	0c1b      	lsrs	r3, r3, #16
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef4:	0a5b      	lsrs	r3, r3, #9
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8006f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f04:	089b      	lsrs	r3, r3, #2
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8006f12:	2300      	movs	r3, #0
 8006f14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8006f18:	78fb      	ldrb	r3, [r7, #3]
 8006f1a:	f003 0304 	and.w	r3, r3, #4
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	f000 80f1 	beq.w	8007106 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006f24:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006f28:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f040 80ea 	bne.w	8007106 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006f32:	227b      	movs	r2, #123	; 0x7b
 8006f34:	2194      	movs	r1, #148	; 0x94
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f001 ff8a 	bl	8008e50 <VL53L0X_WrByte>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006f44:	4313      	orrs	r3, r2
 8006f46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f7ff fccc 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006f50:	4603      	mov	r3, r0
 8006f52:	461a      	mov	r2, r3
 8006f54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006f5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006f62:	461a      	mov	r2, r3
 8006f64:	2190      	movs	r1, #144	; 0x90
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f002 f856 	bl	8009018 <VL53L0X_RdDWord>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	461a      	mov	r2, r3
 8006f70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006f7a:	227c      	movs	r2, #124	; 0x7c
 8006f7c:	2194      	movs	r1, #148	; 0x94
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f001 ff66 	bl	8008e50 <VL53L0X_WrByte>
 8006f84:	4603      	mov	r3, r0
 8006f86:	461a      	mov	r2, r3
 8006f88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fca8 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8006fa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006faa:	461a      	mov	r2, r3
 8006fac:	2190      	movs	r1, #144	; 0x90
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f002 f832 	bl	8009018 <VL53L0X_RdDWord>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006fc2:	2273      	movs	r2, #115	; 0x73
 8006fc4:	2194      	movs	r1, #148	; 0x94
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f001 ff42 	bl	8008e50 <VL53L0X_WrByte>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	461a      	mov	r2, r3
 8006fd0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7ff fc84 	bl	80068e8 <VL53L0X_device_read_strobe>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006fee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	2190      	movs	r1, #144	; 0x90
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f002 f80e 	bl	8009018 <VL53L0X_RdDWord>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	461a      	mov	r2, r3
 8007000:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007004:	4313      	orrs	r3, r2
 8007006:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800700a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800700c:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800700e:	b29b      	uxth	r3, r3
 8007010:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8007012:	2274      	movs	r2, #116	; 0x74
 8007014:	2194      	movs	r1, #148	; 0x94
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f001 ff1a 	bl	8008e50 <VL53L0X_WrByte>
 800701c:	4603      	mov	r3, r0
 800701e:	461a      	mov	r2, r3
 8007020:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007024:	4313      	orrs	r3, r2
 8007026:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f7ff fc5c 	bl	80068e8 <VL53L0X_device_read_strobe>
 8007030:	4603      	mov	r3, r0
 8007032:	461a      	mov	r2, r3
 8007034:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007038:	4313      	orrs	r3, r2
 800703a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800703e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007042:	461a      	mov	r2, r3
 8007044:	2190      	movs	r1, #144	; 0x90
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 ffe6 	bl	8009018 <VL53L0X_RdDWord>
 800704c:	4603      	mov	r3, r0
 800704e:	461a      	mov	r2, r3
 8007050:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007054:	4313      	orrs	r3, r2
 8007056:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800705a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800705c:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800705e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007060:	4313      	orrs	r3, r2
 8007062:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8007064:	2275      	movs	r2, #117	; 0x75
 8007066:	2194      	movs	r1, #148	; 0x94
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f001 fef1 	bl	8008e50 <VL53L0X_WrByte>
 800706e:	4603      	mov	r3, r0
 8007070:	461a      	mov	r2, r3
 8007072:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007076:	4313      	orrs	r3, r2
 8007078:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7ff fc33 	bl	80068e8 <VL53L0X_device_read_strobe>
 8007082:	4603      	mov	r3, r0
 8007084:	461a      	mov	r2, r3
 8007086:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800708a:	4313      	orrs	r3, r2
 800708c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007090:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007094:	461a      	mov	r2, r3
 8007096:	2190      	movs	r1, #144	; 0x90
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f001 ffbd 	bl	8009018 <VL53L0X_RdDWord>
 800709e:	4603      	mov	r3, r0
 80070a0:	461a      	mov	r2, r3
 80070a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 80070ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ae:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80070b4:	2276      	movs	r2, #118	; 0x76
 80070b6:	2194      	movs	r1, #148	; 0x94
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f001 fec9 	bl	8008e50 <VL53L0X_WrByte>
 80070be:	4603      	mov	r3, r0
 80070c0:	461a      	mov	r2, r3
 80070c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80070c6:	4313      	orrs	r3, r2
 80070c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f7ff fc0b 	bl	80068e8 <VL53L0X_device_read_strobe>
 80070d2:	4603      	mov	r3, r0
 80070d4:	461a      	mov	r2, r3
 80070d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80070da:	4313      	orrs	r3, r2
 80070dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80070e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80070e4:	461a      	mov	r2, r3
 80070e6:	2190      	movs	r1, #144	; 0x90
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f001 ff95 	bl	8009018 <VL53L0X_RdDWord>
 80070ee:	4603      	mov	r3, r0
 80070f0:	461a      	mov	r2, r3
 80070f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80070f6:	4313      	orrs	r3, r2
 80070f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80070fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fe:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8007100:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007102:	4313      	orrs	r3, r2
 8007104:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8007106:	2200      	movs	r2, #0
 8007108:	2181      	movs	r1, #129	; 0x81
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f001 fea0 	bl	8008e50 <VL53L0X_WrByte>
 8007110:	4603      	mov	r3, r0
 8007112:	461a      	mov	r2, r3
 8007114:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007118:	4313      	orrs	r3, r2
 800711a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800711e:	2206      	movs	r2, #6
 8007120:	21ff      	movs	r1, #255	; 0xff
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f001 fe94 	bl	8008e50 <VL53L0X_WrByte>
 8007128:	4603      	mov	r3, r0
 800712a:	461a      	mov	r2, r3
 800712c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007130:	4313      	orrs	r3, r2
 8007132:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8007136:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800713a:	461a      	mov	r2, r3
 800713c:	2183      	movs	r1, #131	; 0x83
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f001 ff08 	bl	8008f54 <VL53L0X_RdByte>
 8007144:	4603      	mov	r3, r0
 8007146:	461a      	mov	r2, r3
 8007148:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800714c:	4313      	orrs	r3, r2
 800714e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8007152:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007156:	f023 0304 	bic.w	r3, r3, #4
 800715a:	b2db      	uxtb	r3, r3
 800715c:	461a      	mov	r2, r3
 800715e:	2183      	movs	r1, #131	; 0x83
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f001 fe75 	bl	8008e50 <VL53L0X_WrByte>
 8007166:	4603      	mov	r3, r0
 8007168:	461a      	mov	r2, r3
 800716a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800716e:	4313      	orrs	r3, r2
 8007170:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007174:	2201      	movs	r2, #1
 8007176:	21ff      	movs	r1, #255	; 0xff
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f001 fe69 	bl	8008e50 <VL53L0X_WrByte>
 800717e:	4603      	mov	r3, r0
 8007180:	461a      	mov	r2, r3
 8007182:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007186:	4313      	orrs	r3, r2
 8007188:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800718c:	2201      	movs	r2, #1
 800718e:	2100      	movs	r1, #0
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f001 fe5d 	bl	8008e50 <VL53L0X_WrByte>
 8007196:	4603      	mov	r3, r0
 8007198:	461a      	mov	r2, r3
 800719a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800719e:	4313      	orrs	r3, r2
 80071a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80071a4:	2200      	movs	r2, #0
 80071a6:	21ff      	movs	r1, #255	; 0xff
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f001 fe51 	bl	8008e50 <VL53L0X_WrByte>
 80071ae:	4603      	mov	r3, r0
 80071b0:	461a      	mov	r2, r3
 80071b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80071b6:	4313      	orrs	r3, r2
 80071b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80071bc:	2200      	movs	r2, #0
 80071be:	2180      	movs	r1, #128	; 0x80
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f001 fe45 	bl	8008e50 <VL53L0X_WrByte>
 80071c6:	4603      	mov	r3, r0
 80071c8:	461a      	mov	r2, r3
 80071ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80071ce:	4313      	orrs	r3, r2
 80071d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80071d4:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80071d8:	2b00      	cmp	r3, #0
 80071da:	f040 8090 	bne.w	80072fe <VL53L0X_get_info_from_device+0x990>
 80071de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80071e2:	2b07      	cmp	r3, #7
 80071e4:	f000 808b 	beq.w	80072fe <VL53L0X_get_info_from_device+0x990>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d024      	beq.n	800723c <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80071f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80071f6:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d11e      	bne.n	800723c <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8007204:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800720e:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8007212:	2300      	movs	r3, #0
 8007214:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007216:	e00e      	b.n	8007236 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8007218:	f107 0208 	add.w	r2, r7, #8
 800721c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800721e:	4413      	add	r3, r2
 8007220:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007226:	4413      	add	r3, r2
 8007228:	f503 73ab 	add.w	r3, r3, #342	; 0x156
 800722c:	460a      	mov	r2, r1
 800722e:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8007230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007232:	3301      	adds	r3, #1
 8007234:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007238:	2b05      	cmp	r3, #5
 800723a:	dded      	ble.n	8007218 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800723c:	78fb      	ldrb	r3, [r7, #3]
 800723e:	f003 0302 	and.w	r3, r3, #2
 8007242:	2b00      	cmp	r3, #0
 8007244:	d019      	beq.n	800727a <VL53L0X_get_info_from_device+0x90c>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8007246:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800724a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800724e:	2b00      	cmp	r3, #0
 8007250:	d113      	bne.n	800727a <VL53L0X_get_info_from_device+0x90c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007252:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800725c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f203 131f 	addw	r3, r3, #287	; 0x11f
 800726c:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800726e:	f107 0310 	add.w	r3, r7, #16
 8007272:	4619      	mov	r1, r3
 8007274:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007276:	f003 f86e 	bl	800a356 <strcpy>

		}

		if (((option & 4) == 4) &&
 800727a:	78fb      	ldrb	r3, [r7, #3]
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	2b00      	cmp	r3, #0
 8007282:	d030      	beq.n	80072e6 <VL53L0X_get_info_from_device+0x978>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8007284:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007288:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800728c:	2b00      	cmp	r3, #0
 800728e:	d12a      	bne.n	80072e6 <VL53L0X_get_info_from_device+0x978>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007290:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 80072a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072a2:	025b      	lsls	r3, r3, #9
 80072a4:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80072aa:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 80072ae:	2300      	movs	r3, #0
 80072b0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 80072b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d011      	beq.n	80072de <VL53L0X_get_info_from_device+0x970>
				OffsetFixed1104_mm =
 80072ba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80072bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	64bb      	str	r3, [r7, #72]	; 0x48
					DistMeasFixed1104_400_mm -
					DistMeasTgtFixed1104_mm;
				OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 80072c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80072c8:	fb02 f303 	mul.w	r3, r2, r3
 80072cc:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters = (OffsetFixed1104_mm
 80072ce:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
				OffsetMicroMeters *= -1;
 80072d2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80072d6:	425b      	negs	r3, r3
 80072d8:	b29b      	uxth	r3, r3
 80072da:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 80072de:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	605a      	str	r2, [r3, #4]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80072e6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80072ea:	78fb      	ldrb	r3, [r7, #3]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80072f4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80072fe:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8007302:	4618      	mov	r0, r3
 8007304:	3760      	adds	r7, #96	; 0x60
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
				      uint8_t vcsel_period_pclks)
{
 800730a:	b480      	push	{r7}
 800730c:	b087      	sub	sp, #28
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	460b      	mov	r3, r1
 8007314:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	 *  therefore set fixed value
	 */
	PLL_period_ps = 1655;
 8007316:	f240 6277 	movw	r2, #1655	; 0x677
 800731a:	f04f 0300 	mov.w	r3, #0
 800731e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8007322:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8007326:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8007328:	78fb      	ldrb	r3, [r7, #3]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8007330:	693a      	ldr	r2, [r7, #16]
 8007332:	fb02 f303 	mul.w	r3, r2, r3
 8007336:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8007338:	68bb      	ldr	r3, [r7, #8]
}
 800733a:	4618      	mov	r0, r3
 800733c:	371c      	adds	r7, #28
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr

08007346 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8007346:	b480      	push	{r7}
 8007348:	b087      	sub	sp, #28
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800734e:	2300      	movs	r3, #0
 8007350:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8007352:	2300      	movs	r3, #0
 8007354:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8007356:	2300      	movs	r3, #0
 8007358:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d017      	beq.n	8007390 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	3b01      	subs	r3, #1
 8007364:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007366:	e005      	b.n	8007374 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	085b      	lsrs	r3, r3, #1
 800736c:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800736e:	89fb      	ldrh	r3, [r7, #14]
 8007370:	3301      	adds	r3, #1
 8007372:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1f4      	bne.n	8007368 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800737e:	89fb      	ldrh	r3, [r7, #14]
 8007380:	021b      	lsls	r3, r3, #8
 8007382:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	b29b      	uxth	r3, r3
 8007388:	b2db      	uxtb	r3, r3
 800738a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800738c:	4413      	add	r3, r2
 800738e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007390:	8afb      	ldrh	r3, [r7, #22]

}
 8007392:	4618      	mov	r0, r3
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr

0800739e <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800739e:	b480      	push	{r7}
 80073a0:	b085      	sub	sp, #20
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	4603      	mov	r3, r0
 80073a6:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 80073a8:	2300      	movs	r3, #0
 80073aa:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80073ac:	88fb      	ldrh	r3, [r7, #6]
 80073ae:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 80073b0:	88fa      	ldrh	r2, [r7, #6]
 80073b2:	0a12      	lsrs	r2, r2, #8
 80073b4:	b292      	uxth	r2, r2
 80073b6:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80073b8:	3301      	adds	r3, #1
 80073ba:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80073bc:	68fb      	ldr	r3, [r7, #12]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3714      	adds	r7, #20
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
	...

080073cc <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b088      	sub	sp, #32
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	4613      	mov	r3, r2
 80073d8:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 80073da:	2300      	movs	r3, #0
 80073dc:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80073de:	79fb      	ldrb	r3, [r7, #7]
 80073e0:	4619      	mov	r1, r3
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f7ff ff91 	bl	800730a <VL53L0X_calc_macro_period_ps>
 80073e8:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80073f0:	4a0a      	ldr	r2, [pc, #40]	; (800741c <VL53L0X_calc_timeout_mclks+0x50>)
 80073f2:	fba2 2303 	umull	r2, r3, r2, r3
 80073f6:	099b      	lsrs	r3, r3, #6
 80073f8:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007400:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	085b      	lsrs	r3, r3, #1
 8007408:	441a      	add	r2, r3
	timeout_period_mclks =
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007410:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8007412:	69fb      	ldr	r3, [r7, #28]
}
 8007414:	4618      	mov	r0, r3
 8007416:	3720      	adds	r7, #32
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	10624dd3 	.word	0x10624dd3

08007420 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b086      	sub	sp, #24
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	460b      	mov	r3, r1
 800742a:	807b      	strh	r3, [r7, #2]
 800742c:	4613      	mov	r3, r2
 800742e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8007430:	2300      	movs	r3, #0
 8007432:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007434:	787b      	ldrb	r3, [r7, #1]
 8007436:	4619      	mov	r1, r3
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f7ff ff66 	bl	800730a <VL53L0X_calc_macro_period_ps>
 800743e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007446:	4a0a      	ldr	r2, [pc, #40]	; (8007470 <VL53L0X_calc_timeout_us+0x50>)
 8007448:	fba2 2303 	umull	r2, r3, r2, r3
 800744c:	099b      	lsrs	r3, r3, #6
 800744e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8007450:	887b      	ldrh	r3, [r7, #2]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	fb02 f303 	mul.w	r3, r2, r3
 8007458:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800745c:	4a04      	ldr	r2, [pc, #16]	; (8007470 <VL53L0X_calc_timeout_us+0x50>)
 800745e:	fba2 2303 	umull	r2, r3, r2, r3
 8007462:	099b      	lsrs	r3, r3, #6
 8007464:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8007466:	697b      	ldr	r3, [r7, #20]
}
 8007468:	4618      	mov	r0, r3
 800746a:	3718      	adds	r7, #24
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	10624dd3 	.word	0x10624dd3

08007474 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b08c      	sub	sp, #48	; 0x30
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	460b      	mov	r3, r1
 800747e:	607a      	str	r2, [r7, #4]
 8007480:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007482:	2300      	movs	r3, #0
 8007484:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8007488:	2300      	movs	r3, #0
 800748a:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800748e:	2300      	movs	r3, #0
 8007490:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8007492:	2300      	movs	r3, #0
 8007494:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8007496:	2300      	movs	r3, #0
 8007498:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800749a:	7afb      	ldrb	r3, [r7, #11]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d005      	beq.n	80074ac <get_sequence_step_timeout+0x38>
 80074a0:	7afb      	ldrb	r3, [r7, #11]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d002      	beq.n	80074ac <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80074a6:	7afb      	ldrb	r3, [r7, #11]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d128      	bne.n	80074fe <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80074ac:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80074b0:	461a      	mov	r2, r3
 80074b2:	2100      	movs	r1, #0
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f7fd f9ef 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 80074ba:	4603      	mov	r3, r0
 80074bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 80074c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d109      	bne.n	80074dc <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 80074c8:	f107 0320 	add.w	r3, r7, #32
 80074cc:	461a      	mov	r2, r3
 80074ce:	2146      	movs	r1, #70	; 0x46
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f001 fd3f 	bl	8008f54 <VL53L0X_RdByte>
 80074d6:	4603      	mov	r3, r0
 80074d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80074dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7ff ff5b 	bl	800739e <VL53L0X_decode_timeout>
 80074e8:	4603      	mov	r3, r0
 80074ea:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80074ec:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80074f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80074f2:	4619      	mov	r1, r3
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f7ff ff93 	bl	8007420 <VL53L0X_calc_timeout_us>
 80074fa:	62b8      	str	r0, [r7, #40]	; 0x28
 80074fc:	e092      	b.n	8007624 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80074fe:	7afb      	ldrb	r3, [r7, #11]
 8007500:	2b03      	cmp	r3, #3
 8007502:	d135      	bne.n	8007570 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007504:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007508:	461a      	mov	r2, r3
 800750a:	2100      	movs	r1, #0
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f7fd f9c3 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 8007512:	4603      	mov	r3, r0
 8007514:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007518:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800751c:	2b00      	cmp	r3, #0
 800751e:	f040 8081 	bne.w	8007624 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007522:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007526:	461a      	mov	r2, r3
 8007528:	2100      	movs	r1, #0
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7fd f9b4 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 8007530:	4603      	mov	r3, r0
 8007532:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8007536:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800753a:	2b00      	cmp	r3, #0
 800753c:	d109      	bne.n	8007552 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800753e:	f107 031e 	add.w	r3, r7, #30
 8007542:	461a      	mov	r2, r3
 8007544:	2151      	movs	r1, #81	; 0x51
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f001 fd2e 	bl	8008fa8 <VL53L0X_RdWord>
 800754c:	4603      	mov	r3, r0
 800754e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007552:	8bfb      	ldrh	r3, [r7, #30]
 8007554:	4618      	mov	r0, r3
 8007556:	f7ff ff22 	bl	800739e <VL53L0X_decode_timeout>
 800755a:	4603      	mov	r3, r0
 800755c:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800755e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007562:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007564:	4619      	mov	r1, r3
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f7ff ff5a 	bl	8007420 <VL53L0X_calc_timeout_us>
 800756c:	62b8      	str	r0, [r7, #40]	; 0x28
 800756e:	e059      	b.n	8007624 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007570:	7afb      	ldrb	r3, [r7, #11]
 8007572:	2b04      	cmp	r3, #4
 8007574:	d156      	bne.n	8007624 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007576:	f107 0314 	add.w	r3, r7, #20
 800757a:	4619      	mov	r1, r3
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f7fd fa97 	bl	8004ab0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8007582:	2300      	movs	r3, #0
 8007584:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8007586:	7dfb      	ldrb	r3, [r7, #23]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01d      	beq.n	80075c8 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800758c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007590:	461a      	mov	r2, r3
 8007592:	2100      	movs	r1, #0
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	f7fd f97f 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 800759a:	4603      	mov	r3, r0
 800759c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS)
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80075a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10f      	bne.n	80075c8 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 80075a8:	f107 031e 	add.w	r3, r7, #30
 80075ac:	461a      	mov	r2, r3
 80075ae:	2151      	movs	r1, #81	; 0x51
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f001 fcf9 	bl	8008fa8 <VL53L0X_RdWord>
 80075b6:	4603      	mov	r3, r0
 80075b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80075bc:	8bfb      	ldrh	r3, [r7, #30]
 80075be:	4618      	mov	r0, r3
 80075c0:	f7ff feed 	bl	800739e <VL53L0X_decode_timeout>
 80075c4:	4603      	mov	r3, r0
 80075c6:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 80075c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d109      	bne.n	80075e4 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80075d0:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80075d4:	461a      	mov	r2, r3
 80075d6:	2101      	movs	r1, #1
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f7fd f95d 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 80075de:	4603      	mov	r3, r0
 80075e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80075e4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d10f      	bne.n	800760c <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 80075ec:	f107 031c 	add.w	r3, r7, #28
 80075f0:	461a      	mov	r2, r3
 80075f2:	2171      	movs	r1, #113	; 0x71
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f001 fcd7 	bl	8008fa8 <VL53L0X_RdWord>
 80075fa:	4603      	mov	r3, r0
 80075fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			    VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
			    &FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007600:	8bbb      	ldrh	r3, [r7, #28]
 8007602:	4618      	mov	r0, r3
 8007604:	f7ff fecb 	bl	800739e <VL53L0X_decode_timeout>
 8007608:	4603      	mov	r3, r0
 800760a:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800760c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800760e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007614:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007618:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800761a:	4619      	mov	r1, r3
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f7ff feff 	bl	8007420 <VL53L0X_calc_timeout_us>
 8007622:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007628:	601a      	str	r2, [r3, #0]

	return Status;
 800762a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800762e:	4618      	mov	r0, r3
 8007630:	3730      	adds	r7, #48	; 0x30
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8007636:	b580      	push	{r7, lr}
 8007638:	b08a      	sub	sp, #40	; 0x28
 800763a:	af00      	add	r7, sp, #0
 800763c:	60f8      	str	r0, [r7, #12]
 800763e:	460b      	mov	r3, r1
 8007640:	607a      	str	r2, [r7, #4]
 8007642:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007644:	2300      	movs	r3, #0
 8007646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800764a:	7afb      	ldrb	r3, [r7, #11]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d005      	beq.n	800765c <set_sequence_step_timeout+0x26>
 8007650:	7afb      	ldrb	r3, [r7, #11]
 8007652:	2b01      	cmp	r3, #1
 8007654:	d002      	beq.n	800765c <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8007656:	7afb      	ldrb	r3, [r7, #11]
 8007658:	2b02      	cmp	r3, #2
 800765a:	d138      	bne.n	80076ce <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800765c:	f107 031b 	add.w	r3, r7, #27
 8007660:	461a      	mov	r2, r3
 8007662:	2100      	movs	r1, #0
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f7fd f917 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 800766a:	4603      	mov	r3, r0
 800766c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8007670:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007674:	2b00      	cmp	r3, #0
 8007676:	d11a      	bne.n	80076ae <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8007678:	7efb      	ldrb	r3, [r7, #27]
 800767a:	461a      	mov	r2, r3
 800767c:	6879      	ldr	r1, [r7, #4]
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f7ff fea4 	bl	80073cc <VL53L0X_calc_timeout_mclks>
 8007684:	4603      	mov	r3, r0
 8007686:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8007688:	8bbb      	ldrh	r3, [r7, #28]
 800768a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800768e:	d903      	bls.n	8007698 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8007690:	23ff      	movs	r3, #255	; 0xff
 8007692:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007696:	e004      	b.n	80076a2 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8007698:	8bbb      	ldrh	r3, [r7, #28]
 800769a:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800769c:	3b01      	subs	r3, #1
 800769e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80076a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 80076ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f040 80ab 	bne.w	800780e <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 80076b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80076bc:	461a      	mov	r2, r3
 80076be:	2146      	movs	r1, #70	; 0x46
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f001 fbc5 	bl	8008e50 <VL53L0X_WrByte>
 80076c6:	4603      	mov	r3, r0
 80076c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 80076cc:	e09f      	b.n	800780e <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80076ce:	7afb      	ldrb	r3, [r7, #11]
 80076d0:	2b03      	cmp	r3, #3
 80076d2:	d135      	bne.n	8007740 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 80076d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d11b      	bne.n	8007714 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80076dc:	f107 031b 	add.w	r3, r7, #27
 80076e0:	461a      	mov	r2, r3
 80076e2:	2100      	movs	r1, #0
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f7fd f8d7 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 80076ea:	4603      	mov	r3, r0
 80076ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80076f0:	7efb      	ldrb	r3, [r7, #27]
 80076f2:	461a      	mov	r2, r3
 80076f4:	6879      	ldr	r1, [r7, #4]
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f7ff fe68 	bl	80073cc <VL53L0X_calc_timeout_mclks>
 80076fc:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 80076fe:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8007700:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007702:	4618      	mov	r0, r3
 8007704:	f7ff fe1f 	bl	8007346 <VL53L0X_encode_timeout>
 8007708:	4603      	mov	r3, r0
 800770a:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800770c:	8b3a      	ldrh	r2, [r7, #24]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8007714:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007718:	2b00      	cmp	r3, #0
 800771a:	d108      	bne.n	800772e <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800771c:	8b3b      	ldrh	r3, [r7, #24]
 800771e:	461a      	mov	r2, r3
 8007720:	2151      	movs	r1, #81	; 0x51
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f001 fbb8 	bl	8008e98 <VL53L0X_WrWord>
 8007728:	4603      	mov	r3, r0
 800772a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800772e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007732:	2b00      	cmp	r3, #0
 8007734:	d16b      	bne.n	800780e <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800773e:	e066      	b.n	800780e <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007740:	7afb      	ldrb	r3, [r7, #11]
 8007742:	2b04      	cmp	r3, #4
 8007744:	d160      	bne.n	8007808 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8007746:	f107 0310 	add.w	r3, r7, #16
 800774a:	4619      	mov	r1, r3
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f7fd f9af 	bl	8004ab0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8007752:	2300      	movs	r3, #0
 8007754:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8007756:	7cfb      	ldrb	r3, [r7, #19]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d01d      	beq.n	8007798 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800775c:	f107 031b 	add.w	r3, r7, #27
 8007760:	461a      	mov	r2, r3
 8007762:	2100      	movs	r1, #0
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f7fd f897 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 800776a:	4603      	mov	r3, r0
 800776c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 8007770:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007774:	2b00      	cmp	r3, #0
 8007776:	d10f      	bne.n	8007798 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8007778:	f107 0318 	add.w	r3, r7, #24
 800777c:	461a      	mov	r2, r3
 800777e:	2151      	movs	r1, #81	; 0x51
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f001 fc11 	bl	8008fa8 <VL53L0X_RdWord>
 8007786:	4603      	mov	r3, r0
 8007788:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800778c:	8b3b      	ldrh	r3, [r7, #24]
 800778e:	4618      	mov	r0, r3
 8007790:	f7ff fe05 	bl	800739e <VL53L0X_decode_timeout>
 8007794:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8007796:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007798:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800779c:	2b00      	cmp	r3, #0
 800779e:	d109      	bne.n	80077b4 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80077a0:	f107 031b 	add.w	r3, r7, #27
 80077a4:	461a      	mov	r2, r3
 80077a6:	2101      	movs	r1, #1
 80077a8:	68f8      	ldr	r0, [r7, #12]
 80077aa:	f7fd f875 	bl	8004898 <VL53L0X_GetVcselPulsePeriod>
 80077ae:	4603      	mov	r3, r0
 80077b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80077b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d128      	bne.n	800780e <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80077bc:	7efb      	ldrb	r3, [r7, #27]
 80077be:	461a      	mov	r2, r3
 80077c0:	6879      	ldr	r1, [r7, #4]
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f7ff fe02 	bl	80073cc <VL53L0X_calc_timeout_mclks>
 80077c8:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 80077ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077cc:	6a3a      	ldr	r2, [r7, #32]
 80077ce:	4413      	add	r3, r2
 80077d0:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80077d2:	6a38      	ldr	r0, [r7, #32]
 80077d4:	f7ff fdb7 	bl	8007346 <VL53L0X_encode_timeout>
 80077d8:	4603      	mov	r3, r0
 80077da:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 80077dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d108      	bne.n	80077f6 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 80077e4:	8bfb      	ldrh	r3, [r7, #30]
 80077e6:	461a      	mov	r2, r3
 80077e8:	2171      	movs	r1, #113	; 0x71
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f001 fb54 	bl	8008e98 <VL53L0X_WrWord>
 80077f0:	4603      	mov	r3, r0
 80077f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80077f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d107      	bne.n	800780e <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8007806:	e002      	b.n	800780e <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007808:	23fc      	movs	r3, #252	; 0xfc
 800780a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800780e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007812:	4618      	mov	r0, r3
 8007814:	3728      	adds	r7, #40	; 0x28
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b08a      	sub	sp, #40	; 0x28
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
 8007822:	460b      	mov	r3, r1
 8007824:	70fb      	strb	r3, [r7, #3]
 8007826:	4613      	mov	r3, r2
 8007828:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800782a:	2300      	movs	r3, #0
 800782c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8007830:	230c      	movs	r3, #12
 8007832:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8007836:	2312      	movs	r3, #18
 8007838:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800783c:	2308      	movs	r3, #8
 800783e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8007842:	230e      	movs	r3, #14
 8007844:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8007848:	2300      	movs	r3, #0
 800784a:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800784c:	78bb      	ldrb	r3, [r7, #2]
 800784e:	f003 0301 	and.w	r3, r3, #1
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b00      	cmp	r3, #0
 8007856:	d003      	beq.n	8007860 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007858:	23fc      	movs	r3, #252	; 0xfc
 800785a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800785e:	e020      	b.n	80078a2 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8007860:	78fb      	ldrb	r3, [r7, #3]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10d      	bne.n	8007882 <VL53L0X_set_vcsel_pulse_period+0x68>
 8007866:	78ba      	ldrb	r2, [r7, #2]
 8007868:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800786c:	429a      	cmp	r2, r3
 800786e:	d304      	bcc.n	800787a <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8007870:	78ba      	ldrb	r2, [r7, #2]
 8007872:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8007876:	429a      	cmp	r2, r3
 8007878:	d903      	bls.n	8007882 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800787a:	23fc      	movs	r3, #252	; 0xfc
 800787c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007880:	e00f      	b.n	80078a2 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8007882:	78fb      	ldrb	r3, [r7, #3]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d10c      	bne.n	80078a2 <VL53L0X_set_vcsel_pulse_period+0x88>
 8007888:	78ba      	ldrb	r2, [r7, #2]
 800788a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800788e:	429a      	cmp	r2, r3
 8007890:	d304      	bcc.n	800789c <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8007892:	78ba      	ldrb	r2, [r7, #2]
 8007894:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007898:	429a      	cmp	r2, r3
 800789a:	d902      	bls.n	80078a2 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800789c:	23fc      	movs	r3, #252	; 0xfc
 800789e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 80078a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d002      	beq.n	80078b0 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 80078aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80078ae:	e239      	b.n	8007d24 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 80078b0:	78fb      	ldrb	r3, [r7, #3]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d150      	bne.n	8007958 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 80078b6:	78bb      	ldrb	r3, [r7, #2]
 80078b8:	2b0c      	cmp	r3, #12
 80078ba:	d110      	bne.n	80078de <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 80078bc:	2218      	movs	r2, #24
 80078be:	2157      	movs	r1, #87	; 0x57
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f001 fac5 	bl	8008e50 <VL53L0X_WrByte>
 80078c6:	4603      	mov	r3, r0
 80078c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 80078cc:	2208      	movs	r2, #8
 80078ce:	2156      	movs	r1, #86	; 0x56
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f001 fabd 	bl	8008e50 <VL53L0X_WrByte>
 80078d6:	4603      	mov	r3, r0
 80078d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80078dc:	e17f      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 80078de:	78bb      	ldrb	r3, [r7, #2]
 80078e0:	2b0e      	cmp	r3, #14
 80078e2:	d110      	bne.n	8007906 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 80078e4:	2230      	movs	r2, #48	; 0x30
 80078e6:	2157      	movs	r1, #87	; 0x57
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f001 fab1 	bl	8008e50 <VL53L0X_WrByte>
 80078ee:	4603      	mov	r3, r0
 80078f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 80078f4:	2208      	movs	r2, #8
 80078f6:	2156      	movs	r1, #86	; 0x56
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f001 faa9 	bl	8008e50 <VL53L0X_WrByte>
 80078fe:	4603      	mov	r3, r0
 8007900:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007904:	e16b      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8007906:	78bb      	ldrb	r3, [r7, #2]
 8007908:	2b10      	cmp	r3, #16
 800790a:	d110      	bne.n	800792e <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800790c:	2240      	movs	r2, #64	; 0x40
 800790e:	2157      	movs	r1, #87	; 0x57
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f001 fa9d 	bl	8008e50 <VL53L0X_WrByte>
 8007916:	4603      	mov	r3, r0
 8007918:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800791c:	2208      	movs	r2, #8
 800791e:	2156      	movs	r1, #86	; 0x56
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f001 fa95 	bl	8008e50 <VL53L0X_WrByte>
 8007926:	4603      	mov	r3, r0
 8007928:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800792c:	e157      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800792e:	78bb      	ldrb	r3, [r7, #2]
 8007930:	2b12      	cmp	r3, #18
 8007932:	f040 8154 	bne.w	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8007936:	2250      	movs	r2, #80	; 0x50
 8007938:	2157      	movs	r1, #87	; 0x57
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f001 fa88 	bl	8008e50 <VL53L0X_WrByte>
 8007940:	4603      	mov	r3, r0
 8007942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8007946:	2208      	movs	r2, #8
 8007948:	2156      	movs	r1, #86	; 0x56
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f001 fa80 	bl	8008e50 <VL53L0X_WrByte>
 8007950:	4603      	mov	r3, r0
 8007952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007956:	e142      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8007958:	78fb      	ldrb	r3, [r7, #3]
 800795a:	2b01      	cmp	r3, #1
 800795c:	f040 813f 	bne.w	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8007960:	78bb      	ldrb	r3, [r7, #2]
 8007962:	2b08      	cmp	r3, #8
 8007964:	d14c      	bne.n	8007a00 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8007966:	2210      	movs	r2, #16
 8007968:	2148      	movs	r1, #72	; 0x48
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f001 fa70 	bl	8008e50 <VL53L0X_WrByte>
 8007970:	4603      	mov	r3, r0
 8007972:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8007976:	2208      	movs	r2, #8
 8007978:	2147      	movs	r1, #71	; 0x47
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f001 fa68 	bl	8008e50 <VL53L0X_WrByte>
 8007980:	4603      	mov	r3, r0
 8007982:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007986:	2202      	movs	r2, #2
 8007988:	2132      	movs	r1, #50	; 0x32
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f001 fa60 	bl	8008e50 <VL53L0X_WrByte>
 8007990:	4603      	mov	r3, r0
 8007992:	461a      	mov	r2, r3
 8007994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007998:	4313      	orrs	r3, r2
 800799a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800799e:	220c      	movs	r2, #12
 80079a0:	2130      	movs	r1, #48	; 0x30
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f001 fa54 	bl	8008e50 <VL53L0X_WrByte>
 80079a8:	4603      	mov	r3, r0
 80079aa:	461a      	mov	r2, r3
 80079ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079b0:	4313      	orrs	r3, r2
 80079b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80079b6:	2201      	movs	r2, #1
 80079b8:	21ff      	movs	r1, #255	; 0xff
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f001 fa48 	bl	8008e50 <VL53L0X_WrByte>
 80079c0:	4603      	mov	r3, r0
 80079c2:	461a      	mov	r2, r3
 80079c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079c8:	4313      	orrs	r3, r2
 80079ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80079ce:	2230      	movs	r2, #48	; 0x30
 80079d0:	2130      	movs	r1, #48	; 0x30
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f001 fa3c 	bl	8008e50 <VL53L0X_WrByte>
 80079d8:	4603      	mov	r3, r0
 80079da:	461a      	mov	r2, r3
 80079dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079e0:	4313      	orrs	r3, r2
 80079e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80079e6:	2200      	movs	r2, #0
 80079e8:	21ff      	movs	r1, #255	; 0xff
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f001 fa30 	bl	8008e50 <VL53L0X_WrByte>
 80079f0:	4603      	mov	r3, r0
 80079f2:	461a      	mov	r2, r3
 80079f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079f8:	4313      	orrs	r3, r2
 80079fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80079fe:	e0ee      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8007a00:	78bb      	ldrb	r3, [r7, #2]
 8007a02:	2b0a      	cmp	r3, #10
 8007a04:	d14c      	bne.n	8007aa0 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8007a06:	2228      	movs	r2, #40	; 0x28
 8007a08:	2148      	movs	r1, #72	; 0x48
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f001 fa20 	bl	8008e50 <VL53L0X_WrByte>
 8007a10:	4603      	mov	r3, r0
 8007a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8007a16:	2208      	movs	r2, #8
 8007a18:	2147      	movs	r1, #71	; 0x47
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f001 fa18 	bl	8008e50 <VL53L0X_WrByte>
 8007a20:	4603      	mov	r3, r0
 8007a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007a26:	2203      	movs	r2, #3
 8007a28:	2132      	movs	r1, #50	; 0x32
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f001 fa10 	bl	8008e50 <VL53L0X_WrByte>
 8007a30:	4603      	mov	r3, r0
 8007a32:	461a      	mov	r2, r3
 8007a34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007a3e:	2209      	movs	r2, #9
 8007a40:	2130      	movs	r1, #48	; 0x30
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 fa04 	bl	8008e50 <VL53L0X_WrByte>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a50:	4313      	orrs	r3, r2
 8007a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007a56:	2201      	movs	r2, #1
 8007a58:	21ff      	movs	r1, #255	; 0xff
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f001 f9f8 	bl	8008e50 <VL53L0X_WrByte>
 8007a60:	4603      	mov	r3, r0
 8007a62:	461a      	mov	r2, r3
 8007a64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007a6e:	2220      	movs	r2, #32
 8007a70:	2130      	movs	r1, #48	; 0x30
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f001 f9ec 	bl	8008e50 <VL53L0X_WrByte>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a80:	4313      	orrs	r3, r2
 8007a82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007a86:	2200      	movs	r2, #0
 8007a88:	21ff      	movs	r1, #255	; 0xff
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f001 f9e0 	bl	8008e50 <VL53L0X_WrByte>
 8007a90:	4603      	mov	r3, r0
 8007a92:	461a      	mov	r2, r3
 8007a94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007a9e:	e09e      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8007aa0:	78bb      	ldrb	r3, [r7, #2]
 8007aa2:	2b0c      	cmp	r3, #12
 8007aa4:	d14c      	bne.n	8007b40 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8007aa6:	2238      	movs	r2, #56	; 0x38
 8007aa8:	2148      	movs	r1, #72	; 0x48
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f001 f9d0 	bl	8008e50 <VL53L0X_WrByte>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8007ab6:	2208      	movs	r2, #8
 8007ab8:	2147      	movs	r1, #71	; 0x47
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f001 f9c8 	bl	8008e50 <VL53L0X_WrByte>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007ac6:	2203      	movs	r2, #3
 8007ac8:	2132      	movs	r1, #50	; 0x32
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f001 f9c0 	bl	8008e50 <VL53L0X_WrByte>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007ade:	2208      	movs	r2, #8
 8007ae0:	2130      	movs	r1, #48	; 0x30
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f001 f9b4 	bl	8008e50 <VL53L0X_WrByte>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	461a      	mov	r2, r3
 8007aec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007af0:	4313      	orrs	r3, r2
 8007af2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007af6:	2201      	movs	r2, #1
 8007af8:	21ff      	movs	r1, #255	; 0xff
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f001 f9a8 	bl	8008e50 <VL53L0X_WrByte>
 8007b00:	4603      	mov	r3, r0
 8007b02:	461a      	mov	r2, r3
 8007b04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007b0e:	2220      	movs	r2, #32
 8007b10:	2130      	movs	r1, #48	; 0x30
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f001 f99c 	bl	8008e50 <VL53L0X_WrByte>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b20:	4313      	orrs	r3, r2
 8007b22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007b26:	2200      	movs	r2, #0
 8007b28:	21ff      	movs	r1, #255	; 0xff
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f001 f990 	bl	8008e50 <VL53L0X_WrByte>
 8007b30:	4603      	mov	r3, r0
 8007b32:	461a      	mov	r2, r3
 8007b34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007b3e:	e04e      	b.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8007b40:	78bb      	ldrb	r3, [r7, #2]
 8007b42:	2b0e      	cmp	r3, #14
 8007b44:	d14b      	bne.n	8007bde <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8007b46:	2248      	movs	r2, #72	; 0x48
 8007b48:	2148      	movs	r1, #72	; 0x48
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f001 f980 	bl	8008e50 <VL53L0X_WrByte>
 8007b50:	4603      	mov	r3, r0
 8007b52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8007b56:	2208      	movs	r2, #8
 8007b58:	2147      	movs	r1, #71	; 0x47
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f001 f978 	bl	8008e50 <VL53L0X_WrByte>
 8007b60:	4603      	mov	r3, r0
 8007b62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007b66:	2203      	movs	r2, #3
 8007b68:	2132      	movs	r1, #50	; 0x32
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f001 f970 	bl	8008e50 <VL53L0X_WrByte>
 8007b70:	4603      	mov	r3, r0
 8007b72:	461a      	mov	r2, r3
 8007b74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007b7e:	2207      	movs	r2, #7
 8007b80:	2130      	movs	r1, #48	; 0x30
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f001 f964 	bl	8008e50 <VL53L0X_WrByte>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b90:	4313      	orrs	r3, r2
 8007b92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007b96:	2201      	movs	r2, #1
 8007b98:	21ff      	movs	r1, #255	; 0xff
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f001 f958 	bl	8008e50 <VL53L0X_WrByte>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007bae:	2220      	movs	r2, #32
 8007bb0:	2130      	movs	r1, #48	; 0x30
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f001 f94c 	bl	8008e50 <VL53L0X_WrByte>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	461a      	mov	r2, r3
 8007bbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	21ff      	movs	r1, #255	; 0xff
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f001 f940 	bl	8008e50 <VL53L0X_WrByte>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8007bde:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d17f      	bne.n	8007ce6 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8007be6:	78bb      	ldrb	r3, [r7, #2]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f7fe fe36 	bl	800685a <VL53L0X_encode_vcsel_period>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8007bf4:	78fb      	ldrb	r3, [r7, #3]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d002      	beq.n	8007c00 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d045      	beq.n	8007c8a <VL53L0X_set_vcsel_pulse_period+0x470>
 8007bfe:	e06e      	b.n	8007cde <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8007c00:	f107 0314 	add.w	r3, r7, #20
 8007c04:	461a      	mov	r2, r3
 8007c06:	2103      	movs	r1, #3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff fc33 	bl	8007474 <get_sequence_step_timeout>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007c14:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d109      	bne.n	8007c30 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8007c1c:	f107 0310 	add.w	r3, r7, #16
 8007c20:	461a      	mov	r2, r3
 8007c22:	2102      	movs	r1, #2
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7ff fc25 	bl	8007474 <get_sequence_step_timeout>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007c30:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d109      	bne.n	8007c4c <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8007c38:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	2150      	movs	r1, #80	; 0x50
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f001 f905 	bl	8008e50 <VL53L0X_WrByte>
 8007c46:	4603      	mov	r3, r0
 8007c48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8007c4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d108      	bne.n	8007c66 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	461a      	mov	r2, r3
 8007c58:	2103      	movs	r1, #3
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f7ff fceb 	bl	8007636 <set_sequence_step_timeout>
 8007c60:	4603      	mov	r3, r0
 8007c62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8007c66:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d108      	bne.n	8007c80 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	461a      	mov	r2, r3
 8007c72:	2102      	movs	r1, #2
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f7ff fcde 	bl	8007636 <set_sequence_step_timeout>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	78ba      	ldrb	r2, [r7, #2]
 8007c84:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8007c88:	e02e      	b.n	8007ce8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8007c8a:	f107 0318 	add.w	r3, r7, #24
 8007c8e:	461a      	mov	r2, r3
 8007c90:	2104      	movs	r1, #4
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f7ff fbee 	bl	8007474 <get_sequence_step_timeout>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007c9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d109      	bne.n	8007cba <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8007ca6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007caa:	461a      	mov	r2, r3
 8007cac:	2170      	movs	r1, #112	; 0x70
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f001 f8ce 	bl	8008e50 <VL53L0X_WrByte>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8007cba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d108      	bne.n	8007cd4 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	2104      	movs	r1, #4
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f7ff fcb4 	bl	8007636 <set_sequence_step_timeout>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	78ba      	ldrb	r2, [r7, #2]
 8007cd8:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8007cdc:	e004      	b.n	8007ce8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007cde:	23fc      	movs	r3, #252	; 0xfc
 8007ce0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007ce4:	e000      	b.n	8007ce8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8007ce6:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8007ce8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d109      	bne.n	8007d04 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8007cf6:	69f9      	ldr	r1, [r7, #28]
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7fc fd8f 	bl	800481c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8007d04:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d109      	bne.n	8007d20 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8007d0c:	f107 010f 	add.w	r1, r7, #15
 8007d10:	2301      	movs	r3, #1
 8007d12:	2200      	movs	r2, #0
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7fe fcbb 	bl	8006690 <VL53L0X_perform_phase_calibration>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8007d20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3728      	adds	r7, #40	; 0x28
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b086      	sub	sp, #24
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	460b      	mov	r3, r1
 8007d36:	607a      	str	r2, [r7, #4]
 8007d38:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8007d3e:	7afb      	ldrb	r3, [r7, #11]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d002      	beq.n	8007d4a <VL53L0X_get_vcsel_pulse_period+0x1e>
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d00a      	beq.n	8007d5e <VL53L0X_get_vcsel_pulse_period+0x32>
 8007d48:	e013      	b.n	8007d72 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8007d4a:	f107 0316 	add.w	r3, r7, #22
 8007d4e:	461a      	mov	r2, r3
 8007d50:	2150      	movs	r1, #80	; 0x50
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f001 f8fe 	bl	8008f54 <VL53L0X_RdByte>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007d5c:	e00b      	b.n	8007d76 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8007d5e:	f107 0316 	add.w	r3, r7, #22
 8007d62:	461a      	mov	r2, r3
 8007d64:	2170      	movs	r1, #112	; 0x70
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f001 f8f4 	bl	8008f54 <VL53L0X_RdByte>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007d70:	e001      	b.n	8007d76 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007d72:	23fc      	movs	r3, #252	; 0xfc
 8007d74:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007d76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d107      	bne.n	8007d8e <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8007d7e:	7dbb      	ldrb	r3, [r7, #22]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7fe fd57 	bl	8006834 <VL53L0X_decode_vcsel_period>
 8007d86:	4603      	mov	r3, r0
 8007d88:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	701a      	strb	r2, [r3, #0]

	return Status;
 8007d8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3718      	adds	r7, #24
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}

08007d9a <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b090      	sub	sp, #64	; 0x40
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007da4:	2300      	movs	r3, #0
 8007da6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8007daa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007dae:	60fb      	str	r3, [r7, #12]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007db0:	f240 7376 	movw	r3, #1910	; 0x776
 8007db4:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t EndOverheadMicroSeconds		= 960;
 8007db6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007dba:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8007dbc:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t TccOverheadMicroSeconds		= 590;
 8007dc2:	f240 234e 	movw	r3, #590	; 0x24e
 8007dc6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t DssOverheadMicroSeconds		= 690;
 8007dc8:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007dcc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007dce:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007dd2:	623b      	str	r3, [r7, #32]
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007dd4:	f240 2326 	movw	r3, #550	; 0x226
 8007dd8:	61fb      	str	r3, [r7, #28]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60bb      	str	r3, [r7, #8]
	uint32_t SubTimeout = 0;
 8007dde:	2300      	movs	r3, #0
 8007de0:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8007de2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de6:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8007de8:	683a      	ldr	r2, [r7, #0]
 8007dea:	1ad3      	subs	r3, r2, r3
 8007dec:	63bb      	str	r3, [r7, #56]	; 0x38

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007dee:	f107 0310 	add.w	r3, r7, #16
 8007df2:	4619      	mov	r1, r3
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f7fc fe5b 	bl	8004ab0 <VL53L0X_GetSequenceStepEnables>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE &&
 8007e00:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d15b      	bne.n	8007ec0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
		(SchedulerSequenceSteps.TccOn  ||
 8007e08:	7c3b      	ldrb	r3, [r7, #16]
	if (Status == VL53L0X_ERROR_NONE &&
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d105      	bne.n	8007e1a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8007e0e:	7c7b      	ldrb	r3, [r7, #17]
		(SchedulerSequenceSteps.TccOn  ||
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d102      	bne.n	8007e1a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn)) {
 8007e14:	7cbb      	ldrb	r3, [r7, #18]
		SchedulerSequenceSteps.MsrcOn ||
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d052      	beq.n	8007ec0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8007e1a:	f107 030c 	add.w	r3, r7, #12
 8007e1e:	461a      	mov	r2, r3
 8007e20:	2102      	movs	r1, #2
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f7ff fb26 	bl	8007474 <get_sequence_step_timeout>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 8007e2e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d002      	beq.n	8007e3c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
			return Status;
 8007e36:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007e3a:	e07d      	b.n	8007f38 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 8007e3c:	7c3b      	ldrb	r3, [r7, #16]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00f      	beq.n	8007e62 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8007e42:	68fb      	ldr	r3, [r7, #12]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8007e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e46:	4413      	add	r3, r2
 8007e48:	61bb      	str	r3, [r7, #24]

			if (SubTimeout <
 8007e4a:	69ba      	ldr	r2, [r7, #24]
 8007e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e4e:	429a      	cmp	r2, r3
 8007e50:	d204      	bcs.n	8007e5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8007e52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e5a:	e002      	b.n	8007e62 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007e5c:	23fc      	movs	r3, #252	; 0xfc
 8007e5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8007e62:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d002      	beq.n	8007e70 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
			LOG_FUNCTION_END(Status);
			return Status;
 8007e6a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007e6e:	e063      	b.n	8007f38 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8007e70:	7cbb      	ldrb	r3, [r7, #18]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d011      	beq.n	8007e9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x100>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7a:	4413      	add	r3, r2
 8007e7c:	005b      	lsls	r3, r3, #1
 8007e7e:	61bb      	str	r3, [r7, #24]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007e80:	69ba      	ldr	r2, [r7, #24]
 8007e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d204      	bcs.n	8007e92 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf8>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	1ad3      	subs	r3, r2, r3
 8007e8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007e90:	e016      	b.n	8007ec0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007e92:	23fc      	movs	r3, #252	; 0xfc
 8007e94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007e98:	e012      	b.n	8007ec0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8007e9a:	7c7b      	ldrb	r3, [r7, #17]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00f      	beq.n	8007ec0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ea4:	4413      	add	r3, r2
 8007ea6:	61bb      	str	r3, [r7, #24]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007ea8:	69ba      	ldr	r2, [r7, #24]
 8007eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d204      	bcs.n	8007eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x120>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007eb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007eb2:	69bb      	ldr	r3, [r7, #24]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	63bb      	str	r3, [r7, #56]	; 0x38
 8007eb8:	e002      	b.n	8007ec0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007eba:	23fc      	movs	r3, #252	; 0xfc
 8007ebc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8007ec0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d002      	beq.n	8007ece <VL53L0X_set_measurement_timing_budget_micro_seconds+0x134>
		LOG_FUNCTION_END(Status);
		return Status;
 8007ec8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007ecc:	e034      	b.n	8007f38 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8007ece:	7cfb      	ldrb	r3, [r7, #19]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d019      	beq.n	8007f08 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8007ed4:	f107 0308 	add.w	r3, r7, #8
 8007ed8:	461a      	mov	r2, r3
 8007eda:	2103      	movs	r1, #3
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f7ff fac9 	bl	8007474 <get_sequence_step_timeout>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	6a3a      	ldr	r2, [r7, #32]
 8007eec:	4413      	add	r3, r2
 8007eee:	61bb      	str	r3, [r7, #24]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d204      	bcs.n	8007f02 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x168>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8007ef8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f00:	e002      	b.n	8007f08 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007f02:	23fc      	movs	r3, #252	; 0xfc
 8007f04:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8007f08:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d111      	bne.n	8007f34 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>
		SchedulerSequenceSteps.FinalRangeOn) {
 8007f10:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00e      	beq.n	8007f34 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>

		FinalRangeTimingBudgetMicroSeconds -=
 8007f16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	63bb      	str	r3, [r7, #56]	; 0x38
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 8007f1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f20:	2104      	movs	r1, #4
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f7ff fb87 	bl	8007636 <set_sequence_step_timeout>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	683a      	ldr	r2, [r7, #0]
 8007f32:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007f34:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3740      	adds	r7, #64	; 0x40
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b090      	sub	sp, #64	; 0x40
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8007f50:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007f54:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007f56:	f240 7376 	movw	r3, #1910	; 0x776
 8007f5a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 8007f5c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007f60:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8007f62:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007f66:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8007f68:	f240 234e 	movw	r3, #590	; 0x24e
 8007f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 8007f6e:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007f72:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007f74:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007f78:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007f7a:	f240 2326 	movw	r3, #550	; 0x226
 8007f7e:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8007f80:	2300      	movs	r3, #0
 8007f82:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8007f84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f88:	441a      	add	r2, r3
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007f8e:	f107 0318 	add.w	r3, r7, #24
 8007f92:	4619      	mov	r1, r3
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f7fc fd8b 	bl	8004ab0 <VL53L0X_GetSequenceStepEnables>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8007fa0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d002      	beq.n	8007fae <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007fa8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007fac:	e075      	b.n	800809a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8007fae:	7e3b      	ldrb	r3, [r7, #24]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d105      	bne.n	8007fc0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8007fb4:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d102      	bne.n	8007fc0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8007fba:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d030      	beq.n	8008022 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8007fc0:	f107 0310 	add.w	r3, r7, #16
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	2102      	movs	r1, #2
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f7ff fa53 	bl	8007474 <get_sequence_step_timeout>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8007fd4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d122      	bne.n	8008022 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8007fdc:	7e3b      	ldrb	r3, [r7, #24]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d007      	beq.n	8007ff2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007fe6:	6939      	ldr	r1, [r7, #16]
 8007fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fea:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007fec:	441a      	add	r2, r3
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8007ff2:	7ebb      	ldrb	r3, [r7, #26]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d009      	beq.n	800800c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8007ffc:	6939      	ldr	r1, [r7, #16]
 8007ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008000:	440b      	add	r3, r1
 8008002:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8008004:	441a      	add	r2, r3
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	601a      	str	r2, [r3, #0]
 800800a:	e00a      	b.n	8008022 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800800c:	7e7b      	ldrb	r3, [r7, #25]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d007      	beq.n	8008022 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8008016:	6939      	ldr	r1, [r7, #16]
 8008018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801a:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800801c:	441a      	add	r2, r3
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008022:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008026:	2b00      	cmp	r3, #0
 8008028:	d114      	bne.n	8008054 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800802a:	7efb      	ldrb	r3, [r7, #27]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d011      	beq.n	8008054 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 8008030:	f107 030c 	add.w	r3, r7, #12
 8008034:	461a      	mov	r2, r3
 8008036:	2103      	movs	r1, #3
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7ff fa1b 	bl	8007474 <get_sequence_step_timeout>
 800803e:	4603      	mov	r3, r0
 8008040:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8008048:	68f9      	ldr	r1, [r7, #12]
 800804a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800804e:	441a      	add	r2, r3
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008054:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008058:	2b00      	cmp	r3, #0
 800805a:	d114      	bne.n	8008086 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800805c:	7f3b      	ldrb	r3, [r7, #28]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d011      	beq.n	8008086 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8008062:	f107 0314 	add.w	r3, r7, #20
 8008066:	461a      	mov	r2, r3
 8008068:	2104      	movs	r1, #4
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f7ff fa02 	bl	8007474 <get_sequence_step_timeout>
 8008070:	4603      	mov	r3, r0
 8008072:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800807a:	6979      	ldr	r1, [r7, #20]
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8008080:	441a      	add	r2, r3
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008086:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800808a:	2b00      	cmp	r3, #0
 800808c:	d103      	bne.n	8008096 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008096:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800809a:	4618      	mov	r0, r3
 800809c:	3740      	adds	r7, #64	; 0x40
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
	...

080080a4 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b088      	sub	sp, #32
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80080ae:	2300      	movs	r3, #0
 80080b0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 80080b2:	2300      	movs	r3, #0
 80080b4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80080b6:	e0c6      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	683a      	ldr	r2, [r7, #0]
 80080bc:	4413      	add	r3, r2
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	74fb      	strb	r3, [r7, #19]
		Index++;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	3301      	adds	r3, #1
 80080c6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 80080c8:	7cfb      	ldrb	r3, [r7, #19]
 80080ca:	2bff      	cmp	r3, #255	; 0xff
 80080cc:	f040 808d 	bne.w	80081ea <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	683a      	ldr	r2, [r7, #0]
 80080d4:	4413      	add	r3, r2
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	747b      	strb	r3, [r7, #17]
			Index++;
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	3301      	adds	r3, #1
 80080de:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 80080e0:	7c7b      	ldrb	r3, [r7, #17]
 80080e2:	2b03      	cmp	r3, #3
 80080e4:	d87e      	bhi.n	80081e4 <VL53L0X_load_tuning_settings+0x140>
 80080e6:	a201      	add	r2, pc, #4	; (adr r2, 80080ec <VL53L0X_load_tuning_settings+0x48>)
 80080e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ec:	080080fd 	.word	0x080080fd
 80080f0:	08008137 	.word	0x08008137
 80080f4:	08008171 	.word	0x08008171
 80080f8:	080081ab 	.word	0x080081ab
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	683a      	ldr	r2, [r7, #0]
 8008100:	4413      	add	r3, r2
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	743b      	strb	r3, [r7, #16]
				Index++;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	3301      	adds	r3, #1
 800810a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	683a      	ldr	r2, [r7, #0]
 8008110:	4413      	add	r3, r2
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	73fb      	strb	r3, [r7, #15]
				Index++;
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	3301      	adds	r3, #1
 800811a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800811c:	7c3b      	ldrb	r3, [r7, #16]
 800811e:	b29b      	uxth	r3, r3
 8008120:	021b      	lsls	r3, r3, #8
 8008122:	b29a      	uxth	r2, r3
 8008124:	7bfb      	ldrb	r3, [r7, #15]
 8008126:	b29b      	uxth	r3, r3
 8008128:	4413      	add	r3, r2
 800812a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	89ba      	ldrh	r2, [r7, #12]
 8008130:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
				break;
 8008134:	e087      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	683a      	ldr	r2, [r7, #0]
 800813a:	4413      	add	r3, r2
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	743b      	strb	r3, [r7, #16]
				Index++;
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	3301      	adds	r3, #1
 8008144:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	683a      	ldr	r2, [r7, #0]
 800814a:	4413      	add	r3, r2
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	73fb      	strb	r3, [r7, #15]
				Index++;
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	3301      	adds	r3, #1
 8008154:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8008156:	7c3b      	ldrb	r3, [r7, #16]
 8008158:	b29b      	uxth	r3, r3
 800815a:	021b      	lsls	r3, r3, #8
 800815c:	b29a      	uxth	r2, r3
 800815e:	7bfb      	ldrb	r3, [r7, #15]
 8008160:	b29b      	uxth	r3, r3
 8008162:	4413      	add	r3, r2
 8008164:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	89ba      	ldrh	r2, [r7, #12]
 800816a:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
					Temp16);
				break;
 800816e:	e06a      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	4413      	add	r3, r2
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	743b      	strb	r3, [r7, #16]
				Index++;
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	3301      	adds	r3, #1
 800817e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	4413      	add	r3, r2
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	73fb      	strb	r3, [r7, #15]
				Index++;
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	3301      	adds	r3, #1
 800818e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8008190:	7c3b      	ldrb	r3, [r7, #16]
 8008192:	b29b      	uxth	r3, r3
 8008194:	021b      	lsls	r3, r3, #8
 8008196:	b29a      	uxth	r2, r3
 8008198:	7bfb      	ldrb	r3, [r7, #15]
 800819a:	b29b      	uxth	r3, r3
 800819c:	4413      	add	r3, r2
 800819e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	89ba      	ldrh	r2, [r7, #12]
 80081a4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
				break;
 80081a8:	e04d      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	4413      	add	r3, r2
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	743b      	strb	r3, [r7, #16]
				Index++;
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	3301      	adds	r3, #1
 80081b8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	683a      	ldr	r2, [r7, #0]
 80081be:	4413      	add	r3, r2
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	73fb      	strb	r3, [r7, #15]
				Index++;
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	3301      	adds	r3, #1
 80081c8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80081ca:	7c3b      	ldrb	r3, [r7, #16]
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	021b      	lsls	r3, r3, #8
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	4413      	add	r3, r2
 80081d8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	89ba      	ldrh	r2, [r7, #12]
 80081de:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
				break;
 80081e2:	e030      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80081e4:	23fc      	movs	r3, #252	; 0xfc
 80081e6:	77fb      	strb	r3, [r7, #31]
 80081e8:	e02d      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80081ea:	7cfb      	ldrb	r3, [r7, #19]
 80081ec:	2b04      	cmp	r3, #4
 80081ee:	d828      	bhi.n	8008242 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	683a      	ldr	r2, [r7, #0]
 80081f4:	4413      	add	r3, r2
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	74bb      	strb	r3, [r7, #18]
			Index++;
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	3301      	adds	r3, #1
 80081fe:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8008200:	2300      	movs	r3, #0
 8008202:	61bb      	str	r3, [r7, #24]
 8008204:	e00f      	b.n	8008226 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	683a      	ldr	r2, [r7, #0]
 800820a:	4413      	add	r3, r2
 800820c:	7819      	ldrb	r1, [r3, #0]
 800820e:	f107 0208 	add.w	r2, r7, #8
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	4413      	add	r3, r2
 8008216:	460a      	mov	r2, r1
 8008218:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	3301      	adds	r3, #1
 800821e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	3301      	adds	r3, #1
 8008224:	61bb      	str	r3, [r7, #24]
 8008226:	7cfb      	ldrb	r3, [r7, #19]
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	429a      	cmp	r2, r3
 800822c:	dbeb      	blt.n	8008206 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800822e:	7cfb      	ldrb	r3, [r7, #19]
 8008230:	f107 0208 	add.w	r2, r7, #8
 8008234:	7cb9      	ldrb	r1, [r7, #18]
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fdae 	bl	8008d98 <VL53L0X_WriteMulti>
 800823c:	4603      	mov	r3, r0
 800823e:	77fb      	strb	r3, [r7, #31]
 8008240:	e001      	b.n	8008246 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008242:	23fc      	movs	r3, #252	; 0xfc
 8008244:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	683a      	ldr	r2, [r7, #0]
 800824a:	4413      	add	r3, r2
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d004      	beq.n	800825c <VL53L0X_load_tuning_settings+0x1b8>
 8008252:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008256:	2b00      	cmp	r3, #0
 8008258:	f43f af2e 	beq.w	80080b8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800825c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3720      	adds	r7, #32
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b088      	sub	sp, #32
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008274:	2300      	movs	r3, #0
 8008276:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800827e:	f107 0313 	add.w	r3, r7, #19
 8008282:	4619      	mov	r1, r3
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f7fc fc9f 	bl	8004bc8 <VL53L0X_GetXTalkCompensationEnable>
 800828a:	4603      	mov	r3, r0
 800828c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800828e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d111      	bne.n	80082ba <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8008296:	7cfb      	ldrb	r3, [r7, #19]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00e      	beq.n	80082ba <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	699b      	ldr	r3, [r3, #24]
 80082a0:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	8a9b      	ldrh	r3, [r3, #20]
 80082a6:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	fb02 f303 	mul.w	r3, r2, r3
 80082ae:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	3380      	adds	r3, #128	; 0x80
 80082b4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 80082ba:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3720      	adds	r7, #32
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b086      	sub	sp, #24
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	60f8      	str	r0, [r7, #12]
 80082ce:	60b9      	str	r1, [r7, #8]
 80082d0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082d2:	2300      	movs	r3, #0
 80082d4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 80082de:	f107 0310 	add.w	r3, r7, #16
 80082e2:	461a      	mov	r2, r3
 80082e4:	68b9      	ldr	r1, [r7, #8]
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f7ff ffbe 	bl	8008268 <VL53L0X_get_total_xtalk_rate>
 80082ec:	4603      	mov	r3, r0
 80082ee:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80082f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d105      	bne.n	8008304 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	441a      	add	r2, r3
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	601a      	str	r2, [r3, #0]

	return Status;
 8008304:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 8008310:	b084      	sub	sp, #16
 8008312:	b480      	push	{r7}
 8008314:	b085      	sub	sp, #20
 8008316:	af00      	add	r7, sp, #0
 8008318:	f107 0c18 	add.w	ip, r7, #24
 800831c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008320:	2300      	movs	r3, #0
 8008322:	70fb      	strb	r3, [r7, #3]
	FixPoint1616_t index0_tmp = 0;
 8008324:	2300      	movs	r3, #0
 8008326:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t index1_tmp = 0;
 8008328:	2300      	movs	r3, #0
 800832a:	60bb      	str	r3, [r7, #8]
	int index = 0;
 800832c:	2300      	movs	r3, #0
 800832e:	607b      	str	r3, [r7, #4]

	for (index = 0; index < lut_size; index++) {
 8008330:	2300      	movs	r3, #0
 8008332:	607b      	str	r3, [r7, #4]
 8008334:	e00d      	b.n	8008352 <get_dmax_lut_points+0x42>
		if (input <= data.ambRate_mcps[index]) {
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f107 0218 	add.w	r2, r7, #24
 800833c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008340:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008342:	429a      	cmp	r2, r3
 8008344:	d802      	bhi.n	800834c <get_dmax_lut_points+0x3c>
			index1_tmp = index;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	60bb      	str	r3, [r7, #8]
			break;
 800834a:	e006      	b.n	800835a <get_dmax_lut_points+0x4a>
	for (index = 0; index < lut_size; index++) {
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	3301      	adds	r3, #1
 8008350:	607b      	str	r3, [r7, #4]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008356:	429a      	cmp	r2, r3
 8008358:	d8ed      	bhi.n	8008336 <get_dmax_lut_points+0x26>
		}
	}

	if (index == lut_size) {
 800835a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	429a      	cmp	r2, r3
 8008360:	d105      	bne.n	800836e <get_dmax_lut_points+0x5e>
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 8008362:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008364:	3b01      	subs	r3, #1
 8008366:	60bb      	str	r3, [r7, #8]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	60fb      	str	r3, [r7, #12]
 800836c:	e008      	b.n	8008380 <get_dmax_lut_points+0x70>
	} else if (index1_tmp == 0) {
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d102      	bne.n	800837a <get_dmax_lut_points+0x6a>
		/* input is lower than first x point */
		index0_tmp = 0;
 8008374:	2300      	movs	r3, #0
 8008376:	60fb      	str	r3, [r7, #12]
 8008378:	e002      	b.n	8008380 <get_dmax_lut_points+0x70>
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	3b01      	subs	r3, #1
 800837e:	60fb      	str	r3, [r7, #12]
	}

	*index0 = index0_tmp;
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008384:	601a      	str	r2, [r3, #0]
	*index1 = index1_tmp;
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800838a:	601a      	str	r2, [r3, #0]

	return Status;
 800838c:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8008390:	4618      	mov	r0, r3
 8008392:	3714      	adds	r7, #20
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	b004      	add	sp, #16
 800839c:	4770      	bx	lr

0800839e <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 800839e:	b5b0      	push	{r4, r5, r7, lr}
 80083a0:	b0ba      	sub	sp, #232	; 0xe8
 80083a2:	af0e      	add	r7, sp, #56	; 0x38
 80083a4:	60f8      	str	r0, [r7, #12]
 80083a6:	60b9      	str	r1, [r7, #8]
 80083a8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80083aa:	2300      	movs	r3, #0
 80083ac:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
	VL53L0X_DeviceParameters_t CurrentParameters;
	int32_t index0 = 0;
 80083b0:	2300      	movs	r3, #0
 80083b2:	61bb      	str	r3, [r7, #24]
	int32_t index1 = 0;
 80083b4:	2300      	movs	r3, #0
 80083b6:	617b      	str	r3, [r7, #20]
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80083b8:	f107 031c 	add.w	r3, r7, #28
 80083bc:	4619      	mov	r1, r3
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	f7fc f918 	bl	80045f4 <VL53L0X_GetDeviceParameters>
 80083c4:	4603      	mov	r3, r0
 80083c6:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 80083ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083cc:	68ba      	ldr	r2, [r7, #8]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d803      	bhi.n	80083da <VL53L0X_calc_dmax+0x3c>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 80083d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80083d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083d8:	e081      	b.n	80084de <VL53L0X_calc_dmax+0x140>
	} else if (ambRateMeas >=
		   CurrentParameters.dmax_lut.
		   ambRate_mcps[VL53L0X_DMAX_LUT_SIZE - 1]) {
 80083da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	} else if (ambRateMeas >=
 80083dc:	68ba      	ldr	r2, [r7, #8]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d304      	bcc.n	80083ec <VL53L0X_calc_dmax+0x4e>
		dmax_mm =
 80083e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80083e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083ea:	e078      	b.n	80084de <VL53L0X_calc_dmax+0x140>
		    CurrentParameters.dmax_lut.dmax_mm[VL53L0X_DMAX_LUT_SIZE -
						       1];
	} else{
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 80083ec:	f107 0314 	add.w	r3, r7, #20
 80083f0:	930d      	str	r3, [sp, #52]	; 0x34
 80083f2:	f107 0318 	add.w	r3, r7, #24
 80083f6:	930c      	str	r3, [sp, #48]	; 0x30
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80083fc:	2307      	movs	r3, #7
 80083fe:	930a      	str	r3, [sp, #40]	; 0x28
 8008400:	466d      	mov	r5, sp
 8008402:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8008406:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008408:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800840a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800840c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800840e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008412:	e885 0003 	stmia.w	r5, {r0, r1}
 8008416:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800841a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800841c:	f7ff ff78 	bl	8008310 <get_dmax_lut_points>
			VL53L0X_DMAX_LUT_SIZE, ambRateMeas, &index0, &index1);

		if (index0 == index1) {
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	429a      	cmp	r2, r3
 8008426:	d10a      	bne.n	800843e <VL53L0X_calc_dmax+0xa0>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	3314      	adds	r3, #20
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8008432:	4413      	add	r3, r2
 8008434:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8008438:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800843c:	e04f      	b.n	80084de <VL53L0X_calc_dmax+0x140>
		} else {
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	330e      	adds	r3, #14
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8008448:	4413      	add	r3, r2
 800844a:	f853 3c90 	ldr.w	r3, [r3, #-144]
 800844e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	330e      	adds	r3, #14
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800845c:	4413      	add	r3, r2
 800845e:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8008462:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	3314      	adds	r3, #20
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8008470:	4413      	add	r3, r2
 8008472:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8008476:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	3314      	adds	r3, #20
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8008484:	4413      	add	r3, r2
 8008486:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 800848a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			if ((amb1 - amb0) != 0) {
 800848e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008492:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008496:	429a      	cmp	r2, r3
 8008498:	d01d      	beq.n	80084d6 <VL53L0X_calc_dmax+0x138>
				/* Fix16:16/Fix16:8 => Fix16:8 */
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 800849a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800849e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80084a2:	1ad2      	subs	r2, r2, r3
 80084a4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80084a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80084ac:	1acb      	subs	r3, r1, r3
 80084ae:	0a1b      	lsrs	r3, r3, #8
 80084b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

				/* Fix16:8 * Fix16:8 => Fix16:16 */
				dmax_mm =
				    (((amb1 -
 80084b8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	1ad3      	subs	r3, r2, r3
				       ambRateMeas) >> 8) * linearSlope) +
 80084c0:	0a1b      	lsrs	r3, r3, #8
 80084c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084c6:	fb02 f303 	mul.w	r3, r2, r3
				dmax_mm =
 80084ca:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80084ce:	4413      	add	r3, r2
 80084d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084d4:	e003      	b.n	80084de <VL53L0X_calc_dmax+0x140>
				    dmax1;
			} else{
				dmax_mm = dmax0;
 80084d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 80084de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80084e2:	0c1a      	lsrs	r2, r3, #16
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 80084e8:	f997 30ab 	ldrsb.w	r3, [r7, #171]	; 0xab
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	37b0      	adds	r7, #176	; 0xb0
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bdb0      	pop	{r4, r5, r7, pc}

080084f4 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b0b0      	sub	sp, #192	; 0xc0
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8008500:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008504:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8008508:	f44f 7316 	mov.w	r3, #600	; 0x258
 800850c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs =
 8008510:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8008514:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
						0x00190000; /* 25ms */
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8008518:	f241 235c 	movw	r3, #4700	; 0x125c
 800851c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8008520:	4b98      	ldr	r3, [pc, #608]	; (8008784 <VL53L0X_calc_sigma_estimate+0x290>)
 8008522:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8008526:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800852a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800852e:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8008532:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008536:	fbb2 f3f3 	udiv	r3, r2, r3
 800853a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800853e:	4b92      	ldr	r3, [pc, #584]	; (8008788 <VL53L0X_calc_sigma_estimate+0x294>)
 8008540:	67fb      	str	r3, [r7, #124]	; 0x7c
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8008542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008546:	67bb      	str	r3, [r7, #120]	; 0x78
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8008548:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800854c:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t cPllPeriod_ps			= 1655;
 800854e:	f240 6377 	movw	r3, #1655	; 0x677
 8008552:	673b      	str	r3, [r7, #112]	; 0x70
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008554:	2300      	movs	r3, #0
 8008556:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	61bb      	str	r3, [r7, #24]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008568:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800856c:	0c1b      	lsrs	r3, r3, #16
 800856e:	66bb      	str	r3, [r7, #104]	; 0x68

	Status = VL53L0X_get_total_signal_rate(
 8008570:	f107 0314 	add.w	r3, r7, #20
 8008574:	461a      	mov	r2, r3
 8008576:	68b9      	ldr	r1, [r7, #8]
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f7ff fea4 	bl	80082c6 <VL53L0X_get_total_signal_rate>
 800857e:	4603      	mov	r3, r0
 8008580:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8008584:	f107 0318 	add.w	r3, r7, #24
 8008588:	461a      	mov	r2, r3
 800858a:	68b9      	ldr	r1, [r7, #8]
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f7ff fe6b 	bl	8008268 <VL53L0X_get_total_xtalk_rate>
 8008592:	4603      	mov	r3, r0
 8008594:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800859e:	fb02 f303 	mul.w	r3, r2, r3
 80085a2:	667b      	str	r3, [r7, #100]	; 0x64
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80085a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80085a6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80085aa:	0c1b      	lsrs	r3, r3, #16
 80085ac:	667b      	str	r3, [r7, #100]	; 0x64

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80085b4:	fb02 f303 	mul.w	r3, r2, r3
 80085b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 80085bc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80085c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d902      	bls.n	80085cc <VL53L0X_calc_sigma_estimate+0xd8>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 80085c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 80085cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d160      	bne.n	8008696 <VL53L0X_calc_sigma_estimate+0x1a2>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80085da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80085e4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80085e8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80085ec:	461a      	mov	r2, r3
 80085ee:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80085f2:	68f8      	ldr	r0, [r7, #12]
 80085f4:	f7fe feea 	bl	80073cc <VL53L0X_calc_timeout_mclks>
 80085f8:	65f8      	str	r0, [r7, #92]	; 0x5c
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8008600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800860a:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800860e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8008612:	461a      	mov	r2, r3
 8008614:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8008618:	68f8      	ldr	r0, [r7, #12]
 800861a:	f7fe fed7 	bl	80073cc <VL53L0X_calc_timeout_mclks>
 800861e:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8008620:	2303      	movs	r3, #3
 8008622:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 8008626:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800862a:	2b08      	cmp	r3, #8
 800862c:	d102      	bne.n	8008634 <VL53L0X_calc_sigma_estimate+0x140>
			vcselWidth = 2;
 800862e:	2302      	movs	r3, #2
 8008630:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8008634:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008638:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800863a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800863e:	fb02 f303 	mul.w	r3, r2, r3
 8008642:	02db      	lsls	r3, r3, #11
 8008644:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008648:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800864c:	4a4f      	ldr	r2, [pc, #316]	; (800878c <VL53L0X_calc_sigma_estimate+0x298>)
 800864e:	fba2 2303 	umull	r2, r3, r2, r3
 8008652:	099b      	lsrs	r3, r3, #6
 8008654:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us *= cPllPeriod_ps;
 8008656:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008658:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800865a:	fb02 f303 	mul.w	r3, r2, r3
 800865e:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008662:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008666:	4a49      	ldr	r2, [pc, #292]	; (800878c <VL53L0X_calc_sigma_estimate+0x298>)
 8008668:	fba2 2303 	umull	r2, r3, r2, r3
 800866c:	099b      	lsrs	r3, r3, #6
 800866e:	653b      	str	r3, [r7, #80]	; 0x50

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	3380      	adds	r3, #128	; 0x80
 8008674:	0a1b      	lsrs	r3, r3, #8
 8008676:	617b      	str	r3, [r7, #20]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800867c:	fb02 f303 	mul.w	r3, r2, r3
 8008680:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8008684:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008688:	3380      	adds	r3, #128	; 0x80
 800868a:	0a1b      	lsrs	r3, r3, #8
 800868c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	021b      	lsls	r3, r3, #8
 8008694:	617b      	str	r3, [r7, #20]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8008696:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800869a:	2b00      	cmp	r3, #0
 800869c:	d002      	beq.n	80086a4 <VL53L0X_calc_sigma_estimate+0x1b0>
		LOG_FUNCTION_END(Status);
		return Status;
 800869e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80086a2:	e14a      	b.n	800893a <VL53L0X_calc_sigma_estimate+0x446>
	}

	if (peakSignalRate_kcps == 0) {
 80086a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d109      	bne.n	80086be <VL53L0X_calc_sigma_estimate+0x1ca>
		*pSigmaEstimate = cSigmaEstMax;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80086b0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80086b8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80086bc:	e13b      	b.n	8008936 <VL53L0X_calc_sigma_estimate+0x442>
	} else {
		if (vcselTotalEventsRtn < 1)
 80086be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d102      	bne.n	80086cc <VL53L0X_calc_sigma_estimate+0x1d8>
			vcselTotalEventsRtn = 1;
 80086c6:	2301      	movs	r3, #1
 80086c8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 80086cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80086d0:	64fb      	str	r3, [r7, #76]	; 0x4c

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 80086d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80086d4:	041a      	lsls	r2, r3, #16
 80086d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 80086e0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80086e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d903      	bls.n	80086f4 <VL53L0X_calc_sigma_estimate+0x200>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 80086ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80086f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 80086f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80086f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80086fc:	fb02 f303 	mul.w	r3, r2, r3
 8008700:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8008704:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008708:	4613      	mov	r3, r2
 800870a:	005b      	lsls	r3, r3, #1
 800870c:	4413      	add	r3, r2
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4618      	mov	r0, r3
 8008712:	f7fe f8b5 	bl	8006880 <VL53L0X_isqrt>
 8008716:	4603      	mov	r3, r0
 8008718:	005b      	lsls	r3, r3, #1
 800871a:	64bb      	str	r3, [r7, #72]	; 0x48

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	891b      	ldrh	r3, [r3, #8]
 8008720:	461a      	mov	r2, r3
 8008722:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008724:	fb02 f303 	mul.w	r3, r2, r3
 8008728:	647b      	str	r3, [r7, #68]	; 0x44
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800872a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800872c:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800872e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008732:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8008734:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8008736:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800873a:	4a14      	ldr	r2, [pc, #80]	; (800878c <VL53L0X_calc_sigma_estimate+0x298>)
 800873c:	fba2 2303 	umull	r2, r3, r2, r3
 8008740:	099b      	lsrs	r3, r3, #6
 8008742:	643b      	str	r3, [r7, #64]	; 0x40

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8008744:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008746:	041b      	lsls	r3, r3, #16
 8008748:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800874c:	4a0f      	ldr	r2, [pc, #60]	; (800878c <VL53L0X_calc_sigma_estimate+0x298>)
 800874e:	fba2 2303 	umull	r2, r3, r2, r3
 8008752:	099b      	lsrs	r3, r3, #6
 8008754:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Shift by 8 bits to increase resolution prior to the
		 * division
		 */
		diff1_mcps <<= 8;
 8008756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008758:	021b      	lsls	r3, r3, #8
 800875a:	643b      	str	r3, [r7, #64]	; 0x40

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800875c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800875e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008760:	fbb2 f3f3 	udiv	r3, r2, r3
 8008764:	2b00      	cmp	r3, #0
 8008766:	bfb8      	it	lt
 8008768:	425b      	neglt	r3, r3
 800876a:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800876c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876e:	021b      	lsls	r3, r3, #8
 8008770:	63bb      	str	r3, [r7, #56]	; 0x38

		if (pRangingMeasurementData->RangeStatus != 0) {
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	7e1b      	ldrb	r3, [r3, #24]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00a      	beq.n	8008790 <VL53L0X_calc_sigma_estimate+0x29c>
			pwMult = 1 << 16;
 800877a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800877e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008782:	e032      	b.n	80087ea <VL53L0X_calc_sigma_estimate+0x2f6>
 8008784:	028f87ae 	.word	0x028f87ae
 8008788:	0006999a 	.word	0x0006999a
 800878c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			/* smaller than 1.0f */
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 8008790:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008792:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008796:	fbb2 f3f3 	udiv	r3, r2, r3
 800879a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however
			 * both values are small enough such that32 bits will
			 * not be exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800879e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a0:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 80087a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087a8:	fb02 f303 	mul.w	r3, r2, r3
 80087ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 80087b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80087b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80087b6:	4413      	add	r3, r2
 80087b8:	0c1b      	lsrs	r3, r3, #16
 80087ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 80087be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087c2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80087c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			 * At this point the value will be 1.xx, therefore if we
			 * square the value this will exceed 32 bits. To address
			 * this perform a single shift to the right before the
			 * multiplication.
			 */
			pwMult >>= 1;
 80087ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087ce:	085b      	lsrs	r3, r3, #1
 80087d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 80087d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087d8:	fb03 f303 	mul.w	r3, r3, r3
 80087dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 80087e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087e4:	0b9b      	lsrs	r3, r3, #14
 80087e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 80087ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80087f0:	fb02 f303 	mul.w	r3, r2, r3
 80087f4:	637b      	str	r3, [r7, #52]	; 0x34

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 80087f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087f8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80087fc:	0c1b      	lsrs	r3, r3, #16
 80087fe:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8008800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008802:	fb03 f303 	mul.w	r3, r3, r3
 8008806:	637b      	str	r3, [r7, #52]	; 0x34

		sqr2 = sigmaEstimateP2;
 8008808:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800880c:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800880e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008810:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008814:	0c1b      	lsrs	r3, r3, #16
 8008816:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8008818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881a:	fb03 f303 	mul.w	r3, r3, r3
 800881e:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8008820:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008824:	4413      	add	r3, r2
 8008826:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8008828:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800882a:	f7fe f829 	bl	8006880 <VL53L0X_isqrt>
 800882e:	62b8      	str	r0, [r7, #40]	; 0x28

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8008830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008832:	041b      	lsls	r3, r3, #16
 8008834:	62bb      	str	r3, [r7, #40]	; 0x28
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8008836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008838:	3332      	adds	r3, #50	; 0x32
 800883a:	4a42      	ldr	r2, [pc, #264]	; (8008944 <VL53L0X_calc_sigma_estimate+0x450>)
 800883c:	fba2 2303 	umull	r2, r3, r2, r3
 8008840:	095a      	lsrs	r2, r3, #5
 8008842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008844:	fbb2 f3f3 	udiv	r3, r2, r3
 8008848:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800884c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008850:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8008854:	fb02 f303 	mul.w	r3, r2, r3
 8008858:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800885c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008860:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8008864:	3308      	adds	r3, #8
 8008866:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800886a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800886e:	4a36      	ldr	r2, [pc, #216]	; (8008948 <VL53L0X_calc_sigma_estimate+0x454>)
 8008870:	fba2 2303 	umull	r2, r3, r2, r3
 8008874:	0b5b      	lsrs	r3, r3, #13
 8008876:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800887a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800887e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008882:	429a      	cmp	r2, r3
 8008884:	d903      	bls.n	800888e <VL53L0X_calc_sigma_estimate+0x39a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstRtn = cSigmaEstRtnMax;
 8008886:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800888a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 800888e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008892:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008896:	4413      	add	r3, r2
 8008898:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800889c:	4a2b      	ldr	r2, [pc, #172]	; (800894c <VL53L0X_calc_sigma_estimate+0x458>)
 800889e:	fba2 2303 	umull	r2, r3, r2, r3
 80088a2:	099b      	lsrs	r3, r3, #6
 80088a4:	627b      	str	r3, [r7, #36]	; 0x24
		 * (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 80088a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 80088aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088ae:	441a      	add	r2, r3
 80088b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7fd ffe2 	bl	8006880 <VL53L0X_isqrt>
 80088bc:	6238      	str	r0, [r7, #32]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 80088be:	6a3b      	ldr	r3, [r7, #32]
 80088c0:	021b      	lsls	r3, r3, #8
 80088c2:	623b      	str	r3, [r7, #32]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 80088c4:	6a3b      	ldr	r3, [r7, #32]
 80088c6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80088ca:	4a20      	ldr	r2, [pc, #128]	; (800894c <VL53L0X_calc_sigma_estimate+0x458>)
 80088cc:	fba2 2303 	umull	r2, r3, r2, r3
 80088d0:	099b      	lsrs	r3, r3, #6
 80088d2:	623b      	str	r3, [r7, #32]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 80088d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80088d8:	fb03 f303 	mul.w	r3, r3, r3
 80088dc:	637b      	str	r3, [r7, #52]	; 0x34
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 80088de:	6a3b      	ldr	r3, [r7, #32]
 80088e0:	fb03 f303 	mul.w	r3, r3, r3
 80088e4:	633b      	str	r3, [r7, #48]	; 0x30

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80088e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ea:	4413      	add	r3, r2
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7fd ffc7 	bl	8006880 <VL53L0X_isqrt>
 80088f2:	61f8      	str	r0, [r7, #28]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80088fa:	fb02 f303 	mul.w	r3, r2, r3
 80088fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8008902:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008904:	2b00      	cmp	r3, #0
 8008906:	d009      	beq.n	800891c <VL53L0X_calc_sigma_estimate+0x428>
 8008908:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800890c:	2b00      	cmp	r3, #0
 800890e:	d005      	beq.n	800891c <VL53L0X_calc_sigma_estimate+0x428>
 8008910:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8008914:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008918:	429a      	cmp	r2, r3
 800891a:	d903      	bls.n	8008924 <VL53L0X_calc_sigma_estimate+0x430>
				(sigmaEstimate > cSigmaEstMax)) {
			sigmaEstimate = cSigmaEstMax;
 800891c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008920:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800892a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008936:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800893a:	4618      	mov	r0, r3
 800893c:	37c0      	adds	r7, #192	; 0xc0
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	51eb851f 	.word	0x51eb851f
 8008948:	d1b71759 	.word	0xd1b71759
 800894c:	10624dd3 	.word	0x10624dd3

08008950 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b090      	sub	sp, #64	; 0x40
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	607a      	str	r2, [r7, #4]
 800895a:	461a      	mov	r2, r3
 800895c:	460b      	mov	r3, r1
 800895e:	72fb      	strb	r3, [r7, #11]
 8008960:	4613      	mov	r3, r2
 8008962:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008964:	2300      	movs	r3, #0
 8008966:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800896a:	2300      	movs	r3, #0
 800896c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8008970:	2300      	movs	r3, #0
 8008972:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8008976:	2300      	movs	r3, #0
 8008978:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800897c:	2300      	movs	r3, #0
 800897e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8008982:	2300      	movs	r3, #0
 8008984:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8008988:	2300      	movs	r3, #0
 800898a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8008994:	2300      	movs	r3, #0
 8008996:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800899a:	2300      	movs	r3, #0
 800899c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800899e:	2300      	movs	r3, #0
 80089a0:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 80089a2:	7afb      	ldrb	r3, [r7, #11]
 80089a4:	10db      	asrs	r3, r3, #3
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	f003 030f 	and.w	r3, r3, #15
 80089ac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 80089b0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d017      	beq.n	80089e8 <VL53L0X_get_pal_range_status+0x98>
 80089b8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089bc:	2b05      	cmp	r3, #5
 80089be:	d013      	beq.n	80089e8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 80089c0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089c4:	2b07      	cmp	r3, #7
 80089c6:	d00f      	beq.n	80089e8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 80089c8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089cc:	2b0c      	cmp	r3, #12
 80089ce:	d00b      	beq.n	80089e8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 80089d0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089d4:	2b0d      	cmp	r3, #13
 80089d6:	d007      	beq.n	80089e8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 80089d8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089dc:	2b0e      	cmp	r3, #14
 80089de:	d003      	beq.n	80089e8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 80089e0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089e4:	2b0f      	cmp	r3, #15
 80089e6:	d103      	bne.n	80089f0 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 80089e8:	2301      	movs	r3, #1
 80089ea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80089ee:	e002      	b.n	80089f6 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 80089f0:	2300      	movs	r3, #0
 80089f2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80089f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d109      	bne.n	8008a12 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80089fe:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8008a02:	461a      	mov	r2, r3
 8008a04:	2100      	movs	r1, #0
 8008a06:	68f8      	ldr	r0, [r7, #12]
 8008a08:	f7fc f9b2 	bl	8004d70 <VL53L0X_GetLimitCheckEnable>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8008a12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d03c      	beq.n	8008a94 <VL53L0X_get_pal_range_status+0x144>
 8008a1a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d138      	bne.n	8008a94 <VL53L0X_get_pal_range_status+0x144>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8008a22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a26:	461a      	mov	r2, r3
 8008a28:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f7ff fd62 	bl	80084f4 <VL53L0X_calc_sigma_estimate>
 8008a30:	4603      	mov	r3, r0
 8008a32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate);
		if (Status == VL53L0X_ERROR_NONE)
 8008a36:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10a      	bne.n	8008a54 <VL53L0X_get_pal_range_status+0x104>
			Status = VL53L0X_calc_dmax(
 8008a3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	f107 0210 	add.w	r2, r7, #16
 8008a46:	4619      	mov	r1, r3
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f7ff fca8 	bl	800839e <VL53L0X_calc_dmax>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				Dev,
				pRangingMeasurementData->AmbientRateRtnMegaCps,
				&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8008a54:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d103      	bne.n	8008a64 <VL53L0X_get_pal_range_status+0x114>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	b29a      	uxth	r2, r3
 8008a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a62:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8008a64:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d113      	bne.n	8008a94 <VL53L0X_get_pal_range_status+0x144>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8008a6c:	f107 0320 	add.w	r3, r7, #32
 8008a70:	461a      	mov	r2, r3
 8008a72:	2100      	movs	r1, #0
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	f7fc fa01 	bl	8004e7c <VL53L0X_GetLimitCheckValue>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8008a80:	6a3b      	ldr	r3, [r7, #32]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d006      	beq.n	8008a94 <VL53L0X_get_pal_range_status+0x144>
				(SigmaEstimate > SigmaLimitValue))
 8008a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a88:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d902      	bls.n	8008a94 <VL53L0X_get_pal_range_status+0x144>
					/* Limit Fail */
				SigmaLimitflag = 1;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008a94:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d109      	bne.n	8008ab0 <VL53L0X_get_pal_range_status+0x160>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008a9c:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	2102      	movs	r1, #2
 8008aa4:	68f8      	ldr	r0, [r7, #12]
 8008aa6:	f7fc f963 	bl	8004d70 <VL53L0X_GetLimitCheckEnable>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8008ab0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d044      	beq.n	8008b42 <VL53L0X_get_pal_range_status+0x1f2>
 8008ab8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d140      	bne.n	8008b42 <VL53L0X_get_pal_range_status+0x1f2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8008ac0:	f107 031c 	add.w	r3, r7, #28
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	2102      	movs	r1, #2
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	f7fc f9d7 	bl	8004e7c <VL53L0X_GetLimitCheckValue>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8008ad4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d107      	bne.n	8008aec <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008adc:	2201      	movs	r2, #1
 8008ade:	21ff      	movs	r1, #255	; 0xff
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f000 f9b5 	bl	8008e50 <VL53L0X_WrByte>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8008aec:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d109      	bne.n	8008b08 <VL53L0X_get_pal_range_status+0x1b8>
			Status = VL53L0X_RdWord(Dev,
 8008af4:	f107 0316 	add.w	r3, r7, #22
 8008af8:	461a      	mov	r2, r3
 8008afa:	21b6      	movs	r1, #182	; 0xb6
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f000 fa53 	bl	8008fa8 <VL53L0X_RdWord>
 8008b02:	4603      	mov	r3, r0
 8008b04:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8008b08:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d107      	bne.n	8008b20 <VL53L0X_get_pal_range_status+0x1d0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008b10:	2200      	movs	r2, #0
 8008b12:	21ff      	movs	r1, #255	; 0xff
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f000 f99b 	bl	8008e50 <VL53L0X_WrByte>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8008b20:	8afb      	ldrh	r3, [r7, #22]
 8008b22:	025b      	lsls	r3, r3, #9
 8008b24:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b2a:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

		if ((SignalRefClipValue > 0) &&
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d006      	beq.n	8008b42 <VL53L0X_get_pal_range_status+0x1f2>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8008b34:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8008b36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d902      	bls.n	8008b42 <VL53L0X_get_pal_range_status+0x1f2>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008b42:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d109      	bne.n	8008b5e <VL53L0X_get_pal_range_status+0x20e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008b4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008b4e:	461a      	mov	r2, r3
 8008b50:	2103      	movs	r1, #3
 8008b52:	68f8      	ldr	r0, [r7, #12]
 8008b54:	f7fc f90c 	bl	8004d70 <VL53L0X_GetLimitCheckEnable>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8008b5e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d023      	beq.n	8008bae <VL53L0X_get_pal_range_status+0x25e>
 8008b66:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d11f      	bne.n	8008bae <VL53L0X_get_pal_range_status+0x25e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8008b6e:	893b      	ldrh	r3, [r7, #8]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d102      	bne.n	8008b7a <VL53L0X_get_pal_range_status+0x22a>
			SignalRatePerSpad = 0;
 8008b74:	2300      	movs	r3, #0
 8008b76:	637b      	str	r3, [r7, #52]	; 0x34
 8008b78:	e005      	b.n	8008b86 <VL53L0X_get_pal_range_status+0x236>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	021a      	lsls	r2, r3, #8
 8008b7e:	893b      	ldrh	r3, [r7, #8]
 8008b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b84:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8008b86:	f107 0318 	add.w	r3, r7, #24
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	2103      	movs	r1, #3
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f7fc f974 	bl	8004e7c <VL53L0X_GetLimitCheckValue>
 8008b94:	4603      	mov	r3, r0
 8008b96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d006      	beq.n	8008bae <VL53L0X_get_pal_range_status+0x25e>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8008ba0:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8008ba2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d202      	bcs.n	8008bae <VL53L0X_get_pal_range_status+0x25e>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008bae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d14a      	bne.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		if (NoneFlag == 1) {
 8008bb6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d103      	bne.n	8008bc6 <VL53L0X_get_pal_range_status+0x276>
			*pPalRangeStatus = 255;	 /* NONE */
 8008bbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bc0:	22ff      	movs	r2, #255	; 0xff
 8008bc2:	701a      	strb	r2, [r3, #0]
 8008bc4:	e042      	b.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 1 ||
 8008bc6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d007      	beq.n	8008bde <VL53L0X_get_pal_range_status+0x28e>
 8008bce:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008bd2:	2b02      	cmp	r3, #2
 8008bd4:	d003      	beq.n	8008bde <VL53L0X_get_pal_range_status+0x28e>
					DeviceRangeStatusInternal == 2 ||
 8008bd6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008bda:	2b03      	cmp	r3, #3
 8008bdc:	d103      	bne.n	8008be6 <VL53L0X_get_pal_range_status+0x296>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8008bde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008be0:	2205      	movs	r2, #5
 8008be2:	701a      	strb	r2, [r3, #0]
 8008be4:	e032      	b.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 6 ||
 8008be6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008bea:	2b06      	cmp	r3, #6
 8008bec:	d003      	beq.n	8008bf6 <VL53L0X_get_pal_range_status+0x2a6>
 8008bee:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008bf2:	2b09      	cmp	r3, #9
 8008bf4:	d103      	bne.n	8008bfe <VL53L0X_get_pal_range_status+0x2ae>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8008bf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bf8:	2204      	movs	r2, #4
 8008bfa:	701a      	strb	r2, [r3, #0]
 8008bfc:	e026      	b.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 8 ||
 8008bfe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008c02:	2b08      	cmp	r3, #8
 8008c04:	d007      	beq.n	8008c16 <VL53L0X_get_pal_range_status+0x2c6>
 8008c06:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008c0a:	2b0a      	cmp	r3, #10
 8008c0c:	d003      	beq.n	8008c16 <VL53L0X_get_pal_range_status+0x2c6>
					DeviceRangeStatusInternal == 10 ||
 8008c0e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d103      	bne.n	8008c1e <VL53L0X_get_pal_range_status+0x2ce>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8008c16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c18:	2203      	movs	r2, #3
 8008c1a:	701a      	strb	r2, [r3, #0]
 8008c1c:	e016      	b.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 4 ||
 8008c1e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	d003      	beq.n	8008c2e <VL53L0X_get_pal_range_status+0x2de>
 8008c26:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d103      	bne.n	8008c36 <VL53L0X_get_pal_range_status+0x2e6>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8008c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c30:	2202      	movs	r2, #2
 8008c32:	701a      	strb	r2, [r3, #0]
 8008c34:	e00a      	b.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (SigmaLimitflag == 1) {
 8008c36:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d103      	bne.n	8008c46 <VL53L0X_get_pal_range_status+0x2f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8008c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c40:	2201      	movs	r2, #1
 8008c42:	701a      	strb	r2, [r3, #0]
 8008c44:	e002      	b.n	8008c4c <VL53L0X_get_pal_range_status+0x2fc>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8008c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c48:	2200      	movs	r2, #0
 8008c4a:	701a      	strb	r2, [r3, #0]
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008c4c:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8008c50:	461a      	mov	r2, r3
 8008c52:	2101      	movs	r1, #1
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f7fc f88b 	bl	8004d70 <VL53L0X_GetLimitCheckEnable>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8008c60:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d14f      	bne.n	8008d08 <VL53L0X_get_pal_range_status+0x3b8>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8008c68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d003      	beq.n	8008c78 <VL53L0X_get_pal_range_status+0x328>
 8008c70:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d103      	bne.n	8008c80 <VL53L0X_get_pal_range_status+0x330>
			Temp8 = 1;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c7e:	e002      	b.n	8008c86 <VL53L0X_get_pal_range_status+0x336>
		else
			Temp8 = 0;
 8008c80:	2300      	movs	r3, #0
 8008c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8008c8c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8008c90:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008c94:	2b04      	cmp	r3, #4
 8008c96:	d003      	beq.n	8008ca0 <VL53L0X_get_pal_range_status+0x350>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8008c98:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d103      	bne.n	8008ca8 <VL53L0X_get_pal_range_status+0x358>
			Temp8 = 1;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ca6:	e002      	b.n	8008cae <VL53L0X_get_pal_range_status+0x35e>
		else
			Temp8 = 0;
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8008cb4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8008cb8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d003      	beq.n	8008cc8 <VL53L0X_get_pal_range_status+0x378>
 8008cc0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d103      	bne.n	8008cd0 <VL53L0X_get_pal_range_status+0x380>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cce:	e002      	b.n	8008cd6 <VL53L0X_get_pal_range_status+0x386>
		else
			Temp8 = 0;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8008cdc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8008ce0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d003      	beq.n	8008cf0 <VL53L0X_get_pal_range_status+0x3a0>
 8008ce8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d103      	bne.n	8008cf8 <VL53L0X_get_pal_range_status+0x3a8>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cf6:	e002      	b.n	8008cfe <VL53L0X_get_pal_range_status+0x3ae>
		else
			Temp8 = 0;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8008d04:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008d08:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3740      	adds	r7, #64	; 0x40
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}

08008d14 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b088      	sub	sp, #32
 8008d18:	af02      	add	r7, sp, #8
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	330a      	adds	r3, #10
 8008d24:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 8008d32:	b299      	uxth	r1, r3
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	68ba      	ldr	r2, [r7, #8]
 8008d40:	f7f9 fa5a 	bl	80021f8 <HAL_I2C_Master_Transmit>
 8008d44:	4603      	mov	r3, r0
 8008d46:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008d48:	693b      	ldr	r3, [r7, #16]
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3718      	adds	r7, #24
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b088      	sub	sp, #32
 8008d56:	af02      	add	r7, sp, #8
 8008d58:	60f8      	str	r0, [r7, #12]
 8008d5a:	60b9      	str	r1, [r7, #8]
 8008d5c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	330a      	adds	r3, #10
 8008d62:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 8008d70:	f043 0301 	orr.w	r3, r3, #1
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	b299      	uxth	r1, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	4613      	mov	r3, r2
 8008d82:	68ba      	ldr	r2, [r7, #8]
 8008d84:	f7f9 fb36 	bl	80023f4 <HAL_I2C_Master_Receive>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008d8c:	693b      	ldr	r3, [r7, #16]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
	...

08008d98 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b086      	sub	sp, #24
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	607a      	str	r2, [r7, #4]
 8008da2:	603b      	str	r3, [r7, #0]
 8008da4:	460b      	mov	r3, r1
 8008da6:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008da8:	2300      	movs	r3, #0
 8008daa:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	2b3f      	cmp	r3, #63	; 0x3f
 8008db0:	d902      	bls.n	8008db8 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8008db2:	f06f 0303 	mvn.w	r3, #3
 8008db6:	e016      	b.n	8008de6 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 8008db8:	4a0d      	ldr	r2, [pc, #52]	; (8008df0 <VL53L0X_WriteMulti+0x58>)
 8008dba:	7afb      	ldrb	r3, [r7, #11]
 8008dbc:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	6879      	ldr	r1, [r7, #4]
 8008dc2:	480c      	ldr	r0, [pc, #48]	; (8008df4 <VL53L0X_WriteMulti+0x5c>)
 8008dc4:	f000 fbd8 	bl	8009578 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	461a      	mov	r2, r3
 8008dce:	4908      	ldr	r1, [pc, #32]	; (8008df0 <VL53L0X_WriteMulti+0x58>)
 8008dd0:	68f8      	ldr	r0, [r7, #12]
 8008dd2:	f7ff ff9f 	bl	8008d14 <_I2CWrite>
 8008dd6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d001      	beq.n	8008de2 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008dde:	23ec      	movs	r3, #236	; 0xec
 8008de0:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008de2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3718      	adds	r7, #24
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	200006f4 	.word	0x200006f4
 8008df4:	200006f5 	.word	0x200006f5

08008df8 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b086      	sub	sp, #24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	607a      	str	r2, [r7, #4]
 8008e02:	603b      	str	r3, [r7, #0]
 8008e04:	460b      	mov	r3, r1
 8008e06:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008e0c:	f107 030b 	add.w	r3, r7, #11
 8008e10:	2201      	movs	r2, #1
 8008e12:	4619      	mov	r1, r3
 8008e14:	68f8      	ldr	r0, [r7, #12]
 8008e16:	f7ff ff7d 	bl	8008d14 <_I2CWrite>
 8008e1a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d002      	beq.n	8008e28 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008e22:	23ec      	movs	r3, #236	; 0xec
 8008e24:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008e26:	e00c      	b.n	8008e42 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8008e28:	683a      	ldr	r2, [r7, #0]
 8008e2a:	6879      	ldr	r1, [r7, #4]
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f7ff ff90 	bl	8008d52 <_I2CRead>
 8008e32:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d002      	beq.n	8008e40 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008e3a:	23ec      	movs	r3, #236	; 0xec
 8008e3c:	75fb      	strb	r3, [r7, #23]
 8008e3e:	e000      	b.n	8008e42 <VL53L0X_ReadMulti+0x4a>
    }
done:
 8008e40:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8008e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3718      	adds	r7, #24
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
	...

08008e50 <VL53L0X_WrByte>:
    return Status;
}



VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	70fb      	strb	r3, [r7, #3]
 8008e5c:	4613      	mov	r3, r2
 8008e5e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e60:	2300      	movs	r3, #0
 8008e62:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8008e64:	4a0b      	ldr	r2, [pc, #44]	; (8008e94 <VL53L0X_WrByte+0x44>)
 8008e66:	78fb      	ldrb	r3, [r7, #3]
 8008e68:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 8008e6a:	4a0a      	ldr	r2, [pc, #40]	; (8008e94 <VL53L0X_WrByte+0x44>)
 8008e6c:	78bb      	ldrb	r3, [r7, #2]
 8008e6e:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008e70:	2202      	movs	r2, #2
 8008e72:	4908      	ldr	r1, [pc, #32]	; (8008e94 <VL53L0X_WrByte+0x44>)
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff ff4d 	bl	8008d14 <_I2CWrite>
 8008e7a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008e82:	23ec      	movs	r3, #236	; 0xec
 8008e84:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	200006f4 	.word	0x200006f4

08008e98 <VL53L0X_WrWord>:

    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	70fb      	strb	r3, [r7, #3]
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8008eac:	4a0e      	ldr	r2, [pc, #56]	; (8008ee8 <VL53L0X_WrWord+0x50>)
 8008eae:	78fb      	ldrb	r3, [r7, #3]
 8008eb0:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8008eb2:	883b      	ldrh	r3, [r7, #0]
 8008eb4:	0a1b      	lsrs	r3, r3, #8
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	b2da      	uxtb	r2, r3
 8008eba:	4b0b      	ldr	r3, [pc, #44]	; (8008ee8 <VL53L0X_WrWord+0x50>)
 8008ebc:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 8008ebe:	883b      	ldrh	r3, [r7, #0]
 8008ec0:	b2da      	uxtb	r2, r3
 8008ec2:	4b09      	ldr	r3, [pc, #36]	; (8008ee8 <VL53L0X_WrWord+0x50>)
 8008ec4:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8008ec6:	2203      	movs	r2, #3
 8008ec8:	4907      	ldr	r1, [pc, #28]	; (8008ee8 <VL53L0X_WrWord+0x50>)
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f7ff ff22 	bl	8008d14 <_I2CWrite>
 8008ed0:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d001      	beq.n	8008edc <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008ed8:	23ec      	movs	r3, #236	; 0xec
 8008eda:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008edc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3710      	adds	r7, #16
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}
 8008ee8:	200006f4 	.word	0x200006f4

08008eec <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	4608      	mov	r0, r1
 8008ef6:	4611      	mov	r1, r2
 8008ef8:	461a      	mov	r2, r3
 8008efa:	4603      	mov	r3, r0
 8008efc:	70fb      	strb	r3, [r7, #3]
 8008efe:	460b      	mov	r3, r1
 8008f00:	70bb      	strb	r3, [r7, #2]
 8008f02:	4613      	mov	r3, r2
 8008f04:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f06:	2300      	movs	r3, #0
 8008f08:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8008f0a:	f107 020e 	add.w	r2, r7, #14
 8008f0e:	78fb      	ldrb	r3, [r7, #3]
 8008f10:	4619      	mov	r1, r3
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f81e 	bl	8008f54 <VL53L0X_RdByte>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8008f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d110      	bne.n	8008f46 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8008f24:	7bba      	ldrb	r2, [r7, #14]
 8008f26:	78bb      	ldrb	r3, [r7, #2]
 8008f28:	4013      	ands	r3, r2
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	787b      	ldrb	r3, [r7, #1]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8008f34:	7bba      	ldrb	r2, [r7, #14]
 8008f36:	78fb      	ldrb	r3, [r7, #3]
 8008f38:	4619      	mov	r1, r3
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f7ff ff88 	bl	8008e50 <VL53L0X_WrByte>
 8008f40:	4603      	mov	r3, r0
 8008f42:	73fb      	strb	r3, [r7, #15]
 8008f44:	e000      	b.n	8008f48 <VL53L0X_UpdateByte+0x5c>
        goto done;
 8008f46:	bf00      	nop
done:
    return Status;
 8008f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3710      	adds	r7, #16
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b086      	sub	sp, #24
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	607a      	str	r2, [r7, #4]
 8008f60:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f62:	2300      	movs	r3, #0
 8008f64:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008f66:	f107 030b 	add.w	r3, r7, #11
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f7ff fed0 	bl	8008d14 <_I2CWrite>
 8008f74:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d002      	beq.n	8008f82 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008f7c:	23ec      	movs	r3, #236	; 0xec
 8008f7e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008f80:	e00c      	b.n	8008f9c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8008f82:	2201      	movs	r2, #1
 8008f84:	6879      	ldr	r1, [r7, #4]
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	f7ff fee3 	bl	8008d52 <_I2CRead>
 8008f8c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d002      	beq.n	8008f9a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008f94:	23ec      	movs	r3, #236	; 0xec
 8008f96:	75fb      	strb	r3, [r7, #23]
 8008f98:	e000      	b.n	8008f9c <VL53L0X_RdByte+0x48>
    }
done:
 8008f9a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8008f9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3718      	adds	r7, #24
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <VL53L0X_RdWord>:

    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b086      	sub	sp, #24
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	607a      	str	r2, [r7, #4]
 8008fb4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008fba:	f107 030b 	add.w	r3, r7, #11
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	68f8      	ldr	r0, [r7, #12]
 8008fc4:	f7ff fea6 	bl	8008d14 <_I2CWrite>
 8008fc8:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d002      	beq.n	8008fd6 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008fd0:	23ec      	movs	r3, #236	; 0xec
 8008fd2:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008fd4:	e017      	b.n	8009006 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	490e      	ldr	r1, [pc, #56]	; (8009014 <VL53L0X_RdWord+0x6c>)
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	f7ff feb9 	bl	8008d52 <_I2CRead>
 8008fe0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d002      	beq.n	8008fee <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008fe8:	23ec      	movs	r3, #236	; 0xec
 8008fea:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008fec:	e00b      	b.n	8009006 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8008fee:	4b09      	ldr	r3, [pc, #36]	; (8009014 <VL53L0X_RdWord+0x6c>)
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	021b      	lsls	r3, r3, #8
 8008ff6:	b29a      	uxth	r2, r3
 8008ff8:	4b06      	ldr	r3, [pc, #24]	; (8009014 <VL53L0X_RdWord+0x6c>)
 8008ffa:	785b      	ldrb	r3, [r3, #1]
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	4413      	add	r3, r2
 8009000:	b29a      	uxth	r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 8009006:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3718      	adds	r7, #24
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	200006f4 	.word	0x200006f4

08009018 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8009018:	b580      	push	{r7, lr}
 800901a:	b086      	sub	sp, #24
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	460b      	mov	r3, r1
 8009022:	607a      	str	r2, [r7, #4]
 8009024:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009026:	2300      	movs	r3, #0
 8009028:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800902a:	f107 030b 	add.w	r3, r7, #11
 800902e:	2201      	movs	r2, #1
 8009030:	4619      	mov	r1, r3
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f7ff fe6e 	bl	8008d14 <_I2CWrite>
 8009038:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d002      	beq.n	8009046 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009040:	23ec      	movs	r3, #236	; 0xec
 8009042:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009044:	e01b      	b.n	800907e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8009046:	2204      	movs	r2, #4
 8009048:	4910      	ldr	r1, [pc, #64]	; (800908c <VL53L0X_RdDWord+0x74>)
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f7ff fe81 	bl	8008d52 <_I2CRead>
 8009050:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d002      	beq.n	800905e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009058:	23ec      	movs	r3, #236	; 0xec
 800905a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800905c:	e00f      	b.n	800907e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800905e:	4b0b      	ldr	r3, [pc, #44]	; (800908c <VL53L0X_RdDWord+0x74>)
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	061a      	lsls	r2, r3, #24
 8009064:	4b09      	ldr	r3, [pc, #36]	; (800908c <VL53L0X_RdDWord+0x74>)
 8009066:	785b      	ldrb	r3, [r3, #1]
 8009068:	041b      	lsls	r3, r3, #16
 800906a:	441a      	add	r2, r3
 800906c:	4b07      	ldr	r3, [pc, #28]	; (800908c <VL53L0X_RdDWord+0x74>)
 800906e:	789b      	ldrb	r3, [r3, #2]
 8009070:	021b      	lsls	r3, r3, #8
 8009072:	4413      	add	r3, r2
 8009074:	4a05      	ldr	r2, [pc, #20]	; (800908c <VL53L0X_RdDWord+0x74>)
 8009076:	78d2      	ldrb	r2, [r2, #3]
 8009078:	441a      	add	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800907e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009082:	4618      	mov	r0, r3
 8009084:	3718      	adds	r7, #24
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	200006f4 	.word	0x200006f4

08009090 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009098:	2300      	movs	r3, #0
 800909a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800909c:	2002      	movs	r0, #2
 800909e:	f7f8 fcaf 	bl	8001a00 <HAL_Delay>
    return status;
 80090a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
	...

080090b0 <__errno>:
 80090b0:	4b01      	ldr	r3, [pc, #4]	; (80090b8 <__errno+0x8>)
 80090b2:	6818      	ldr	r0, [r3, #0]
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	200002cc 	.word	0x200002cc

080090bc <__sflush_r>:
 80090bc:	898a      	ldrh	r2, [r1, #12]
 80090be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c2:	4605      	mov	r5, r0
 80090c4:	0710      	lsls	r0, r2, #28
 80090c6:	460c      	mov	r4, r1
 80090c8:	d458      	bmi.n	800917c <__sflush_r+0xc0>
 80090ca:	684b      	ldr	r3, [r1, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	dc05      	bgt.n	80090dc <__sflush_r+0x20>
 80090d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	dc02      	bgt.n	80090dc <__sflush_r+0x20>
 80090d6:	2000      	movs	r0, #0
 80090d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090de:	2e00      	cmp	r6, #0
 80090e0:	d0f9      	beq.n	80090d6 <__sflush_r+0x1a>
 80090e2:	2300      	movs	r3, #0
 80090e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80090e8:	682f      	ldr	r7, [r5, #0]
 80090ea:	602b      	str	r3, [r5, #0]
 80090ec:	d032      	beq.n	8009154 <__sflush_r+0x98>
 80090ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80090f0:	89a3      	ldrh	r3, [r4, #12]
 80090f2:	075a      	lsls	r2, r3, #29
 80090f4:	d505      	bpl.n	8009102 <__sflush_r+0x46>
 80090f6:	6863      	ldr	r3, [r4, #4]
 80090f8:	1ac0      	subs	r0, r0, r3
 80090fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090fc:	b10b      	cbz	r3, 8009102 <__sflush_r+0x46>
 80090fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009100:	1ac0      	subs	r0, r0, r3
 8009102:	2300      	movs	r3, #0
 8009104:	4602      	mov	r2, r0
 8009106:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009108:	6a21      	ldr	r1, [r4, #32]
 800910a:	4628      	mov	r0, r5
 800910c:	47b0      	blx	r6
 800910e:	1c43      	adds	r3, r0, #1
 8009110:	89a3      	ldrh	r3, [r4, #12]
 8009112:	d106      	bne.n	8009122 <__sflush_r+0x66>
 8009114:	6829      	ldr	r1, [r5, #0]
 8009116:	291d      	cmp	r1, #29
 8009118:	d82c      	bhi.n	8009174 <__sflush_r+0xb8>
 800911a:	4a2a      	ldr	r2, [pc, #168]	; (80091c4 <__sflush_r+0x108>)
 800911c:	40ca      	lsrs	r2, r1
 800911e:	07d6      	lsls	r6, r2, #31
 8009120:	d528      	bpl.n	8009174 <__sflush_r+0xb8>
 8009122:	2200      	movs	r2, #0
 8009124:	6062      	str	r2, [r4, #4]
 8009126:	04d9      	lsls	r1, r3, #19
 8009128:	6922      	ldr	r2, [r4, #16]
 800912a:	6022      	str	r2, [r4, #0]
 800912c:	d504      	bpl.n	8009138 <__sflush_r+0x7c>
 800912e:	1c42      	adds	r2, r0, #1
 8009130:	d101      	bne.n	8009136 <__sflush_r+0x7a>
 8009132:	682b      	ldr	r3, [r5, #0]
 8009134:	b903      	cbnz	r3, 8009138 <__sflush_r+0x7c>
 8009136:	6560      	str	r0, [r4, #84]	; 0x54
 8009138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800913a:	602f      	str	r7, [r5, #0]
 800913c:	2900      	cmp	r1, #0
 800913e:	d0ca      	beq.n	80090d6 <__sflush_r+0x1a>
 8009140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009144:	4299      	cmp	r1, r3
 8009146:	d002      	beq.n	800914e <__sflush_r+0x92>
 8009148:	4628      	mov	r0, r5
 800914a:	f000 fa2b 	bl	80095a4 <_free_r>
 800914e:	2000      	movs	r0, #0
 8009150:	6360      	str	r0, [r4, #52]	; 0x34
 8009152:	e7c1      	b.n	80090d8 <__sflush_r+0x1c>
 8009154:	6a21      	ldr	r1, [r4, #32]
 8009156:	2301      	movs	r3, #1
 8009158:	4628      	mov	r0, r5
 800915a:	47b0      	blx	r6
 800915c:	1c41      	adds	r1, r0, #1
 800915e:	d1c7      	bne.n	80090f0 <__sflush_r+0x34>
 8009160:	682b      	ldr	r3, [r5, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d0c4      	beq.n	80090f0 <__sflush_r+0x34>
 8009166:	2b1d      	cmp	r3, #29
 8009168:	d001      	beq.n	800916e <__sflush_r+0xb2>
 800916a:	2b16      	cmp	r3, #22
 800916c:	d101      	bne.n	8009172 <__sflush_r+0xb6>
 800916e:	602f      	str	r7, [r5, #0]
 8009170:	e7b1      	b.n	80090d6 <__sflush_r+0x1a>
 8009172:	89a3      	ldrh	r3, [r4, #12]
 8009174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009178:	81a3      	strh	r3, [r4, #12]
 800917a:	e7ad      	b.n	80090d8 <__sflush_r+0x1c>
 800917c:	690f      	ldr	r7, [r1, #16]
 800917e:	2f00      	cmp	r7, #0
 8009180:	d0a9      	beq.n	80090d6 <__sflush_r+0x1a>
 8009182:	0793      	lsls	r3, r2, #30
 8009184:	680e      	ldr	r6, [r1, #0]
 8009186:	bf08      	it	eq
 8009188:	694b      	ldreq	r3, [r1, #20]
 800918a:	600f      	str	r7, [r1, #0]
 800918c:	bf18      	it	ne
 800918e:	2300      	movne	r3, #0
 8009190:	eba6 0807 	sub.w	r8, r6, r7
 8009194:	608b      	str	r3, [r1, #8]
 8009196:	f1b8 0f00 	cmp.w	r8, #0
 800919a:	dd9c      	ble.n	80090d6 <__sflush_r+0x1a>
 800919c:	6a21      	ldr	r1, [r4, #32]
 800919e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80091a0:	4643      	mov	r3, r8
 80091a2:	463a      	mov	r2, r7
 80091a4:	4628      	mov	r0, r5
 80091a6:	47b0      	blx	r6
 80091a8:	2800      	cmp	r0, #0
 80091aa:	dc06      	bgt.n	80091ba <__sflush_r+0xfe>
 80091ac:	89a3      	ldrh	r3, [r4, #12]
 80091ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091b2:	81a3      	strh	r3, [r4, #12]
 80091b4:	f04f 30ff 	mov.w	r0, #4294967295
 80091b8:	e78e      	b.n	80090d8 <__sflush_r+0x1c>
 80091ba:	4407      	add	r7, r0
 80091bc:	eba8 0800 	sub.w	r8, r8, r0
 80091c0:	e7e9      	b.n	8009196 <__sflush_r+0xda>
 80091c2:	bf00      	nop
 80091c4:	20400001 	.word	0x20400001

080091c8 <_fflush_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	690b      	ldr	r3, [r1, #16]
 80091cc:	4605      	mov	r5, r0
 80091ce:	460c      	mov	r4, r1
 80091d0:	b913      	cbnz	r3, 80091d8 <_fflush_r+0x10>
 80091d2:	2500      	movs	r5, #0
 80091d4:	4628      	mov	r0, r5
 80091d6:	bd38      	pop	{r3, r4, r5, pc}
 80091d8:	b118      	cbz	r0, 80091e2 <_fflush_r+0x1a>
 80091da:	6983      	ldr	r3, [r0, #24]
 80091dc:	b90b      	cbnz	r3, 80091e2 <_fflush_r+0x1a>
 80091de:	f000 f887 	bl	80092f0 <__sinit>
 80091e2:	4b14      	ldr	r3, [pc, #80]	; (8009234 <_fflush_r+0x6c>)
 80091e4:	429c      	cmp	r4, r3
 80091e6:	d11b      	bne.n	8009220 <_fflush_r+0x58>
 80091e8:	686c      	ldr	r4, [r5, #4]
 80091ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d0ef      	beq.n	80091d2 <_fflush_r+0xa>
 80091f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80091f4:	07d0      	lsls	r0, r2, #31
 80091f6:	d404      	bmi.n	8009202 <_fflush_r+0x3a>
 80091f8:	0599      	lsls	r1, r3, #22
 80091fa:	d402      	bmi.n	8009202 <_fflush_r+0x3a>
 80091fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091fe:	f000 f94c 	bl	800949a <__retarget_lock_acquire_recursive>
 8009202:	4628      	mov	r0, r5
 8009204:	4621      	mov	r1, r4
 8009206:	f7ff ff59 	bl	80090bc <__sflush_r>
 800920a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800920c:	07da      	lsls	r2, r3, #31
 800920e:	4605      	mov	r5, r0
 8009210:	d4e0      	bmi.n	80091d4 <_fflush_r+0xc>
 8009212:	89a3      	ldrh	r3, [r4, #12]
 8009214:	059b      	lsls	r3, r3, #22
 8009216:	d4dd      	bmi.n	80091d4 <_fflush_r+0xc>
 8009218:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800921a:	f000 f93f 	bl	800949c <__retarget_lock_release_recursive>
 800921e:	e7d9      	b.n	80091d4 <_fflush_r+0xc>
 8009220:	4b05      	ldr	r3, [pc, #20]	; (8009238 <_fflush_r+0x70>)
 8009222:	429c      	cmp	r4, r3
 8009224:	d101      	bne.n	800922a <_fflush_r+0x62>
 8009226:	68ac      	ldr	r4, [r5, #8]
 8009228:	e7df      	b.n	80091ea <_fflush_r+0x22>
 800922a:	4b04      	ldr	r3, [pc, #16]	; (800923c <_fflush_r+0x74>)
 800922c:	429c      	cmp	r4, r3
 800922e:	bf08      	it	eq
 8009230:	68ec      	ldreq	r4, [r5, #12]
 8009232:	e7da      	b.n	80091ea <_fflush_r+0x22>
 8009234:	0800bbf0 	.word	0x0800bbf0
 8009238:	0800bc10 	.word	0x0800bc10
 800923c:	0800bbd0 	.word	0x0800bbd0

08009240 <std>:
 8009240:	2300      	movs	r3, #0
 8009242:	b510      	push	{r4, lr}
 8009244:	4604      	mov	r4, r0
 8009246:	e9c0 3300 	strd	r3, r3, [r0]
 800924a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800924e:	6083      	str	r3, [r0, #8]
 8009250:	8181      	strh	r1, [r0, #12]
 8009252:	6643      	str	r3, [r0, #100]	; 0x64
 8009254:	81c2      	strh	r2, [r0, #14]
 8009256:	6183      	str	r3, [r0, #24]
 8009258:	4619      	mov	r1, r3
 800925a:	2208      	movs	r2, #8
 800925c:	305c      	adds	r0, #92	; 0x5c
 800925e:	f000 f999 	bl	8009594 <memset>
 8009262:	4b05      	ldr	r3, [pc, #20]	; (8009278 <std+0x38>)
 8009264:	6263      	str	r3, [r4, #36]	; 0x24
 8009266:	4b05      	ldr	r3, [pc, #20]	; (800927c <std+0x3c>)
 8009268:	62a3      	str	r3, [r4, #40]	; 0x28
 800926a:	4b05      	ldr	r3, [pc, #20]	; (8009280 <std+0x40>)
 800926c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800926e:	4b05      	ldr	r3, [pc, #20]	; (8009284 <std+0x44>)
 8009270:	6224      	str	r4, [r4, #32]
 8009272:	6323      	str	r3, [r4, #48]	; 0x30
 8009274:	bd10      	pop	{r4, pc}
 8009276:	bf00      	nop
 8009278:	0800a2d1 	.word	0x0800a2d1
 800927c:	0800a2f3 	.word	0x0800a2f3
 8009280:	0800a32b 	.word	0x0800a32b
 8009284:	0800a34f 	.word	0x0800a34f

08009288 <_cleanup_r>:
 8009288:	4901      	ldr	r1, [pc, #4]	; (8009290 <_cleanup_r+0x8>)
 800928a:	f000 b8c1 	b.w	8009410 <_fwalk_reent>
 800928e:	bf00      	nop
 8009290:	080091c9 	.word	0x080091c9

08009294 <__sfmoreglue>:
 8009294:	b570      	push	{r4, r5, r6, lr}
 8009296:	1e4a      	subs	r2, r1, #1
 8009298:	2568      	movs	r5, #104	; 0x68
 800929a:	4355      	muls	r5, r2
 800929c:	460e      	mov	r6, r1
 800929e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80092a2:	f000 f9cf 	bl	8009644 <_malloc_r>
 80092a6:	4604      	mov	r4, r0
 80092a8:	b140      	cbz	r0, 80092bc <__sfmoreglue+0x28>
 80092aa:	2100      	movs	r1, #0
 80092ac:	e9c0 1600 	strd	r1, r6, [r0]
 80092b0:	300c      	adds	r0, #12
 80092b2:	60a0      	str	r0, [r4, #8]
 80092b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80092b8:	f000 f96c 	bl	8009594 <memset>
 80092bc:	4620      	mov	r0, r4
 80092be:	bd70      	pop	{r4, r5, r6, pc}

080092c0 <__sfp_lock_acquire>:
 80092c0:	4801      	ldr	r0, [pc, #4]	; (80092c8 <__sfp_lock_acquire+0x8>)
 80092c2:	f000 b8ea 	b.w	800949a <__retarget_lock_acquire_recursive>
 80092c6:	bf00      	nop
 80092c8:	2000073c 	.word	0x2000073c

080092cc <__sfp_lock_release>:
 80092cc:	4801      	ldr	r0, [pc, #4]	; (80092d4 <__sfp_lock_release+0x8>)
 80092ce:	f000 b8e5 	b.w	800949c <__retarget_lock_release_recursive>
 80092d2:	bf00      	nop
 80092d4:	2000073c 	.word	0x2000073c

080092d8 <__sinit_lock_acquire>:
 80092d8:	4801      	ldr	r0, [pc, #4]	; (80092e0 <__sinit_lock_acquire+0x8>)
 80092da:	f000 b8de 	b.w	800949a <__retarget_lock_acquire_recursive>
 80092de:	bf00      	nop
 80092e0:	20000737 	.word	0x20000737

080092e4 <__sinit_lock_release>:
 80092e4:	4801      	ldr	r0, [pc, #4]	; (80092ec <__sinit_lock_release+0x8>)
 80092e6:	f000 b8d9 	b.w	800949c <__retarget_lock_release_recursive>
 80092ea:	bf00      	nop
 80092ec:	20000737 	.word	0x20000737

080092f0 <__sinit>:
 80092f0:	b510      	push	{r4, lr}
 80092f2:	4604      	mov	r4, r0
 80092f4:	f7ff fff0 	bl	80092d8 <__sinit_lock_acquire>
 80092f8:	69a3      	ldr	r3, [r4, #24]
 80092fa:	b11b      	cbz	r3, 8009304 <__sinit+0x14>
 80092fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009300:	f7ff bff0 	b.w	80092e4 <__sinit_lock_release>
 8009304:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009308:	6523      	str	r3, [r4, #80]	; 0x50
 800930a:	4b13      	ldr	r3, [pc, #76]	; (8009358 <__sinit+0x68>)
 800930c:	4a13      	ldr	r2, [pc, #76]	; (800935c <__sinit+0x6c>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	62a2      	str	r2, [r4, #40]	; 0x28
 8009312:	42a3      	cmp	r3, r4
 8009314:	bf04      	itt	eq
 8009316:	2301      	moveq	r3, #1
 8009318:	61a3      	streq	r3, [r4, #24]
 800931a:	4620      	mov	r0, r4
 800931c:	f000 f820 	bl	8009360 <__sfp>
 8009320:	6060      	str	r0, [r4, #4]
 8009322:	4620      	mov	r0, r4
 8009324:	f000 f81c 	bl	8009360 <__sfp>
 8009328:	60a0      	str	r0, [r4, #8]
 800932a:	4620      	mov	r0, r4
 800932c:	f000 f818 	bl	8009360 <__sfp>
 8009330:	2200      	movs	r2, #0
 8009332:	60e0      	str	r0, [r4, #12]
 8009334:	2104      	movs	r1, #4
 8009336:	6860      	ldr	r0, [r4, #4]
 8009338:	f7ff ff82 	bl	8009240 <std>
 800933c:	68a0      	ldr	r0, [r4, #8]
 800933e:	2201      	movs	r2, #1
 8009340:	2109      	movs	r1, #9
 8009342:	f7ff ff7d 	bl	8009240 <std>
 8009346:	68e0      	ldr	r0, [r4, #12]
 8009348:	2202      	movs	r2, #2
 800934a:	2112      	movs	r1, #18
 800934c:	f7ff ff78 	bl	8009240 <std>
 8009350:	2301      	movs	r3, #1
 8009352:	61a3      	str	r3, [r4, #24]
 8009354:	e7d2      	b.n	80092fc <__sinit+0xc>
 8009356:	bf00      	nop
 8009358:	0800bc30 	.word	0x0800bc30
 800935c:	08009289 	.word	0x08009289

08009360 <__sfp>:
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	4607      	mov	r7, r0
 8009364:	f7ff ffac 	bl	80092c0 <__sfp_lock_acquire>
 8009368:	4b1e      	ldr	r3, [pc, #120]	; (80093e4 <__sfp+0x84>)
 800936a:	681e      	ldr	r6, [r3, #0]
 800936c:	69b3      	ldr	r3, [r6, #24]
 800936e:	b913      	cbnz	r3, 8009376 <__sfp+0x16>
 8009370:	4630      	mov	r0, r6
 8009372:	f7ff ffbd 	bl	80092f0 <__sinit>
 8009376:	3648      	adds	r6, #72	; 0x48
 8009378:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800937c:	3b01      	subs	r3, #1
 800937e:	d503      	bpl.n	8009388 <__sfp+0x28>
 8009380:	6833      	ldr	r3, [r6, #0]
 8009382:	b30b      	cbz	r3, 80093c8 <__sfp+0x68>
 8009384:	6836      	ldr	r6, [r6, #0]
 8009386:	e7f7      	b.n	8009378 <__sfp+0x18>
 8009388:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800938c:	b9d5      	cbnz	r5, 80093c4 <__sfp+0x64>
 800938e:	4b16      	ldr	r3, [pc, #88]	; (80093e8 <__sfp+0x88>)
 8009390:	60e3      	str	r3, [r4, #12]
 8009392:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009396:	6665      	str	r5, [r4, #100]	; 0x64
 8009398:	f000 f87e 	bl	8009498 <__retarget_lock_init_recursive>
 800939c:	f7ff ff96 	bl	80092cc <__sfp_lock_release>
 80093a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80093a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80093a8:	6025      	str	r5, [r4, #0]
 80093aa:	61a5      	str	r5, [r4, #24]
 80093ac:	2208      	movs	r2, #8
 80093ae:	4629      	mov	r1, r5
 80093b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80093b4:	f000 f8ee 	bl	8009594 <memset>
 80093b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80093bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80093c0:	4620      	mov	r0, r4
 80093c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093c4:	3468      	adds	r4, #104	; 0x68
 80093c6:	e7d9      	b.n	800937c <__sfp+0x1c>
 80093c8:	2104      	movs	r1, #4
 80093ca:	4638      	mov	r0, r7
 80093cc:	f7ff ff62 	bl	8009294 <__sfmoreglue>
 80093d0:	4604      	mov	r4, r0
 80093d2:	6030      	str	r0, [r6, #0]
 80093d4:	2800      	cmp	r0, #0
 80093d6:	d1d5      	bne.n	8009384 <__sfp+0x24>
 80093d8:	f7ff ff78 	bl	80092cc <__sfp_lock_release>
 80093dc:	230c      	movs	r3, #12
 80093de:	603b      	str	r3, [r7, #0]
 80093e0:	e7ee      	b.n	80093c0 <__sfp+0x60>
 80093e2:	bf00      	nop
 80093e4:	0800bc30 	.word	0x0800bc30
 80093e8:	ffff0001 	.word	0xffff0001

080093ec <fiprintf>:
 80093ec:	b40e      	push	{r1, r2, r3}
 80093ee:	b503      	push	{r0, r1, lr}
 80093f0:	4601      	mov	r1, r0
 80093f2:	ab03      	add	r3, sp, #12
 80093f4:	4805      	ldr	r0, [pc, #20]	; (800940c <fiprintf+0x20>)
 80093f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093fa:	6800      	ldr	r0, [r0, #0]
 80093fc:	9301      	str	r3, [sp, #4]
 80093fe:	f000 f9a5 	bl	800974c <_vfiprintf_r>
 8009402:	b002      	add	sp, #8
 8009404:	f85d eb04 	ldr.w	lr, [sp], #4
 8009408:	b003      	add	sp, #12
 800940a:	4770      	bx	lr
 800940c:	200002cc 	.word	0x200002cc

08009410 <_fwalk_reent>:
 8009410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009414:	4606      	mov	r6, r0
 8009416:	4688      	mov	r8, r1
 8009418:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800941c:	2700      	movs	r7, #0
 800941e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009422:	f1b9 0901 	subs.w	r9, r9, #1
 8009426:	d505      	bpl.n	8009434 <_fwalk_reent+0x24>
 8009428:	6824      	ldr	r4, [r4, #0]
 800942a:	2c00      	cmp	r4, #0
 800942c:	d1f7      	bne.n	800941e <_fwalk_reent+0xe>
 800942e:	4638      	mov	r0, r7
 8009430:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009434:	89ab      	ldrh	r3, [r5, #12]
 8009436:	2b01      	cmp	r3, #1
 8009438:	d907      	bls.n	800944a <_fwalk_reent+0x3a>
 800943a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800943e:	3301      	adds	r3, #1
 8009440:	d003      	beq.n	800944a <_fwalk_reent+0x3a>
 8009442:	4629      	mov	r1, r5
 8009444:	4630      	mov	r0, r6
 8009446:	47c0      	blx	r8
 8009448:	4307      	orrs	r7, r0
 800944a:	3568      	adds	r5, #104	; 0x68
 800944c:	e7e9      	b.n	8009422 <_fwalk_reent+0x12>
	...

08009450 <__libc_init_array>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	4d0d      	ldr	r5, [pc, #52]	; (8009488 <__libc_init_array+0x38>)
 8009454:	4c0d      	ldr	r4, [pc, #52]	; (800948c <__libc_init_array+0x3c>)
 8009456:	1b64      	subs	r4, r4, r5
 8009458:	10a4      	asrs	r4, r4, #2
 800945a:	2600      	movs	r6, #0
 800945c:	42a6      	cmp	r6, r4
 800945e:	d109      	bne.n	8009474 <__libc_init_array+0x24>
 8009460:	4d0b      	ldr	r5, [pc, #44]	; (8009490 <__libc_init_array+0x40>)
 8009462:	4c0c      	ldr	r4, [pc, #48]	; (8009494 <__libc_init_array+0x44>)
 8009464:	f002 fb48 	bl	800baf8 <_init>
 8009468:	1b64      	subs	r4, r4, r5
 800946a:	10a4      	asrs	r4, r4, #2
 800946c:	2600      	movs	r6, #0
 800946e:	42a6      	cmp	r6, r4
 8009470:	d105      	bne.n	800947e <__libc_init_array+0x2e>
 8009472:	bd70      	pop	{r4, r5, r6, pc}
 8009474:	f855 3b04 	ldr.w	r3, [r5], #4
 8009478:	4798      	blx	r3
 800947a:	3601      	adds	r6, #1
 800947c:	e7ee      	b.n	800945c <__libc_init_array+0xc>
 800947e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009482:	4798      	blx	r3
 8009484:	3601      	adds	r6, #1
 8009486:	e7f2      	b.n	800946e <__libc_init_array+0x1e>
 8009488:	0800bfbc 	.word	0x0800bfbc
 800948c:	0800bfbc 	.word	0x0800bfbc
 8009490:	0800bfbc 	.word	0x0800bfbc
 8009494:	0800bfc0 	.word	0x0800bfc0

08009498 <__retarget_lock_init_recursive>:
 8009498:	4770      	bx	lr

0800949a <__retarget_lock_acquire_recursive>:
 800949a:	4770      	bx	lr

0800949c <__retarget_lock_release_recursive>:
 800949c:	4770      	bx	lr

0800949e <__swhatbuf_r>:
 800949e:	b570      	push	{r4, r5, r6, lr}
 80094a0:	460e      	mov	r6, r1
 80094a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094a6:	2900      	cmp	r1, #0
 80094a8:	b096      	sub	sp, #88	; 0x58
 80094aa:	4614      	mov	r4, r2
 80094ac:	461d      	mov	r5, r3
 80094ae:	da07      	bge.n	80094c0 <__swhatbuf_r+0x22>
 80094b0:	2300      	movs	r3, #0
 80094b2:	602b      	str	r3, [r5, #0]
 80094b4:	89b3      	ldrh	r3, [r6, #12]
 80094b6:	061a      	lsls	r2, r3, #24
 80094b8:	d410      	bmi.n	80094dc <__swhatbuf_r+0x3e>
 80094ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094be:	e00e      	b.n	80094de <__swhatbuf_r+0x40>
 80094c0:	466a      	mov	r2, sp
 80094c2:	f001 fead 	bl	800b220 <_fstat_r>
 80094c6:	2800      	cmp	r0, #0
 80094c8:	dbf2      	blt.n	80094b0 <__swhatbuf_r+0x12>
 80094ca:	9a01      	ldr	r2, [sp, #4]
 80094cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80094d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80094d4:	425a      	negs	r2, r3
 80094d6:	415a      	adcs	r2, r3
 80094d8:	602a      	str	r2, [r5, #0]
 80094da:	e7ee      	b.n	80094ba <__swhatbuf_r+0x1c>
 80094dc:	2340      	movs	r3, #64	; 0x40
 80094de:	2000      	movs	r0, #0
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	b016      	add	sp, #88	; 0x58
 80094e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080094e8 <__smakebuf_r>:
 80094e8:	898b      	ldrh	r3, [r1, #12]
 80094ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094ec:	079d      	lsls	r5, r3, #30
 80094ee:	4606      	mov	r6, r0
 80094f0:	460c      	mov	r4, r1
 80094f2:	d507      	bpl.n	8009504 <__smakebuf_r+0x1c>
 80094f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094f8:	6023      	str	r3, [r4, #0]
 80094fa:	6123      	str	r3, [r4, #16]
 80094fc:	2301      	movs	r3, #1
 80094fe:	6163      	str	r3, [r4, #20]
 8009500:	b002      	add	sp, #8
 8009502:	bd70      	pop	{r4, r5, r6, pc}
 8009504:	ab01      	add	r3, sp, #4
 8009506:	466a      	mov	r2, sp
 8009508:	f7ff ffc9 	bl	800949e <__swhatbuf_r>
 800950c:	9900      	ldr	r1, [sp, #0]
 800950e:	4605      	mov	r5, r0
 8009510:	4630      	mov	r0, r6
 8009512:	f000 f897 	bl	8009644 <_malloc_r>
 8009516:	b948      	cbnz	r0, 800952c <__smakebuf_r+0x44>
 8009518:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800951c:	059a      	lsls	r2, r3, #22
 800951e:	d4ef      	bmi.n	8009500 <__smakebuf_r+0x18>
 8009520:	f023 0303 	bic.w	r3, r3, #3
 8009524:	f043 0302 	orr.w	r3, r3, #2
 8009528:	81a3      	strh	r3, [r4, #12]
 800952a:	e7e3      	b.n	80094f4 <__smakebuf_r+0xc>
 800952c:	4b0d      	ldr	r3, [pc, #52]	; (8009564 <__smakebuf_r+0x7c>)
 800952e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009530:	89a3      	ldrh	r3, [r4, #12]
 8009532:	6020      	str	r0, [r4, #0]
 8009534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009538:	81a3      	strh	r3, [r4, #12]
 800953a:	9b00      	ldr	r3, [sp, #0]
 800953c:	6163      	str	r3, [r4, #20]
 800953e:	9b01      	ldr	r3, [sp, #4]
 8009540:	6120      	str	r0, [r4, #16]
 8009542:	b15b      	cbz	r3, 800955c <__smakebuf_r+0x74>
 8009544:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009548:	4630      	mov	r0, r6
 800954a:	f001 fe7b 	bl	800b244 <_isatty_r>
 800954e:	b128      	cbz	r0, 800955c <__smakebuf_r+0x74>
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	f023 0303 	bic.w	r3, r3, #3
 8009556:	f043 0301 	orr.w	r3, r3, #1
 800955a:	81a3      	strh	r3, [r4, #12]
 800955c:	89a0      	ldrh	r0, [r4, #12]
 800955e:	4305      	orrs	r5, r0
 8009560:	81a5      	strh	r5, [r4, #12]
 8009562:	e7cd      	b.n	8009500 <__smakebuf_r+0x18>
 8009564:	08009289 	.word	0x08009289

08009568 <malloc>:
 8009568:	4b02      	ldr	r3, [pc, #8]	; (8009574 <malloc+0xc>)
 800956a:	4601      	mov	r1, r0
 800956c:	6818      	ldr	r0, [r3, #0]
 800956e:	f000 b869 	b.w	8009644 <_malloc_r>
 8009572:	bf00      	nop
 8009574:	200002cc 	.word	0x200002cc

08009578 <memcpy>:
 8009578:	440a      	add	r2, r1
 800957a:	4291      	cmp	r1, r2
 800957c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009580:	d100      	bne.n	8009584 <memcpy+0xc>
 8009582:	4770      	bx	lr
 8009584:	b510      	push	{r4, lr}
 8009586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800958a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800958e:	4291      	cmp	r1, r2
 8009590:	d1f9      	bne.n	8009586 <memcpy+0xe>
 8009592:	bd10      	pop	{r4, pc}

08009594 <memset>:
 8009594:	4402      	add	r2, r0
 8009596:	4603      	mov	r3, r0
 8009598:	4293      	cmp	r3, r2
 800959a:	d100      	bne.n	800959e <memset+0xa>
 800959c:	4770      	bx	lr
 800959e:	f803 1b01 	strb.w	r1, [r3], #1
 80095a2:	e7f9      	b.n	8009598 <memset+0x4>

080095a4 <_free_r>:
 80095a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095a6:	2900      	cmp	r1, #0
 80095a8:	d048      	beq.n	800963c <_free_r+0x98>
 80095aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ae:	9001      	str	r0, [sp, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f1a1 0404 	sub.w	r4, r1, #4
 80095b6:	bfb8      	it	lt
 80095b8:	18e4      	addlt	r4, r4, r3
 80095ba:	f001 fe69 	bl	800b290 <__malloc_lock>
 80095be:	4a20      	ldr	r2, [pc, #128]	; (8009640 <_free_r+0x9c>)
 80095c0:	9801      	ldr	r0, [sp, #4]
 80095c2:	6813      	ldr	r3, [r2, #0]
 80095c4:	4615      	mov	r5, r2
 80095c6:	b933      	cbnz	r3, 80095d6 <_free_r+0x32>
 80095c8:	6063      	str	r3, [r4, #4]
 80095ca:	6014      	str	r4, [r2, #0]
 80095cc:	b003      	add	sp, #12
 80095ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095d2:	f001 be63 	b.w	800b29c <__malloc_unlock>
 80095d6:	42a3      	cmp	r3, r4
 80095d8:	d90b      	bls.n	80095f2 <_free_r+0x4e>
 80095da:	6821      	ldr	r1, [r4, #0]
 80095dc:	1862      	adds	r2, r4, r1
 80095de:	4293      	cmp	r3, r2
 80095e0:	bf04      	itt	eq
 80095e2:	681a      	ldreq	r2, [r3, #0]
 80095e4:	685b      	ldreq	r3, [r3, #4]
 80095e6:	6063      	str	r3, [r4, #4]
 80095e8:	bf04      	itt	eq
 80095ea:	1852      	addeq	r2, r2, r1
 80095ec:	6022      	streq	r2, [r4, #0]
 80095ee:	602c      	str	r4, [r5, #0]
 80095f0:	e7ec      	b.n	80095cc <_free_r+0x28>
 80095f2:	461a      	mov	r2, r3
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	b10b      	cbz	r3, 80095fc <_free_r+0x58>
 80095f8:	42a3      	cmp	r3, r4
 80095fa:	d9fa      	bls.n	80095f2 <_free_r+0x4e>
 80095fc:	6811      	ldr	r1, [r2, #0]
 80095fe:	1855      	adds	r5, r2, r1
 8009600:	42a5      	cmp	r5, r4
 8009602:	d10b      	bne.n	800961c <_free_r+0x78>
 8009604:	6824      	ldr	r4, [r4, #0]
 8009606:	4421      	add	r1, r4
 8009608:	1854      	adds	r4, r2, r1
 800960a:	42a3      	cmp	r3, r4
 800960c:	6011      	str	r1, [r2, #0]
 800960e:	d1dd      	bne.n	80095cc <_free_r+0x28>
 8009610:	681c      	ldr	r4, [r3, #0]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	6053      	str	r3, [r2, #4]
 8009616:	4421      	add	r1, r4
 8009618:	6011      	str	r1, [r2, #0]
 800961a:	e7d7      	b.n	80095cc <_free_r+0x28>
 800961c:	d902      	bls.n	8009624 <_free_r+0x80>
 800961e:	230c      	movs	r3, #12
 8009620:	6003      	str	r3, [r0, #0]
 8009622:	e7d3      	b.n	80095cc <_free_r+0x28>
 8009624:	6825      	ldr	r5, [r4, #0]
 8009626:	1961      	adds	r1, r4, r5
 8009628:	428b      	cmp	r3, r1
 800962a:	bf04      	itt	eq
 800962c:	6819      	ldreq	r1, [r3, #0]
 800962e:	685b      	ldreq	r3, [r3, #4]
 8009630:	6063      	str	r3, [r4, #4]
 8009632:	bf04      	itt	eq
 8009634:	1949      	addeq	r1, r1, r5
 8009636:	6021      	streq	r1, [r4, #0]
 8009638:	6054      	str	r4, [r2, #4]
 800963a:	e7c7      	b.n	80095cc <_free_r+0x28>
 800963c:	b003      	add	sp, #12
 800963e:	bd30      	pop	{r4, r5, pc}
 8009640:	200004c0 	.word	0x200004c0

08009644 <_malloc_r>:
 8009644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009646:	1ccd      	adds	r5, r1, #3
 8009648:	f025 0503 	bic.w	r5, r5, #3
 800964c:	3508      	adds	r5, #8
 800964e:	2d0c      	cmp	r5, #12
 8009650:	bf38      	it	cc
 8009652:	250c      	movcc	r5, #12
 8009654:	2d00      	cmp	r5, #0
 8009656:	4606      	mov	r6, r0
 8009658:	db01      	blt.n	800965e <_malloc_r+0x1a>
 800965a:	42a9      	cmp	r1, r5
 800965c:	d903      	bls.n	8009666 <_malloc_r+0x22>
 800965e:	230c      	movs	r3, #12
 8009660:	6033      	str	r3, [r6, #0]
 8009662:	2000      	movs	r0, #0
 8009664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009666:	f001 fe13 	bl	800b290 <__malloc_lock>
 800966a:	4921      	ldr	r1, [pc, #132]	; (80096f0 <_malloc_r+0xac>)
 800966c:	680a      	ldr	r2, [r1, #0]
 800966e:	4614      	mov	r4, r2
 8009670:	b99c      	cbnz	r4, 800969a <_malloc_r+0x56>
 8009672:	4f20      	ldr	r7, [pc, #128]	; (80096f4 <_malloc_r+0xb0>)
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	b923      	cbnz	r3, 8009682 <_malloc_r+0x3e>
 8009678:	4621      	mov	r1, r4
 800967a:	4630      	mov	r0, r6
 800967c:	f000 fe18 	bl	800a2b0 <_sbrk_r>
 8009680:	6038      	str	r0, [r7, #0]
 8009682:	4629      	mov	r1, r5
 8009684:	4630      	mov	r0, r6
 8009686:	f000 fe13 	bl	800a2b0 <_sbrk_r>
 800968a:	1c43      	adds	r3, r0, #1
 800968c:	d123      	bne.n	80096d6 <_malloc_r+0x92>
 800968e:	230c      	movs	r3, #12
 8009690:	6033      	str	r3, [r6, #0]
 8009692:	4630      	mov	r0, r6
 8009694:	f001 fe02 	bl	800b29c <__malloc_unlock>
 8009698:	e7e3      	b.n	8009662 <_malloc_r+0x1e>
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	1b5b      	subs	r3, r3, r5
 800969e:	d417      	bmi.n	80096d0 <_malloc_r+0x8c>
 80096a0:	2b0b      	cmp	r3, #11
 80096a2:	d903      	bls.n	80096ac <_malloc_r+0x68>
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	441c      	add	r4, r3
 80096a8:	6025      	str	r5, [r4, #0]
 80096aa:	e004      	b.n	80096b6 <_malloc_r+0x72>
 80096ac:	6863      	ldr	r3, [r4, #4]
 80096ae:	42a2      	cmp	r2, r4
 80096b0:	bf0c      	ite	eq
 80096b2:	600b      	streq	r3, [r1, #0]
 80096b4:	6053      	strne	r3, [r2, #4]
 80096b6:	4630      	mov	r0, r6
 80096b8:	f001 fdf0 	bl	800b29c <__malloc_unlock>
 80096bc:	f104 000b 	add.w	r0, r4, #11
 80096c0:	1d23      	adds	r3, r4, #4
 80096c2:	f020 0007 	bic.w	r0, r0, #7
 80096c6:	1ac2      	subs	r2, r0, r3
 80096c8:	d0cc      	beq.n	8009664 <_malloc_r+0x20>
 80096ca:	1a1b      	subs	r3, r3, r0
 80096cc:	50a3      	str	r3, [r4, r2]
 80096ce:	e7c9      	b.n	8009664 <_malloc_r+0x20>
 80096d0:	4622      	mov	r2, r4
 80096d2:	6864      	ldr	r4, [r4, #4]
 80096d4:	e7cc      	b.n	8009670 <_malloc_r+0x2c>
 80096d6:	1cc4      	adds	r4, r0, #3
 80096d8:	f024 0403 	bic.w	r4, r4, #3
 80096dc:	42a0      	cmp	r0, r4
 80096de:	d0e3      	beq.n	80096a8 <_malloc_r+0x64>
 80096e0:	1a21      	subs	r1, r4, r0
 80096e2:	4630      	mov	r0, r6
 80096e4:	f000 fde4 	bl	800a2b0 <_sbrk_r>
 80096e8:	3001      	adds	r0, #1
 80096ea:	d1dd      	bne.n	80096a8 <_malloc_r+0x64>
 80096ec:	e7cf      	b.n	800968e <_malloc_r+0x4a>
 80096ee:	bf00      	nop
 80096f0:	200004c0 	.word	0x200004c0
 80096f4:	200004c4 	.word	0x200004c4

080096f8 <__sfputc_r>:
 80096f8:	6893      	ldr	r3, [r2, #8]
 80096fa:	3b01      	subs	r3, #1
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	b410      	push	{r4}
 8009700:	6093      	str	r3, [r2, #8]
 8009702:	da08      	bge.n	8009716 <__sfputc_r+0x1e>
 8009704:	6994      	ldr	r4, [r2, #24]
 8009706:	42a3      	cmp	r3, r4
 8009708:	db01      	blt.n	800970e <__sfputc_r+0x16>
 800970a:	290a      	cmp	r1, #10
 800970c:	d103      	bne.n	8009716 <__sfputc_r+0x1e>
 800970e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009712:	f000 be29 	b.w	800a368 <__swbuf_r>
 8009716:	6813      	ldr	r3, [r2, #0]
 8009718:	1c58      	adds	r0, r3, #1
 800971a:	6010      	str	r0, [r2, #0]
 800971c:	7019      	strb	r1, [r3, #0]
 800971e:	4608      	mov	r0, r1
 8009720:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009724:	4770      	bx	lr

08009726 <__sfputs_r>:
 8009726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009728:	4606      	mov	r6, r0
 800972a:	460f      	mov	r7, r1
 800972c:	4614      	mov	r4, r2
 800972e:	18d5      	adds	r5, r2, r3
 8009730:	42ac      	cmp	r4, r5
 8009732:	d101      	bne.n	8009738 <__sfputs_r+0x12>
 8009734:	2000      	movs	r0, #0
 8009736:	e007      	b.n	8009748 <__sfputs_r+0x22>
 8009738:	f814 1b01 	ldrb.w	r1, [r4], #1
 800973c:	463a      	mov	r2, r7
 800973e:	4630      	mov	r0, r6
 8009740:	f7ff ffda 	bl	80096f8 <__sfputc_r>
 8009744:	1c43      	adds	r3, r0, #1
 8009746:	d1f3      	bne.n	8009730 <__sfputs_r+0xa>
 8009748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800974c <_vfiprintf_r>:
 800974c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009750:	460d      	mov	r5, r1
 8009752:	b09d      	sub	sp, #116	; 0x74
 8009754:	4614      	mov	r4, r2
 8009756:	4698      	mov	r8, r3
 8009758:	4606      	mov	r6, r0
 800975a:	b118      	cbz	r0, 8009764 <_vfiprintf_r+0x18>
 800975c:	6983      	ldr	r3, [r0, #24]
 800975e:	b90b      	cbnz	r3, 8009764 <_vfiprintf_r+0x18>
 8009760:	f7ff fdc6 	bl	80092f0 <__sinit>
 8009764:	4b89      	ldr	r3, [pc, #548]	; (800998c <_vfiprintf_r+0x240>)
 8009766:	429d      	cmp	r5, r3
 8009768:	d11b      	bne.n	80097a2 <_vfiprintf_r+0x56>
 800976a:	6875      	ldr	r5, [r6, #4]
 800976c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800976e:	07d9      	lsls	r1, r3, #31
 8009770:	d405      	bmi.n	800977e <_vfiprintf_r+0x32>
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	059a      	lsls	r2, r3, #22
 8009776:	d402      	bmi.n	800977e <_vfiprintf_r+0x32>
 8009778:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800977a:	f7ff fe8e 	bl	800949a <__retarget_lock_acquire_recursive>
 800977e:	89ab      	ldrh	r3, [r5, #12]
 8009780:	071b      	lsls	r3, r3, #28
 8009782:	d501      	bpl.n	8009788 <_vfiprintf_r+0x3c>
 8009784:	692b      	ldr	r3, [r5, #16]
 8009786:	b9eb      	cbnz	r3, 80097c4 <_vfiprintf_r+0x78>
 8009788:	4629      	mov	r1, r5
 800978a:	4630      	mov	r0, r6
 800978c:	f000 fe50 	bl	800a430 <__swsetup_r>
 8009790:	b1c0      	cbz	r0, 80097c4 <_vfiprintf_r+0x78>
 8009792:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009794:	07dc      	lsls	r4, r3, #31
 8009796:	d50e      	bpl.n	80097b6 <_vfiprintf_r+0x6a>
 8009798:	f04f 30ff 	mov.w	r0, #4294967295
 800979c:	b01d      	add	sp, #116	; 0x74
 800979e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a2:	4b7b      	ldr	r3, [pc, #492]	; (8009990 <_vfiprintf_r+0x244>)
 80097a4:	429d      	cmp	r5, r3
 80097a6:	d101      	bne.n	80097ac <_vfiprintf_r+0x60>
 80097a8:	68b5      	ldr	r5, [r6, #8]
 80097aa:	e7df      	b.n	800976c <_vfiprintf_r+0x20>
 80097ac:	4b79      	ldr	r3, [pc, #484]	; (8009994 <_vfiprintf_r+0x248>)
 80097ae:	429d      	cmp	r5, r3
 80097b0:	bf08      	it	eq
 80097b2:	68f5      	ldreq	r5, [r6, #12]
 80097b4:	e7da      	b.n	800976c <_vfiprintf_r+0x20>
 80097b6:	89ab      	ldrh	r3, [r5, #12]
 80097b8:	0598      	lsls	r0, r3, #22
 80097ba:	d4ed      	bmi.n	8009798 <_vfiprintf_r+0x4c>
 80097bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097be:	f7ff fe6d 	bl	800949c <__retarget_lock_release_recursive>
 80097c2:	e7e9      	b.n	8009798 <_vfiprintf_r+0x4c>
 80097c4:	2300      	movs	r3, #0
 80097c6:	9309      	str	r3, [sp, #36]	; 0x24
 80097c8:	2320      	movs	r3, #32
 80097ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80097d2:	2330      	movs	r3, #48	; 0x30
 80097d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009998 <_vfiprintf_r+0x24c>
 80097d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097dc:	f04f 0901 	mov.w	r9, #1
 80097e0:	4623      	mov	r3, r4
 80097e2:	469a      	mov	sl, r3
 80097e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097e8:	b10a      	cbz	r2, 80097ee <_vfiprintf_r+0xa2>
 80097ea:	2a25      	cmp	r2, #37	; 0x25
 80097ec:	d1f9      	bne.n	80097e2 <_vfiprintf_r+0x96>
 80097ee:	ebba 0b04 	subs.w	fp, sl, r4
 80097f2:	d00b      	beq.n	800980c <_vfiprintf_r+0xc0>
 80097f4:	465b      	mov	r3, fp
 80097f6:	4622      	mov	r2, r4
 80097f8:	4629      	mov	r1, r5
 80097fa:	4630      	mov	r0, r6
 80097fc:	f7ff ff93 	bl	8009726 <__sfputs_r>
 8009800:	3001      	adds	r0, #1
 8009802:	f000 80aa 	beq.w	800995a <_vfiprintf_r+0x20e>
 8009806:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009808:	445a      	add	r2, fp
 800980a:	9209      	str	r2, [sp, #36]	; 0x24
 800980c:	f89a 3000 	ldrb.w	r3, [sl]
 8009810:	2b00      	cmp	r3, #0
 8009812:	f000 80a2 	beq.w	800995a <_vfiprintf_r+0x20e>
 8009816:	2300      	movs	r3, #0
 8009818:	f04f 32ff 	mov.w	r2, #4294967295
 800981c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009820:	f10a 0a01 	add.w	sl, sl, #1
 8009824:	9304      	str	r3, [sp, #16]
 8009826:	9307      	str	r3, [sp, #28]
 8009828:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800982c:	931a      	str	r3, [sp, #104]	; 0x68
 800982e:	4654      	mov	r4, sl
 8009830:	2205      	movs	r2, #5
 8009832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009836:	4858      	ldr	r0, [pc, #352]	; (8009998 <_vfiprintf_r+0x24c>)
 8009838:	f7f6 fcf2 	bl	8000220 <memchr>
 800983c:	9a04      	ldr	r2, [sp, #16]
 800983e:	b9d8      	cbnz	r0, 8009878 <_vfiprintf_r+0x12c>
 8009840:	06d1      	lsls	r1, r2, #27
 8009842:	bf44      	itt	mi
 8009844:	2320      	movmi	r3, #32
 8009846:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800984a:	0713      	lsls	r3, r2, #28
 800984c:	bf44      	itt	mi
 800984e:	232b      	movmi	r3, #43	; 0x2b
 8009850:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009854:	f89a 3000 	ldrb.w	r3, [sl]
 8009858:	2b2a      	cmp	r3, #42	; 0x2a
 800985a:	d015      	beq.n	8009888 <_vfiprintf_r+0x13c>
 800985c:	9a07      	ldr	r2, [sp, #28]
 800985e:	4654      	mov	r4, sl
 8009860:	2000      	movs	r0, #0
 8009862:	f04f 0c0a 	mov.w	ip, #10
 8009866:	4621      	mov	r1, r4
 8009868:	f811 3b01 	ldrb.w	r3, [r1], #1
 800986c:	3b30      	subs	r3, #48	; 0x30
 800986e:	2b09      	cmp	r3, #9
 8009870:	d94e      	bls.n	8009910 <_vfiprintf_r+0x1c4>
 8009872:	b1b0      	cbz	r0, 80098a2 <_vfiprintf_r+0x156>
 8009874:	9207      	str	r2, [sp, #28]
 8009876:	e014      	b.n	80098a2 <_vfiprintf_r+0x156>
 8009878:	eba0 0308 	sub.w	r3, r0, r8
 800987c:	fa09 f303 	lsl.w	r3, r9, r3
 8009880:	4313      	orrs	r3, r2
 8009882:	9304      	str	r3, [sp, #16]
 8009884:	46a2      	mov	sl, r4
 8009886:	e7d2      	b.n	800982e <_vfiprintf_r+0xe2>
 8009888:	9b03      	ldr	r3, [sp, #12]
 800988a:	1d19      	adds	r1, r3, #4
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	9103      	str	r1, [sp, #12]
 8009890:	2b00      	cmp	r3, #0
 8009892:	bfbb      	ittet	lt
 8009894:	425b      	neglt	r3, r3
 8009896:	f042 0202 	orrlt.w	r2, r2, #2
 800989a:	9307      	strge	r3, [sp, #28]
 800989c:	9307      	strlt	r3, [sp, #28]
 800989e:	bfb8      	it	lt
 80098a0:	9204      	strlt	r2, [sp, #16]
 80098a2:	7823      	ldrb	r3, [r4, #0]
 80098a4:	2b2e      	cmp	r3, #46	; 0x2e
 80098a6:	d10c      	bne.n	80098c2 <_vfiprintf_r+0x176>
 80098a8:	7863      	ldrb	r3, [r4, #1]
 80098aa:	2b2a      	cmp	r3, #42	; 0x2a
 80098ac:	d135      	bne.n	800991a <_vfiprintf_r+0x1ce>
 80098ae:	9b03      	ldr	r3, [sp, #12]
 80098b0:	1d1a      	adds	r2, r3, #4
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	9203      	str	r2, [sp, #12]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	bfb8      	it	lt
 80098ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80098be:	3402      	adds	r4, #2
 80098c0:	9305      	str	r3, [sp, #20]
 80098c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80099a8 <_vfiprintf_r+0x25c>
 80098c6:	7821      	ldrb	r1, [r4, #0]
 80098c8:	2203      	movs	r2, #3
 80098ca:	4650      	mov	r0, sl
 80098cc:	f7f6 fca8 	bl	8000220 <memchr>
 80098d0:	b140      	cbz	r0, 80098e4 <_vfiprintf_r+0x198>
 80098d2:	2340      	movs	r3, #64	; 0x40
 80098d4:	eba0 000a 	sub.w	r0, r0, sl
 80098d8:	fa03 f000 	lsl.w	r0, r3, r0
 80098dc:	9b04      	ldr	r3, [sp, #16]
 80098de:	4303      	orrs	r3, r0
 80098e0:	3401      	adds	r4, #1
 80098e2:	9304      	str	r3, [sp, #16]
 80098e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098e8:	482c      	ldr	r0, [pc, #176]	; (800999c <_vfiprintf_r+0x250>)
 80098ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098ee:	2206      	movs	r2, #6
 80098f0:	f7f6 fc96 	bl	8000220 <memchr>
 80098f4:	2800      	cmp	r0, #0
 80098f6:	d03f      	beq.n	8009978 <_vfiprintf_r+0x22c>
 80098f8:	4b29      	ldr	r3, [pc, #164]	; (80099a0 <_vfiprintf_r+0x254>)
 80098fa:	bb1b      	cbnz	r3, 8009944 <_vfiprintf_r+0x1f8>
 80098fc:	9b03      	ldr	r3, [sp, #12]
 80098fe:	3307      	adds	r3, #7
 8009900:	f023 0307 	bic.w	r3, r3, #7
 8009904:	3308      	adds	r3, #8
 8009906:	9303      	str	r3, [sp, #12]
 8009908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800990a:	443b      	add	r3, r7
 800990c:	9309      	str	r3, [sp, #36]	; 0x24
 800990e:	e767      	b.n	80097e0 <_vfiprintf_r+0x94>
 8009910:	fb0c 3202 	mla	r2, ip, r2, r3
 8009914:	460c      	mov	r4, r1
 8009916:	2001      	movs	r0, #1
 8009918:	e7a5      	b.n	8009866 <_vfiprintf_r+0x11a>
 800991a:	2300      	movs	r3, #0
 800991c:	3401      	adds	r4, #1
 800991e:	9305      	str	r3, [sp, #20]
 8009920:	4619      	mov	r1, r3
 8009922:	f04f 0c0a 	mov.w	ip, #10
 8009926:	4620      	mov	r0, r4
 8009928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800992c:	3a30      	subs	r2, #48	; 0x30
 800992e:	2a09      	cmp	r2, #9
 8009930:	d903      	bls.n	800993a <_vfiprintf_r+0x1ee>
 8009932:	2b00      	cmp	r3, #0
 8009934:	d0c5      	beq.n	80098c2 <_vfiprintf_r+0x176>
 8009936:	9105      	str	r1, [sp, #20]
 8009938:	e7c3      	b.n	80098c2 <_vfiprintf_r+0x176>
 800993a:	fb0c 2101 	mla	r1, ip, r1, r2
 800993e:	4604      	mov	r4, r0
 8009940:	2301      	movs	r3, #1
 8009942:	e7f0      	b.n	8009926 <_vfiprintf_r+0x1da>
 8009944:	ab03      	add	r3, sp, #12
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	462a      	mov	r2, r5
 800994a:	4b16      	ldr	r3, [pc, #88]	; (80099a4 <_vfiprintf_r+0x258>)
 800994c:	a904      	add	r1, sp, #16
 800994e:	4630      	mov	r0, r6
 8009950:	f000 f8cc 	bl	8009aec <_printf_float>
 8009954:	4607      	mov	r7, r0
 8009956:	1c78      	adds	r0, r7, #1
 8009958:	d1d6      	bne.n	8009908 <_vfiprintf_r+0x1bc>
 800995a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800995c:	07d9      	lsls	r1, r3, #31
 800995e:	d405      	bmi.n	800996c <_vfiprintf_r+0x220>
 8009960:	89ab      	ldrh	r3, [r5, #12]
 8009962:	059a      	lsls	r2, r3, #22
 8009964:	d402      	bmi.n	800996c <_vfiprintf_r+0x220>
 8009966:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009968:	f7ff fd98 	bl	800949c <__retarget_lock_release_recursive>
 800996c:	89ab      	ldrh	r3, [r5, #12]
 800996e:	065b      	lsls	r3, r3, #25
 8009970:	f53f af12 	bmi.w	8009798 <_vfiprintf_r+0x4c>
 8009974:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009976:	e711      	b.n	800979c <_vfiprintf_r+0x50>
 8009978:	ab03      	add	r3, sp, #12
 800997a:	9300      	str	r3, [sp, #0]
 800997c:	462a      	mov	r2, r5
 800997e:	4b09      	ldr	r3, [pc, #36]	; (80099a4 <_vfiprintf_r+0x258>)
 8009980:	a904      	add	r1, sp, #16
 8009982:	4630      	mov	r0, r6
 8009984:	f000 fb56 	bl	800a034 <_printf_i>
 8009988:	e7e4      	b.n	8009954 <_vfiprintf_r+0x208>
 800998a:	bf00      	nop
 800998c:	0800bbf0 	.word	0x0800bbf0
 8009990:	0800bc10 	.word	0x0800bc10
 8009994:	0800bbd0 	.word	0x0800bbd0
 8009998:	0800bc34 	.word	0x0800bc34
 800999c:	0800bc3e 	.word	0x0800bc3e
 80099a0:	08009aed 	.word	0x08009aed
 80099a4:	08009727 	.word	0x08009727
 80099a8:	0800bc3a 	.word	0x0800bc3a

080099ac <__cvt>:
 80099ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099b0:	ec55 4b10 	vmov	r4, r5, d0
 80099b4:	2d00      	cmp	r5, #0
 80099b6:	460e      	mov	r6, r1
 80099b8:	4619      	mov	r1, r3
 80099ba:	462b      	mov	r3, r5
 80099bc:	bfbb      	ittet	lt
 80099be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80099c2:	461d      	movlt	r5, r3
 80099c4:	2300      	movge	r3, #0
 80099c6:	232d      	movlt	r3, #45	; 0x2d
 80099c8:	700b      	strb	r3, [r1, #0]
 80099ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80099cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80099d0:	4691      	mov	r9, r2
 80099d2:	f023 0820 	bic.w	r8, r3, #32
 80099d6:	bfbc      	itt	lt
 80099d8:	4622      	movlt	r2, r4
 80099da:	4614      	movlt	r4, r2
 80099dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80099e0:	d005      	beq.n	80099ee <__cvt+0x42>
 80099e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80099e6:	d100      	bne.n	80099ea <__cvt+0x3e>
 80099e8:	3601      	adds	r6, #1
 80099ea:	2102      	movs	r1, #2
 80099ec:	e000      	b.n	80099f0 <__cvt+0x44>
 80099ee:	2103      	movs	r1, #3
 80099f0:	ab03      	add	r3, sp, #12
 80099f2:	9301      	str	r3, [sp, #4]
 80099f4:	ab02      	add	r3, sp, #8
 80099f6:	9300      	str	r3, [sp, #0]
 80099f8:	ec45 4b10 	vmov	d0, r4, r5
 80099fc:	4653      	mov	r3, sl
 80099fe:	4632      	mov	r2, r6
 8009a00:	f000 fe22 	bl	800a648 <_dtoa_r>
 8009a04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009a08:	4607      	mov	r7, r0
 8009a0a:	d102      	bne.n	8009a12 <__cvt+0x66>
 8009a0c:	f019 0f01 	tst.w	r9, #1
 8009a10:	d022      	beq.n	8009a58 <__cvt+0xac>
 8009a12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009a16:	eb07 0906 	add.w	r9, r7, r6
 8009a1a:	d110      	bne.n	8009a3e <__cvt+0x92>
 8009a1c:	783b      	ldrb	r3, [r7, #0]
 8009a1e:	2b30      	cmp	r3, #48	; 0x30
 8009a20:	d10a      	bne.n	8009a38 <__cvt+0x8c>
 8009a22:	2200      	movs	r2, #0
 8009a24:	2300      	movs	r3, #0
 8009a26:	4620      	mov	r0, r4
 8009a28:	4629      	mov	r1, r5
 8009a2a:	f7f7 f86d 	bl	8000b08 <__aeabi_dcmpeq>
 8009a2e:	b918      	cbnz	r0, 8009a38 <__cvt+0x8c>
 8009a30:	f1c6 0601 	rsb	r6, r6, #1
 8009a34:	f8ca 6000 	str.w	r6, [sl]
 8009a38:	f8da 3000 	ldr.w	r3, [sl]
 8009a3c:	4499      	add	r9, r3
 8009a3e:	2200      	movs	r2, #0
 8009a40:	2300      	movs	r3, #0
 8009a42:	4620      	mov	r0, r4
 8009a44:	4629      	mov	r1, r5
 8009a46:	f7f7 f85f 	bl	8000b08 <__aeabi_dcmpeq>
 8009a4a:	b108      	cbz	r0, 8009a50 <__cvt+0xa4>
 8009a4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009a50:	2230      	movs	r2, #48	; 0x30
 8009a52:	9b03      	ldr	r3, [sp, #12]
 8009a54:	454b      	cmp	r3, r9
 8009a56:	d307      	bcc.n	8009a68 <__cvt+0xbc>
 8009a58:	9b03      	ldr	r3, [sp, #12]
 8009a5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a5c:	1bdb      	subs	r3, r3, r7
 8009a5e:	4638      	mov	r0, r7
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	b004      	add	sp, #16
 8009a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a68:	1c59      	adds	r1, r3, #1
 8009a6a:	9103      	str	r1, [sp, #12]
 8009a6c:	701a      	strb	r2, [r3, #0]
 8009a6e:	e7f0      	b.n	8009a52 <__cvt+0xa6>

08009a70 <__exponent>:
 8009a70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a72:	4603      	mov	r3, r0
 8009a74:	2900      	cmp	r1, #0
 8009a76:	bfb8      	it	lt
 8009a78:	4249      	neglt	r1, r1
 8009a7a:	f803 2b02 	strb.w	r2, [r3], #2
 8009a7e:	bfb4      	ite	lt
 8009a80:	222d      	movlt	r2, #45	; 0x2d
 8009a82:	222b      	movge	r2, #43	; 0x2b
 8009a84:	2909      	cmp	r1, #9
 8009a86:	7042      	strb	r2, [r0, #1]
 8009a88:	dd2a      	ble.n	8009ae0 <__exponent+0x70>
 8009a8a:	f10d 0407 	add.w	r4, sp, #7
 8009a8e:	46a4      	mov	ip, r4
 8009a90:	270a      	movs	r7, #10
 8009a92:	46a6      	mov	lr, r4
 8009a94:	460a      	mov	r2, r1
 8009a96:	fb91 f6f7 	sdiv	r6, r1, r7
 8009a9a:	fb07 1516 	mls	r5, r7, r6, r1
 8009a9e:	3530      	adds	r5, #48	; 0x30
 8009aa0:	2a63      	cmp	r2, #99	; 0x63
 8009aa2:	f104 34ff 	add.w	r4, r4, #4294967295
 8009aa6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009aaa:	4631      	mov	r1, r6
 8009aac:	dcf1      	bgt.n	8009a92 <__exponent+0x22>
 8009aae:	3130      	adds	r1, #48	; 0x30
 8009ab0:	f1ae 0502 	sub.w	r5, lr, #2
 8009ab4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009ab8:	1c44      	adds	r4, r0, #1
 8009aba:	4629      	mov	r1, r5
 8009abc:	4561      	cmp	r1, ip
 8009abe:	d30a      	bcc.n	8009ad6 <__exponent+0x66>
 8009ac0:	f10d 0209 	add.w	r2, sp, #9
 8009ac4:	eba2 020e 	sub.w	r2, r2, lr
 8009ac8:	4565      	cmp	r5, ip
 8009aca:	bf88      	it	hi
 8009acc:	2200      	movhi	r2, #0
 8009ace:	4413      	add	r3, r2
 8009ad0:	1a18      	subs	r0, r3, r0
 8009ad2:	b003      	add	sp, #12
 8009ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ada:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009ade:	e7ed      	b.n	8009abc <__exponent+0x4c>
 8009ae0:	2330      	movs	r3, #48	; 0x30
 8009ae2:	3130      	adds	r1, #48	; 0x30
 8009ae4:	7083      	strb	r3, [r0, #2]
 8009ae6:	70c1      	strb	r1, [r0, #3]
 8009ae8:	1d03      	adds	r3, r0, #4
 8009aea:	e7f1      	b.n	8009ad0 <__exponent+0x60>

08009aec <_printf_float>:
 8009aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009af0:	ed2d 8b02 	vpush	{d8}
 8009af4:	b08d      	sub	sp, #52	; 0x34
 8009af6:	460c      	mov	r4, r1
 8009af8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009afc:	4616      	mov	r6, r2
 8009afe:	461f      	mov	r7, r3
 8009b00:	4605      	mov	r5, r0
 8009b02:	f001 fbaf 	bl	800b264 <_localeconv_r>
 8009b06:	f8d0 a000 	ldr.w	sl, [r0]
 8009b0a:	4650      	mov	r0, sl
 8009b0c:	f7f6 fb80 	bl	8000210 <strlen>
 8009b10:	2300      	movs	r3, #0
 8009b12:	930a      	str	r3, [sp, #40]	; 0x28
 8009b14:	6823      	ldr	r3, [r4, #0]
 8009b16:	9305      	str	r3, [sp, #20]
 8009b18:	f8d8 3000 	ldr.w	r3, [r8]
 8009b1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009b20:	3307      	adds	r3, #7
 8009b22:	f023 0307 	bic.w	r3, r3, #7
 8009b26:	f103 0208 	add.w	r2, r3, #8
 8009b2a:	f8c8 2000 	str.w	r2, [r8]
 8009b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b32:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009b36:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009b3a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009b3e:	9307      	str	r3, [sp, #28]
 8009b40:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b44:	ee08 0a10 	vmov	s16, r0
 8009b48:	4b9f      	ldr	r3, [pc, #636]	; (8009dc8 <_printf_float+0x2dc>)
 8009b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b52:	f7f7 f80b 	bl	8000b6c <__aeabi_dcmpun>
 8009b56:	bb88      	cbnz	r0, 8009bbc <_printf_float+0xd0>
 8009b58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b5c:	4b9a      	ldr	r3, [pc, #616]	; (8009dc8 <_printf_float+0x2dc>)
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b62:	f7f6 ffe5 	bl	8000b30 <__aeabi_dcmple>
 8009b66:	bb48      	cbnz	r0, 8009bbc <_printf_float+0xd0>
 8009b68:	2200      	movs	r2, #0
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	4640      	mov	r0, r8
 8009b6e:	4649      	mov	r1, r9
 8009b70:	f7f6 ffd4 	bl	8000b1c <__aeabi_dcmplt>
 8009b74:	b110      	cbz	r0, 8009b7c <_printf_float+0x90>
 8009b76:	232d      	movs	r3, #45	; 0x2d
 8009b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b7c:	4b93      	ldr	r3, [pc, #588]	; (8009dcc <_printf_float+0x2e0>)
 8009b7e:	4894      	ldr	r0, [pc, #592]	; (8009dd0 <_printf_float+0x2e4>)
 8009b80:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009b84:	bf94      	ite	ls
 8009b86:	4698      	movls	r8, r3
 8009b88:	4680      	movhi	r8, r0
 8009b8a:	2303      	movs	r3, #3
 8009b8c:	6123      	str	r3, [r4, #16]
 8009b8e:	9b05      	ldr	r3, [sp, #20]
 8009b90:	f023 0204 	bic.w	r2, r3, #4
 8009b94:	6022      	str	r2, [r4, #0]
 8009b96:	f04f 0900 	mov.w	r9, #0
 8009b9a:	9700      	str	r7, [sp, #0]
 8009b9c:	4633      	mov	r3, r6
 8009b9e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	f000 f9d8 	bl	8009f58 <_printf_common>
 8009ba8:	3001      	adds	r0, #1
 8009baa:	f040 8090 	bne.w	8009cce <_printf_float+0x1e2>
 8009bae:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb2:	b00d      	add	sp, #52	; 0x34
 8009bb4:	ecbd 8b02 	vpop	{d8}
 8009bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bbc:	4642      	mov	r2, r8
 8009bbe:	464b      	mov	r3, r9
 8009bc0:	4640      	mov	r0, r8
 8009bc2:	4649      	mov	r1, r9
 8009bc4:	f7f6 ffd2 	bl	8000b6c <__aeabi_dcmpun>
 8009bc8:	b140      	cbz	r0, 8009bdc <_printf_float+0xf0>
 8009bca:	464b      	mov	r3, r9
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	bfbc      	itt	lt
 8009bd0:	232d      	movlt	r3, #45	; 0x2d
 8009bd2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009bd6:	487f      	ldr	r0, [pc, #508]	; (8009dd4 <_printf_float+0x2e8>)
 8009bd8:	4b7f      	ldr	r3, [pc, #508]	; (8009dd8 <_printf_float+0x2ec>)
 8009bda:	e7d1      	b.n	8009b80 <_printf_float+0x94>
 8009bdc:	6863      	ldr	r3, [r4, #4]
 8009bde:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009be2:	9206      	str	r2, [sp, #24]
 8009be4:	1c5a      	adds	r2, r3, #1
 8009be6:	d13f      	bne.n	8009c68 <_printf_float+0x17c>
 8009be8:	2306      	movs	r3, #6
 8009bea:	6063      	str	r3, [r4, #4]
 8009bec:	9b05      	ldr	r3, [sp, #20]
 8009bee:	6861      	ldr	r1, [r4, #4]
 8009bf0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	9303      	str	r3, [sp, #12]
 8009bf8:	ab0a      	add	r3, sp, #40	; 0x28
 8009bfa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009bfe:	ab09      	add	r3, sp, #36	; 0x24
 8009c00:	ec49 8b10 	vmov	d0, r8, r9
 8009c04:	9300      	str	r3, [sp, #0]
 8009c06:	6022      	str	r2, [r4, #0]
 8009c08:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009c0c:	4628      	mov	r0, r5
 8009c0e:	f7ff fecd 	bl	80099ac <__cvt>
 8009c12:	9b06      	ldr	r3, [sp, #24]
 8009c14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c16:	2b47      	cmp	r3, #71	; 0x47
 8009c18:	4680      	mov	r8, r0
 8009c1a:	d108      	bne.n	8009c2e <_printf_float+0x142>
 8009c1c:	1cc8      	adds	r0, r1, #3
 8009c1e:	db02      	blt.n	8009c26 <_printf_float+0x13a>
 8009c20:	6863      	ldr	r3, [r4, #4]
 8009c22:	4299      	cmp	r1, r3
 8009c24:	dd41      	ble.n	8009caa <_printf_float+0x1be>
 8009c26:	f1ab 0b02 	sub.w	fp, fp, #2
 8009c2a:	fa5f fb8b 	uxtb.w	fp, fp
 8009c2e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c32:	d820      	bhi.n	8009c76 <_printf_float+0x18a>
 8009c34:	3901      	subs	r1, #1
 8009c36:	465a      	mov	r2, fp
 8009c38:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009c3c:	9109      	str	r1, [sp, #36]	; 0x24
 8009c3e:	f7ff ff17 	bl	8009a70 <__exponent>
 8009c42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c44:	1813      	adds	r3, r2, r0
 8009c46:	2a01      	cmp	r2, #1
 8009c48:	4681      	mov	r9, r0
 8009c4a:	6123      	str	r3, [r4, #16]
 8009c4c:	dc02      	bgt.n	8009c54 <_printf_float+0x168>
 8009c4e:	6822      	ldr	r2, [r4, #0]
 8009c50:	07d2      	lsls	r2, r2, #31
 8009c52:	d501      	bpl.n	8009c58 <_printf_float+0x16c>
 8009c54:	3301      	adds	r3, #1
 8009c56:	6123      	str	r3, [r4, #16]
 8009c58:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d09c      	beq.n	8009b9a <_printf_float+0xae>
 8009c60:	232d      	movs	r3, #45	; 0x2d
 8009c62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c66:	e798      	b.n	8009b9a <_printf_float+0xae>
 8009c68:	9a06      	ldr	r2, [sp, #24]
 8009c6a:	2a47      	cmp	r2, #71	; 0x47
 8009c6c:	d1be      	bne.n	8009bec <_printf_float+0x100>
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1bc      	bne.n	8009bec <_printf_float+0x100>
 8009c72:	2301      	movs	r3, #1
 8009c74:	e7b9      	b.n	8009bea <_printf_float+0xfe>
 8009c76:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009c7a:	d118      	bne.n	8009cae <_printf_float+0x1c2>
 8009c7c:	2900      	cmp	r1, #0
 8009c7e:	6863      	ldr	r3, [r4, #4]
 8009c80:	dd0b      	ble.n	8009c9a <_printf_float+0x1ae>
 8009c82:	6121      	str	r1, [r4, #16]
 8009c84:	b913      	cbnz	r3, 8009c8c <_printf_float+0x1a0>
 8009c86:	6822      	ldr	r2, [r4, #0]
 8009c88:	07d0      	lsls	r0, r2, #31
 8009c8a:	d502      	bpl.n	8009c92 <_printf_float+0x1a6>
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	440b      	add	r3, r1
 8009c90:	6123      	str	r3, [r4, #16]
 8009c92:	65a1      	str	r1, [r4, #88]	; 0x58
 8009c94:	f04f 0900 	mov.w	r9, #0
 8009c98:	e7de      	b.n	8009c58 <_printf_float+0x16c>
 8009c9a:	b913      	cbnz	r3, 8009ca2 <_printf_float+0x1b6>
 8009c9c:	6822      	ldr	r2, [r4, #0]
 8009c9e:	07d2      	lsls	r2, r2, #31
 8009ca0:	d501      	bpl.n	8009ca6 <_printf_float+0x1ba>
 8009ca2:	3302      	adds	r3, #2
 8009ca4:	e7f4      	b.n	8009c90 <_printf_float+0x1a4>
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e7f2      	b.n	8009c90 <_printf_float+0x1a4>
 8009caa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cb0:	4299      	cmp	r1, r3
 8009cb2:	db05      	blt.n	8009cc0 <_printf_float+0x1d4>
 8009cb4:	6823      	ldr	r3, [r4, #0]
 8009cb6:	6121      	str	r1, [r4, #16]
 8009cb8:	07d8      	lsls	r0, r3, #31
 8009cba:	d5ea      	bpl.n	8009c92 <_printf_float+0x1a6>
 8009cbc:	1c4b      	adds	r3, r1, #1
 8009cbe:	e7e7      	b.n	8009c90 <_printf_float+0x1a4>
 8009cc0:	2900      	cmp	r1, #0
 8009cc2:	bfd4      	ite	le
 8009cc4:	f1c1 0202 	rsble	r2, r1, #2
 8009cc8:	2201      	movgt	r2, #1
 8009cca:	4413      	add	r3, r2
 8009ccc:	e7e0      	b.n	8009c90 <_printf_float+0x1a4>
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	055a      	lsls	r2, r3, #21
 8009cd2:	d407      	bmi.n	8009ce4 <_printf_float+0x1f8>
 8009cd4:	6923      	ldr	r3, [r4, #16]
 8009cd6:	4642      	mov	r2, r8
 8009cd8:	4631      	mov	r1, r6
 8009cda:	4628      	mov	r0, r5
 8009cdc:	47b8      	blx	r7
 8009cde:	3001      	adds	r0, #1
 8009ce0:	d12c      	bne.n	8009d3c <_printf_float+0x250>
 8009ce2:	e764      	b.n	8009bae <_printf_float+0xc2>
 8009ce4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ce8:	f240 80e0 	bls.w	8009eac <_printf_float+0x3c0>
 8009cec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	f7f6 ff08 	bl	8000b08 <__aeabi_dcmpeq>
 8009cf8:	2800      	cmp	r0, #0
 8009cfa:	d034      	beq.n	8009d66 <_printf_float+0x27a>
 8009cfc:	4a37      	ldr	r2, [pc, #220]	; (8009ddc <_printf_float+0x2f0>)
 8009cfe:	2301      	movs	r3, #1
 8009d00:	4631      	mov	r1, r6
 8009d02:	4628      	mov	r0, r5
 8009d04:	47b8      	blx	r7
 8009d06:	3001      	adds	r0, #1
 8009d08:	f43f af51 	beq.w	8009bae <_printf_float+0xc2>
 8009d0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d10:	429a      	cmp	r2, r3
 8009d12:	db02      	blt.n	8009d1a <_printf_float+0x22e>
 8009d14:	6823      	ldr	r3, [r4, #0]
 8009d16:	07d8      	lsls	r0, r3, #31
 8009d18:	d510      	bpl.n	8009d3c <_printf_float+0x250>
 8009d1a:	ee18 3a10 	vmov	r3, s16
 8009d1e:	4652      	mov	r2, sl
 8009d20:	4631      	mov	r1, r6
 8009d22:	4628      	mov	r0, r5
 8009d24:	47b8      	blx	r7
 8009d26:	3001      	adds	r0, #1
 8009d28:	f43f af41 	beq.w	8009bae <_printf_float+0xc2>
 8009d2c:	f04f 0800 	mov.w	r8, #0
 8009d30:	f104 091a 	add.w	r9, r4, #26
 8009d34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d36:	3b01      	subs	r3, #1
 8009d38:	4543      	cmp	r3, r8
 8009d3a:	dc09      	bgt.n	8009d50 <_printf_float+0x264>
 8009d3c:	6823      	ldr	r3, [r4, #0]
 8009d3e:	079b      	lsls	r3, r3, #30
 8009d40:	f100 8105 	bmi.w	8009f4e <_printf_float+0x462>
 8009d44:	68e0      	ldr	r0, [r4, #12]
 8009d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d48:	4298      	cmp	r0, r3
 8009d4a:	bfb8      	it	lt
 8009d4c:	4618      	movlt	r0, r3
 8009d4e:	e730      	b.n	8009bb2 <_printf_float+0xc6>
 8009d50:	2301      	movs	r3, #1
 8009d52:	464a      	mov	r2, r9
 8009d54:	4631      	mov	r1, r6
 8009d56:	4628      	mov	r0, r5
 8009d58:	47b8      	blx	r7
 8009d5a:	3001      	adds	r0, #1
 8009d5c:	f43f af27 	beq.w	8009bae <_printf_float+0xc2>
 8009d60:	f108 0801 	add.w	r8, r8, #1
 8009d64:	e7e6      	b.n	8009d34 <_printf_float+0x248>
 8009d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	dc39      	bgt.n	8009de0 <_printf_float+0x2f4>
 8009d6c:	4a1b      	ldr	r2, [pc, #108]	; (8009ddc <_printf_float+0x2f0>)
 8009d6e:	2301      	movs	r3, #1
 8009d70:	4631      	mov	r1, r6
 8009d72:	4628      	mov	r0, r5
 8009d74:	47b8      	blx	r7
 8009d76:	3001      	adds	r0, #1
 8009d78:	f43f af19 	beq.w	8009bae <_printf_float+0xc2>
 8009d7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d80:	4313      	orrs	r3, r2
 8009d82:	d102      	bne.n	8009d8a <_printf_float+0x29e>
 8009d84:	6823      	ldr	r3, [r4, #0]
 8009d86:	07d9      	lsls	r1, r3, #31
 8009d88:	d5d8      	bpl.n	8009d3c <_printf_float+0x250>
 8009d8a:	ee18 3a10 	vmov	r3, s16
 8009d8e:	4652      	mov	r2, sl
 8009d90:	4631      	mov	r1, r6
 8009d92:	4628      	mov	r0, r5
 8009d94:	47b8      	blx	r7
 8009d96:	3001      	adds	r0, #1
 8009d98:	f43f af09 	beq.w	8009bae <_printf_float+0xc2>
 8009d9c:	f04f 0900 	mov.w	r9, #0
 8009da0:	f104 0a1a 	add.w	sl, r4, #26
 8009da4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009da6:	425b      	negs	r3, r3
 8009da8:	454b      	cmp	r3, r9
 8009daa:	dc01      	bgt.n	8009db0 <_printf_float+0x2c4>
 8009dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dae:	e792      	b.n	8009cd6 <_printf_float+0x1ea>
 8009db0:	2301      	movs	r3, #1
 8009db2:	4652      	mov	r2, sl
 8009db4:	4631      	mov	r1, r6
 8009db6:	4628      	mov	r0, r5
 8009db8:	47b8      	blx	r7
 8009dba:	3001      	adds	r0, #1
 8009dbc:	f43f aef7 	beq.w	8009bae <_printf_float+0xc2>
 8009dc0:	f109 0901 	add.w	r9, r9, #1
 8009dc4:	e7ee      	b.n	8009da4 <_printf_float+0x2b8>
 8009dc6:	bf00      	nop
 8009dc8:	7fefffff 	.word	0x7fefffff
 8009dcc:	0800bc45 	.word	0x0800bc45
 8009dd0:	0800bc49 	.word	0x0800bc49
 8009dd4:	0800bc51 	.word	0x0800bc51
 8009dd8:	0800bc4d 	.word	0x0800bc4d
 8009ddc:	0800bc55 	.word	0x0800bc55
 8009de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009de2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009de4:	429a      	cmp	r2, r3
 8009de6:	bfa8      	it	ge
 8009de8:	461a      	movge	r2, r3
 8009dea:	2a00      	cmp	r2, #0
 8009dec:	4691      	mov	r9, r2
 8009dee:	dc37      	bgt.n	8009e60 <_printf_float+0x374>
 8009df0:	f04f 0b00 	mov.w	fp, #0
 8009df4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009df8:	f104 021a 	add.w	r2, r4, #26
 8009dfc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009dfe:	9305      	str	r3, [sp, #20]
 8009e00:	eba3 0309 	sub.w	r3, r3, r9
 8009e04:	455b      	cmp	r3, fp
 8009e06:	dc33      	bgt.n	8009e70 <_printf_float+0x384>
 8009e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	db3b      	blt.n	8009e88 <_printf_float+0x39c>
 8009e10:	6823      	ldr	r3, [r4, #0]
 8009e12:	07da      	lsls	r2, r3, #31
 8009e14:	d438      	bmi.n	8009e88 <_printf_float+0x39c>
 8009e16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e18:	9b05      	ldr	r3, [sp, #20]
 8009e1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	eba2 0901 	sub.w	r9, r2, r1
 8009e22:	4599      	cmp	r9, r3
 8009e24:	bfa8      	it	ge
 8009e26:	4699      	movge	r9, r3
 8009e28:	f1b9 0f00 	cmp.w	r9, #0
 8009e2c:	dc35      	bgt.n	8009e9a <_printf_float+0x3ae>
 8009e2e:	f04f 0800 	mov.w	r8, #0
 8009e32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e36:	f104 0a1a 	add.w	sl, r4, #26
 8009e3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e3e:	1a9b      	subs	r3, r3, r2
 8009e40:	eba3 0309 	sub.w	r3, r3, r9
 8009e44:	4543      	cmp	r3, r8
 8009e46:	f77f af79 	ble.w	8009d3c <_printf_float+0x250>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	4652      	mov	r2, sl
 8009e4e:	4631      	mov	r1, r6
 8009e50:	4628      	mov	r0, r5
 8009e52:	47b8      	blx	r7
 8009e54:	3001      	adds	r0, #1
 8009e56:	f43f aeaa 	beq.w	8009bae <_printf_float+0xc2>
 8009e5a:	f108 0801 	add.w	r8, r8, #1
 8009e5e:	e7ec      	b.n	8009e3a <_printf_float+0x34e>
 8009e60:	4613      	mov	r3, r2
 8009e62:	4631      	mov	r1, r6
 8009e64:	4642      	mov	r2, r8
 8009e66:	4628      	mov	r0, r5
 8009e68:	47b8      	blx	r7
 8009e6a:	3001      	adds	r0, #1
 8009e6c:	d1c0      	bne.n	8009df0 <_printf_float+0x304>
 8009e6e:	e69e      	b.n	8009bae <_printf_float+0xc2>
 8009e70:	2301      	movs	r3, #1
 8009e72:	4631      	mov	r1, r6
 8009e74:	4628      	mov	r0, r5
 8009e76:	9205      	str	r2, [sp, #20]
 8009e78:	47b8      	blx	r7
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	f43f ae97 	beq.w	8009bae <_printf_float+0xc2>
 8009e80:	9a05      	ldr	r2, [sp, #20]
 8009e82:	f10b 0b01 	add.w	fp, fp, #1
 8009e86:	e7b9      	b.n	8009dfc <_printf_float+0x310>
 8009e88:	ee18 3a10 	vmov	r3, s16
 8009e8c:	4652      	mov	r2, sl
 8009e8e:	4631      	mov	r1, r6
 8009e90:	4628      	mov	r0, r5
 8009e92:	47b8      	blx	r7
 8009e94:	3001      	adds	r0, #1
 8009e96:	d1be      	bne.n	8009e16 <_printf_float+0x32a>
 8009e98:	e689      	b.n	8009bae <_printf_float+0xc2>
 8009e9a:	9a05      	ldr	r2, [sp, #20]
 8009e9c:	464b      	mov	r3, r9
 8009e9e:	4442      	add	r2, r8
 8009ea0:	4631      	mov	r1, r6
 8009ea2:	4628      	mov	r0, r5
 8009ea4:	47b8      	blx	r7
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	d1c1      	bne.n	8009e2e <_printf_float+0x342>
 8009eaa:	e680      	b.n	8009bae <_printf_float+0xc2>
 8009eac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009eae:	2a01      	cmp	r2, #1
 8009eb0:	dc01      	bgt.n	8009eb6 <_printf_float+0x3ca>
 8009eb2:	07db      	lsls	r3, r3, #31
 8009eb4:	d538      	bpl.n	8009f28 <_printf_float+0x43c>
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	4642      	mov	r2, r8
 8009eba:	4631      	mov	r1, r6
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	47b8      	blx	r7
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	f43f ae74 	beq.w	8009bae <_printf_float+0xc2>
 8009ec6:	ee18 3a10 	vmov	r3, s16
 8009eca:	4652      	mov	r2, sl
 8009ecc:	4631      	mov	r1, r6
 8009ece:	4628      	mov	r0, r5
 8009ed0:	47b8      	blx	r7
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	f43f ae6b 	beq.w	8009bae <_printf_float+0xc2>
 8009ed8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009edc:	2200      	movs	r2, #0
 8009ede:	2300      	movs	r3, #0
 8009ee0:	f7f6 fe12 	bl	8000b08 <__aeabi_dcmpeq>
 8009ee4:	b9d8      	cbnz	r0, 8009f1e <_printf_float+0x432>
 8009ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ee8:	f108 0201 	add.w	r2, r8, #1
 8009eec:	3b01      	subs	r3, #1
 8009eee:	4631      	mov	r1, r6
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	47b8      	blx	r7
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	d10e      	bne.n	8009f16 <_printf_float+0x42a>
 8009ef8:	e659      	b.n	8009bae <_printf_float+0xc2>
 8009efa:	2301      	movs	r3, #1
 8009efc:	4652      	mov	r2, sl
 8009efe:	4631      	mov	r1, r6
 8009f00:	4628      	mov	r0, r5
 8009f02:	47b8      	blx	r7
 8009f04:	3001      	adds	r0, #1
 8009f06:	f43f ae52 	beq.w	8009bae <_printf_float+0xc2>
 8009f0a:	f108 0801 	add.w	r8, r8, #1
 8009f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f10:	3b01      	subs	r3, #1
 8009f12:	4543      	cmp	r3, r8
 8009f14:	dcf1      	bgt.n	8009efa <_printf_float+0x40e>
 8009f16:	464b      	mov	r3, r9
 8009f18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009f1c:	e6dc      	b.n	8009cd8 <_printf_float+0x1ec>
 8009f1e:	f04f 0800 	mov.w	r8, #0
 8009f22:	f104 0a1a 	add.w	sl, r4, #26
 8009f26:	e7f2      	b.n	8009f0e <_printf_float+0x422>
 8009f28:	2301      	movs	r3, #1
 8009f2a:	4642      	mov	r2, r8
 8009f2c:	e7df      	b.n	8009eee <_printf_float+0x402>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	464a      	mov	r2, r9
 8009f32:	4631      	mov	r1, r6
 8009f34:	4628      	mov	r0, r5
 8009f36:	47b8      	blx	r7
 8009f38:	3001      	adds	r0, #1
 8009f3a:	f43f ae38 	beq.w	8009bae <_printf_float+0xc2>
 8009f3e:	f108 0801 	add.w	r8, r8, #1
 8009f42:	68e3      	ldr	r3, [r4, #12]
 8009f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f46:	1a5b      	subs	r3, r3, r1
 8009f48:	4543      	cmp	r3, r8
 8009f4a:	dcf0      	bgt.n	8009f2e <_printf_float+0x442>
 8009f4c:	e6fa      	b.n	8009d44 <_printf_float+0x258>
 8009f4e:	f04f 0800 	mov.w	r8, #0
 8009f52:	f104 0919 	add.w	r9, r4, #25
 8009f56:	e7f4      	b.n	8009f42 <_printf_float+0x456>

08009f58 <_printf_common>:
 8009f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f5c:	4616      	mov	r6, r2
 8009f5e:	4699      	mov	r9, r3
 8009f60:	688a      	ldr	r2, [r1, #8]
 8009f62:	690b      	ldr	r3, [r1, #16]
 8009f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	bfb8      	it	lt
 8009f6c:	4613      	movlt	r3, r2
 8009f6e:	6033      	str	r3, [r6, #0]
 8009f70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f74:	4607      	mov	r7, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b10a      	cbz	r2, 8009f7e <_printf_common+0x26>
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	0699      	lsls	r1, r3, #26
 8009f82:	bf42      	ittt	mi
 8009f84:	6833      	ldrmi	r3, [r6, #0]
 8009f86:	3302      	addmi	r3, #2
 8009f88:	6033      	strmi	r3, [r6, #0]
 8009f8a:	6825      	ldr	r5, [r4, #0]
 8009f8c:	f015 0506 	ands.w	r5, r5, #6
 8009f90:	d106      	bne.n	8009fa0 <_printf_common+0x48>
 8009f92:	f104 0a19 	add.w	sl, r4, #25
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	6832      	ldr	r2, [r6, #0]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	42ab      	cmp	r3, r5
 8009f9e:	dc26      	bgt.n	8009fee <_printf_common+0x96>
 8009fa0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009fa4:	1e13      	subs	r3, r2, #0
 8009fa6:	6822      	ldr	r2, [r4, #0]
 8009fa8:	bf18      	it	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	0692      	lsls	r2, r2, #26
 8009fae:	d42b      	bmi.n	800a008 <_printf_common+0xb0>
 8009fb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	47c0      	blx	r8
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d01e      	beq.n	8009ffc <_printf_common+0xa4>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	68e5      	ldr	r5, [r4, #12]
 8009fc2:	6832      	ldr	r2, [r6, #0]
 8009fc4:	f003 0306 	and.w	r3, r3, #6
 8009fc8:	2b04      	cmp	r3, #4
 8009fca:	bf08      	it	eq
 8009fcc:	1aad      	subeq	r5, r5, r2
 8009fce:	68a3      	ldr	r3, [r4, #8]
 8009fd0:	6922      	ldr	r2, [r4, #16]
 8009fd2:	bf0c      	ite	eq
 8009fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fd8:	2500      	movne	r5, #0
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	bfc4      	itt	gt
 8009fde:	1a9b      	subgt	r3, r3, r2
 8009fe0:	18ed      	addgt	r5, r5, r3
 8009fe2:	2600      	movs	r6, #0
 8009fe4:	341a      	adds	r4, #26
 8009fe6:	42b5      	cmp	r5, r6
 8009fe8:	d11a      	bne.n	800a020 <_printf_common+0xc8>
 8009fea:	2000      	movs	r0, #0
 8009fec:	e008      	b.n	800a000 <_printf_common+0xa8>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4652      	mov	r2, sl
 8009ff2:	4649      	mov	r1, r9
 8009ff4:	4638      	mov	r0, r7
 8009ff6:	47c0      	blx	r8
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d103      	bne.n	800a004 <_printf_common+0xac>
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295
 800a000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a004:	3501      	adds	r5, #1
 800a006:	e7c6      	b.n	8009f96 <_printf_common+0x3e>
 800a008:	18e1      	adds	r1, r4, r3
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	2030      	movs	r0, #48	; 0x30
 800a00e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a012:	4422      	add	r2, r4
 800a014:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a018:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a01c:	3302      	adds	r3, #2
 800a01e:	e7c7      	b.n	8009fb0 <_printf_common+0x58>
 800a020:	2301      	movs	r3, #1
 800a022:	4622      	mov	r2, r4
 800a024:	4649      	mov	r1, r9
 800a026:	4638      	mov	r0, r7
 800a028:	47c0      	blx	r8
 800a02a:	3001      	adds	r0, #1
 800a02c:	d0e6      	beq.n	8009ffc <_printf_common+0xa4>
 800a02e:	3601      	adds	r6, #1
 800a030:	e7d9      	b.n	8009fe6 <_printf_common+0x8e>
	...

0800a034 <_printf_i>:
 800a034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	460c      	mov	r4, r1
 800a03a:	4691      	mov	r9, r2
 800a03c:	7e27      	ldrb	r7, [r4, #24]
 800a03e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a040:	2f78      	cmp	r7, #120	; 0x78
 800a042:	4680      	mov	r8, r0
 800a044:	469a      	mov	sl, r3
 800a046:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a04a:	d807      	bhi.n	800a05c <_printf_i+0x28>
 800a04c:	2f62      	cmp	r7, #98	; 0x62
 800a04e:	d80a      	bhi.n	800a066 <_printf_i+0x32>
 800a050:	2f00      	cmp	r7, #0
 800a052:	f000 80d8 	beq.w	800a206 <_printf_i+0x1d2>
 800a056:	2f58      	cmp	r7, #88	; 0x58
 800a058:	f000 80a3 	beq.w	800a1a2 <_printf_i+0x16e>
 800a05c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a060:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a064:	e03a      	b.n	800a0dc <_printf_i+0xa8>
 800a066:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a06a:	2b15      	cmp	r3, #21
 800a06c:	d8f6      	bhi.n	800a05c <_printf_i+0x28>
 800a06e:	a001      	add	r0, pc, #4	; (adr r0, 800a074 <_printf_i+0x40>)
 800a070:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a074:	0800a0cd 	.word	0x0800a0cd
 800a078:	0800a0e1 	.word	0x0800a0e1
 800a07c:	0800a05d 	.word	0x0800a05d
 800a080:	0800a05d 	.word	0x0800a05d
 800a084:	0800a05d 	.word	0x0800a05d
 800a088:	0800a05d 	.word	0x0800a05d
 800a08c:	0800a0e1 	.word	0x0800a0e1
 800a090:	0800a05d 	.word	0x0800a05d
 800a094:	0800a05d 	.word	0x0800a05d
 800a098:	0800a05d 	.word	0x0800a05d
 800a09c:	0800a05d 	.word	0x0800a05d
 800a0a0:	0800a1ed 	.word	0x0800a1ed
 800a0a4:	0800a111 	.word	0x0800a111
 800a0a8:	0800a1cf 	.word	0x0800a1cf
 800a0ac:	0800a05d 	.word	0x0800a05d
 800a0b0:	0800a05d 	.word	0x0800a05d
 800a0b4:	0800a20f 	.word	0x0800a20f
 800a0b8:	0800a05d 	.word	0x0800a05d
 800a0bc:	0800a111 	.word	0x0800a111
 800a0c0:	0800a05d 	.word	0x0800a05d
 800a0c4:	0800a05d 	.word	0x0800a05d
 800a0c8:	0800a1d7 	.word	0x0800a1d7
 800a0cc:	680b      	ldr	r3, [r1, #0]
 800a0ce:	1d1a      	adds	r2, r3, #4
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	600a      	str	r2, [r1, #0]
 800a0d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a0d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e0a3      	b.n	800a228 <_printf_i+0x1f4>
 800a0e0:	6825      	ldr	r5, [r4, #0]
 800a0e2:	6808      	ldr	r0, [r1, #0]
 800a0e4:	062e      	lsls	r6, r5, #24
 800a0e6:	f100 0304 	add.w	r3, r0, #4
 800a0ea:	d50a      	bpl.n	800a102 <_printf_i+0xce>
 800a0ec:	6805      	ldr	r5, [r0, #0]
 800a0ee:	600b      	str	r3, [r1, #0]
 800a0f0:	2d00      	cmp	r5, #0
 800a0f2:	da03      	bge.n	800a0fc <_printf_i+0xc8>
 800a0f4:	232d      	movs	r3, #45	; 0x2d
 800a0f6:	426d      	negs	r5, r5
 800a0f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0fc:	485e      	ldr	r0, [pc, #376]	; (800a278 <_printf_i+0x244>)
 800a0fe:	230a      	movs	r3, #10
 800a100:	e019      	b.n	800a136 <_printf_i+0x102>
 800a102:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a106:	6805      	ldr	r5, [r0, #0]
 800a108:	600b      	str	r3, [r1, #0]
 800a10a:	bf18      	it	ne
 800a10c:	b22d      	sxthne	r5, r5
 800a10e:	e7ef      	b.n	800a0f0 <_printf_i+0xbc>
 800a110:	680b      	ldr	r3, [r1, #0]
 800a112:	6825      	ldr	r5, [r4, #0]
 800a114:	1d18      	adds	r0, r3, #4
 800a116:	6008      	str	r0, [r1, #0]
 800a118:	0628      	lsls	r0, r5, #24
 800a11a:	d501      	bpl.n	800a120 <_printf_i+0xec>
 800a11c:	681d      	ldr	r5, [r3, #0]
 800a11e:	e002      	b.n	800a126 <_printf_i+0xf2>
 800a120:	0669      	lsls	r1, r5, #25
 800a122:	d5fb      	bpl.n	800a11c <_printf_i+0xe8>
 800a124:	881d      	ldrh	r5, [r3, #0]
 800a126:	4854      	ldr	r0, [pc, #336]	; (800a278 <_printf_i+0x244>)
 800a128:	2f6f      	cmp	r7, #111	; 0x6f
 800a12a:	bf0c      	ite	eq
 800a12c:	2308      	moveq	r3, #8
 800a12e:	230a      	movne	r3, #10
 800a130:	2100      	movs	r1, #0
 800a132:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a136:	6866      	ldr	r6, [r4, #4]
 800a138:	60a6      	str	r6, [r4, #8]
 800a13a:	2e00      	cmp	r6, #0
 800a13c:	bfa2      	ittt	ge
 800a13e:	6821      	ldrge	r1, [r4, #0]
 800a140:	f021 0104 	bicge.w	r1, r1, #4
 800a144:	6021      	strge	r1, [r4, #0]
 800a146:	b90d      	cbnz	r5, 800a14c <_printf_i+0x118>
 800a148:	2e00      	cmp	r6, #0
 800a14a:	d04d      	beq.n	800a1e8 <_printf_i+0x1b4>
 800a14c:	4616      	mov	r6, r2
 800a14e:	fbb5 f1f3 	udiv	r1, r5, r3
 800a152:	fb03 5711 	mls	r7, r3, r1, r5
 800a156:	5dc7      	ldrb	r7, [r0, r7]
 800a158:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a15c:	462f      	mov	r7, r5
 800a15e:	42bb      	cmp	r3, r7
 800a160:	460d      	mov	r5, r1
 800a162:	d9f4      	bls.n	800a14e <_printf_i+0x11a>
 800a164:	2b08      	cmp	r3, #8
 800a166:	d10b      	bne.n	800a180 <_printf_i+0x14c>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	07df      	lsls	r7, r3, #31
 800a16c:	d508      	bpl.n	800a180 <_printf_i+0x14c>
 800a16e:	6923      	ldr	r3, [r4, #16]
 800a170:	6861      	ldr	r1, [r4, #4]
 800a172:	4299      	cmp	r1, r3
 800a174:	bfde      	ittt	le
 800a176:	2330      	movle	r3, #48	; 0x30
 800a178:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a17c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a180:	1b92      	subs	r2, r2, r6
 800a182:	6122      	str	r2, [r4, #16]
 800a184:	f8cd a000 	str.w	sl, [sp]
 800a188:	464b      	mov	r3, r9
 800a18a:	aa03      	add	r2, sp, #12
 800a18c:	4621      	mov	r1, r4
 800a18e:	4640      	mov	r0, r8
 800a190:	f7ff fee2 	bl	8009f58 <_printf_common>
 800a194:	3001      	adds	r0, #1
 800a196:	d14c      	bne.n	800a232 <_printf_i+0x1fe>
 800a198:	f04f 30ff 	mov.w	r0, #4294967295
 800a19c:	b004      	add	sp, #16
 800a19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a2:	4835      	ldr	r0, [pc, #212]	; (800a278 <_printf_i+0x244>)
 800a1a4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	680e      	ldr	r6, [r1, #0]
 800a1ac:	061f      	lsls	r7, r3, #24
 800a1ae:	f856 5b04 	ldr.w	r5, [r6], #4
 800a1b2:	600e      	str	r6, [r1, #0]
 800a1b4:	d514      	bpl.n	800a1e0 <_printf_i+0x1ac>
 800a1b6:	07d9      	lsls	r1, r3, #31
 800a1b8:	bf44      	itt	mi
 800a1ba:	f043 0320 	orrmi.w	r3, r3, #32
 800a1be:	6023      	strmi	r3, [r4, #0]
 800a1c0:	b91d      	cbnz	r5, 800a1ca <_printf_i+0x196>
 800a1c2:	6823      	ldr	r3, [r4, #0]
 800a1c4:	f023 0320 	bic.w	r3, r3, #32
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	2310      	movs	r3, #16
 800a1cc:	e7b0      	b.n	800a130 <_printf_i+0xfc>
 800a1ce:	6823      	ldr	r3, [r4, #0]
 800a1d0:	f043 0320 	orr.w	r3, r3, #32
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	2378      	movs	r3, #120	; 0x78
 800a1d8:	4828      	ldr	r0, [pc, #160]	; (800a27c <_printf_i+0x248>)
 800a1da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1de:	e7e3      	b.n	800a1a8 <_printf_i+0x174>
 800a1e0:	065e      	lsls	r6, r3, #25
 800a1e2:	bf48      	it	mi
 800a1e4:	b2ad      	uxthmi	r5, r5
 800a1e6:	e7e6      	b.n	800a1b6 <_printf_i+0x182>
 800a1e8:	4616      	mov	r6, r2
 800a1ea:	e7bb      	b.n	800a164 <_printf_i+0x130>
 800a1ec:	680b      	ldr	r3, [r1, #0]
 800a1ee:	6826      	ldr	r6, [r4, #0]
 800a1f0:	6960      	ldr	r0, [r4, #20]
 800a1f2:	1d1d      	adds	r5, r3, #4
 800a1f4:	600d      	str	r5, [r1, #0]
 800a1f6:	0635      	lsls	r5, r6, #24
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	d501      	bpl.n	800a200 <_printf_i+0x1cc>
 800a1fc:	6018      	str	r0, [r3, #0]
 800a1fe:	e002      	b.n	800a206 <_printf_i+0x1d2>
 800a200:	0671      	lsls	r1, r6, #25
 800a202:	d5fb      	bpl.n	800a1fc <_printf_i+0x1c8>
 800a204:	8018      	strh	r0, [r3, #0]
 800a206:	2300      	movs	r3, #0
 800a208:	6123      	str	r3, [r4, #16]
 800a20a:	4616      	mov	r6, r2
 800a20c:	e7ba      	b.n	800a184 <_printf_i+0x150>
 800a20e:	680b      	ldr	r3, [r1, #0]
 800a210:	1d1a      	adds	r2, r3, #4
 800a212:	600a      	str	r2, [r1, #0]
 800a214:	681e      	ldr	r6, [r3, #0]
 800a216:	6862      	ldr	r2, [r4, #4]
 800a218:	2100      	movs	r1, #0
 800a21a:	4630      	mov	r0, r6
 800a21c:	f7f6 f800 	bl	8000220 <memchr>
 800a220:	b108      	cbz	r0, 800a226 <_printf_i+0x1f2>
 800a222:	1b80      	subs	r0, r0, r6
 800a224:	6060      	str	r0, [r4, #4]
 800a226:	6863      	ldr	r3, [r4, #4]
 800a228:	6123      	str	r3, [r4, #16]
 800a22a:	2300      	movs	r3, #0
 800a22c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a230:	e7a8      	b.n	800a184 <_printf_i+0x150>
 800a232:	6923      	ldr	r3, [r4, #16]
 800a234:	4632      	mov	r2, r6
 800a236:	4649      	mov	r1, r9
 800a238:	4640      	mov	r0, r8
 800a23a:	47d0      	blx	sl
 800a23c:	3001      	adds	r0, #1
 800a23e:	d0ab      	beq.n	800a198 <_printf_i+0x164>
 800a240:	6823      	ldr	r3, [r4, #0]
 800a242:	079b      	lsls	r3, r3, #30
 800a244:	d413      	bmi.n	800a26e <_printf_i+0x23a>
 800a246:	68e0      	ldr	r0, [r4, #12]
 800a248:	9b03      	ldr	r3, [sp, #12]
 800a24a:	4298      	cmp	r0, r3
 800a24c:	bfb8      	it	lt
 800a24e:	4618      	movlt	r0, r3
 800a250:	e7a4      	b.n	800a19c <_printf_i+0x168>
 800a252:	2301      	movs	r3, #1
 800a254:	4632      	mov	r2, r6
 800a256:	4649      	mov	r1, r9
 800a258:	4640      	mov	r0, r8
 800a25a:	47d0      	blx	sl
 800a25c:	3001      	adds	r0, #1
 800a25e:	d09b      	beq.n	800a198 <_printf_i+0x164>
 800a260:	3501      	adds	r5, #1
 800a262:	68e3      	ldr	r3, [r4, #12]
 800a264:	9903      	ldr	r1, [sp, #12]
 800a266:	1a5b      	subs	r3, r3, r1
 800a268:	42ab      	cmp	r3, r5
 800a26a:	dcf2      	bgt.n	800a252 <_printf_i+0x21e>
 800a26c:	e7eb      	b.n	800a246 <_printf_i+0x212>
 800a26e:	2500      	movs	r5, #0
 800a270:	f104 0619 	add.w	r6, r4, #25
 800a274:	e7f5      	b.n	800a262 <_printf_i+0x22e>
 800a276:	bf00      	nop
 800a278:	0800bc57 	.word	0x0800bc57
 800a27c:	0800bc68 	.word	0x0800bc68

0800a280 <iprintf>:
 800a280:	b40f      	push	{r0, r1, r2, r3}
 800a282:	4b0a      	ldr	r3, [pc, #40]	; (800a2ac <iprintf+0x2c>)
 800a284:	b513      	push	{r0, r1, r4, lr}
 800a286:	681c      	ldr	r4, [r3, #0]
 800a288:	b124      	cbz	r4, 800a294 <iprintf+0x14>
 800a28a:	69a3      	ldr	r3, [r4, #24]
 800a28c:	b913      	cbnz	r3, 800a294 <iprintf+0x14>
 800a28e:	4620      	mov	r0, r4
 800a290:	f7ff f82e 	bl	80092f0 <__sinit>
 800a294:	ab05      	add	r3, sp, #20
 800a296:	9a04      	ldr	r2, [sp, #16]
 800a298:	68a1      	ldr	r1, [r4, #8]
 800a29a:	9301      	str	r3, [sp, #4]
 800a29c:	4620      	mov	r0, r4
 800a29e:	f7ff fa55 	bl	800974c <_vfiprintf_r>
 800a2a2:	b002      	add	sp, #8
 800a2a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2a8:	b004      	add	sp, #16
 800a2aa:	4770      	bx	lr
 800a2ac:	200002cc 	.word	0x200002cc

0800a2b0 <_sbrk_r>:
 800a2b0:	b538      	push	{r3, r4, r5, lr}
 800a2b2:	4d06      	ldr	r5, [pc, #24]	; (800a2cc <_sbrk_r+0x1c>)
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	4604      	mov	r4, r0
 800a2b8:	4608      	mov	r0, r1
 800a2ba:	602b      	str	r3, [r5, #0]
 800a2bc:	f7f7 fabc 	bl	8001838 <_sbrk>
 800a2c0:	1c43      	adds	r3, r0, #1
 800a2c2:	d102      	bne.n	800a2ca <_sbrk_r+0x1a>
 800a2c4:	682b      	ldr	r3, [r5, #0]
 800a2c6:	b103      	cbz	r3, 800a2ca <_sbrk_r+0x1a>
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	bd38      	pop	{r3, r4, r5, pc}
 800a2cc:	20000740 	.word	0x20000740

0800a2d0 <__sread>:
 800a2d0:	b510      	push	{r4, lr}
 800a2d2:	460c      	mov	r4, r1
 800a2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d8:	f001 fb74 	bl	800b9c4 <_read_r>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	bfab      	itete	ge
 800a2e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a2e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a2e4:	181b      	addge	r3, r3, r0
 800a2e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2ea:	bfac      	ite	ge
 800a2ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2ee:	81a3      	strhlt	r3, [r4, #12]
 800a2f0:	bd10      	pop	{r4, pc}

0800a2f2 <__swrite>:
 800a2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f6:	461f      	mov	r7, r3
 800a2f8:	898b      	ldrh	r3, [r1, #12]
 800a2fa:	05db      	lsls	r3, r3, #23
 800a2fc:	4605      	mov	r5, r0
 800a2fe:	460c      	mov	r4, r1
 800a300:	4616      	mov	r6, r2
 800a302:	d505      	bpl.n	800a310 <__swrite+0x1e>
 800a304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a308:	2302      	movs	r3, #2
 800a30a:	2200      	movs	r2, #0
 800a30c:	f000 ffae 	bl	800b26c <_lseek_r>
 800a310:	89a3      	ldrh	r3, [r4, #12]
 800a312:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a316:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a31a:	81a3      	strh	r3, [r4, #12]
 800a31c:	4632      	mov	r2, r6
 800a31e:	463b      	mov	r3, r7
 800a320:	4628      	mov	r0, r5
 800a322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a326:	f000 b871 	b.w	800a40c <_write_r>

0800a32a <__sseek>:
 800a32a:	b510      	push	{r4, lr}
 800a32c:	460c      	mov	r4, r1
 800a32e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a332:	f000 ff9b 	bl	800b26c <_lseek_r>
 800a336:	1c43      	adds	r3, r0, #1
 800a338:	89a3      	ldrh	r3, [r4, #12]
 800a33a:	bf15      	itete	ne
 800a33c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a33e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a342:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a346:	81a3      	strheq	r3, [r4, #12]
 800a348:	bf18      	it	ne
 800a34a:	81a3      	strhne	r3, [r4, #12]
 800a34c:	bd10      	pop	{r4, pc}

0800a34e <__sclose>:
 800a34e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a352:	f000 b8db 	b.w	800a50c <_close_r>

0800a356 <strcpy>:
 800a356:	4603      	mov	r3, r0
 800a358:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a35c:	f803 2b01 	strb.w	r2, [r3], #1
 800a360:	2a00      	cmp	r2, #0
 800a362:	d1f9      	bne.n	800a358 <strcpy+0x2>
 800a364:	4770      	bx	lr
	...

0800a368 <__swbuf_r>:
 800a368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36a:	460e      	mov	r6, r1
 800a36c:	4614      	mov	r4, r2
 800a36e:	4605      	mov	r5, r0
 800a370:	b118      	cbz	r0, 800a37a <__swbuf_r+0x12>
 800a372:	6983      	ldr	r3, [r0, #24]
 800a374:	b90b      	cbnz	r3, 800a37a <__swbuf_r+0x12>
 800a376:	f7fe ffbb 	bl	80092f0 <__sinit>
 800a37a:	4b21      	ldr	r3, [pc, #132]	; (800a400 <__swbuf_r+0x98>)
 800a37c:	429c      	cmp	r4, r3
 800a37e:	d12b      	bne.n	800a3d8 <__swbuf_r+0x70>
 800a380:	686c      	ldr	r4, [r5, #4]
 800a382:	69a3      	ldr	r3, [r4, #24]
 800a384:	60a3      	str	r3, [r4, #8]
 800a386:	89a3      	ldrh	r3, [r4, #12]
 800a388:	071a      	lsls	r2, r3, #28
 800a38a:	d52f      	bpl.n	800a3ec <__swbuf_r+0x84>
 800a38c:	6923      	ldr	r3, [r4, #16]
 800a38e:	b36b      	cbz	r3, 800a3ec <__swbuf_r+0x84>
 800a390:	6923      	ldr	r3, [r4, #16]
 800a392:	6820      	ldr	r0, [r4, #0]
 800a394:	1ac0      	subs	r0, r0, r3
 800a396:	6963      	ldr	r3, [r4, #20]
 800a398:	b2f6      	uxtb	r6, r6
 800a39a:	4283      	cmp	r3, r0
 800a39c:	4637      	mov	r7, r6
 800a39e:	dc04      	bgt.n	800a3aa <__swbuf_r+0x42>
 800a3a0:	4621      	mov	r1, r4
 800a3a2:	4628      	mov	r0, r5
 800a3a4:	f7fe ff10 	bl	80091c8 <_fflush_r>
 800a3a8:	bb30      	cbnz	r0, 800a3f8 <__swbuf_r+0x90>
 800a3aa:	68a3      	ldr	r3, [r4, #8]
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	60a3      	str	r3, [r4, #8]
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	1c5a      	adds	r2, r3, #1
 800a3b4:	6022      	str	r2, [r4, #0]
 800a3b6:	701e      	strb	r6, [r3, #0]
 800a3b8:	6963      	ldr	r3, [r4, #20]
 800a3ba:	3001      	adds	r0, #1
 800a3bc:	4283      	cmp	r3, r0
 800a3be:	d004      	beq.n	800a3ca <__swbuf_r+0x62>
 800a3c0:	89a3      	ldrh	r3, [r4, #12]
 800a3c2:	07db      	lsls	r3, r3, #31
 800a3c4:	d506      	bpl.n	800a3d4 <__swbuf_r+0x6c>
 800a3c6:	2e0a      	cmp	r6, #10
 800a3c8:	d104      	bne.n	800a3d4 <__swbuf_r+0x6c>
 800a3ca:	4621      	mov	r1, r4
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f7fe fefb 	bl	80091c8 <_fflush_r>
 800a3d2:	b988      	cbnz	r0, 800a3f8 <__swbuf_r+0x90>
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3d8:	4b0a      	ldr	r3, [pc, #40]	; (800a404 <__swbuf_r+0x9c>)
 800a3da:	429c      	cmp	r4, r3
 800a3dc:	d101      	bne.n	800a3e2 <__swbuf_r+0x7a>
 800a3de:	68ac      	ldr	r4, [r5, #8]
 800a3e0:	e7cf      	b.n	800a382 <__swbuf_r+0x1a>
 800a3e2:	4b09      	ldr	r3, [pc, #36]	; (800a408 <__swbuf_r+0xa0>)
 800a3e4:	429c      	cmp	r4, r3
 800a3e6:	bf08      	it	eq
 800a3e8:	68ec      	ldreq	r4, [r5, #12]
 800a3ea:	e7ca      	b.n	800a382 <__swbuf_r+0x1a>
 800a3ec:	4621      	mov	r1, r4
 800a3ee:	4628      	mov	r0, r5
 800a3f0:	f000 f81e 	bl	800a430 <__swsetup_r>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d0cb      	beq.n	800a390 <__swbuf_r+0x28>
 800a3f8:	f04f 37ff 	mov.w	r7, #4294967295
 800a3fc:	e7ea      	b.n	800a3d4 <__swbuf_r+0x6c>
 800a3fe:	bf00      	nop
 800a400:	0800bbf0 	.word	0x0800bbf0
 800a404:	0800bc10 	.word	0x0800bc10
 800a408:	0800bbd0 	.word	0x0800bbd0

0800a40c <_write_r>:
 800a40c:	b538      	push	{r3, r4, r5, lr}
 800a40e:	4d07      	ldr	r5, [pc, #28]	; (800a42c <_write_r+0x20>)
 800a410:	4604      	mov	r4, r0
 800a412:	4608      	mov	r0, r1
 800a414:	4611      	mov	r1, r2
 800a416:	2200      	movs	r2, #0
 800a418:	602a      	str	r2, [r5, #0]
 800a41a:	461a      	mov	r2, r3
 800a41c:	f7f7 f9bb 	bl	8001796 <_write>
 800a420:	1c43      	adds	r3, r0, #1
 800a422:	d102      	bne.n	800a42a <_write_r+0x1e>
 800a424:	682b      	ldr	r3, [r5, #0]
 800a426:	b103      	cbz	r3, 800a42a <_write_r+0x1e>
 800a428:	6023      	str	r3, [r4, #0]
 800a42a:	bd38      	pop	{r3, r4, r5, pc}
 800a42c:	20000740 	.word	0x20000740

0800a430 <__swsetup_r>:
 800a430:	4b32      	ldr	r3, [pc, #200]	; (800a4fc <__swsetup_r+0xcc>)
 800a432:	b570      	push	{r4, r5, r6, lr}
 800a434:	681d      	ldr	r5, [r3, #0]
 800a436:	4606      	mov	r6, r0
 800a438:	460c      	mov	r4, r1
 800a43a:	b125      	cbz	r5, 800a446 <__swsetup_r+0x16>
 800a43c:	69ab      	ldr	r3, [r5, #24]
 800a43e:	b913      	cbnz	r3, 800a446 <__swsetup_r+0x16>
 800a440:	4628      	mov	r0, r5
 800a442:	f7fe ff55 	bl	80092f0 <__sinit>
 800a446:	4b2e      	ldr	r3, [pc, #184]	; (800a500 <__swsetup_r+0xd0>)
 800a448:	429c      	cmp	r4, r3
 800a44a:	d10f      	bne.n	800a46c <__swsetup_r+0x3c>
 800a44c:	686c      	ldr	r4, [r5, #4]
 800a44e:	89a3      	ldrh	r3, [r4, #12]
 800a450:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a454:	0719      	lsls	r1, r3, #28
 800a456:	d42c      	bmi.n	800a4b2 <__swsetup_r+0x82>
 800a458:	06dd      	lsls	r5, r3, #27
 800a45a:	d411      	bmi.n	800a480 <__swsetup_r+0x50>
 800a45c:	2309      	movs	r3, #9
 800a45e:	6033      	str	r3, [r6, #0]
 800a460:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a464:	81a3      	strh	r3, [r4, #12]
 800a466:	f04f 30ff 	mov.w	r0, #4294967295
 800a46a:	e03e      	b.n	800a4ea <__swsetup_r+0xba>
 800a46c:	4b25      	ldr	r3, [pc, #148]	; (800a504 <__swsetup_r+0xd4>)
 800a46e:	429c      	cmp	r4, r3
 800a470:	d101      	bne.n	800a476 <__swsetup_r+0x46>
 800a472:	68ac      	ldr	r4, [r5, #8]
 800a474:	e7eb      	b.n	800a44e <__swsetup_r+0x1e>
 800a476:	4b24      	ldr	r3, [pc, #144]	; (800a508 <__swsetup_r+0xd8>)
 800a478:	429c      	cmp	r4, r3
 800a47a:	bf08      	it	eq
 800a47c:	68ec      	ldreq	r4, [r5, #12]
 800a47e:	e7e6      	b.n	800a44e <__swsetup_r+0x1e>
 800a480:	0758      	lsls	r0, r3, #29
 800a482:	d512      	bpl.n	800a4aa <__swsetup_r+0x7a>
 800a484:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a486:	b141      	cbz	r1, 800a49a <__swsetup_r+0x6a>
 800a488:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a48c:	4299      	cmp	r1, r3
 800a48e:	d002      	beq.n	800a496 <__swsetup_r+0x66>
 800a490:	4630      	mov	r0, r6
 800a492:	f7ff f887 	bl	80095a4 <_free_r>
 800a496:	2300      	movs	r3, #0
 800a498:	6363      	str	r3, [r4, #52]	; 0x34
 800a49a:	89a3      	ldrh	r3, [r4, #12]
 800a49c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a4a0:	81a3      	strh	r3, [r4, #12]
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	6063      	str	r3, [r4, #4]
 800a4a6:	6923      	ldr	r3, [r4, #16]
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	89a3      	ldrh	r3, [r4, #12]
 800a4ac:	f043 0308 	orr.w	r3, r3, #8
 800a4b0:	81a3      	strh	r3, [r4, #12]
 800a4b2:	6923      	ldr	r3, [r4, #16]
 800a4b4:	b94b      	cbnz	r3, 800a4ca <__swsetup_r+0x9a>
 800a4b6:	89a3      	ldrh	r3, [r4, #12]
 800a4b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a4bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4c0:	d003      	beq.n	800a4ca <__swsetup_r+0x9a>
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	f7ff f80f 	bl	80094e8 <__smakebuf_r>
 800a4ca:	89a0      	ldrh	r0, [r4, #12]
 800a4cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4d0:	f010 0301 	ands.w	r3, r0, #1
 800a4d4:	d00a      	beq.n	800a4ec <__swsetup_r+0xbc>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	60a3      	str	r3, [r4, #8]
 800a4da:	6963      	ldr	r3, [r4, #20]
 800a4dc:	425b      	negs	r3, r3
 800a4de:	61a3      	str	r3, [r4, #24]
 800a4e0:	6923      	ldr	r3, [r4, #16]
 800a4e2:	b943      	cbnz	r3, 800a4f6 <__swsetup_r+0xc6>
 800a4e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a4e8:	d1ba      	bne.n	800a460 <__swsetup_r+0x30>
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}
 800a4ec:	0781      	lsls	r1, r0, #30
 800a4ee:	bf58      	it	pl
 800a4f0:	6963      	ldrpl	r3, [r4, #20]
 800a4f2:	60a3      	str	r3, [r4, #8]
 800a4f4:	e7f4      	b.n	800a4e0 <__swsetup_r+0xb0>
 800a4f6:	2000      	movs	r0, #0
 800a4f8:	e7f7      	b.n	800a4ea <__swsetup_r+0xba>
 800a4fa:	bf00      	nop
 800a4fc:	200002cc 	.word	0x200002cc
 800a500:	0800bbf0 	.word	0x0800bbf0
 800a504:	0800bc10 	.word	0x0800bc10
 800a508:	0800bbd0 	.word	0x0800bbd0

0800a50c <_close_r>:
 800a50c:	b538      	push	{r3, r4, r5, lr}
 800a50e:	4d06      	ldr	r5, [pc, #24]	; (800a528 <_close_r+0x1c>)
 800a510:	2300      	movs	r3, #0
 800a512:	4604      	mov	r4, r0
 800a514:	4608      	mov	r0, r1
 800a516:	602b      	str	r3, [r5, #0]
 800a518:	f7f7 f959 	bl	80017ce <_close>
 800a51c:	1c43      	adds	r3, r0, #1
 800a51e:	d102      	bne.n	800a526 <_close_r+0x1a>
 800a520:	682b      	ldr	r3, [r5, #0]
 800a522:	b103      	cbz	r3, 800a526 <_close_r+0x1a>
 800a524:	6023      	str	r3, [r4, #0]
 800a526:	bd38      	pop	{r3, r4, r5, pc}
 800a528:	20000740 	.word	0x20000740

0800a52c <quorem>:
 800a52c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a530:	6903      	ldr	r3, [r0, #16]
 800a532:	690c      	ldr	r4, [r1, #16]
 800a534:	42a3      	cmp	r3, r4
 800a536:	4607      	mov	r7, r0
 800a538:	f2c0 8081 	blt.w	800a63e <quorem+0x112>
 800a53c:	3c01      	subs	r4, #1
 800a53e:	f101 0814 	add.w	r8, r1, #20
 800a542:	f100 0514 	add.w	r5, r0, #20
 800a546:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a54a:	9301      	str	r3, [sp, #4]
 800a54c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a550:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a554:	3301      	adds	r3, #1
 800a556:	429a      	cmp	r2, r3
 800a558:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a55c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a560:	fbb2 f6f3 	udiv	r6, r2, r3
 800a564:	d331      	bcc.n	800a5ca <quorem+0x9e>
 800a566:	f04f 0e00 	mov.w	lr, #0
 800a56a:	4640      	mov	r0, r8
 800a56c:	46ac      	mov	ip, r5
 800a56e:	46f2      	mov	sl, lr
 800a570:	f850 2b04 	ldr.w	r2, [r0], #4
 800a574:	b293      	uxth	r3, r2
 800a576:	fb06 e303 	mla	r3, r6, r3, lr
 800a57a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a57e:	b29b      	uxth	r3, r3
 800a580:	ebaa 0303 	sub.w	r3, sl, r3
 800a584:	0c12      	lsrs	r2, r2, #16
 800a586:	f8dc a000 	ldr.w	sl, [ip]
 800a58a:	fb06 e202 	mla	r2, r6, r2, lr
 800a58e:	fa13 f38a 	uxtah	r3, r3, sl
 800a592:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a596:	fa1f fa82 	uxth.w	sl, r2
 800a59a:	f8dc 2000 	ldr.w	r2, [ip]
 800a59e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a5a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5ac:	4581      	cmp	r9, r0
 800a5ae:	f84c 3b04 	str.w	r3, [ip], #4
 800a5b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a5b6:	d2db      	bcs.n	800a570 <quorem+0x44>
 800a5b8:	f855 300b 	ldr.w	r3, [r5, fp]
 800a5bc:	b92b      	cbnz	r3, 800a5ca <quorem+0x9e>
 800a5be:	9b01      	ldr	r3, [sp, #4]
 800a5c0:	3b04      	subs	r3, #4
 800a5c2:	429d      	cmp	r5, r3
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	d32e      	bcc.n	800a626 <quorem+0xfa>
 800a5c8:	613c      	str	r4, [r7, #16]
 800a5ca:	4638      	mov	r0, r7
 800a5cc:	f001 f8ea 	bl	800b7a4 <__mcmp>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	db24      	blt.n	800a61e <quorem+0xf2>
 800a5d4:	3601      	adds	r6, #1
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	f04f 0c00 	mov.w	ip, #0
 800a5dc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a5e0:	f8d0 e000 	ldr.w	lr, [r0]
 800a5e4:	b293      	uxth	r3, r2
 800a5e6:	ebac 0303 	sub.w	r3, ip, r3
 800a5ea:	0c12      	lsrs	r2, r2, #16
 800a5ec:	fa13 f38e 	uxtah	r3, r3, lr
 800a5f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a5f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5fe:	45c1      	cmp	r9, r8
 800a600:	f840 3b04 	str.w	r3, [r0], #4
 800a604:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a608:	d2e8      	bcs.n	800a5dc <quorem+0xb0>
 800a60a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a60e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a612:	b922      	cbnz	r2, 800a61e <quorem+0xf2>
 800a614:	3b04      	subs	r3, #4
 800a616:	429d      	cmp	r5, r3
 800a618:	461a      	mov	r2, r3
 800a61a:	d30a      	bcc.n	800a632 <quorem+0x106>
 800a61c:	613c      	str	r4, [r7, #16]
 800a61e:	4630      	mov	r0, r6
 800a620:	b003      	add	sp, #12
 800a622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a626:	6812      	ldr	r2, [r2, #0]
 800a628:	3b04      	subs	r3, #4
 800a62a:	2a00      	cmp	r2, #0
 800a62c:	d1cc      	bne.n	800a5c8 <quorem+0x9c>
 800a62e:	3c01      	subs	r4, #1
 800a630:	e7c7      	b.n	800a5c2 <quorem+0x96>
 800a632:	6812      	ldr	r2, [r2, #0]
 800a634:	3b04      	subs	r3, #4
 800a636:	2a00      	cmp	r2, #0
 800a638:	d1f0      	bne.n	800a61c <quorem+0xf0>
 800a63a:	3c01      	subs	r4, #1
 800a63c:	e7eb      	b.n	800a616 <quorem+0xea>
 800a63e:	2000      	movs	r0, #0
 800a640:	e7ee      	b.n	800a620 <quorem+0xf4>
 800a642:	0000      	movs	r0, r0
 800a644:	0000      	movs	r0, r0
	...

0800a648 <_dtoa_r>:
 800a648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a64c:	ed2d 8b02 	vpush	{d8}
 800a650:	ec57 6b10 	vmov	r6, r7, d0
 800a654:	b095      	sub	sp, #84	; 0x54
 800a656:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a658:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a65c:	9105      	str	r1, [sp, #20]
 800a65e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a662:	4604      	mov	r4, r0
 800a664:	9209      	str	r2, [sp, #36]	; 0x24
 800a666:	930f      	str	r3, [sp, #60]	; 0x3c
 800a668:	b975      	cbnz	r5, 800a688 <_dtoa_r+0x40>
 800a66a:	2010      	movs	r0, #16
 800a66c:	f7fe ff7c 	bl	8009568 <malloc>
 800a670:	4602      	mov	r2, r0
 800a672:	6260      	str	r0, [r4, #36]	; 0x24
 800a674:	b920      	cbnz	r0, 800a680 <_dtoa_r+0x38>
 800a676:	4bb2      	ldr	r3, [pc, #712]	; (800a940 <_dtoa_r+0x2f8>)
 800a678:	21ea      	movs	r1, #234	; 0xea
 800a67a:	48b2      	ldr	r0, [pc, #712]	; (800a944 <_dtoa_r+0x2fc>)
 800a67c:	f001 f9b4 	bl	800b9e8 <__assert_func>
 800a680:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a684:	6005      	str	r5, [r0, #0]
 800a686:	60c5      	str	r5, [r0, #12]
 800a688:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a68a:	6819      	ldr	r1, [r3, #0]
 800a68c:	b151      	cbz	r1, 800a6a4 <_dtoa_r+0x5c>
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	604a      	str	r2, [r1, #4]
 800a692:	2301      	movs	r3, #1
 800a694:	4093      	lsls	r3, r2
 800a696:	608b      	str	r3, [r1, #8]
 800a698:	4620      	mov	r0, r4
 800a69a:	f000 fe45 	bl	800b328 <_Bfree>
 800a69e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	601a      	str	r2, [r3, #0]
 800a6a4:	1e3b      	subs	r3, r7, #0
 800a6a6:	bfb9      	ittee	lt
 800a6a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a6ac:	9303      	strlt	r3, [sp, #12]
 800a6ae:	2300      	movge	r3, #0
 800a6b0:	f8c8 3000 	strge.w	r3, [r8]
 800a6b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a6b8:	4ba3      	ldr	r3, [pc, #652]	; (800a948 <_dtoa_r+0x300>)
 800a6ba:	bfbc      	itt	lt
 800a6bc:	2201      	movlt	r2, #1
 800a6be:	f8c8 2000 	strlt.w	r2, [r8]
 800a6c2:	ea33 0309 	bics.w	r3, r3, r9
 800a6c6:	d11b      	bne.n	800a700 <_dtoa_r+0xb8>
 800a6c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a6ca:	f242 730f 	movw	r3, #9999	; 0x270f
 800a6ce:	6013      	str	r3, [r2, #0]
 800a6d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6d4:	4333      	orrs	r3, r6
 800a6d6:	f000 857a 	beq.w	800b1ce <_dtoa_r+0xb86>
 800a6da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6dc:	b963      	cbnz	r3, 800a6f8 <_dtoa_r+0xb0>
 800a6de:	4b9b      	ldr	r3, [pc, #620]	; (800a94c <_dtoa_r+0x304>)
 800a6e0:	e024      	b.n	800a72c <_dtoa_r+0xe4>
 800a6e2:	4b9b      	ldr	r3, [pc, #620]	; (800a950 <_dtoa_r+0x308>)
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	3308      	adds	r3, #8
 800a6e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a6ea:	6013      	str	r3, [r2, #0]
 800a6ec:	9800      	ldr	r0, [sp, #0]
 800a6ee:	b015      	add	sp, #84	; 0x54
 800a6f0:	ecbd 8b02 	vpop	{d8}
 800a6f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f8:	4b94      	ldr	r3, [pc, #592]	; (800a94c <_dtoa_r+0x304>)
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	3303      	adds	r3, #3
 800a6fe:	e7f3      	b.n	800a6e8 <_dtoa_r+0xa0>
 800a700:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a704:	2200      	movs	r2, #0
 800a706:	ec51 0b17 	vmov	r0, r1, d7
 800a70a:	2300      	movs	r3, #0
 800a70c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a710:	f7f6 f9fa 	bl	8000b08 <__aeabi_dcmpeq>
 800a714:	4680      	mov	r8, r0
 800a716:	b158      	cbz	r0, 800a730 <_dtoa_r+0xe8>
 800a718:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a71a:	2301      	movs	r3, #1
 800a71c:	6013      	str	r3, [r2, #0]
 800a71e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a720:	2b00      	cmp	r3, #0
 800a722:	f000 8551 	beq.w	800b1c8 <_dtoa_r+0xb80>
 800a726:	488b      	ldr	r0, [pc, #556]	; (800a954 <_dtoa_r+0x30c>)
 800a728:	6018      	str	r0, [r3, #0]
 800a72a:	1e43      	subs	r3, r0, #1
 800a72c:	9300      	str	r3, [sp, #0]
 800a72e:	e7dd      	b.n	800a6ec <_dtoa_r+0xa4>
 800a730:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a734:	aa12      	add	r2, sp, #72	; 0x48
 800a736:	a913      	add	r1, sp, #76	; 0x4c
 800a738:	4620      	mov	r0, r4
 800a73a:	f001 f8d7 	bl	800b8ec <__d2b>
 800a73e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a742:	4683      	mov	fp, r0
 800a744:	2d00      	cmp	r5, #0
 800a746:	d07c      	beq.n	800a842 <_dtoa_r+0x1fa>
 800a748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a74a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a74e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a752:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a756:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a75a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a75e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a762:	4b7d      	ldr	r3, [pc, #500]	; (800a958 <_dtoa_r+0x310>)
 800a764:	2200      	movs	r2, #0
 800a766:	4630      	mov	r0, r6
 800a768:	4639      	mov	r1, r7
 800a76a:	f7f5 fdad 	bl	80002c8 <__aeabi_dsub>
 800a76e:	a36e      	add	r3, pc, #440	; (adr r3, 800a928 <_dtoa_r+0x2e0>)
 800a770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a774:	f7f5 ff60 	bl	8000638 <__aeabi_dmul>
 800a778:	a36d      	add	r3, pc, #436	; (adr r3, 800a930 <_dtoa_r+0x2e8>)
 800a77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77e:	f7f5 fda5 	bl	80002cc <__adddf3>
 800a782:	4606      	mov	r6, r0
 800a784:	4628      	mov	r0, r5
 800a786:	460f      	mov	r7, r1
 800a788:	f7f5 feec 	bl	8000564 <__aeabi_i2d>
 800a78c:	a36a      	add	r3, pc, #424	; (adr r3, 800a938 <_dtoa_r+0x2f0>)
 800a78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a792:	f7f5 ff51 	bl	8000638 <__aeabi_dmul>
 800a796:	4602      	mov	r2, r0
 800a798:	460b      	mov	r3, r1
 800a79a:	4630      	mov	r0, r6
 800a79c:	4639      	mov	r1, r7
 800a79e:	f7f5 fd95 	bl	80002cc <__adddf3>
 800a7a2:	4606      	mov	r6, r0
 800a7a4:	460f      	mov	r7, r1
 800a7a6:	f7f6 f9f7 	bl	8000b98 <__aeabi_d2iz>
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	4682      	mov	sl, r0
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	4630      	mov	r0, r6
 800a7b2:	4639      	mov	r1, r7
 800a7b4:	f7f6 f9b2 	bl	8000b1c <__aeabi_dcmplt>
 800a7b8:	b148      	cbz	r0, 800a7ce <_dtoa_r+0x186>
 800a7ba:	4650      	mov	r0, sl
 800a7bc:	f7f5 fed2 	bl	8000564 <__aeabi_i2d>
 800a7c0:	4632      	mov	r2, r6
 800a7c2:	463b      	mov	r3, r7
 800a7c4:	f7f6 f9a0 	bl	8000b08 <__aeabi_dcmpeq>
 800a7c8:	b908      	cbnz	r0, 800a7ce <_dtoa_r+0x186>
 800a7ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7ce:	f1ba 0f16 	cmp.w	sl, #22
 800a7d2:	d854      	bhi.n	800a87e <_dtoa_r+0x236>
 800a7d4:	4b61      	ldr	r3, [pc, #388]	; (800a95c <_dtoa_r+0x314>)
 800a7d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a7e2:	f7f6 f99b 	bl	8000b1c <__aeabi_dcmplt>
 800a7e6:	2800      	cmp	r0, #0
 800a7e8:	d04b      	beq.n	800a882 <_dtoa_r+0x23a>
 800a7ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	930e      	str	r3, [sp, #56]	; 0x38
 800a7f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a7f4:	1b5d      	subs	r5, r3, r5
 800a7f6:	1e6b      	subs	r3, r5, #1
 800a7f8:	9304      	str	r3, [sp, #16]
 800a7fa:	bf43      	ittte	mi
 800a7fc:	2300      	movmi	r3, #0
 800a7fe:	f1c5 0801 	rsbmi	r8, r5, #1
 800a802:	9304      	strmi	r3, [sp, #16]
 800a804:	f04f 0800 	movpl.w	r8, #0
 800a808:	f1ba 0f00 	cmp.w	sl, #0
 800a80c:	db3b      	blt.n	800a886 <_dtoa_r+0x23e>
 800a80e:	9b04      	ldr	r3, [sp, #16]
 800a810:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a814:	4453      	add	r3, sl
 800a816:	9304      	str	r3, [sp, #16]
 800a818:	2300      	movs	r3, #0
 800a81a:	9306      	str	r3, [sp, #24]
 800a81c:	9b05      	ldr	r3, [sp, #20]
 800a81e:	2b09      	cmp	r3, #9
 800a820:	d869      	bhi.n	800a8f6 <_dtoa_r+0x2ae>
 800a822:	2b05      	cmp	r3, #5
 800a824:	bfc4      	itt	gt
 800a826:	3b04      	subgt	r3, #4
 800a828:	9305      	strgt	r3, [sp, #20]
 800a82a:	9b05      	ldr	r3, [sp, #20]
 800a82c:	f1a3 0302 	sub.w	r3, r3, #2
 800a830:	bfcc      	ite	gt
 800a832:	2500      	movgt	r5, #0
 800a834:	2501      	movle	r5, #1
 800a836:	2b03      	cmp	r3, #3
 800a838:	d869      	bhi.n	800a90e <_dtoa_r+0x2c6>
 800a83a:	e8df f003 	tbb	[pc, r3]
 800a83e:	4e2c      	.short	0x4e2c
 800a840:	5a4c      	.short	0x5a4c
 800a842:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a846:	441d      	add	r5, r3
 800a848:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a84c:	2b20      	cmp	r3, #32
 800a84e:	bfc1      	itttt	gt
 800a850:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a854:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a858:	fa09 f303 	lslgt.w	r3, r9, r3
 800a85c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a860:	bfda      	itte	le
 800a862:	f1c3 0320 	rsble	r3, r3, #32
 800a866:	fa06 f003 	lslle.w	r0, r6, r3
 800a86a:	4318      	orrgt	r0, r3
 800a86c:	f7f5 fe6a 	bl	8000544 <__aeabi_ui2d>
 800a870:	2301      	movs	r3, #1
 800a872:	4606      	mov	r6, r0
 800a874:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a878:	3d01      	subs	r5, #1
 800a87a:	9310      	str	r3, [sp, #64]	; 0x40
 800a87c:	e771      	b.n	800a762 <_dtoa_r+0x11a>
 800a87e:	2301      	movs	r3, #1
 800a880:	e7b6      	b.n	800a7f0 <_dtoa_r+0x1a8>
 800a882:	900e      	str	r0, [sp, #56]	; 0x38
 800a884:	e7b5      	b.n	800a7f2 <_dtoa_r+0x1aa>
 800a886:	f1ca 0300 	rsb	r3, sl, #0
 800a88a:	9306      	str	r3, [sp, #24]
 800a88c:	2300      	movs	r3, #0
 800a88e:	eba8 080a 	sub.w	r8, r8, sl
 800a892:	930d      	str	r3, [sp, #52]	; 0x34
 800a894:	e7c2      	b.n	800a81c <_dtoa_r+0x1d4>
 800a896:	2300      	movs	r3, #0
 800a898:	9308      	str	r3, [sp, #32]
 800a89a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	dc39      	bgt.n	800a914 <_dtoa_r+0x2cc>
 800a8a0:	f04f 0901 	mov.w	r9, #1
 800a8a4:	f8cd 9004 	str.w	r9, [sp, #4]
 800a8a8:	464b      	mov	r3, r9
 800a8aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a8ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	6042      	str	r2, [r0, #4]
 800a8b4:	2204      	movs	r2, #4
 800a8b6:	f102 0614 	add.w	r6, r2, #20
 800a8ba:	429e      	cmp	r6, r3
 800a8bc:	6841      	ldr	r1, [r0, #4]
 800a8be:	d92f      	bls.n	800a920 <_dtoa_r+0x2d8>
 800a8c0:	4620      	mov	r0, r4
 800a8c2:	f000 fcf1 	bl	800b2a8 <_Balloc>
 800a8c6:	9000      	str	r0, [sp, #0]
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	d14b      	bne.n	800a964 <_dtoa_r+0x31c>
 800a8cc:	4b24      	ldr	r3, [pc, #144]	; (800a960 <_dtoa_r+0x318>)
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a8d4:	e6d1      	b.n	800a67a <_dtoa_r+0x32>
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	e7de      	b.n	800a898 <_dtoa_r+0x250>
 800a8da:	2300      	movs	r3, #0
 800a8dc:	9308      	str	r3, [sp, #32]
 800a8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e0:	eb0a 0903 	add.w	r9, sl, r3
 800a8e4:	f109 0301 	add.w	r3, r9, #1
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	9301      	str	r3, [sp, #4]
 800a8ec:	bfb8      	it	lt
 800a8ee:	2301      	movlt	r3, #1
 800a8f0:	e7dd      	b.n	800a8ae <_dtoa_r+0x266>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e7f2      	b.n	800a8dc <_dtoa_r+0x294>
 800a8f6:	2501      	movs	r5, #1
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	9305      	str	r3, [sp, #20]
 800a8fc:	9508      	str	r5, [sp, #32]
 800a8fe:	f04f 39ff 	mov.w	r9, #4294967295
 800a902:	2200      	movs	r2, #0
 800a904:	f8cd 9004 	str.w	r9, [sp, #4]
 800a908:	2312      	movs	r3, #18
 800a90a:	9209      	str	r2, [sp, #36]	; 0x24
 800a90c:	e7cf      	b.n	800a8ae <_dtoa_r+0x266>
 800a90e:	2301      	movs	r3, #1
 800a910:	9308      	str	r3, [sp, #32]
 800a912:	e7f4      	b.n	800a8fe <_dtoa_r+0x2b6>
 800a914:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a918:	f8cd 9004 	str.w	r9, [sp, #4]
 800a91c:	464b      	mov	r3, r9
 800a91e:	e7c6      	b.n	800a8ae <_dtoa_r+0x266>
 800a920:	3101      	adds	r1, #1
 800a922:	6041      	str	r1, [r0, #4]
 800a924:	0052      	lsls	r2, r2, #1
 800a926:	e7c6      	b.n	800a8b6 <_dtoa_r+0x26e>
 800a928:	636f4361 	.word	0x636f4361
 800a92c:	3fd287a7 	.word	0x3fd287a7
 800a930:	8b60c8b3 	.word	0x8b60c8b3
 800a934:	3fc68a28 	.word	0x3fc68a28
 800a938:	509f79fb 	.word	0x509f79fb
 800a93c:	3fd34413 	.word	0x3fd34413
 800a940:	0800bc86 	.word	0x0800bc86
 800a944:	0800bc9d 	.word	0x0800bc9d
 800a948:	7ff00000 	.word	0x7ff00000
 800a94c:	0800bc82 	.word	0x0800bc82
 800a950:	0800bc79 	.word	0x0800bc79
 800a954:	0800bc56 	.word	0x0800bc56
 800a958:	3ff80000 	.word	0x3ff80000
 800a95c:	0800bd98 	.word	0x0800bd98
 800a960:	0800bcfc 	.word	0x0800bcfc
 800a964:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a966:	9a00      	ldr	r2, [sp, #0]
 800a968:	601a      	str	r2, [r3, #0]
 800a96a:	9b01      	ldr	r3, [sp, #4]
 800a96c:	2b0e      	cmp	r3, #14
 800a96e:	f200 80ad 	bhi.w	800aacc <_dtoa_r+0x484>
 800a972:	2d00      	cmp	r5, #0
 800a974:	f000 80aa 	beq.w	800aacc <_dtoa_r+0x484>
 800a978:	f1ba 0f00 	cmp.w	sl, #0
 800a97c:	dd36      	ble.n	800a9ec <_dtoa_r+0x3a4>
 800a97e:	4ac3      	ldr	r2, [pc, #780]	; (800ac8c <_dtoa_r+0x644>)
 800a980:	f00a 030f 	and.w	r3, sl, #15
 800a984:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a988:	ed93 7b00 	vldr	d7, [r3]
 800a98c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a990:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a994:	eeb0 8a47 	vmov.f32	s16, s14
 800a998:	eef0 8a67 	vmov.f32	s17, s15
 800a99c:	d016      	beq.n	800a9cc <_dtoa_r+0x384>
 800a99e:	4bbc      	ldr	r3, [pc, #752]	; (800ac90 <_dtoa_r+0x648>)
 800a9a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a9a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9a8:	f7f5 ff70 	bl	800088c <__aeabi_ddiv>
 800a9ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9b0:	f007 070f 	and.w	r7, r7, #15
 800a9b4:	2503      	movs	r5, #3
 800a9b6:	4eb6      	ldr	r6, [pc, #728]	; (800ac90 <_dtoa_r+0x648>)
 800a9b8:	b957      	cbnz	r7, 800a9d0 <_dtoa_r+0x388>
 800a9ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9be:	ec53 2b18 	vmov	r2, r3, d8
 800a9c2:	f7f5 ff63 	bl	800088c <__aeabi_ddiv>
 800a9c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9ca:	e029      	b.n	800aa20 <_dtoa_r+0x3d8>
 800a9cc:	2502      	movs	r5, #2
 800a9ce:	e7f2      	b.n	800a9b6 <_dtoa_r+0x36e>
 800a9d0:	07f9      	lsls	r1, r7, #31
 800a9d2:	d508      	bpl.n	800a9e6 <_dtoa_r+0x39e>
 800a9d4:	ec51 0b18 	vmov	r0, r1, d8
 800a9d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a9dc:	f7f5 fe2c 	bl	8000638 <__aeabi_dmul>
 800a9e0:	ec41 0b18 	vmov	d8, r0, r1
 800a9e4:	3501      	adds	r5, #1
 800a9e6:	107f      	asrs	r7, r7, #1
 800a9e8:	3608      	adds	r6, #8
 800a9ea:	e7e5      	b.n	800a9b8 <_dtoa_r+0x370>
 800a9ec:	f000 80a6 	beq.w	800ab3c <_dtoa_r+0x4f4>
 800a9f0:	f1ca 0600 	rsb	r6, sl, #0
 800a9f4:	4ba5      	ldr	r3, [pc, #660]	; (800ac8c <_dtoa_r+0x644>)
 800a9f6:	4fa6      	ldr	r7, [pc, #664]	; (800ac90 <_dtoa_r+0x648>)
 800a9f8:	f006 020f 	and.w	r2, r6, #15
 800a9fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa04:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aa08:	f7f5 fe16 	bl	8000638 <__aeabi_dmul>
 800aa0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa10:	1136      	asrs	r6, r6, #4
 800aa12:	2300      	movs	r3, #0
 800aa14:	2502      	movs	r5, #2
 800aa16:	2e00      	cmp	r6, #0
 800aa18:	f040 8085 	bne.w	800ab26 <_dtoa_r+0x4de>
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d1d2      	bne.n	800a9c6 <_dtoa_r+0x37e>
 800aa20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	f000 808c 	beq.w	800ab40 <_dtoa_r+0x4f8>
 800aa28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aa2c:	4b99      	ldr	r3, [pc, #612]	; (800ac94 <_dtoa_r+0x64c>)
 800aa2e:	2200      	movs	r2, #0
 800aa30:	4630      	mov	r0, r6
 800aa32:	4639      	mov	r1, r7
 800aa34:	f7f6 f872 	bl	8000b1c <__aeabi_dcmplt>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	f000 8081 	beq.w	800ab40 <_dtoa_r+0x4f8>
 800aa3e:	9b01      	ldr	r3, [sp, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d07d      	beq.n	800ab40 <_dtoa_r+0x4f8>
 800aa44:	f1b9 0f00 	cmp.w	r9, #0
 800aa48:	dd3c      	ble.n	800aac4 <_dtoa_r+0x47c>
 800aa4a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800aa4e:	9307      	str	r3, [sp, #28]
 800aa50:	2200      	movs	r2, #0
 800aa52:	4b91      	ldr	r3, [pc, #580]	; (800ac98 <_dtoa_r+0x650>)
 800aa54:	4630      	mov	r0, r6
 800aa56:	4639      	mov	r1, r7
 800aa58:	f7f5 fdee 	bl	8000638 <__aeabi_dmul>
 800aa5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa60:	3501      	adds	r5, #1
 800aa62:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800aa66:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	f7f5 fd7a 	bl	8000564 <__aeabi_i2d>
 800aa70:	4632      	mov	r2, r6
 800aa72:	463b      	mov	r3, r7
 800aa74:	f7f5 fde0 	bl	8000638 <__aeabi_dmul>
 800aa78:	4b88      	ldr	r3, [pc, #544]	; (800ac9c <_dtoa_r+0x654>)
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f7f5 fc26 	bl	80002cc <__adddf3>
 800aa80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800aa84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa88:	9303      	str	r3, [sp, #12]
 800aa8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d15c      	bne.n	800ab4a <_dtoa_r+0x502>
 800aa90:	4b83      	ldr	r3, [pc, #524]	; (800aca0 <_dtoa_r+0x658>)
 800aa92:	2200      	movs	r2, #0
 800aa94:	4630      	mov	r0, r6
 800aa96:	4639      	mov	r1, r7
 800aa98:	f7f5 fc16 	bl	80002c8 <__aeabi_dsub>
 800aa9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aaa0:	4606      	mov	r6, r0
 800aaa2:	460f      	mov	r7, r1
 800aaa4:	f7f6 f858 	bl	8000b58 <__aeabi_dcmpgt>
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	f040 8296 	bne.w	800afda <_dtoa_r+0x992>
 800aaae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800aab2:	4630      	mov	r0, r6
 800aab4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aab8:	4639      	mov	r1, r7
 800aaba:	f7f6 f82f 	bl	8000b1c <__aeabi_dcmplt>
 800aabe:	2800      	cmp	r0, #0
 800aac0:	f040 8288 	bne.w	800afd4 <_dtoa_r+0x98c>
 800aac4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aac8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aacc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f2c0 8158 	blt.w	800ad84 <_dtoa_r+0x73c>
 800aad4:	f1ba 0f0e 	cmp.w	sl, #14
 800aad8:	f300 8154 	bgt.w	800ad84 <_dtoa_r+0x73c>
 800aadc:	4b6b      	ldr	r3, [pc, #428]	; (800ac8c <_dtoa_r+0x644>)
 800aade:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800aae2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	f280 80e3 	bge.w	800acb4 <_dtoa_r+0x66c>
 800aaee:	9b01      	ldr	r3, [sp, #4]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	f300 80df 	bgt.w	800acb4 <_dtoa_r+0x66c>
 800aaf6:	f040 826d 	bne.w	800afd4 <_dtoa_r+0x98c>
 800aafa:	4b69      	ldr	r3, [pc, #420]	; (800aca0 <_dtoa_r+0x658>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	4640      	mov	r0, r8
 800ab00:	4649      	mov	r1, r9
 800ab02:	f7f5 fd99 	bl	8000638 <__aeabi_dmul>
 800ab06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab0a:	f7f6 f81b 	bl	8000b44 <__aeabi_dcmpge>
 800ab0e:	9e01      	ldr	r6, [sp, #4]
 800ab10:	4637      	mov	r7, r6
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f040 8243 	bne.w	800af9e <_dtoa_r+0x956>
 800ab18:	9d00      	ldr	r5, [sp, #0]
 800ab1a:	2331      	movs	r3, #49	; 0x31
 800ab1c:	f805 3b01 	strb.w	r3, [r5], #1
 800ab20:	f10a 0a01 	add.w	sl, sl, #1
 800ab24:	e23f      	b.n	800afa6 <_dtoa_r+0x95e>
 800ab26:	07f2      	lsls	r2, r6, #31
 800ab28:	d505      	bpl.n	800ab36 <_dtoa_r+0x4ee>
 800ab2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab2e:	f7f5 fd83 	bl	8000638 <__aeabi_dmul>
 800ab32:	3501      	adds	r5, #1
 800ab34:	2301      	movs	r3, #1
 800ab36:	1076      	asrs	r6, r6, #1
 800ab38:	3708      	adds	r7, #8
 800ab3a:	e76c      	b.n	800aa16 <_dtoa_r+0x3ce>
 800ab3c:	2502      	movs	r5, #2
 800ab3e:	e76f      	b.n	800aa20 <_dtoa_r+0x3d8>
 800ab40:	9b01      	ldr	r3, [sp, #4]
 800ab42:	f8cd a01c 	str.w	sl, [sp, #28]
 800ab46:	930c      	str	r3, [sp, #48]	; 0x30
 800ab48:	e78d      	b.n	800aa66 <_dtoa_r+0x41e>
 800ab4a:	9900      	ldr	r1, [sp, #0]
 800ab4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ab4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab50:	4b4e      	ldr	r3, [pc, #312]	; (800ac8c <_dtoa_r+0x644>)
 800ab52:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab56:	4401      	add	r1, r0
 800ab58:	9102      	str	r1, [sp, #8]
 800ab5a:	9908      	ldr	r1, [sp, #32]
 800ab5c:	eeb0 8a47 	vmov.f32	s16, s14
 800ab60:	eef0 8a67 	vmov.f32	s17, s15
 800ab64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab6c:	2900      	cmp	r1, #0
 800ab6e:	d045      	beq.n	800abfc <_dtoa_r+0x5b4>
 800ab70:	494c      	ldr	r1, [pc, #304]	; (800aca4 <_dtoa_r+0x65c>)
 800ab72:	2000      	movs	r0, #0
 800ab74:	f7f5 fe8a 	bl	800088c <__aeabi_ddiv>
 800ab78:	ec53 2b18 	vmov	r2, r3, d8
 800ab7c:	f7f5 fba4 	bl	80002c8 <__aeabi_dsub>
 800ab80:	9d00      	ldr	r5, [sp, #0]
 800ab82:	ec41 0b18 	vmov	d8, r0, r1
 800ab86:	4639      	mov	r1, r7
 800ab88:	4630      	mov	r0, r6
 800ab8a:	f7f6 f805 	bl	8000b98 <__aeabi_d2iz>
 800ab8e:	900c      	str	r0, [sp, #48]	; 0x30
 800ab90:	f7f5 fce8 	bl	8000564 <__aeabi_i2d>
 800ab94:	4602      	mov	r2, r0
 800ab96:	460b      	mov	r3, r1
 800ab98:	4630      	mov	r0, r6
 800ab9a:	4639      	mov	r1, r7
 800ab9c:	f7f5 fb94 	bl	80002c8 <__aeabi_dsub>
 800aba0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aba2:	3330      	adds	r3, #48	; 0x30
 800aba4:	f805 3b01 	strb.w	r3, [r5], #1
 800aba8:	ec53 2b18 	vmov	r2, r3, d8
 800abac:	4606      	mov	r6, r0
 800abae:	460f      	mov	r7, r1
 800abb0:	f7f5 ffb4 	bl	8000b1c <__aeabi_dcmplt>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d165      	bne.n	800ac84 <_dtoa_r+0x63c>
 800abb8:	4632      	mov	r2, r6
 800abba:	463b      	mov	r3, r7
 800abbc:	4935      	ldr	r1, [pc, #212]	; (800ac94 <_dtoa_r+0x64c>)
 800abbe:	2000      	movs	r0, #0
 800abc0:	f7f5 fb82 	bl	80002c8 <__aeabi_dsub>
 800abc4:	ec53 2b18 	vmov	r2, r3, d8
 800abc8:	f7f5 ffa8 	bl	8000b1c <__aeabi_dcmplt>
 800abcc:	2800      	cmp	r0, #0
 800abce:	f040 80b9 	bne.w	800ad44 <_dtoa_r+0x6fc>
 800abd2:	9b02      	ldr	r3, [sp, #8]
 800abd4:	429d      	cmp	r5, r3
 800abd6:	f43f af75 	beq.w	800aac4 <_dtoa_r+0x47c>
 800abda:	4b2f      	ldr	r3, [pc, #188]	; (800ac98 <_dtoa_r+0x650>)
 800abdc:	ec51 0b18 	vmov	r0, r1, d8
 800abe0:	2200      	movs	r2, #0
 800abe2:	f7f5 fd29 	bl	8000638 <__aeabi_dmul>
 800abe6:	4b2c      	ldr	r3, [pc, #176]	; (800ac98 <_dtoa_r+0x650>)
 800abe8:	ec41 0b18 	vmov	d8, r0, r1
 800abec:	2200      	movs	r2, #0
 800abee:	4630      	mov	r0, r6
 800abf0:	4639      	mov	r1, r7
 800abf2:	f7f5 fd21 	bl	8000638 <__aeabi_dmul>
 800abf6:	4606      	mov	r6, r0
 800abf8:	460f      	mov	r7, r1
 800abfa:	e7c4      	b.n	800ab86 <_dtoa_r+0x53e>
 800abfc:	ec51 0b17 	vmov	r0, r1, d7
 800ac00:	f7f5 fd1a 	bl	8000638 <__aeabi_dmul>
 800ac04:	9b02      	ldr	r3, [sp, #8]
 800ac06:	9d00      	ldr	r5, [sp, #0]
 800ac08:	930c      	str	r3, [sp, #48]	; 0x30
 800ac0a:	ec41 0b18 	vmov	d8, r0, r1
 800ac0e:	4639      	mov	r1, r7
 800ac10:	4630      	mov	r0, r6
 800ac12:	f7f5 ffc1 	bl	8000b98 <__aeabi_d2iz>
 800ac16:	9011      	str	r0, [sp, #68]	; 0x44
 800ac18:	f7f5 fca4 	bl	8000564 <__aeabi_i2d>
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	460b      	mov	r3, r1
 800ac20:	4630      	mov	r0, r6
 800ac22:	4639      	mov	r1, r7
 800ac24:	f7f5 fb50 	bl	80002c8 <__aeabi_dsub>
 800ac28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac2a:	3330      	adds	r3, #48	; 0x30
 800ac2c:	f805 3b01 	strb.w	r3, [r5], #1
 800ac30:	9b02      	ldr	r3, [sp, #8]
 800ac32:	429d      	cmp	r5, r3
 800ac34:	4606      	mov	r6, r0
 800ac36:	460f      	mov	r7, r1
 800ac38:	f04f 0200 	mov.w	r2, #0
 800ac3c:	d134      	bne.n	800aca8 <_dtoa_r+0x660>
 800ac3e:	4b19      	ldr	r3, [pc, #100]	; (800aca4 <_dtoa_r+0x65c>)
 800ac40:	ec51 0b18 	vmov	r0, r1, d8
 800ac44:	f7f5 fb42 	bl	80002cc <__adddf3>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	460b      	mov	r3, r1
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	4639      	mov	r1, r7
 800ac50:	f7f5 ff82 	bl	8000b58 <__aeabi_dcmpgt>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d175      	bne.n	800ad44 <_dtoa_r+0x6fc>
 800ac58:	ec53 2b18 	vmov	r2, r3, d8
 800ac5c:	4911      	ldr	r1, [pc, #68]	; (800aca4 <_dtoa_r+0x65c>)
 800ac5e:	2000      	movs	r0, #0
 800ac60:	f7f5 fb32 	bl	80002c8 <__aeabi_dsub>
 800ac64:	4602      	mov	r2, r0
 800ac66:	460b      	mov	r3, r1
 800ac68:	4630      	mov	r0, r6
 800ac6a:	4639      	mov	r1, r7
 800ac6c:	f7f5 ff56 	bl	8000b1c <__aeabi_dcmplt>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	f43f af27 	beq.w	800aac4 <_dtoa_r+0x47c>
 800ac76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac78:	1e6b      	subs	r3, r5, #1
 800ac7a:	930c      	str	r3, [sp, #48]	; 0x30
 800ac7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ac80:	2b30      	cmp	r3, #48	; 0x30
 800ac82:	d0f8      	beq.n	800ac76 <_dtoa_r+0x62e>
 800ac84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ac88:	e04a      	b.n	800ad20 <_dtoa_r+0x6d8>
 800ac8a:	bf00      	nop
 800ac8c:	0800bd98 	.word	0x0800bd98
 800ac90:	0800bd70 	.word	0x0800bd70
 800ac94:	3ff00000 	.word	0x3ff00000
 800ac98:	40240000 	.word	0x40240000
 800ac9c:	401c0000 	.word	0x401c0000
 800aca0:	40140000 	.word	0x40140000
 800aca4:	3fe00000 	.word	0x3fe00000
 800aca8:	4baf      	ldr	r3, [pc, #700]	; (800af68 <_dtoa_r+0x920>)
 800acaa:	f7f5 fcc5 	bl	8000638 <__aeabi_dmul>
 800acae:	4606      	mov	r6, r0
 800acb0:	460f      	mov	r7, r1
 800acb2:	e7ac      	b.n	800ac0e <_dtoa_r+0x5c6>
 800acb4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800acb8:	9d00      	ldr	r5, [sp, #0]
 800acba:	4642      	mov	r2, r8
 800acbc:	464b      	mov	r3, r9
 800acbe:	4630      	mov	r0, r6
 800acc0:	4639      	mov	r1, r7
 800acc2:	f7f5 fde3 	bl	800088c <__aeabi_ddiv>
 800acc6:	f7f5 ff67 	bl	8000b98 <__aeabi_d2iz>
 800acca:	9002      	str	r0, [sp, #8]
 800accc:	f7f5 fc4a 	bl	8000564 <__aeabi_i2d>
 800acd0:	4642      	mov	r2, r8
 800acd2:	464b      	mov	r3, r9
 800acd4:	f7f5 fcb0 	bl	8000638 <__aeabi_dmul>
 800acd8:	4602      	mov	r2, r0
 800acda:	460b      	mov	r3, r1
 800acdc:	4630      	mov	r0, r6
 800acde:	4639      	mov	r1, r7
 800ace0:	f7f5 faf2 	bl	80002c8 <__aeabi_dsub>
 800ace4:	9e02      	ldr	r6, [sp, #8]
 800ace6:	9f01      	ldr	r7, [sp, #4]
 800ace8:	3630      	adds	r6, #48	; 0x30
 800acea:	f805 6b01 	strb.w	r6, [r5], #1
 800acee:	9e00      	ldr	r6, [sp, #0]
 800acf0:	1bae      	subs	r6, r5, r6
 800acf2:	42b7      	cmp	r7, r6
 800acf4:	4602      	mov	r2, r0
 800acf6:	460b      	mov	r3, r1
 800acf8:	d137      	bne.n	800ad6a <_dtoa_r+0x722>
 800acfa:	f7f5 fae7 	bl	80002cc <__adddf3>
 800acfe:	4642      	mov	r2, r8
 800ad00:	464b      	mov	r3, r9
 800ad02:	4606      	mov	r6, r0
 800ad04:	460f      	mov	r7, r1
 800ad06:	f7f5 ff27 	bl	8000b58 <__aeabi_dcmpgt>
 800ad0a:	b9c8      	cbnz	r0, 800ad40 <_dtoa_r+0x6f8>
 800ad0c:	4642      	mov	r2, r8
 800ad0e:	464b      	mov	r3, r9
 800ad10:	4630      	mov	r0, r6
 800ad12:	4639      	mov	r1, r7
 800ad14:	f7f5 fef8 	bl	8000b08 <__aeabi_dcmpeq>
 800ad18:	b110      	cbz	r0, 800ad20 <_dtoa_r+0x6d8>
 800ad1a:	9b02      	ldr	r3, [sp, #8]
 800ad1c:	07d9      	lsls	r1, r3, #31
 800ad1e:	d40f      	bmi.n	800ad40 <_dtoa_r+0x6f8>
 800ad20:	4620      	mov	r0, r4
 800ad22:	4659      	mov	r1, fp
 800ad24:	f000 fb00 	bl	800b328 <_Bfree>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	702b      	strb	r3, [r5, #0]
 800ad2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad2e:	f10a 0001 	add.w	r0, sl, #1
 800ad32:	6018      	str	r0, [r3, #0]
 800ad34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	f43f acd8 	beq.w	800a6ec <_dtoa_r+0xa4>
 800ad3c:	601d      	str	r5, [r3, #0]
 800ad3e:	e4d5      	b.n	800a6ec <_dtoa_r+0xa4>
 800ad40:	f8cd a01c 	str.w	sl, [sp, #28]
 800ad44:	462b      	mov	r3, r5
 800ad46:	461d      	mov	r5, r3
 800ad48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad4c:	2a39      	cmp	r2, #57	; 0x39
 800ad4e:	d108      	bne.n	800ad62 <_dtoa_r+0x71a>
 800ad50:	9a00      	ldr	r2, [sp, #0]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d1f7      	bne.n	800ad46 <_dtoa_r+0x6fe>
 800ad56:	9a07      	ldr	r2, [sp, #28]
 800ad58:	9900      	ldr	r1, [sp, #0]
 800ad5a:	3201      	adds	r2, #1
 800ad5c:	9207      	str	r2, [sp, #28]
 800ad5e:	2230      	movs	r2, #48	; 0x30
 800ad60:	700a      	strb	r2, [r1, #0]
 800ad62:	781a      	ldrb	r2, [r3, #0]
 800ad64:	3201      	adds	r2, #1
 800ad66:	701a      	strb	r2, [r3, #0]
 800ad68:	e78c      	b.n	800ac84 <_dtoa_r+0x63c>
 800ad6a:	4b7f      	ldr	r3, [pc, #508]	; (800af68 <_dtoa_r+0x920>)
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	f7f5 fc63 	bl	8000638 <__aeabi_dmul>
 800ad72:	2200      	movs	r2, #0
 800ad74:	2300      	movs	r3, #0
 800ad76:	4606      	mov	r6, r0
 800ad78:	460f      	mov	r7, r1
 800ad7a:	f7f5 fec5 	bl	8000b08 <__aeabi_dcmpeq>
 800ad7e:	2800      	cmp	r0, #0
 800ad80:	d09b      	beq.n	800acba <_dtoa_r+0x672>
 800ad82:	e7cd      	b.n	800ad20 <_dtoa_r+0x6d8>
 800ad84:	9a08      	ldr	r2, [sp, #32]
 800ad86:	2a00      	cmp	r2, #0
 800ad88:	f000 80c4 	beq.w	800af14 <_dtoa_r+0x8cc>
 800ad8c:	9a05      	ldr	r2, [sp, #20]
 800ad8e:	2a01      	cmp	r2, #1
 800ad90:	f300 80a8 	bgt.w	800aee4 <_dtoa_r+0x89c>
 800ad94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad96:	2a00      	cmp	r2, #0
 800ad98:	f000 80a0 	beq.w	800aedc <_dtoa_r+0x894>
 800ad9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ada0:	9e06      	ldr	r6, [sp, #24]
 800ada2:	4645      	mov	r5, r8
 800ada4:	9a04      	ldr	r2, [sp, #16]
 800ada6:	2101      	movs	r1, #1
 800ada8:	441a      	add	r2, r3
 800adaa:	4620      	mov	r0, r4
 800adac:	4498      	add	r8, r3
 800adae:	9204      	str	r2, [sp, #16]
 800adb0:	f000 fb76 	bl	800b4a0 <__i2b>
 800adb4:	4607      	mov	r7, r0
 800adb6:	2d00      	cmp	r5, #0
 800adb8:	dd0b      	ble.n	800add2 <_dtoa_r+0x78a>
 800adba:	9b04      	ldr	r3, [sp, #16]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	dd08      	ble.n	800add2 <_dtoa_r+0x78a>
 800adc0:	42ab      	cmp	r3, r5
 800adc2:	9a04      	ldr	r2, [sp, #16]
 800adc4:	bfa8      	it	ge
 800adc6:	462b      	movge	r3, r5
 800adc8:	eba8 0803 	sub.w	r8, r8, r3
 800adcc:	1aed      	subs	r5, r5, r3
 800adce:	1ad3      	subs	r3, r2, r3
 800add0:	9304      	str	r3, [sp, #16]
 800add2:	9b06      	ldr	r3, [sp, #24]
 800add4:	b1fb      	cbz	r3, 800ae16 <_dtoa_r+0x7ce>
 800add6:	9b08      	ldr	r3, [sp, #32]
 800add8:	2b00      	cmp	r3, #0
 800adda:	f000 809f 	beq.w	800af1c <_dtoa_r+0x8d4>
 800adde:	2e00      	cmp	r6, #0
 800ade0:	dd11      	ble.n	800ae06 <_dtoa_r+0x7be>
 800ade2:	4639      	mov	r1, r7
 800ade4:	4632      	mov	r2, r6
 800ade6:	4620      	mov	r0, r4
 800ade8:	f000 fc16 	bl	800b618 <__pow5mult>
 800adec:	465a      	mov	r2, fp
 800adee:	4601      	mov	r1, r0
 800adf0:	4607      	mov	r7, r0
 800adf2:	4620      	mov	r0, r4
 800adf4:	f000 fb6a 	bl	800b4cc <__multiply>
 800adf8:	4659      	mov	r1, fp
 800adfa:	9007      	str	r0, [sp, #28]
 800adfc:	4620      	mov	r0, r4
 800adfe:	f000 fa93 	bl	800b328 <_Bfree>
 800ae02:	9b07      	ldr	r3, [sp, #28]
 800ae04:	469b      	mov	fp, r3
 800ae06:	9b06      	ldr	r3, [sp, #24]
 800ae08:	1b9a      	subs	r2, r3, r6
 800ae0a:	d004      	beq.n	800ae16 <_dtoa_r+0x7ce>
 800ae0c:	4659      	mov	r1, fp
 800ae0e:	4620      	mov	r0, r4
 800ae10:	f000 fc02 	bl	800b618 <__pow5mult>
 800ae14:	4683      	mov	fp, r0
 800ae16:	2101      	movs	r1, #1
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f000 fb41 	bl	800b4a0 <__i2b>
 800ae1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	4606      	mov	r6, r0
 800ae24:	dd7c      	ble.n	800af20 <_dtoa_r+0x8d8>
 800ae26:	461a      	mov	r2, r3
 800ae28:	4601      	mov	r1, r0
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f000 fbf4 	bl	800b618 <__pow5mult>
 800ae30:	9b05      	ldr	r3, [sp, #20]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	4606      	mov	r6, r0
 800ae36:	dd76      	ble.n	800af26 <_dtoa_r+0x8de>
 800ae38:	2300      	movs	r3, #0
 800ae3a:	9306      	str	r3, [sp, #24]
 800ae3c:	6933      	ldr	r3, [r6, #16]
 800ae3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ae42:	6918      	ldr	r0, [r3, #16]
 800ae44:	f000 fadc 	bl	800b400 <__hi0bits>
 800ae48:	f1c0 0020 	rsb	r0, r0, #32
 800ae4c:	9b04      	ldr	r3, [sp, #16]
 800ae4e:	4418      	add	r0, r3
 800ae50:	f010 001f 	ands.w	r0, r0, #31
 800ae54:	f000 8086 	beq.w	800af64 <_dtoa_r+0x91c>
 800ae58:	f1c0 0320 	rsb	r3, r0, #32
 800ae5c:	2b04      	cmp	r3, #4
 800ae5e:	dd7f      	ble.n	800af60 <_dtoa_r+0x918>
 800ae60:	f1c0 001c 	rsb	r0, r0, #28
 800ae64:	9b04      	ldr	r3, [sp, #16]
 800ae66:	4403      	add	r3, r0
 800ae68:	4480      	add	r8, r0
 800ae6a:	4405      	add	r5, r0
 800ae6c:	9304      	str	r3, [sp, #16]
 800ae6e:	f1b8 0f00 	cmp.w	r8, #0
 800ae72:	dd05      	ble.n	800ae80 <_dtoa_r+0x838>
 800ae74:	4659      	mov	r1, fp
 800ae76:	4642      	mov	r2, r8
 800ae78:	4620      	mov	r0, r4
 800ae7a:	f000 fc27 	bl	800b6cc <__lshift>
 800ae7e:	4683      	mov	fp, r0
 800ae80:	9b04      	ldr	r3, [sp, #16]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	dd05      	ble.n	800ae92 <_dtoa_r+0x84a>
 800ae86:	4631      	mov	r1, r6
 800ae88:	461a      	mov	r2, r3
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 fc1e 	bl	800b6cc <__lshift>
 800ae90:	4606      	mov	r6, r0
 800ae92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d069      	beq.n	800af6c <_dtoa_r+0x924>
 800ae98:	4631      	mov	r1, r6
 800ae9a:	4658      	mov	r0, fp
 800ae9c:	f000 fc82 	bl	800b7a4 <__mcmp>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	da63      	bge.n	800af6c <_dtoa_r+0x924>
 800aea4:	2300      	movs	r3, #0
 800aea6:	4659      	mov	r1, fp
 800aea8:	220a      	movs	r2, #10
 800aeaa:	4620      	mov	r0, r4
 800aeac:	f000 fa5e 	bl	800b36c <__multadd>
 800aeb0:	9b08      	ldr	r3, [sp, #32]
 800aeb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aeb6:	4683      	mov	fp, r0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f000 818f 	beq.w	800b1dc <_dtoa_r+0xb94>
 800aebe:	4639      	mov	r1, r7
 800aec0:	2300      	movs	r3, #0
 800aec2:	220a      	movs	r2, #10
 800aec4:	4620      	mov	r0, r4
 800aec6:	f000 fa51 	bl	800b36c <__multadd>
 800aeca:	f1b9 0f00 	cmp.w	r9, #0
 800aece:	4607      	mov	r7, r0
 800aed0:	f300 808e 	bgt.w	800aff0 <_dtoa_r+0x9a8>
 800aed4:	9b05      	ldr	r3, [sp, #20]
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	dc50      	bgt.n	800af7c <_dtoa_r+0x934>
 800aeda:	e089      	b.n	800aff0 <_dtoa_r+0x9a8>
 800aedc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aede:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aee2:	e75d      	b.n	800ada0 <_dtoa_r+0x758>
 800aee4:	9b01      	ldr	r3, [sp, #4]
 800aee6:	1e5e      	subs	r6, r3, #1
 800aee8:	9b06      	ldr	r3, [sp, #24]
 800aeea:	42b3      	cmp	r3, r6
 800aeec:	bfbf      	itttt	lt
 800aeee:	9b06      	ldrlt	r3, [sp, #24]
 800aef0:	9606      	strlt	r6, [sp, #24]
 800aef2:	1af2      	sublt	r2, r6, r3
 800aef4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800aef6:	bfb6      	itet	lt
 800aef8:	189b      	addlt	r3, r3, r2
 800aefa:	1b9e      	subge	r6, r3, r6
 800aefc:	930d      	strlt	r3, [sp, #52]	; 0x34
 800aefe:	9b01      	ldr	r3, [sp, #4]
 800af00:	bfb8      	it	lt
 800af02:	2600      	movlt	r6, #0
 800af04:	2b00      	cmp	r3, #0
 800af06:	bfb5      	itete	lt
 800af08:	eba8 0503 	sublt.w	r5, r8, r3
 800af0c:	9b01      	ldrge	r3, [sp, #4]
 800af0e:	2300      	movlt	r3, #0
 800af10:	4645      	movge	r5, r8
 800af12:	e747      	b.n	800ada4 <_dtoa_r+0x75c>
 800af14:	9e06      	ldr	r6, [sp, #24]
 800af16:	9f08      	ldr	r7, [sp, #32]
 800af18:	4645      	mov	r5, r8
 800af1a:	e74c      	b.n	800adb6 <_dtoa_r+0x76e>
 800af1c:	9a06      	ldr	r2, [sp, #24]
 800af1e:	e775      	b.n	800ae0c <_dtoa_r+0x7c4>
 800af20:	9b05      	ldr	r3, [sp, #20]
 800af22:	2b01      	cmp	r3, #1
 800af24:	dc18      	bgt.n	800af58 <_dtoa_r+0x910>
 800af26:	9b02      	ldr	r3, [sp, #8]
 800af28:	b9b3      	cbnz	r3, 800af58 <_dtoa_r+0x910>
 800af2a:	9b03      	ldr	r3, [sp, #12]
 800af2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af30:	b9a3      	cbnz	r3, 800af5c <_dtoa_r+0x914>
 800af32:	9b03      	ldr	r3, [sp, #12]
 800af34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af38:	0d1b      	lsrs	r3, r3, #20
 800af3a:	051b      	lsls	r3, r3, #20
 800af3c:	b12b      	cbz	r3, 800af4a <_dtoa_r+0x902>
 800af3e:	9b04      	ldr	r3, [sp, #16]
 800af40:	3301      	adds	r3, #1
 800af42:	9304      	str	r3, [sp, #16]
 800af44:	f108 0801 	add.w	r8, r8, #1
 800af48:	2301      	movs	r3, #1
 800af4a:	9306      	str	r3, [sp, #24]
 800af4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f47f af74 	bne.w	800ae3c <_dtoa_r+0x7f4>
 800af54:	2001      	movs	r0, #1
 800af56:	e779      	b.n	800ae4c <_dtoa_r+0x804>
 800af58:	2300      	movs	r3, #0
 800af5a:	e7f6      	b.n	800af4a <_dtoa_r+0x902>
 800af5c:	9b02      	ldr	r3, [sp, #8]
 800af5e:	e7f4      	b.n	800af4a <_dtoa_r+0x902>
 800af60:	d085      	beq.n	800ae6e <_dtoa_r+0x826>
 800af62:	4618      	mov	r0, r3
 800af64:	301c      	adds	r0, #28
 800af66:	e77d      	b.n	800ae64 <_dtoa_r+0x81c>
 800af68:	40240000 	.word	0x40240000
 800af6c:	9b01      	ldr	r3, [sp, #4]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	dc38      	bgt.n	800afe4 <_dtoa_r+0x99c>
 800af72:	9b05      	ldr	r3, [sp, #20]
 800af74:	2b02      	cmp	r3, #2
 800af76:	dd35      	ble.n	800afe4 <_dtoa_r+0x99c>
 800af78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800af7c:	f1b9 0f00 	cmp.w	r9, #0
 800af80:	d10d      	bne.n	800af9e <_dtoa_r+0x956>
 800af82:	4631      	mov	r1, r6
 800af84:	464b      	mov	r3, r9
 800af86:	2205      	movs	r2, #5
 800af88:	4620      	mov	r0, r4
 800af8a:	f000 f9ef 	bl	800b36c <__multadd>
 800af8e:	4601      	mov	r1, r0
 800af90:	4606      	mov	r6, r0
 800af92:	4658      	mov	r0, fp
 800af94:	f000 fc06 	bl	800b7a4 <__mcmp>
 800af98:	2800      	cmp	r0, #0
 800af9a:	f73f adbd 	bgt.w	800ab18 <_dtoa_r+0x4d0>
 800af9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afa0:	9d00      	ldr	r5, [sp, #0]
 800afa2:	ea6f 0a03 	mvn.w	sl, r3
 800afa6:	f04f 0800 	mov.w	r8, #0
 800afaa:	4631      	mov	r1, r6
 800afac:	4620      	mov	r0, r4
 800afae:	f000 f9bb 	bl	800b328 <_Bfree>
 800afb2:	2f00      	cmp	r7, #0
 800afb4:	f43f aeb4 	beq.w	800ad20 <_dtoa_r+0x6d8>
 800afb8:	f1b8 0f00 	cmp.w	r8, #0
 800afbc:	d005      	beq.n	800afca <_dtoa_r+0x982>
 800afbe:	45b8      	cmp	r8, r7
 800afc0:	d003      	beq.n	800afca <_dtoa_r+0x982>
 800afc2:	4641      	mov	r1, r8
 800afc4:	4620      	mov	r0, r4
 800afc6:	f000 f9af 	bl	800b328 <_Bfree>
 800afca:	4639      	mov	r1, r7
 800afcc:	4620      	mov	r0, r4
 800afce:	f000 f9ab 	bl	800b328 <_Bfree>
 800afd2:	e6a5      	b.n	800ad20 <_dtoa_r+0x6d8>
 800afd4:	2600      	movs	r6, #0
 800afd6:	4637      	mov	r7, r6
 800afd8:	e7e1      	b.n	800af9e <_dtoa_r+0x956>
 800afda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800afdc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800afe0:	4637      	mov	r7, r6
 800afe2:	e599      	b.n	800ab18 <_dtoa_r+0x4d0>
 800afe4:	9b08      	ldr	r3, [sp, #32]
 800afe6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800afea:	2b00      	cmp	r3, #0
 800afec:	f000 80fd 	beq.w	800b1ea <_dtoa_r+0xba2>
 800aff0:	2d00      	cmp	r5, #0
 800aff2:	dd05      	ble.n	800b000 <_dtoa_r+0x9b8>
 800aff4:	4639      	mov	r1, r7
 800aff6:	462a      	mov	r2, r5
 800aff8:	4620      	mov	r0, r4
 800affa:	f000 fb67 	bl	800b6cc <__lshift>
 800affe:	4607      	mov	r7, r0
 800b000:	9b06      	ldr	r3, [sp, #24]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d05c      	beq.n	800b0c0 <_dtoa_r+0xa78>
 800b006:	6879      	ldr	r1, [r7, #4]
 800b008:	4620      	mov	r0, r4
 800b00a:	f000 f94d 	bl	800b2a8 <_Balloc>
 800b00e:	4605      	mov	r5, r0
 800b010:	b928      	cbnz	r0, 800b01e <_dtoa_r+0x9d6>
 800b012:	4b80      	ldr	r3, [pc, #512]	; (800b214 <_dtoa_r+0xbcc>)
 800b014:	4602      	mov	r2, r0
 800b016:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b01a:	f7ff bb2e 	b.w	800a67a <_dtoa_r+0x32>
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	3202      	adds	r2, #2
 800b022:	0092      	lsls	r2, r2, #2
 800b024:	f107 010c 	add.w	r1, r7, #12
 800b028:	300c      	adds	r0, #12
 800b02a:	f7fe faa5 	bl	8009578 <memcpy>
 800b02e:	2201      	movs	r2, #1
 800b030:	4629      	mov	r1, r5
 800b032:	4620      	mov	r0, r4
 800b034:	f000 fb4a 	bl	800b6cc <__lshift>
 800b038:	9b00      	ldr	r3, [sp, #0]
 800b03a:	3301      	adds	r3, #1
 800b03c:	9301      	str	r3, [sp, #4]
 800b03e:	9b00      	ldr	r3, [sp, #0]
 800b040:	444b      	add	r3, r9
 800b042:	9307      	str	r3, [sp, #28]
 800b044:	9b02      	ldr	r3, [sp, #8]
 800b046:	f003 0301 	and.w	r3, r3, #1
 800b04a:	46b8      	mov	r8, r7
 800b04c:	9306      	str	r3, [sp, #24]
 800b04e:	4607      	mov	r7, r0
 800b050:	9b01      	ldr	r3, [sp, #4]
 800b052:	4631      	mov	r1, r6
 800b054:	3b01      	subs	r3, #1
 800b056:	4658      	mov	r0, fp
 800b058:	9302      	str	r3, [sp, #8]
 800b05a:	f7ff fa67 	bl	800a52c <quorem>
 800b05e:	4603      	mov	r3, r0
 800b060:	3330      	adds	r3, #48	; 0x30
 800b062:	9004      	str	r0, [sp, #16]
 800b064:	4641      	mov	r1, r8
 800b066:	4658      	mov	r0, fp
 800b068:	9308      	str	r3, [sp, #32]
 800b06a:	f000 fb9b 	bl	800b7a4 <__mcmp>
 800b06e:	463a      	mov	r2, r7
 800b070:	4681      	mov	r9, r0
 800b072:	4631      	mov	r1, r6
 800b074:	4620      	mov	r0, r4
 800b076:	f000 fbb1 	bl	800b7dc <__mdiff>
 800b07a:	68c2      	ldr	r2, [r0, #12]
 800b07c:	9b08      	ldr	r3, [sp, #32]
 800b07e:	4605      	mov	r5, r0
 800b080:	bb02      	cbnz	r2, 800b0c4 <_dtoa_r+0xa7c>
 800b082:	4601      	mov	r1, r0
 800b084:	4658      	mov	r0, fp
 800b086:	f000 fb8d 	bl	800b7a4 <__mcmp>
 800b08a:	9b08      	ldr	r3, [sp, #32]
 800b08c:	4602      	mov	r2, r0
 800b08e:	4629      	mov	r1, r5
 800b090:	4620      	mov	r0, r4
 800b092:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b096:	f000 f947 	bl	800b328 <_Bfree>
 800b09a:	9b05      	ldr	r3, [sp, #20]
 800b09c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b09e:	9d01      	ldr	r5, [sp, #4]
 800b0a0:	ea43 0102 	orr.w	r1, r3, r2
 800b0a4:	9b06      	ldr	r3, [sp, #24]
 800b0a6:	430b      	orrs	r3, r1
 800b0a8:	9b08      	ldr	r3, [sp, #32]
 800b0aa:	d10d      	bne.n	800b0c8 <_dtoa_r+0xa80>
 800b0ac:	2b39      	cmp	r3, #57	; 0x39
 800b0ae:	d029      	beq.n	800b104 <_dtoa_r+0xabc>
 800b0b0:	f1b9 0f00 	cmp.w	r9, #0
 800b0b4:	dd01      	ble.n	800b0ba <_dtoa_r+0xa72>
 800b0b6:	9b04      	ldr	r3, [sp, #16]
 800b0b8:	3331      	adds	r3, #49	; 0x31
 800b0ba:	9a02      	ldr	r2, [sp, #8]
 800b0bc:	7013      	strb	r3, [r2, #0]
 800b0be:	e774      	b.n	800afaa <_dtoa_r+0x962>
 800b0c0:	4638      	mov	r0, r7
 800b0c2:	e7b9      	b.n	800b038 <_dtoa_r+0x9f0>
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	e7e2      	b.n	800b08e <_dtoa_r+0xa46>
 800b0c8:	f1b9 0f00 	cmp.w	r9, #0
 800b0cc:	db06      	blt.n	800b0dc <_dtoa_r+0xa94>
 800b0ce:	9905      	ldr	r1, [sp, #20]
 800b0d0:	ea41 0909 	orr.w	r9, r1, r9
 800b0d4:	9906      	ldr	r1, [sp, #24]
 800b0d6:	ea59 0101 	orrs.w	r1, r9, r1
 800b0da:	d120      	bne.n	800b11e <_dtoa_r+0xad6>
 800b0dc:	2a00      	cmp	r2, #0
 800b0de:	ddec      	ble.n	800b0ba <_dtoa_r+0xa72>
 800b0e0:	4659      	mov	r1, fp
 800b0e2:	2201      	movs	r2, #1
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	9301      	str	r3, [sp, #4]
 800b0e8:	f000 faf0 	bl	800b6cc <__lshift>
 800b0ec:	4631      	mov	r1, r6
 800b0ee:	4683      	mov	fp, r0
 800b0f0:	f000 fb58 	bl	800b7a4 <__mcmp>
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	9b01      	ldr	r3, [sp, #4]
 800b0f8:	dc02      	bgt.n	800b100 <_dtoa_r+0xab8>
 800b0fa:	d1de      	bne.n	800b0ba <_dtoa_r+0xa72>
 800b0fc:	07da      	lsls	r2, r3, #31
 800b0fe:	d5dc      	bpl.n	800b0ba <_dtoa_r+0xa72>
 800b100:	2b39      	cmp	r3, #57	; 0x39
 800b102:	d1d8      	bne.n	800b0b6 <_dtoa_r+0xa6e>
 800b104:	9a02      	ldr	r2, [sp, #8]
 800b106:	2339      	movs	r3, #57	; 0x39
 800b108:	7013      	strb	r3, [r2, #0]
 800b10a:	462b      	mov	r3, r5
 800b10c:	461d      	mov	r5, r3
 800b10e:	3b01      	subs	r3, #1
 800b110:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b114:	2a39      	cmp	r2, #57	; 0x39
 800b116:	d050      	beq.n	800b1ba <_dtoa_r+0xb72>
 800b118:	3201      	adds	r2, #1
 800b11a:	701a      	strb	r2, [r3, #0]
 800b11c:	e745      	b.n	800afaa <_dtoa_r+0x962>
 800b11e:	2a00      	cmp	r2, #0
 800b120:	dd03      	ble.n	800b12a <_dtoa_r+0xae2>
 800b122:	2b39      	cmp	r3, #57	; 0x39
 800b124:	d0ee      	beq.n	800b104 <_dtoa_r+0xabc>
 800b126:	3301      	adds	r3, #1
 800b128:	e7c7      	b.n	800b0ba <_dtoa_r+0xa72>
 800b12a:	9a01      	ldr	r2, [sp, #4]
 800b12c:	9907      	ldr	r1, [sp, #28]
 800b12e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b132:	428a      	cmp	r2, r1
 800b134:	d02a      	beq.n	800b18c <_dtoa_r+0xb44>
 800b136:	4659      	mov	r1, fp
 800b138:	2300      	movs	r3, #0
 800b13a:	220a      	movs	r2, #10
 800b13c:	4620      	mov	r0, r4
 800b13e:	f000 f915 	bl	800b36c <__multadd>
 800b142:	45b8      	cmp	r8, r7
 800b144:	4683      	mov	fp, r0
 800b146:	f04f 0300 	mov.w	r3, #0
 800b14a:	f04f 020a 	mov.w	r2, #10
 800b14e:	4641      	mov	r1, r8
 800b150:	4620      	mov	r0, r4
 800b152:	d107      	bne.n	800b164 <_dtoa_r+0xb1c>
 800b154:	f000 f90a 	bl	800b36c <__multadd>
 800b158:	4680      	mov	r8, r0
 800b15a:	4607      	mov	r7, r0
 800b15c:	9b01      	ldr	r3, [sp, #4]
 800b15e:	3301      	adds	r3, #1
 800b160:	9301      	str	r3, [sp, #4]
 800b162:	e775      	b.n	800b050 <_dtoa_r+0xa08>
 800b164:	f000 f902 	bl	800b36c <__multadd>
 800b168:	4639      	mov	r1, r7
 800b16a:	4680      	mov	r8, r0
 800b16c:	2300      	movs	r3, #0
 800b16e:	220a      	movs	r2, #10
 800b170:	4620      	mov	r0, r4
 800b172:	f000 f8fb 	bl	800b36c <__multadd>
 800b176:	4607      	mov	r7, r0
 800b178:	e7f0      	b.n	800b15c <_dtoa_r+0xb14>
 800b17a:	f1b9 0f00 	cmp.w	r9, #0
 800b17e:	9a00      	ldr	r2, [sp, #0]
 800b180:	bfcc      	ite	gt
 800b182:	464d      	movgt	r5, r9
 800b184:	2501      	movle	r5, #1
 800b186:	4415      	add	r5, r2
 800b188:	f04f 0800 	mov.w	r8, #0
 800b18c:	4659      	mov	r1, fp
 800b18e:	2201      	movs	r2, #1
 800b190:	4620      	mov	r0, r4
 800b192:	9301      	str	r3, [sp, #4]
 800b194:	f000 fa9a 	bl	800b6cc <__lshift>
 800b198:	4631      	mov	r1, r6
 800b19a:	4683      	mov	fp, r0
 800b19c:	f000 fb02 	bl	800b7a4 <__mcmp>
 800b1a0:	2800      	cmp	r0, #0
 800b1a2:	dcb2      	bgt.n	800b10a <_dtoa_r+0xac2>
 800b1a4:	d102      	bne.n	800b1ac <_dtoa_r+0xb64>
 800b1a6:	9b01      	ldr	r3, [sp, #4]
 800b1a8:	07db      	lsls	r3, r3, #31
 800b1aa:	d4ae      	bmi.n	800b10a <_dtoa_r+0xac2>
 800b1ac:	462b      	mov	r3, r5
 800b1ae:	461d      	mov	r5, r3
 800b1b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1b4:	2a30      	cmp	r2, #48	; 0x30
 800b1b6:	d0fa      	beq.n	800b1ae <_dtoa_r+0xb66>
 800b1b8:	e6f7      	b.n	800afaa <_dtoa_r+0x962>
 800b1ba:	9a00      	ldr	r2, [sp, #0]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d1a5      	bne.n	800b10c <_dtoa_r+0xac4>
 800b1c0:	f10a 0a01 	add.w	sl, sl, #1
 800b1c4:	2331      	movs	r3, #49	; 0x31
 800b1c6:	e779      	b.n	800b0bc <_dtoa_r+0xa74>
 800b1c8:	4b13      	ldr	r3, [pc, #76]	; (800b218 <_dtoa_r+0xbd0>)
 800b1ca:	f7ff baaf 	b.w	800a72c <_dtoa_r+0xe4>
 800b1ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	f47f aa86 	bne.w	800a6e2 <_dtoa_r+0x9a>
 800b1d6:	4b11      	ldr	r3, [pc, #68]	; (800b21c <_dtoa_r+0xbd4>)
 800b1d8:	f7ff baa8 	b.w	800a72c <_dtoa_r+0xe4>
 800b1dc:	f1b9 0f00 	cmp.w	r9, #0
 800b1e0:	dc03      	bgt.n	800b1ea <_dtoa_r+0xba2>
 800b1e2:	9b05      	ldr	r3, [sp, #20]
 800b1e4:	2b02      	cmp	r3, #2
 800b1e6:	f73f aec9 	bgt.w	800af7c <_dtoa_r+0x934>
 800b1ea:	9d00      	ldr	r5, [sp, #0]
 800b1ec:	4631      	mov	r1, r6
 800b1ee:	4658      	mov	r0, fp
 800b1f0:	f7ff f99c 	bl	800a52c <quorem>
 800b1f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b1f8:	f805 3b01 	strb.w	r3, [r5], #1
 800b1fc:	9a00      	ldr	r2, [sp, #0]
 800b1fe:	1aaa      	subs	r2, r5, r2
 800b200:	4591      	cmp	r9, r2
 800b202:	ddba      	ble.n	800b17a <_dtoa_r+0xb32>
 800b204:	4659      	mov	r1, fp
 800b206:	2300      	movs	r3, #0
 800b208:	220a      	movs	r2, #10
 800b20a:	4620      	mov	r0, r4
 800b20c:	f000 f8ae 	bl	800b36c <__multadd>
 800b210:	4683      	mov	fp, r0
 800b212:	e7eb      	b.n	800b1ec <_dtoa_r+0xba4>
 800b214:	0800bcfc 	.word	0x0800bcfc
 800b218:	0800bc55 	.word	0x0800bc55
 800b21c:	0800bc79 	.word	0x0800bc79

0800b220 <_fstat_r>:
 800b220:	b538      	push	{r3, r4, r5, lr}
 800b222:	4d07      	ldr	r5, [pc, #28]	; (800b240 <_fstat_r+0x20>)
 800b224:	2300      	movs	r3, #0
 800b226:	4604      	mov	r4, r0
 800b228:	4608      	mov	r0, r1
 800b22a:	4611      	mov	r1, r2
 800b22c:	602b      	str	r3, [r5, #0]
 800b22e:	f7f6 fada 	bl	80017e6 <_fstat>
 800b232:	1c43      	adds	r3, r0, #1
 800b234:	d102      	bne.n	800b23c <_fstat_r+0x1c>
 800b236:	682b      	ldr	r3, [r5, #0]
 800b238:	b103      	cbz	r3, 800b23c <_fstat_r+0x1c>
 800b23a:	6023      	str	r3, [r4, #0]
 800b23c:	bd38      	pop	{r3, r4, r5, pc}
 800b23e:	bf00      	nop
 800b240:	20000740 	.word	0x20000740

0800b244 <_isatty_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4d06      	ldr	r5, [pc, #24]	; (800b260 <_isatty_r+0x1c>)
 800b248:	2300      	movs	r3, #0
 800b24a:	4604      	mov	r4, r0
 800b24c:	4608      	mov	r0, r1
 800b24e:	602b      	str	r3, [r5, #0]
 800b250:	f7f6 fad9 	bl	8001806 <_isatty>
 800b254:	1c43      	adds	r3, r0, #1
 800b256:	d102      	bne.n	800b25e <_isatty_r+0x1a>
 800b258:	682b      	ldr	r3, [r5, #0]
 800b25a:	b103      	cbz	r3, 800b25e <_isatty_r+0x1a>
 800b25c:	6023      	str	r3, [r4, #0]
 800b25e:	bd38      	pop	{r3, r4, r5, pc}
 800b260:	20000740 	.word	0x20000740

0800b264 <_localeconv_r>:
 800b264:	4800      	ldr	r0, [pc, #0]	; (800b268 <_localeconv_r+0x4>)
 800b266:	4770      	bx	lr
 800b268:	20000420 	.word	0x20000420

0800b26c <_lseek_r>:
 800b26c:	b538      	push	{r3, r4, r5, lr}
 800b26e:	4d07      	ldr	r5, [pc, #28]	; (800b28c <_lseek_r+0x20>)
 800b270:	4604      	mov	r4, r0
 800b272:	4608      	mov	r0, r1
 800b274:	4611      	mov	r1, r2
 800b276:	2200      	movs	r2, #0
 800b278:	602a      	str	r2, [r5, #0]
 800b27a:	461a      	mov	r2, r3
 800b27c:	f7f6 face 	bl	800181c <_lseek>
 800b280:	1c43      	adds	r3, r0, #1
 800b282:	d102      	bne.n	800b28a <_lseek_r+0x1e>
 800b284:	682b      	ldr	r3, [r5, #0]
 800b286:	b103      	cbz	r3, 800b28a <_lseek_r+0x1e>
 800b288:	6023      	str	r3, [r4, #0]
 800b28a:	bd38      	pop	{r3, r4, r5, pc}
 800b28c:	20000740 	.word	0x20000740

0800b290 <__malloc_lock>:
 800b290:	4801      	ldr	r0, [pc, #4]	; (800b298 <__malloc_lock+0x8>)
 800b292:	f7fe b902 	b.w	800949a <__retarget_lock_acquire_recursive>
 800b296:	bf00      	nop
 800b298:	20000738 	.word	0x20000738

0800b29c <__malloc_unlock>:
 800b29c:	4801      	ldr	r0, [pc, #4]	; (800b2a4 <__malloc_unlock+0x8>)
 800b29e:	f7fe b8fd 	b.w	800949c <__retarget_lock_release_recursive>
 800b2a2:	bf00      	nop
 800b2a4:	20000738 	.word	0x20000738

0800b2a8 <_Balloc>:
 800b2a8:	b570      	push	{r4, r5, r6, lr}
 800b2aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2ac:	4604      	mov	r4, r0
 800b2ae:	460d      	mov	r5, r1
 800b2b0:	b976      	cbnz	r6, 800b2d0 <_Balloc+0x28>
 800b2b2:	2010      	movs	r0, #16
 800b2b4:	f7fe f958 	bl	8009568 <malloc>
 800b2b8:	4602      	mov	r2, r0
 800b2ba:	6260      	str	r0, [r4, #36]	; 0x24
 800b2bc:	b920      	cbnz	r0, 800b2c8 <_Balloc+0x20>
 800b2be:	4b18      	ldr	r3, [pc, #96]	; (800b320 <_Balloc+0x78>)
 800b2c0:	4818      	ldr	r0, [pc, #96]	; (800b324 <_Balloc+0x7c>)
 800b2c2:	2166      	movs	r1, #102	; 0x66
 800b2c4:	f000 fb90 	bl	800b9e8 <__assert_func>
 800b2c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2cc:	6006      	str	r6, [r0, #0]
 800b2ce:	60c6      	str	r6, [r0, #12]
 800b2d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b2d2:	68f3      	ldr	r3, [r6, #12]
 800b2d4:	b183      	cbz	r3, 800b2f8 <_Balloc+0x50>
 800b2d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2de:	b9b8      	cbnz	r0, 800b310 <_Balloc+0x68>
 800b2e0:	2101      	movs	r1, #1
 800b2e2:	fa01 f605 	lsl.w	r6, r1, r5
 800b2e6:	1d72      	adds	r2, r6, #5
 800b2e8:	0092      	lsls	r2, r2, #2
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f000 fb5a 	bl	800b9a4 <_calloc_r>
 800b2f0:	b160      	cbz	r0, 800b30c <_Balloc+0x64>
 800b2f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b2f6:	e00e      	b.n	800b316 <_Balloc+0x6e>
 800b2f8:	2221      	movs	r2, #33	; 0x21
 800b2fa:	2104      	movs	r1, #4
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f000 fb51 	bl	800b9a4 <_calloc_r>
 800b302:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b304:	60f0      	str	r0, [r6, #12]
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1e4      	bne.n	800b2d6 <_Balloc+0x2e>
 800b30c:	2000      	movs	r0, #0
 800b30e:	bd70      	pop	{r4, r5, r6, pc}
 800b310:	6802      	ldr	r2, [r0, #0]
 800b312:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b316:	2300      	movs	r3, #0
 800b318:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b31c:	e7f7      	b.n	800b30e <_Balloc+0x66>
 800b31e:	bf00      	nop
 800b320:	0800bc86 	.word	0x0800bc86
 800b324:	0800bd0d 	.word	0x0800bd0d

0800b328 <_Bfree>:
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b32c:	4605      	mov	r5, r0
 800b32e:	460c      	mov	r4, r1
 800b330:	b976      	cbnz	r6, 800b350 <_Bfree+0x28>
 800b332:	2010      	movs	r0, #16
 800b334:	f7fe f918 	bl	8009568 <malloc>
 800b338:	4602      	mov	r2, r0
 800b33a:	6268      	str	r0, [r5, #36]	; 0x24
 800b33c:	b920      	cbnz	r0, 800b348 <_Bfree+0x20>
 800b33e:	4b09      	ldr	r3, [pc, #36]	; (800b364 <_Bfree+0x3c>)
 800b340:	4809      	ldr	r0, [pc, #36]	; (800b368 <_Bfree+0x40>)
 800b342:	218a      	movs	r1, #138	; 0x8a
 800b344:	f000 fb50 	bl	800b9e8 <__assert_func>
 800b348:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b34c:	6006      	str	r6, [r0, #0]
 800b34e:	60c6      	str	r6, [r0, #12]
 800b350:	b13c      	cbz	r4, 800b362 <_Bfree+0x3a>
 800b352:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b354:	6862      	ldr	r2, [r4, #4]
 800b356:	68db      	ldr	r3, [r3, #12]
 800b358:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b35c:	6021      	str	r1, [r4, #0]
 800b35e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b362:	bd70      	pop	{r4, r5, r6, pc}
 800b364:	0800bc86 	.word	0x0800bc86
 800b368:	0800bd0d 	.word	0x0800bd0d

0800b36c <__multadd>:
 800b36c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b370:	690e      	ldr	r6, [r1, #16]
 800b372:	4607      	mov	r7, r0
 800b374:	4698      	mov	r8, r3
 800b376:	460c      	mov	r4, r1
 800b378:	f101 0014 	add.w	r0, r1, #20
 800b37c:	2300      	movs	r3, #0
 800b37e:	6805      	ldr	r5, [r0, #0]
 800b380:	b2a9      	uxth	r1, r5
 800b382:	fb02 8101 	mla	r1, r2, r1, r8
 800b386:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b38a:	0c2d      	lsrs	r5, r5, #16
 800b38c:	fb02 c505 	mla	r5, r2, r5, ip
 800b390:	b289      	uxth	r1, r1
 800b392:	3301      	adds	r3, #1
 800b394:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b398:	429e      	cmp	r6, r3
 800b39a:	f840 1b04 	str.w	r1, [r0], #4
 800b39e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b3a2:	dcec      	bgt.n	800b37e <__multadd+0x12>
 800b3a4:	f1b8 0f00 	cmp.w	r8, #0
 800b3a8:	d022      	beq.n	800b3f0 <__multadd+0x84>
 800b3aa:	68a3      	ldr	r3, [r4, #8]
 800b3ac:	42b3      	cmp	r3, r6
 800b3ae:	dc19      	bgt.n	800b3e4 <__multadd+0x78>
 800b3b0:	6861      	ldr	r1, [r4, #4]
 800b3b2:	4638      	mov	r0, r7
 800b3b4:	3101      	adds	r1, #1
 800b3b6:	f7ff ff77 	bl	800b2a8 <_Balloc>
 800b3ba:	4605      	mov	r5, r0
 800b3bc:	b928      	cbnz	r0, 800b3ca <__multadd+0x5e>
 800b3be:	4602      	mov	r2, r0
 800b3c0:	4b0d      	ldr	r3, [pc, #52]	; (800b3f8 <__multadd+0x8c>)
 800b3c2:	480e      	ldr	r0, [pc, #56]	; (800b3fc <__multadd+0x90>)
 800b3c4:	21b5      	movs	r1, #181	; 0xb5
 800b3c6:	f000 fb0f 	bl	800b9e8 <__assert_func>
 800b3ca:	6922      	ldr	r2, [r4, #16]
 800b3cc:	3202      	adds	r2, #2
 800b3ce:	f104 010c 	add.w	r1, r4, #12
 800b3d2:	0092      	lsls	r2, r2, #2
 800b3d4:	300c      	adds	r0, #12
 800b3d6:	f7fe f8cf 	bl	8009578 <memcpy>
 800b3da:	4621      	mov	r1, r4
 800b3dc:	4638      	mov	r0, r7
 800b3de:	f7ff ffa3 	bl	800b328 <_Bfree>
 800b3e2:	462c      	mov	r4, r5
 800b3e4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b3e8:	3601      	adds	r6, #1
 800b3ea:	f8c3 8014 	str.w	r8, [r3, #20]
 800b3ee:	6126      	str	r6, [r4, #16]
 800b3f0:	4620      	mov	r0, r4
 800b3f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3f6:	bf00      	nop
 800b3f8:	0800bcfc 	.word	0x0800bcfc
 800b3fc:	0800bd0d 	.word	0x0800bd0d

0800b400 <__hi0bits>:
 800b400:	0c03      	lsrs	r3, r0, #16
 800b402:	041b      	lsls	r3, r3, #16
 800b404:	b9d3      	cbnz	r3, 800b43c <__hi0bits+0x3c>
 800b406:	0400      	lsls	r0, r0, #16
 800b408:	2310      	movs	r3, #16
 800b40a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b40e:	bf04      	itt	eq
 800b410:	0200      	lsleq	r0, r0, #8
 800b412:	3308      	addeq	r3, #8
 800b414:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b418:	bf04      	itt	eq
 800b41a:	0100      	lsleq	r0, r0, #4
 800b41c:	3304      	addeq	r3, #4
 800b41e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b422:	bf04      	itt	eq
 800b424:	0080      	lsleq	r0, r0, #2
 800b426:	3302      	addeq	r3, #2
 800b428:	2800      	cmp	r0, #0
 800b42a:	db05      	blt.n	800b438 <__hi0bits+0x38>
 800b42c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b430:	f103 0301 	add.w	r3, r3, #1
 800b434:	bf08      	it	eq
 800b436:	2320      	moveq	r3, #32
 800b438:	4618      	mov	r0, r3
 800b43a:	4770      	bx	lr
 800b43c:	2300      	movs	r3, #0
 800b43e:	e7e4      	b.n	800b40a <__hi0bits+0xa>

0800b440 <__lo0bits>:
 800b440:	6803      	ldr	r3, [r0, #0]
 800b442:	f013 0207 	ands.w	r2, r3, #7
 800b446:	4601      	mov	r1, r0
 800b448:	d00b      	beq.n	800b462 <__lo0bits+0x22>
 800b44a:	07da      	lsls	r2, r3, #31
 800b44c:	d424      	bmi.n	800b498 <__lo0bits+0x58>
 800b44e:	0798      	lsls	r0, r3, #30
 800b450:	bf49      	itett	mi
 800b452:	085b      	lsrmi	r3, r3, #1
 800b454:	089b      	lsrpl	r3, r3, #2
 800b456:	2001      	movmi	r0, #1
 800b458:	600b      	strmi	r3, [r1, #0]
 800b45a:	bf5c      	itt	pl
 800b45c:	600b      	strpl	r3, [r1, #0]
 800b45e:	2002      	movpl	r0, #2
 800b460:	4770      	bx	lr
 800b462:	b298      	uxth	r0, r3
 800b464:	b9b0      	cbnz	r0, 800b494 <__lo0bits+0x54>
 800b466:	0c1b      	lsrs	r3, r3, #16
 800b468:	2010      	movs	r0, #16
 800b46a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b46e:	bf04      	itt	eq
 800b470:	0a1b      	lsreq	r3, r3, #8
 800b472:	3008      	addeq	r0, #8
 800b474:	071a      	lsls	r2, r3, #28
 800b476:	bf04      	itt	eq
 800b478:	091b      	lsreq	r3, r3, #4
 800b47a:	3004      	addeq	r0, #4
 800b47c:	079a      	lsls	r2, r3, #30
 800b47e:	bf04      	itt	eq
 800b480:	089b      	lsreq	r3, r3, #2
 800b482:	3002      	addeq	r0, #2
 800b484:	07da      	lsls	r2, r3, #31
 800b486:	d403      	bmi.n	800b490 <__lo0bits+0x50>
 800b488:	085b      	lsrs	r3, r3, #1
 800b48a:	f100 0001 	add.w	r0, r0, #1
 800b48e:	d005      	beq.n	800b49c <__lo0bits+0x5c>
 800b490:	600b      	str	r3, [r1, #0]
 800b492:	4770      	bx	lr
 800b494:	4610      	mov	r0, r2
 800b496:	e7e8      	b.n	800b46a <__lo0bits+0x2a>
 800b498:	2000      	movs	r0, #0
 800b49a:	4770      	bx	lr
 800b49c:	2020      	movs	r0, #32
 800b49e:	4770      	bx	lr

0800b4a0 <__i2b>:
 800b4a0:	b510      	push	{r4, lr}
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	2101      	movs	r1, #1
 800b4a6:	f7ff feff 	bl	800b2a8 <_Balloc>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	b928      	cbnz	r0, 800b4ba <__i2b+0x1a>
 800b4ae:	4b05      	ldr	r3, [pc, #20]	; (800b4c4 <__i2b+0x24>)
 800b4b0:	4805      	ldr	r0, [pc, #20]	; (800b4c8 <__i2b+0x28>)
 800b4b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b4b6:	f000 fa97 	bl	800b9e8 <__assert_func>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	6144      	str	r4, [r0, #20]
 800b4be:	6103      	str	r3, [r0, #16]
 800b4c0:	bd10      	pop	{r4, pc}
 800b4c2:	bf00      	nop
 800b4c4:	0800bcfc 	.word	0x0800bcfc
 800b4c8:	0800bd0d 	.word	0x0800bd0d

0800b4cc <__multiply>:
 800b4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d0:	4614      	mov	r4, r2
 800b4d2:	690a      	ldr	r2, [r1, #16]
 800b4d4:	6923      	ldr	r3, [r4, #16]
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	bfb8      	it	lt
 800b4da:	460b      	movlt	r3, r1
 800b4dc:	460d      	mov	r5, r1
 800b4de:	bfbc      	itt	lt
 800b4e0:	4625      	movlt	r5, r4
 800b4e2:	461c      	movlt	r4, r3
 800b4e4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b4e8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b4ec:	68ab      	ldr	r3, [r5, #8]
 800b4ee:	6869      	ldr	r1, [r5, #4]
 800b4f0:	eb0a 0709 	add.w	r7, sl, r9
 800b4f4:	42bb      	cmp	r3, r7
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	bfb8      	it	lt
 800b4fa:	3101      	addlt	r1, #1
 800b4fc:	f7ff fed4 	bl	800b2a8 <_Balloc>
 800b500:	b930      	cbnz	r0, 800b510 <__multiply+0x44>
 800b502:	4602      	mov	r2, r0
 800b504:	4b42      	ldr	r3, [pc, #264]	; (800b610 <__multiply+0x144>)
 800b506:	4843      	ldr	r0, [pc, #268]	; (800b614 <__multiply+0x148>)
 800b508:	f240 115d 	movw	r1, #349	; 0x15d
 800b50c:	f000 fa6c 	bl	800b9e8 <__assert_func>
 800b510:	f100 0614 	add.w	r6, r0, #20
 800b514:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b518:	4633      	mov	r3, r6
 800b51a:	2200      	movs	r2, #0
 800b51c:	4543      	cmp	r3, r8
 800b51e:	d31e      	bcc.n	800b55e <__multiply+0x92>
 800b520:	f105 0c14 	add.w	ip, r5, #20
 800b524:	f104 0314 	add.w	r3, r4, #20
 800b528:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b52c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b530:	9202      	str	r2, [sp, #8]
 800b532:	ebac 0205 	sub.w	r2, ip, r5
 800b536:	3a15      	subs	r2, #21
 800b538:	f022 0203 	bic.w	r2, r2, #3
 800b53c:	3204      	adds	r2, #4
 800b53e:	f105 0115 	add.w	r1, r5, #21
 800b542:	458c      	cmp	ip, r1
 800b544:	bf38      	it	cc
 800b546:	2204      	movcc	r2, #4
 800b548:	9201      	str	r2, [sp, #4]
 800b54a:	9a02      	ldr	r2, [sp, #8]
 800b54c:	9303      	str	r3, [sp, #12]
 800b54e:	429a      	cmp	r2, r3
 800b550:	d808      	bhi.n	800b564 <__multiply+0x98>
 800b552:	2f00      	cmp	r7, #0
 800b554:	dc55      	bgt.n	800b602 <__multiply+0x136>
 800b556:	6107      	str	r7, [r0, #16]
 800b558:	b005      	add	sp, #20
 800b55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55e:	f843 2b04 	str.w	r2, [r3], #4
 800b562:	e7db      	b.n	800b51c <__multiply+0x50>
 800b564:	f8b3 a000 	ldrh.w	sl, [r3]
 800b568:	f1ba 0f00 	cmp.w	sl, #0
 800b56c:	d020      	beq.n	800b5b0 <__multiply+0xe4>
 800b56e:	f105 0e14 	add.w	lr, r5, #20
 800b572:	46b1      	mov	r9, r6
 800b574:	2200      	movs	r2, #0
 800b576:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b57a:	f8d9 b000 	ldr.w	fp, [r9]
 800b57e:	b2a1      	uxth	r1, r4
 800b580:	fa1f fb8b 	uxth.w	fp, fp
 800b584:	fb0a b101 	mla	r1, sl, r1, fp
 800b588:	4411      	add	r1, r2
 800b58a:	f8d9 2000 	ldr.w	r2, [r9]
 800b58e:	0c24      	lsrs	r4, r4, #16
 800b590:	0c12      	lsrs	r2, r2, #16
 800b592:	fb0a 2404 	mla	r4, sl, r4, r2
 800b596:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b59a:	b289      	uxth	r1, r1
 800b59c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b5a0:	45f4      	cmp	ip, lr
 800b5a2:	f849 1b04 	str.w	r1, [r9], #4
 800b5a6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b5aa:	d8e4      	bhi.n	800b576 <__multiply+0xaa>
 800b5ac:	9901      	ldr	r1, [sp, #4]
 800b5ae:	5072      	str	r2, [r6, r1]
 800b5b0:	9a03      	ldr	r2, [sp, #12]
 800b5b2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b5b6:	3304      	adds	r3, #4
 800b5b8:	f1b9 0f00 	cmp.w	r9, #0
 800b5bc:	d01f      	beq.n	800b5fe <__multiply+0x132>
 800b5be:	6834      	ldr	r4, [r6, #0]
 800b5c0:	f105 0114 	add.w	r1, r5, #20
 800b5c4:	46b6      	mov	lr, r6
 800b5c6:	f04f 0a00 	mov.w	sl, #0
 800b5ca:	880a      	ldrh	r2, [r1, #0]
 800b5cc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b5d0:	fb09 b202 	mla	r2, r9, r2, fp
 800b5d4:	4492      	add	sl, r2
 800b5d6:	b2a4      	uxth	r4, r4
 800b5d8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b5dc:	f84e 4b04 	str.w	r4, [lr], #4
 800b5e0:	f851 4b04 	ldr.w	r4, [r1], #4
 800b5e4:	f8be 2000 	ldrh.w	r2, [lr]
 800b5e8:	0c24      	lsrs	r4, r4, #16
 800b5ea:	fb09 2404 	mla	r4, r9, r4, r2
 800b5ee:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b5f2:	458c      	cmp	ip, r1
 800b5f4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b5f8:	d8e7      	bhi.n	800b5ca <__multiply+0xfe>
 800b5fa:	9a01      	ldr	r2, [sp, #4]
 800b5fc:	50b4      	str	r4, [r6, r2]
 800b5fe:	3604      	adds	r6, #4
 800b600:	e7a3      	b.n	800b54a <__multiply+0x7e>
 800b602:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b606:	2b00      	cmp	r3, #0
 800b608:	d1a5      	bne.n	800b556 <__multiply+0x8a>
 800b60a:	3f01      	subs	r7, #1
 800b60c:	e7a1      	b.n	800b552 <__multiply+0x86>
 800b60e:	bf00      	nop
 800b610:	0800bcfc 	.word	0x0800bcfc
 800b614:	0800bd0d 	.word	0x0800bd0d

0800b618 <__pow5mult>:
 800b618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b61c:	4615      	mov	r5, r2
 800b61e:	f012 0203 	ands.w	r2, r2, #3
 800b622:	4606      	mov	r6, r0
 800b624:	460f      	mov	r7, r1
 800b626:	d007      	beq.n	800b638 <__pow5mult+0x20>
 800b628:	4c25      	ldr	r4, [pc, #148]	; (800b6c0 <__pow5mult+0xa8>)
 800b62a:	3a01      	subs	r2, #1
 800b62c:	2300      	movs	r3, #0
 800b62e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b632:	f7ff fe9b 	bl	800b36c <__multadd>
 800b636:	4607      	mov	r7, r0
 800b638:	10ad      	asrs	r5, r5, #2
 800b63a:	d03d      	beq.n	800b6b8 <__pow5mult+0xa0>
 800b63c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b63e:	b97c      	cbnz	r4, 800b660 <__pow5mult+0x48>
 800b640:	2010      	movs	r0, #16
 800b642:	f7fd ff91 	bl	8009568 <malloc>
 800b646:	4602      	mov	r2, r0
 800b648:	6270      	str	r0, [r6, #36]	; 0x24
 800b64a:	b928      	cbnz	r0, 800b658 <__pow5mult+0x40>
 800b64c:	4b1d      	ldr	r3, [pc, #116]	; (800b6c4 <__pow5mult+0xac>)
 800b64e:	481e      	ldr	r0, [pc, #120]	; (800b6c8 <__pow5mult+0xb0>)
 800b650:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b654:	f000 f9c8 	bl	800b9e8 <__assert_func>
 800b658:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b65c:	6004      	str	r4, [r0, #0]
 800b65e:	60c4      	str	r4, [r0, #12]
 800b660:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b668:	b94c      	cbnz	r4, 800b67e <__pow5mult+0x66>
 800b66a:	f240 2171 	movw	r1, #625	; 0x271
 800b66e:	4630      	mov	r0, r6
 800b670:	f7ff ff16 	bl	800b4a0 <__i2b>
 800b674:	2300      	movs	r3, #0
 800b676:	f8c8 0008 	str.w	r0, [r8, #8]
 800b67a:	4604      	mov	r4, r0
 800b67c:	6003      	str	r3, [r0, #0]
 800b67e:	f04f 0900 	mov.w	r9, #0
 800b682:	07eb      	lsls	r3, r5, #31
 800b684:	d50a      	bpl.n	800b69c <__pow5mult+0x84>
 800b686:	4639      	mov	r1, r7
 800b688:	4622      	mov	r2, r4
 800b68a:	4630      	mov	r0, r6
 800b68c:	f7ff ff1e 	bl	800b4cc <__multiply>
 800b690:	4639      	mov	r1, r7
 800b692:	4680      	mov	r8, r0
 800b694:	4630      	mov	r0, r6
 800b696:	f7ff fe47 	bl	800b328 <_Bfree>
 800b69a:	4647      	mov	r7, r8
 800b69c:	106d      	asrs	r5, r5, #1
 800b69e:	d00b      	beq.n	800b6b8 <__pow5mult+0xa0>
 800b6a0:	6820      	ldr	r0, [r4, #0]
 800b6a2:	b938      	cbnz	r0, 800b6b4 <__pow5mult+0x9c>
 800b6a4:	4622      	mov	r2, r4
 800b6a6:	4621      	mov	r1, r4
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	f7ff ff0f 	bl	800b4cc <__multiply>
 800b6ae:	6020      	str	r0, [r4, #0]
 800b6b0:	f8c0 9000 	str.w	r9, [r0]
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	e7e4      	b.n	800b682 <__pow5mult+0x6a>
 800b6b8:	4638      	mov	r0, r7
 800b6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6be:	bf00      	nop
 800b6c0:	0800be60 	.word	0x0800be60
 800b6c4:	0800bc86 	.word	0x0800bc86
 800b6c8:	0800bd0d 	.word	0x0800bd0d

0800b6cc <__lshift>:
 800b6cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d0:	460c      	mov	r4, r1
 800b6d2:	6849      	ldr	r1, [r1, #4]
 800b6d4:	6923      	ldr	r3, [r4, #16]
 800b6d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6da:	68a3      	ldr	r3, [r4, #8]
 800b6dc:	4607      	mov	r7, r0
 800b6de:	4691      	mov	r9, r2
 800b6e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6e4:	f108 0601 	add.w	r6, r8, #1
 800b6e8:	42b3      	cmp	r3, r6
 800b6ea:	db0b      	blt.n	800b704 <__lshift+0x38>
 800b6ec:	4638      	mov	r0, r7
 800b6ee:	f7ff fddb 	bl	800b2a8 <_Balloc>
 800b6f2:	4605      	mov	r5, r0
 800b6f4:	b948      	cbnz	r0, 800b70a <__lshift+0x3e>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	4b28      	ldr	r3, [pc, #160]	; (800b79c <__lshift+0xd0>)
 800b6fa:	4829      	ldr	r0, [pc, #164]	; (800b7a0 <__lshift+0xd4>)
 800b6fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b700:	f000 f972 	bl	800b9e8 <__assert_func>
 800b704:	3101      	adds	r1, #1
 800b706:	005b      	lsls	r3, r3, #1
 800b708:	e7ee      	b.n	800b6e8 <__lshift+0x1c>
 800b70a:	2300      	movs	r3, #0
 800b70c:	f100 0114 	add.w	r1, r0, #20
 800b710:	f100 0210 	add.w	r2, r0, #16
 800b714:	4618      	mov	r0, r3
 800b716:	4553      	cmp	r3, sl
 800b718:	db33      	blt.n	800b782 <__lshift+0xb6>
 800b71a:	6920      	ldr	r0, [r4, #16]
 800b71c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b720:	f104 0314 	add.w	r3, r4, #20
 800b724:	f019 091f 	ands.w	r9, r9, #31
 800b728:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b72c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b730:	d02b      	beq.n	800b78a <__lshift+0xbe>
 800b732:	f1c9 0e20 	rsb	lr, r9, #32
 800b736:	468a      	mov	sl, r1
 800b738:	2200      	movs	r2, #0
 800b73a:	6818      	ldr	r0, [r3, #0]
 800b73c:	fa00 f009 	lsl.w	r0, r0, r9
 800b740:	4302      	orrs	r2, r0
 800b742:	f84a 2b04 	str.w	r2, [sl], #4
 800b746:	f853 2b04 	ldr.w	r2, [r3], #4
 800b74a:	459c      	cmp	ip, r3
 800b74c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b750:	d8f3      	bhi.n	800b73a <__lshift+0x6e>
 800b752:	ebac 0304 	sub.w	r3, ip, r4
 800b756:	3b15      	subs	r3, #21
 800b758:	f023 0303 	bic.w	r3, r3, #3
 800b75c:	3304      	adds	r3, #4
 800b75e:	f104 0015 	add.w	r0, r4, #21
 800b762:	4584      	cmp	ip, r0
 800b764:	bf38      	it	cc
 800b766:	2304      	movcc	r3, #4
 800b768:	50ca      	str	r2, [r1, r3]
 800b76a:	b10a      	cbz	r2, 800b770 <__lshift+0xa4>
 800b76c:	f108 0602 	add.w	r6, r8, #2
 800b770:	3e01      	subs	r6, #1
 800b772:	4638      	mov	r0, r7
 800b774:	612e      	str	r6, [r5, #16]
 800b776:	4621      	mov	r1, r4
 800b778:	f7ff fdd6 	bl	800b328 <_Bfree>
 800b77c:	4628      	mov	r0, r5
 800b77e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b782:	f842 0f04 	str.w	r0, [r2, #4]!
 800b786:	3301      	adds	r3, #1
 800b788:	e7c5      	b.n	800b716 <__lshift+0x4a>
 800b78a:	3904      	subs	r1, #4
 800b78c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b790:	f841 2f04 	str.w	r2, [r1, #4]!
 800b794:	459c      	cmp	ip, r3
 800b796:	d8f9      	bhi.n	800b78c <__lshift+0xc0>
 800b798:	e7ea      	b.n	800b770 <__lshift+0xa4>
 800b79a:	bf00      	nop
 800b79c:	0800bcfc 	.word	0x0800bcfc
 800b7a0:	0800bd0d 	.word	0x0800bd0d

0800b7a4 <__mcmp>:
 800b7a4:	b530      	push	{r4, r5, lr}
 800b7a6:	6902      	ldr	r2, [r0, #16]
 800b7a8:	690c      	ldr	r4, [r1, #16]
 800b7aa:	1b12      	subs	r2, r2, r4
 800b7ac:	d10e      	bne.n	800b7cc <__mcmp+0x28>
 800b7ae:	f100 0314 	add.w	r3, r0, #20
 800b7b2:	3114      	adds	r1, #20
 800b7b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b7b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b7bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b7c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b7c4:	42a5      	cmp	r5, r4
 800b7c6:	d003      	beq.n	800b7d0 <__mcmp+0x2c>
 800b7c8:	d305      	bcc.n	800b7d6 <__mcmp+0x32>
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	4610      	mov	r0, r2
 800b7ce:	bd30      	pop	{r4, r5, pc}
 800b7d0:	4283      	cmp	r3, r0
 800b7d2:	d3f3      	bcc.n	800b7bc <__mcmp+0x18>
 800b7d4:	e7fa      	b.n	800b7cc <__mcmp+0x28>
 800b7d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b7da:	e7f7      	b.n	800b7cc <__mcmp+0x28>

0800b7dc <__mdiff>:
 800b7dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7e0:	460c      	mov	r4, r1
 800b7e2:	4606      	mov	r6, r0
 800b7e4:	4611      	mov	r1, r2
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	4617      	mov	r7, r2
 800b7ea:	f7ff ffdb 	bl	800b7a4 <__mcmp>
 800b7ee:	1e05      	subs	r5, r0, #0
 800b7f0:	d110      	bne.n	800b814 <__mdiff+0x38>
 800b7f2:	4629      	mov	r1, r5
 800b7f4:	4630      	mov	r0, r6
 800b7f6:	f7ff fd57 	bl	800b2a8 <_Balloc>
 800b7fa:	b930      	cbnz	r0, 800b80a <__mdiff+0x2e>
 800b7fc:	4b39      	ldr	r3, [pc, #228]	; (800b8e4 <__mdiff+0x108>)
 800b7fe:	4602      	mov	r2, r0
 800b800:	f240 2132 	movw	r1, #562	; 0x232
 800b804:	4838      	ldr	r0, [pc, #224]	; (800b8e8 <__mdiff+0x10c>)
 800b806:	f000 f8ef 	bl	800b9e8 <__assert_func>
 800b80a:	2301      	movs	r3, #1
 800b80c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b810:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b814:	bfa4      	itt	ge
 800b816:	463b      	movge	r3, r7
 800b818:	4627      	movge	r7, r4
 800b81a:	4630      	mov	r0, r6
 800b81c:	6879      	ldr	r1, [r7, #4]
 800b81e:	bfa6      	itte	ge
 800b820:	461c      	movge	r4, r3
 800b822:	2500      	movge	r5, #0
 800b824:	2501      	movlt	r5, #1
 800b826:	f7ff fd3f 	bl	800b2a8 <_Balloc>
 800b82a:	b920      	cbnz	r0, 800b836 <__mdiff+0x5a>
 800b82c:	4b2d      	ldr	r3, [pc, #180]	; (800b8e4 <__mdiff+0x108>)
 800b82e:	4602      	mov	r2, r0
 800b830:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b834:	e7e6      	b.n	800b804 <__mdiff+0x28>
 800b836:	693e      	ldr	r6, [r7, #16]
 800b838:	60c5      	str	r5, [r0, #12]
 800b83a:	6925      	ldr	r5, [r4, #16]
 800b83c:	f107 0114 	add.w	r1, r7, #20
 800b840:	f104 0914 	add.w	r9, r4, #20
 800b844:	f100 0e14 	add.w	lr, r0, #20
 800b848:	f107 0210 	add.w	r2, r7, #16
 800b84c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b850:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b854:	46f2      	mov	sl, lr
 800b856:	2700      	movs	r7, #0
 800b858:	f859 3b04 	ldr.w	r3, [r9], #4
 800b85c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b860:	fa1f f883 	uxth.w	r8, r3
 800b864:	fa17 f78b 	uxtah	r7, r7, fp
 800b868:	0c1b      	lsrs	r3, r3, #16
 800b86a:	eba7 0808 	sub.w	r8, r7, r8
 800b86e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b872:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b876:	fa1f f888 	uxth.w	r8, r8
 800b87a:	141f      	asrs	r7, r3, #16
 800b87c:	454d      	cmp	r5, r9
 800b87e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b882:	f84a 3b04 	str.w	r3, [sl], #4
 800b886:	d8e7      	bhi.n	800b858 <__mdiff+0x7c>
 800b888:	1b2b      	subs	r3, r5, r4
 800b88a:	3b15      	subs	r3, #21
 800b88c:	f023 0303 	bic.w	r3, r3, #3
 800b890:	3304      	adds	r3, #4
 800b892:	3415      	adds	r4, #21
 800b894:	42a5      	cmp	r5, r4
 800b896:	bf38      	it	cc
 800b898:	2304      	movcc	r3, #4
 800b89a:	4419      	add	r1, r3
 800b89c:	4473      	add	r3, lr
 800b89e:	469e      	mov	lr, r3
 800b8a0:	460d      	mov	r5, r1
 800b8a2:	4565      	cmp	r5, ip
 800b8a4:	d30e      	bcc.n	800b8c4 <__mdiff+0xe8>
 800b8a6:	f10c 0203 	add.w	r2, ip, #3
 800b8aa:	1a52      	subs	r2, r2, r1
 800b8ac:	f022 0203 	bic.w	r2, r2, #3
 800b8b0:	3903      	subs	r1, #3
 800b8b2:	458c      	cmp	ip, r1
 800b8b4:	bf38      	it	cc
 800b8b6:	2200      	movcc	r2, #0
 800b8b8:	441a      	add	r2, r3
 800b8ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b8be:	b17b      	cbz	r3, 800b8e0 <__mdiff+0x104>
 800b8c0:	6106      	str	r6, [r0, #16]
 800b8c2:	e7a5      	b.n	800b810 <__mdiff+0x34>
 800b8c4:	f855 8b04 	ldr.w	r8, [r5], #4
 800b8c8:	fa17 f488 	uxtah	r4, r7, r8
 800b8cc:	1422      	asrs	r2, r4, #16
 800b8ce:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b8d2:	b2a4      	uxth	r4, r4
 800b8d4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b8d8:	f84e 4b04 	str.w	r4, [lr], #4
 800b8dc:	1417      	asrs	r7, r2, #16
 800b8de:	e7e0      	b.n	800b8a2 <__mdiff+0xc6>
 800b8e0:	3e01      	subs	r6, #1
 800b8e2:	e7ea      	b.n	800b8ba <__mdiff+0xde>
 800b8e4:	0800bcfc 	.word	0x0800bcfc
 800b8e8:	0800bd0d 	.word	0x0800bd0d

0800b8ec <__d2b>:
 800b8ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8f0:	4689      	mov	r9, r1
 800b8f2:	2101      	movs	r1, #1
 800b8f4:	ec57 6b10 	vmov	r6, r7, d0
 800b8f8:	4690      	mov	r8, r2
 800b8fa:	f7ff fcd5 	bl	800b2a8 <_Balloc>
 800b8fe:	4604      	mov	r4, r0
 800b900:	b930      	cbnz	r0, 800b910 <__d2b+0x24>
 800b902:	4602      	mov	r2, r0
 800b904:	4b25      	ldr	r3, [pc, #148]	; (800b99c <__d2b+0xb0>)
 800b906:	4826      	ldr	r0, [pc, #152]	; (800b9a0 <__d2b+0xb4>)
 800b908:	f240 310a 	movw	r1, #778	; 0x30a
 800b90c:	f000 f86c 	bl	800b9e8 <__assert_func>
 800b910:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b914:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b918:	bb35      	cbnz	r5, 800b968 <__d2b+0x7c>
 800b91a:	2e00      	cmp	r6, #0
 800b91c:	9301      	str	r3, [sp, #4]
 800b91e:	d028      	beq.n	800b972 <__d2b+0x86>
 800b920:	4668      	mov	r0, sp
 800b922:	9600      	str	r6, [sp, #0]
 800b924:	f7ff fd8c 	bl	800b440 <__lo0bits>
 800b928:	9900      	ldr	r1, [sp, #0]
 800b92a:	b300      	cbz	r0, 800b96e <__d2b+0x82>
 800b92c:	9a01      	ldr	r2, [sp, #4]
 800b92e:	f1c0 0320 	rsb	r3, r0, #32
 800b932:	fa02 f303 	lsl.w	r3, r2, r3
 800b936:	430b      	orrs	r3, r1
 800b938:	40c2      	lsrs	r2, r0
 800b93a:	6163      	str	r3, [r4, #20]
 800b93c:	9201      	str	r2, [sp, #4]
 800b93e:	9b01      	ldr	r3, [sp, #4]
 800b940:	61a3      	str	r3, [r4, #24]
 800b942:	2b00      	cmp	r3, #0
 800b944:	bf14      	ite	ne
 800b946:	2202      	movne	r2, #2
 800b948:	2201      	moveq	r2, #1
 800b94a:	6122      	str	r2, [r4, #16]
 800b94c:	b1d5      	cbz	r5, 800b984 <__d2b+0x98>
 800b94e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b952:	4405      	add	r5, r0
 800b954:	f8c9 5000 	str.w	r5, [r9]
 800b958:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b95c:	f8c8 0000 	str.w	r0, [r8]
 800b960:	4620      	mov	r0, r4
 800b962:	b003      	add	sp, #12
 800b964:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b968:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b96c:	e7d5      	b.n	800b91a <__d2b+0x2e>
 800b96e:	6161      	str	r1, [r4, #20]
 800b970:	e7e5      	b.n	800b93e <__d2b+0x52>
 800b972:	a801      	add	r0, sp, #4
 800b974:	f7ff fd64 	bl	800b440 <__lo0bits>
 800b978:	9b01      	ldr	r3, [sp, #4]
 800b97a:	6163      	str	r3, [r4, #20]
 800b97c:	2201      	movs	r2, #1
 800b97e:	6122      	str	r2, [r4, #16]
 800b980:	3020      	adds	r0, #32
 800b982:	e7e3      	b.n	800b94c <__d2b+0x60>
 800b984:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b988:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b98c:	f8c9 0000 	str.w	r0, [r9]
 800b990:	6918      	ldr	r0, [r3, #16]
 800b992:	f7ff fd35 	bl	800b400 <__hi0bits>
 800b996:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b99a:	e7df      	b.n	800b95c <__d2b+0x70>
 800b99c:	0800bcfc 	.word	0x0800bcfc
 800b9a0:	0800bd0d 	.word	0x0800bd0d

0800b9a4 <_calloc_r>:
 800b9a4:	b513      	push	{r0, r1, r4, lr}
 800b9a6:	434a      	muls	r2, r1
 800b9a8:	4611      	mov	r1, r2
 800b9aa:	9201      	str	r2, [sp, #4]
 800b9ac:	f7fd fe4a 	bl	8009644 <_malloc_r>
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	b118      	cbz	r0, 800b9bc <_calloc_r+0x18>
 800b9b4:	9a01      	ldr	r2, [sp, #4]
 800b9b6:	2100      	movs	r1, #0
 800b9b8:	f7fd fdec 	bl	8009594 <memset>
 800b9bc:	4620      	mov	r0, r4
 800b9be:	b002      	add	sp, #8
 800b9c0:	bd10      	pop	{r4, pc}
	...

0800b9c4 <_read_r>:
 800b9c4:	b538      	push	{r3, r4, r5, lr}
 800b9c6:	4d07      	ldr	r5, [pc, #28]	; (800b9e4 <_read_r+0x20>)
 800b9c8:	4604      	mov	r4, r0
 800b9ca:	4608      	mov	r0, r1
 800b9cc:	4611      	mov	r1, r2
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	602a      	str	r2, [r5, #0]
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	f7f5 fec2 	bl	800175c <_read>
 800b9d8:	1c43      	adds	r3, r0, #1
 800b9da:	d102      	bne.n	800b9e2 <_read_r+0x1e>
 800b9dc:	682b      	ldr	r3, [r5, #0]
 800b9de:	b103      	cbz	r3, 800b9e2 <_read_r+0x1e>
 800b9e0:	6023      	str	r3, [r4, #0]
 800b9e2:	bd38      	pop	{r3, r4, r5, pc}
 800b9e4:	20000740 	.word	0x20000740

0800b9e8 <__assert_func>:
 800b9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9ea:	4614      	mov	r4, r2
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	4b09      	ldr	r3, [pc, #36]	; (800ba14 <__assert_func+0x2c>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4605      	mov	r5, r0
 800b9f4:	68d8      	ldr	r0, [r3, #12]
 800b9f6:	b14c      	cbz	r4, 800ba0c <__assert_func+0x24>
 800b9f8:	4b07      	ldr	r3, [pc, #28]	; (800ba18 <__assert_func+0x30>)
 800b9fa:	9100      	str	r1, [sp, #0]
 800b9fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba00:	4906      	ldr	r1, [pc, #24]	; (800ba1c <__assert_func+0x34>)
 800ba02:	462b      	mov	r3, r5
 800ba04:	f7fd fcf2 	bl	80093ec <fiprintf>
 800ba08:	f000 f82b 	bl	800ba62 <abort>
 800ba0c:	4b04      	ldr	r3, [pc, #16]	; (800ba20 <__assert_func+0x38>)
 800ba0e:	461c      	mov	r4, r3
 800ba10:	e7f3      	b.n	800b9fa <__assert_func+0x12>
 800ba12:	bf00      	nop
 800ba14:	200002cc 	.word	0x200002cc
 800ba18:	0800be6c 	.word	0x0800be6c
 800ba1c:	0800be79 	.word	0x0800be79
 800ba20:	0800bea7 	.word	0x0800bea7

0800ba24 <__ascii_mbtowc>:
 800ba24:	b082      	sub	sp, #8
 800ba26:	b901      	cbnz	r1, 800ba2a <__ascii_mbtowc+0x6>
 800ba28:	a901      	add	r1, sp, #4
 800ba2a:	b142      	cbz	r2, 800ba3e <__ascii_mbtowc+0x1a>
 800ba2c:	b14b      	cbz	r3, 800ba42 <__ascii_mbtowc+0x1e>
 800ba2e:	7813      	ldrb	r3, [r2, #0]
 800ba30:	600b      	str	r3, [r1, #0]
 800ba32:	7812      	ldrb	r2, [r2, #0]
 800ba34:	1e10      	subs	r0, r2, #0
 800ba36:	bf18      	it	ne
 800ba38:	2001      	movne	r0, #1
 800ba3a:	b002      	add	sp, #8
 800ba3c:	4770      	bx	lr
 800ba3e:	4610      	mov	r0, r2
 800ba40:	e7fb      	b.n	800ba3a <__ascii_mbtowc+0x16>
 800ba42:	f06f 0001 	mvn.w	r0, #1
 800ba46:	e7f8      	b.n	800ba3a <__ascii_mbtowc+0x16>

0800ba48 <__ascii_wctomb>:
 800ba48:	b149      	cbz	r1, 800ba5e <__ascii_wctomb+0x16>
 800ba4a:	2aff      	cmp	r2, #255	; 0xff
 800ba4c:	bf85      	ittet	hi
 800ba4e:	238a      	movhi	r3, #138	; 0x8a
 800ba50:	6003      	strhi	r3, [r0, #0]
 800ba52:	700a      	strbls	r2, [r1, #0]
 800ba54:	f04f 30ff 	movhi.w	r0, #4294967295
 800ba58:	bf98      	it	ls
 800ba5a:	2001      	movls	r0, #1
 800ba5c:	4770      	bx	lr
 800ba5e:	4608      	mov	r0, r1
 800ba60:	4770      	bx	lr

0800ba62 <abort>:
 800ba62:	b508      	push	{r3, lr}
 800ba64:	2006      	movs	r0, #6
 800ba66:	f000 f82b 	bl	800bac0 <raise>
 800ba6a:	2001      	movs	r0, #1
 800ba6c:	f7f5 fe6c 	bl	8001748 <_exit>

0800ba70 <_raise_r>:
 800ba70:	291f      	cmp	r1, #31
 800ba72:	b538      	push	{r3, r4, r5, lr}
 800ba74:	4604      	mov	r4, r0
 800ba76:	460d      	mov	r5, r1
 800ba78:	d904      	bls.n	800ba84 <_raise_r+0x14>
 800ba7a:	2316      	movs	r3, #22
 800ba7c:	6003      	str	r3, [r0, #0]
 800ba7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba82:	bd38      	pop	{r3, r4, r5, pc}
 800ba84:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ba86:	b112      	cbz	r2, 800ba8e <_raise_r+0x1e>
 800ba88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba8c:	b94b      	cbnz	r3, 800baa2 <_raise_r+0x32>
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f000 f830 	bl	800baf4 <_getpid_r>
 800ba94:	462a      	mov	r2, r5
 800ba96:	4601      	mov	r1, r0
 800ba98:	4620      	mov	r0, r4
 800ba9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba9e:	f000 b817 	b.w	800bad0 <_kill_r>
 800baa2:	2b01      	cmp	r3, #1
 800baa4:	d00a      	beq.n	800babc <_raise_r+0x4c>
 800baa6:	1c59      	adds	r1, r3, #1
 800baa8:	d103      	bne.n	800bab2 <_raise_r+0x42>
 800baaa:	2316      	movs	r3, #22
 800baac:	6003      	str	r3, [r0, #0]
 800baae:	2001      	movs	r0, #1
 800bab0:	e7e7      	b.n	800ba82 <_raise_r+0x12>
 800bab2:	2400      	movs	r4, #0
 800bab4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bab8:	4628      	mov	r0, r5
 800baba:	4798      	blx	r3
 800babc:	2000      	movs	r0, #0
 800babe:	e7e0      	b.n	800ba82 <_raise_r+0x12>

0800bac0 <raise>:
 800bac0:	4b02      	ldr	r3, [pc, #8]	; (800bacc <raise+0xc>)
 800bac2:	4601      	mov	r1, r0
 800bac4:	6818      	ldr	r0, [r3, #0]
 800bac6:	f7ff bfd3 	b.w	800ba70 <_raise_r>
 800baca:	bf00      	nop
 800bacc:	200002cc 	.word	0x200002cc

0800bad0 <_kill_r>:
 800bad0:	b538      	push	{r3, r4, r5, lr}
 800bad2:	4d07      	ldr	r5, [pc, #28]	; (800baf0 <_kill_r+0x20>)
 800bad4:	2300      	movs	r3, #0
 800bad6:	4604      	mov	r4, r0
 800bad8:	4608      	mov	r0, r1
 800bada:	4611      	mov	r1, r2
 800badc:	602b      	str	r3, [r5, #0]
 800bade:	f7f5 fe23 	bl	8001728 <_kill>
 800bae2:	1c43      	adds	r3, r0, #1
 800bae4:	d102      	bne.n	800baec <_kill_r+0x1c>
 800bae6:	682b      	ldr	r3, [r5, #0]
 800bae8:	b103      	cbz	r3, 800baec <_kill_r+0x1c>
 800baea:	6023      	str	r3, [r4, #0]
 800baec:	bd38      	pop	{r3, r4, r5, pc}
 800baee:	bf00      	nop
 800baf0:	20000740 	.word	0x20000740

0800baf4 <_getpid_r>:
 800baf4:	f7f5 be10 	b.w	8001718 <_getpid>

0800baf8 <_init>:
 800baf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bafa:	bf00      	nop
 800bafc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bafe:	bc08      	pop	{r3}
 800bb00:	469e      	mov	lr, r3
 800bb02:	4770      	bx	lr

0800bb04 <_fini>:
 800bb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb06:	bf00      	nop
 800bb08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb0a:	bc08      	pop	{r3}
 800bb0c:	469e      	mov	lr, r3
 800bb0e:	4770      	bx	lr
