Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov  3 12:30:13 2024
| Host         : DESKTOP-OFO9OC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 119 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.469        0.000                      0                 4691        0.098        0.000                      0                 4691        7.000        0.000                       0                  1677  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_11M0592             {0.000 45.211}       90.422          11.059          
clk_50M                 {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example  {0.000 50.000}       100.000         10.000          
  clkfbout_pll_example  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_pll_example       90.469        0.000                      0                 3232        0.098        0.000                      0                 3232       49.500        0.000                       0                  1673  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_pll_example  clk_out1_pll_example       93.642        0.000                      0                 1459        0.526        0.000                      0                 1459  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       90.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.469ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 2.583ns (27.491%)  route 6.813ns (72.509%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  u_regfile/mem_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    u_regfile/mem_addr_reg[23]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.474 r  u_regfile/mem_addr_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.987    u_wishbone_master/mem_addr_reg[31]_0[24]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.249     8.236 r  u_wishbone_master/pc_jump[27]_i_9/O
                         net (fo=1, routed)           0.000     8.236    u_wishbone_master/pc_jump[27]_i_9_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.676 r  u_wishbone_master/pc_jump_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.676    u_wishbone_master/pc_jump_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.941 r  u_wishbone_master/pc_jump_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.941    u_wishbone_master/pc_jump_reg[31]_i_2_n_6
    SLICE_X5Y97          FDCE                                         r  u_wishbone_master/pc_jump_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_wishbone_master/pc_jump_reg[29]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[29]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 90.469    

Slack (MET) :             90.474ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 2.578ns (27.452%)  route 6.813ns (72.548%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  u_regfile/mem_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    u_regfile/mem_addr_reg[23]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.474 r  u_regfile/mem_addr_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.987    u_wishbone_master/mem_addr_reg[31]_0[24]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.249     8.236 r  u_wishbone_master/pc_jump[27]_i_9/O
                         net (fo=1, routed)           0.000     8.236    u_wishbone_master/pc_jump[27]_i_9_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.676 r  u_wishbone_master/pc_jump_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.676    u_wishbone_master/pc_jump_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.936 r  u_wishbone_master/pc_jump_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.936    u_wishbone_master/pc_jump_reg[31]_i_2_n_4
    SLICE_X5Y97          FDPE                                         r  u_wishbone_master/pc_jump_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y97          FDPE                                         r  u_wishbone_master/pc_jump_reg[31]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y97          FDPE (Setup_fdpe_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[31]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 90.474    

Slack (MET) :             90.534ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 2.518ns (26.986%)  route 6.813ns (73.014%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  u_regfile/mem_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    u_regfile/mem_addr_reg[23]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.474 r  u_regfile/mem_addr_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.987    u_wishbone_master/mem_addr_reg[31]_0[24]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.249     8.236 r  u_wishbone_master/pc_jump[27]_i_9/O
                         net (fo=1, routed)           0.000     8.236    u_wishbone_master/pc_jump[27]_i_9_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.676 r  u_wishbone_master/pc_jump_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.676    u_wishbone_master/pc_jump_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.876 r  u_wishbone_master/pc_jump_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.876    u_wishbone_master/pc_jump_reg[31]_i_2_n_5
    SLICE_X5Y97          FDCE                                         r  u_wishbone_master/pc_jump_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_wishbone_master/pc_jump_reg[30]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[30]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 90.534    

Slack (MET) :             90.553ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 2.499ns (26.837%)  route 6.813ns (73.163%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  u_regfile/mem_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    u_regfile/mem_addr_reg[23]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.474 r  u_regfile/mem_addr_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.987    u_wishbone_master/mem_addr_reg[31]_0[24]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.249     8.236 r  u_wishbone_master/pc_jump[27]_i_9/O
                         net (fo=1, routed)           0.000     8.236    u_wishbone_master/pc_jump[27]_i_9_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.676 r  u_wishbone_master/pc_jump_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.676    u_wishbone_master/pc_jump_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.857 r  u_wishbone_master/pc_jump_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.857    u_wishbone_master/pc_jump_reg[31]_i_2_n_7
    SLICE_X5Y97          FDCE                                         r  u_wishbone_master/pc_jump_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_wishbone_master/pc_jump_reg[28]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[28]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                 90.553    

Slack (MET) :             90.567ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.485ns (26.727%)  route 6.813ns (73.273%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.376 r  u_regfile/mem_addr_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.889    u_wishbone_master/mem_addr_reg[31]_0[20]
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.249     8.138 r  u_wishbone_master/pc_jump[23]_i_9/O
                         net (fo=1, routed)           0.000     8.138    u_wishbone_master/pc_jump[23]_i_9_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.578 r  u_wishbone_master/pc_jump_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    u_wishbone_master/pc_jump_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.843 r  u_wishbone_master/pc_jump_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.843    u_wishbone_master/pc_jump_reg[27]_i_1_n_6
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[25]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[25]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 90.567    

Slack (MET) :             90.572ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 2.480ns (26.687%)  route 6.813ns (73.313%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.376 r  u_regfile/mem_addr_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.889    u_wishbone_master/mem_addr_reg[31]_0[20]
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.249     8.138 r  u_wishbone_master/pc_jump[23]_i_9/O
                         net (fo=1, routed)           0.000     8.138    u_wishbone_master/pc_jump[23]_i_9_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.578 r  u_wishbone_master/pc_jump_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    u_wishbone_master/pc_jump_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.838 r  u_wishbone_master/pc_jump_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.838    u_wishbone_master/pc_jump_reg[27]_i_1_n_4
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[27]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[27]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 90.572    

Slack (MET) :             90.632ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 2.420ns (26.211%)  route 6.813ns (73.789%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.376 r  u_regfile/mem_addr_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.889    u_wishbone_master/mem_addr_reg[31]_0[20]
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.249     8.138 r  u_wishbone_master/pc_jump[23]_i_9/O
                         net (fo=1, routed)           0.000     8.138    u_wishbone_master/pc_jump[23]_i_9_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.578 r  u_wishbone_master/pc_jump_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    u_wishbone_master/pc_jump_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.778 r  u_wishbone_master/pc_jump_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.778    u_wishbone_master/pc_jump_reg[27]_i_1_n_5
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[26]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[26]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 90.632    

Slack (MET) :             90.651ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.401ns (26.059%)  route 6.813ns (73.941%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.141     4.066    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.105     4.171 r  u_regfile/alu_a[19]_i_7/O
                         net (fo=1, routed)           0.000     4.171    u_regfile/alu_a[19]_i_7_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I1_O)      0.178     4.349 r  u_regfile/alu_a_reg[19]_i_2/O
                         net (fo=1, routed)           0.640     4.989    u_regfile/alu_a_reg[19]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.241     5.230 r  u_regfile/alu_a[19]_i_1/O
                         net (fo=4, routed)           1.518     6.748    u_wishbone_master/D[19]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.105     6.853 r  u_wishbone_master/mem_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     6.853    u_regfile/mem_addr_reg[19][3]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.185 r  u_regfile/mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u_regfile/mem_addr_reg[19]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.376 r  u_regfile/mem_addr_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.889    u_wishbone_master/mem_addr_reg[31]_0[20]
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.249     8.138 r  u_wishbone_master/pc_jump[23]_i_9/O
                         net (fo=1, routed)           0.000     8.138    u_wishbone_master/pc_jump[23]_i_9_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.578 r  u_wishbone_master/pc_jump_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    u_wishbone_master/pc_jump_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.759 r  u_wishbone_master/pc_jump_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.759    u_wishbone_master/pc_jump_reg[27]_i_1_n_7
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y96          FDCE                                         r  u_wishbone_master/pc_jump_reg[24]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[24]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                 90.651    

Slack (MET) :             90.715ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.500ns (27.324%)  route 6.650ns (72.676%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.115     4.039    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_regfile/alu_a[14]_i_7/O
                         net (fo=1, routed)           0.000     4.144    u_regfile/alu_a[14]_i_7_n_0
    SLICE_X5Y109         MUXF7 (Prop_muxf7_I1_O)      0.182     4.326 r  u_regfile/alu_a_reg[14]_i_2/O
                         net (fo=1, routed)           0.608     4.934    u_regfile/alu_a_reg[14]_i_2_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.252     5.186 r  u_regfile/alu_a[14]_i_1/O
                         net (fo=4, routed)           1.413     6.599    u_wishbone_master/D[14]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.105     6.704 r  u_wishbone_master/mem_addr[15]_i_3/O
                         net (fo=1, routed)           0.000     6.704    u_regfile/mem_addr_reg[15][2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.036 r  u_regfile/mem_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    u_regfile/mem_addr_reg[15]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.227 r  u_regfile/mem_addr_reg[19]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.741    u_wishbone_master/mem_addr_reg[31]_0[16]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.249     7.990 r  u_wishbone_master/pc_jump[19]_i_9/O
                         net (fo=1, routed)           0.000     7.990    u_wishbone_master/pc_jump[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.430 r  u_wishbone_master/pc_jump_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.430    u_wishbone_master/pc_jump_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.695 r  u_wishbone_master/pc_jump_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.695    u_wishbone_master/pc_jump_reg[23]_i_1_n_6
    SLICE_X5Y95          FDCE                                         r  u_wishbone_master/pc_jump_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y95          FDCE                                         r  u_wishbone_master/pc_jump_reg[21]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[21]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 90.715    

Slack (MET) :             90.720ns  (required time - arrival time)
  Source:                 u_wishbone_master/rf_raddr_a_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/pc_jump_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.495ns (27.284%)  route 6.650ns (72.716%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.461    -0.454    u_wishbone_master/clk_out1
    SLICE_X3Y99          FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379    -0.075 r  u_wishbone_master/rf_raddr_a_reg[1]_rep/Q
                         net (fo=96, routed)          4.115     4.039    u_regfile/alu_a_reg[23]_i_2_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.105     4.144 r  u_regfile/alu_a[14]_i_7/O
                         net (fo=1, routed)           0.000     4.144    u_regfile/alu_a[14]_i_7_n_0
    SLICE_X5Y109         MUXF7 (Prop_muxf7_I1_O)      0.182     4.326 r  u_regfile/alu_a_reg[14]_i_2/O
                         net (fo=1, routed)           0.608     4.934    u_regfile/alu_a_reg[14]_i_2_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.252     5.186 r  u_regfile/alu_a[14]_i_1/O
                         net (fo=4, routed)           1.413     6.599    u_wishbone_master/D[14]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.105     6.704 r  u_wishbone_master/mem_addr[15]_i_3/O
                         net (fo=1, routed)           0.000     6.704    u_regfile/mem_addr_reg[15][2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.036 r  u_regfile/mem_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    u_regfile/mem_addr_reg[15]_i_1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.227 r  u_regfile/mem_addr_reg[19]_i_1/O[0]
                         net (fo=2, routed)           0.514     7.741    u_wishbone_master/mem_addr_reg[31]_0[16]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.249     7.990 r  u_wishbone_master/pc_jump[19]_i_9/O
                         net (fo=1, routed)           0.000     7.990    u_wishbone_master/pc_jump[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.430 r  u_wishbone_master/pc_jump_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.430    u_wishbone_master/pc_jump_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.690 r  u_wishbone_master/pc_jump_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.690    u_wishbone_master/pc_jump_reg[23]_i_1_n_4
    SLICE_X5Y95          FDCE                                         r  u_wishbone_master/pc_jump_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.347    99.094    u_wishbone_master/clk_out1
    SLICE_X5Y95          FDCE                                         r  u_wishbone_master/pc_jump_reg[23]/C
                         clock pessimism              0.405    99.499    
                         clock uncertainty           -0.147    99.351    
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)        0.059    99.410    u_wishbone_master/pc_jump_reg[23]
  -------------------------------------------------------------------
                         required time                         99.410    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 90.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_wishbone_master/rf_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[13][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.605%)  route 0.291ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.605    -0.506    u_wishbone_master/clk_out1
    SLICE_X1Y97          FDCE                                         r  u_wishbone_master/rf_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  u_wishbone_master/rf_wdata_reg[17]/Q
                         net (fo=31, routed)          0.291    -0.074    u_regfile/Q[17]
    SLICE_X1Y107         FDCE                                         r  u_regfile/registers_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.870    -0.750    u_regfile/clk_out1
    SLICE_X1Y107         FDCE                                         r  u_regfile/registers_reg[13][17]/C
                         clock pessimism              0.509    -0.241    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070    -0.171    u_regfile/registers_reg[13][17]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_wishbone_master/rf_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[10][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.590%)  route 0.310ns (65.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.605    -0.506    u_wishbone_master/clk_out1
    SLICE_X2Y99          FDCE                                         r  u_wishbone_master/rf_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  u_wishbone_master/rf_wdata_reg[31]/Q
                         net (fo=31, routed)          0.310    -0.032    u_regfile/Q[31]
    SLICE_X1Y109         FDCE                                         r  u_regfile/registers_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.870    -0.750    u_regfile/clk_out1
    SLICE_X1Y109         FDCE                                         r  u_regfile/registers_reg[10][31]/C
                         clock pessimism              0.509    -0.241    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.076    -0.165    u_regfile/registers_reg[10][31]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sram_controller_base/wb_dat_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/inst_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.604    -0.507    sram_controller_base/clk_out1
    SLICE_X1Y93          FDRE                                         r  sram_controller_base/wb_dat_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  sram_controller_base/wb_dat_o_reg[21]/Q
                         net (fo=1, routed)           0.057    -0.310    u_wishbone_master/rd_data_reg[31]_0[21]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.265 r  u_wishbone_master/inst[21]_i_1/O
                         net (fo=2, routed)           0.000    -0.265    u_wishbone_master/wbm_dat_i[21]
    SLICE_X0Y93          FDCE                                         r  u_wishbone_master/inst_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.877    -0.743    u_wishbone_master/clk_out1
    SLICE_X0Y93          FDCE                                         r  u_wishbone_master/inst_reg[21]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.092    -0.402    u_wishbone_master/inst_reg[21]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_wishbone_master/inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/rf_raddr_a_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.807%)  route 0.332ns (70.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.603    -0.508    u_wishbone_master/clk_out1
    SLICE_X3Y92          FDCE                                         r  u_wishbone_master/inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  u_wishbone_master/inst_reg[15]/Q
                         net (fo=8, routed)           0.332    -0.035    u_wishbone_master/rs1[0]
    SLICE_X7Y100         FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.868    -0.751    u_wishbone_master/clk_out1
    SLICE_X7Y100         FDCE                                         r  u_wishbone_master/rf_raddr_a_reg[0]_rep/C
                         clock pessimism              0.509    -0.242    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.057    -0.185    u_wishbone_master/rf_raddr_a_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_wishbone_master/mem_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/wb_dat_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.601    -0.510    u_wishbone_master/clk_out1
    SLICE_X7Y89          FDCE                                         r  u_wishbone_master/mem_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  u_wishbone_master/mem_data_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.272    u_wishbone_master/mem_data_reg_n_0_[10]
    SLICE_X5Y88          FDCE                                         r  u_wishbone_master/wb_dat_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.872    -0.748    u_wishbone_master/clk_out1
    SLICE_X5Y88          FDCE                                         r  u_wishbone_master/wb_dat_o_reg[10]/C
                         clock pessimism              0.254    -0.494    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.070    -0.424    u_wishbone_master/wb_dat_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_wishbone_master/rf_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[11][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.183%)  route 0.342ns (70.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.605    -0.506    u_wishbone_master/clk_out1
    SLICE_X1Y97          FDCE                                         r  u_wishbone_master/rf_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  u_wishbone_master/rf_wdata_reg[17]/Q
                         net (fo=31, routed)          0.342    -0.023    u_regfile/Q[17]
    SLICE_X2Y106         FDCE                                         r  u_regfile/registers_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.871    -0.749    u_regfile/clk_out1
    SLICE_X2Y106         FDCE                                         r  u_regfile/registers_reg[11][17]/C
                         clock pessimism              0.509    -0.240    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.063    -0.177    u_regfile/registers_reg[11][17]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_wishbone_master/mem_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.598    -0.513    u_wishbone_master/clk_out1
    SLICE_X3Y105         FDCE                                         r  u_wishbone_master/mem_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  u_wishbone_master/mem_data_reg[21]/Q
                         net (fo=1, routed)           0.107    -0.266    u_wishbone_master/mem_data_reg_n_0_[21]
    SLICE_X2Y104         FDCE                                         r  u_wishbone_master/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.871    -0.749    u_wishbone_master/clk_out1
    SLICE_X2Y104         FDCE                                         r  u_wishbone_master/wb_dat_o_reg[21]/C
                         clock pessimism              0.252    -0.497    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.076    -0.421    u_wishbone_master/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_wishbone_master/mem_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.605    -0.506    u_wishbone_master/clk_out1
    SLICE_X0Y98          FDCE                                         r  u_wishbone_master/mem_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.128    -0.378 r  u_wishbone_master/mem_data_reg[15]/Q
                         net (fo=1, routed)           0.057    -0.321    u_wishbone_master/mem_data_reg_n_0_[15]
    SLICE_X1Y98          FDCE                                         r  u_wishbone_master/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.878    -0.742    u_wishbone_master/clk_out1
    SLICE_X1Y98          FDCE                                         r  u_wishbone_master/wb_dat_o_reg[15]/C
                         clock pessimism              0.249    -0.493    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.016    -0.477    u_wishbone_master/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_wishbone_master/rf_wdata_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[16][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.411%)  route 0.327ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.605    -0.506    u_wishbone_master/clk_out1
    SLICE_X2Y99          FDCE                                         r  u_wishbone_master/rf_wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  u_wishbone_master/rf_wdata_reg[23]/Q
                         net (fo=31, routed)          0.327    -0.015    u_regfile/Q[23]
    SLICE_X7Y105         FDCE                                         r  u_regfile/registers_reg[16][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.867    -0.752    u_regfile/clk_out1
    SLICE_X7Y105         FDCE                                         r  u_regfile/registers_reg[16][23]/C
                         clock pessimism              0.509    -0.243    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)         0.071    -0.172    u_regfile/registers_reg[16][23]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_wishbone_master/mem_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_wishbone_master/wb_dat_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.652%)  route 0.061ns (32.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.605    -0.506    u_wishbone_master/clk_out1
    SLICE_X0Y98          FDCE                                         r  u_wishbone_master/mem_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.128    -0.378 r  u_wishbone_master/mem_data_reg[16]/Q
                         net (fo=1, routed)           0.061    -0.317    u_wishbone_master/mem_data_reg_n_0_[16]
    SLICE_X1Y98          FDCE                                         r  u_wishbone_master/wb_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.878    -0.742    u_wishbone_master/clk_out1
    SLICE_X1Y98          FDCE                                         r  u_wishbone_master/wb_dat_o_reg[16]/C
                         clock pessimism              0.249    -0.493    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.019    -0.474    u_wishbone_master/wb_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y82      sram_controller_ext/sram_addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y82      sram_controller_ext/sram_addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y82      sram_controller_ext/sram_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y82      sram_controller_ext/sram_addr_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y79      sram_controller_ext/sram_data_o_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X13Y113    u_regfile/registers_reg[14][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X13Y113    u_regfile/registers_reg[14][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X15Y109    u_regfile/registers_reg[1][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y82      sram_controller_ext/sram_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y81      sram_controller_ext/sram_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y83      sram_controller_ext/sram_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y82      sram_controller_ext/sram_addr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       93.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.642ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 0.379ns (6.613%)  route 5.352ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 99.027 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.352     5.244    u_regfile/registers_reg[1][0]_0
    SLICE_X15Y92         FDCE                                         f  u_regfile/registers_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.280    99.027    u_regfile/clk_out1
    SLICE_X15Y92         FDCE                                         r  u_regfile/registers_reg[6][10]/C
                         clock pessimism              0.338    99.365    
                         clock uncertainty           -0.147    99.217    
    SLICE_X15Y92         FDCE (Recov_fdce_C_CLR)     -0.331    98.886    u_regfile/registers_reg[6][10]
  -------------------------------------------------------------------
                         required time                         98.886    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 93.642    

Slack (MET) :             93.650ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[27][10]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.379ns (6.624%)  route 5.343ns (93.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 99.026 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.343     5.235    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y90         FDCE                                         f  u_regfile/registers_reg[27][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.279    99.026    u_regfile/clk_out1
    SLICE_X13Y90         FDCE                                         r  u_regfile/registers_reg[27][10]/C
                         clock pessimism              0.338    99.364    
                         clock uncertainty           -0.147    99.216    
    SLICE_X13Y90         FDCE (Recov_fdce_C_CLR)     -0.331    98.885    u_regfile/registers_reg[27][10]
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 93.650    

Slack (MET) :             93.650ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[27][8]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.379ns (6.624%)  route 5.343ns (93.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 99.026 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.343     5.235    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y90         FDCE                                         f  u_regfile/registers_reg[27][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.279    99.026    u_regfile/clk_out1
    SLICE_X13Y90         FDCE                                         r  u_regfile/registers_reg[27][8]/C
                         clock pessimism              0.338    99.364    
                         clock uncertainty           -0.147    99.216    
    SLICE_X13Y90         FDCE (Recov_fdce_C_CLR)     -0.331    98.885    u_regfile/registers_reg[27][8]
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 93.650    

Slack (MET) :             93.650ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[27][9]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.379ns (6.624%)  route 5.343ns (93.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 99.026 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.343     5.235    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y90         FDCE                                         f  u_regfile/registers_reg[27][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.279    99.026    u_regfile/clk_out1
    SLICE_X13Y90         FDCE                                         r  u_regfile/registers_reg[27][9]/C
                         clock pessimism              0.338    99.364    
                         clock uncertainty           -0.147    99.216    
    SLICE_X13Y90         FDCE (Recov_fdce_C_CLR)     -0.331    98.885    u_regfile/registers_reg[27][9]
  -------------------------------------------------------------------
                         required time                         98.885    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 93.650    

Slack (MET) :             93.660ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[14][11]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.379ns (6.639%)  route 5.330ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 99.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.330     5.222    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y86         FDCE                                         f  u_regfile/registers_reg[14][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.276    99.023    u_regfile/clk_out1
    SLICE_X13Y86         FDCE                                         r  u_regfile/registers_reg[14][11]/C
                         clock pessimism              0.338    99.361    
                         clock uncertainty           -0.147    99.213    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.331    98.882    u_regfile/registers_reg[14][11]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 93.660    

Slack (MET) :             93.660ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[14][2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.379ns (6.639%)  route 5.330ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 99.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.330     5.222    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y86         FDCE                                         f  u_regfile/registers_reg[14][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.276    99.023    u_regfile/clk_out1
    SLICE_X13Y86         FDCE                                         r  u_regfile/registers_reg[14][2]/C
                         clock pessimism              0.338    99.361    
                         clock uncertainty           -0.147    99.213    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.331    98.882    u_regfile/registers_reg[14][2]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 93.660    

Slack (MET) :             93.660ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[14][7]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.379ns (6.639%)  route 5.330ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 99.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.330     5.222    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y86         FDCE                                         f  u_regfile/registers_reg[14][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.276    99.023    u_regfile/clk_out1
    SLICE_X13Y86         FDCE                                         r  u_regfile/registers_reg[14][7]/C
                         clock pessimism              0.338    99.361    
                         clock uncertainty           -0.147    99.213    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.331    98.882    u_regfile/registers_reg[14][7]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 93.660    

Slack (MET) :             93.660ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[14][8]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.379ns (6.639%)  route 5.330ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 99.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.330     5.222    u_regfile/registers_reg[1][0]_0
    SLICE_X13Y86         FDCE                                         f  u_regfile/registers_reg[14][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.276    99.023    u_regfile/clk_out1
    SLICE_X13Y86         FDCE                                         r  u_regfile/registers_reg[14][8]/C
                         clock pessimism              0.338    99.361    
                         clock uncertainty           -0.147    99.213    
    SLICE_X13Y86         FDCE (Recov_fdce_C_CLR)     -0.331    98.882    u_regfile/registers_reg[14][8]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 93.660    

Slack (MET) :             93.699ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[13][8]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.379ns (6.639%)  route 5.330ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 99.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.330     5.222    u_regfile/registers_reg[1][0]_0
    SLICE_X12Y86         FDCE                                         f  u_regfile/registers_reg[13][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.276    99.023    u_regfile/clk_out1
    SLICE_X12Y86         FDCE                                         r  u_regfile/registers_reg[13][8]/C
                         clock pessimism              0.338    99.361    
                         clock uncertainty           -0.147    99.213    
    SLICE_X12Y86         FDCE (Recov_fdce_C_CLR)     -0.292    98.921    u_regfile/registers_reg[13][8]
  -------------------------------------------------------------------
                         required time                         98.921    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 93.699    

Slack (MET) :             93.699ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[13][9]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.379ns (6.639%)  route 5.330ns (93.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 99.023 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.428    -0.487    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.379    -0.108 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        5.330     5.222    u_regfile/registers_reg[1][0]_0
    SLICE_X12Y86         FDCE                                         f  u_regfile/registers_reg[13][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        1.276    99.023    u_regfile/clk_out1
    SLICE_X12Y86         FDCE                                         r  u_regfile/registers_reg[13][9]/C
                         clock pessimism              0.338    99.361    
                         clock uncertainty           -0.147    99.213    
    SLICE_X12Y86         FDCE (Recov_fdce_C_CLR)     -0.292    98.921    u_regfile/registers_reg[13][9]
  -------------------------------------------------------------------
                         required time                         98.921    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 93.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[8][31]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.312    -0.069    u_regfile/registers_reg[1][0]_0
    SLICE_X1Y115         FDCE                                         f  u_regfile/registers_reg[8][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.865    -0.755    u_regfile/clk_out1
    SLICE_X1Y115         FDCE                                         r  u_regfile/registers_reg[8][31]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    u_regfile/registers_reg[8][31]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[16][22]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.283%)  route 0.376ns (72.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.376    -0.005    u_regfile/registers_reg[1][0]_0
    SLICE_X5Y115         FDCE                                         f  u_regfile/registers_reg[16][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.861    -0.758    u_regfile/clk_out1
    SLICE_X5Y115         FDCE                                         r  u_regfile/registers_reg[16][22]/C
                         clock pessimism              0.275    -0.483    
    SLICE_X5Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    u_regfile/registers_reg[16][22]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[23][22]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.087%)  route 0.380ns (72.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.380    -0.002    u_regfile/registers_reg[1][0]_0
    SLICE_X4Y115         FDCE                                         f  u_regfile/registers_reg[23][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.861    -0.758    u_regfile/clk_out1
    SLICE_X4Y115         FDCE                                         r  u_regfile/registers_reg[23][22]/C
                         clock pessimism              0.275    -0.483    
    SLICE_X4Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    u_regfile/registers_reg[23][22]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[21][20]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.709%)  route 0.387ns (73.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.387     0.006    u_regfile/registers_reg[1][0]_0
    SLICE_X2Y115         FDCE                                         f  u_regfile/registers_reg[21][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.865    -0.755    u_regfile/clk_out1
    SLICE_X2Y115         FDCE                                         r  u_regfile/registers_reg[21][20]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.570    u_regfile/registers_reg[21][20]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[21][22]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.709%)  route 0.387ns (73.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.387     0.006    u_regfile/registers_reg[1][0]_0
    SLICE_X2Y115         FDCE                                         f  u_regfile/registers_reg[21][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.865    -0.755    u_regfile/clk_out1
    SLICE_X2Y115         FDCE                                         r  u_regfile/registers_reg[21][22]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.570    u_regfile/registers_reg[21][22]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[21][31]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.709%)  route 0.387ns (73.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.387     0.006    u_regfile/registers_reg[1][0]_0
    SLICE_X2Y115         FDCE                                         f  u_regfile/registers_reg[21][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.865    -0.755    u_regfile/clk_out1
    SLICE_X2Y115         FDCE                                         r  u_regfile/registers_reg[21][31]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y115         FDCE (Remov_fdce_C_CLR)     -0.067    -0.570    u_regfile/registers_reg[21][31]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[22][22]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.709%)  route 0.387ns (73.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.387     0.006    u_regfile/registers_reg[1][0]_0
    SLICE_X3Y115         FDCE                                         f  u_regfile/registers_reg[22][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.865    -0.755    u_regfile/clk_out1
    SLICE_X3Y115         FDCE                                         r  u_regfile/registers_reg[22][22]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X3Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    u_regfile/registers_reg[22][22]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[9][31]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.164%)  route 0.398ns (73.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.398     0.017    u_regfile/registers_reg[1][0]_0
    SLICE_X1Y114         FDCE                                         f  u_regfile/registers_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.866    -0.754    u_regfile/clk_out1
    SLICE_X1Y114         FDCE                                         r  u_regfile/registers_reg[9][31]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X1Y114         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    u_regfile/registers_reg[9][31]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[19][20]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.402     0.020    u_regfile/registers_reg[1][0]_0
    SLICE_X0Y114         FDCE                                         f  u_regfile/registers_reg[19][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.866    -0.754    u_regfile/clk_out1
    SLICE_X0Y114         FDCE                                         r  u_regfile/registers_reg[19][20]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X0Y114         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    u_regfile/registers_reg[19][20]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[19][31]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.589    -0.522    clk_10M
    SLICE_X0Y120         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  reset_of_clk10M_reg/Q
                         net (fo=1475, routed)        0.402     0.020    u_regfile/registers_reg[1][0]_0
    SLICE_X0Y114         FDCE                                         f  u_regfile/registers_reg[19][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1671, routed)        0.866    -0.754    u_regfile/clk_out1
    SLICE_X0Y114         FDCE                                         r  u_regfile/registers_reg[19][31]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X0Y114         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    u_regfile/registers_reg[19][31]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.615    





