
---------- Begin Simulation Statistics ----------
final_tick                                 2593572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678756                       # Number of bytes of host memory used
host_op_rate                                   165608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.43                       # Real time elapsed on the host
host_tick_rate                               44389779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9658194                       # Number of instructions simulated
sim_ops                                       9676035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002594                       # Number of seconds simulated
sim_ticks                                  2593572000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.966134                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1014965                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1025568                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6984                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1021794                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              120                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1031564                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3653                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9658194                       # Number of instructions committed
system.cpu.committedOps                       9676035                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.074144                       # CPI: cycles per instruction
system.cpu.discardedOps                         16845                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3600884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           4565954                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           527510                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          113678                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.930974                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         10374288                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4602315     47.56%     47.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2166      0.02%     47.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                4540166     46.92%     94.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                531367      5.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9676035                       # Class of committed instruction
system.cpu.tickCycles                        10260610                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                510                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean          120                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           106                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        14784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               634                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.041009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.198469                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     608     95.90%     95.90% # Request fanout histogram
system.membus.snoop_fanout::1                      26      4.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 634                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1517750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2144500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1232500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9969262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5675570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15644833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9969262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9969262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          24676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                24676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          24676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9969262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5675570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15669509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005138598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        117                       # Number of write requests accepted
system.mem_ctrls.readBursts                       634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4462250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16106000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7185.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25935.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      80                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    342.646154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.000162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.723150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           27     20.77%     20.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     27.69%     48.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     19.23%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13     10.00%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.85%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.31%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.31%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.31%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15     11.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.092474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.687877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  39744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        15.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     15.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2593567750                       # Total gap between requests
system.mem_ctrls.avgGap                    3453485.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9648469.369656981900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5675570.217445283197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2368933.655977162067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10164500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5941500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61713453500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25159.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25832.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 527465414.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               330165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2813160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             302760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     204675120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         64253250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        941823840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1214840895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.404538                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2447944500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     59047500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               314160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               163185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1620780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     204675120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         58672950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        946523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1212167595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.373798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2460171500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     46820500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3062096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3062096                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3062096                       # number of overall hits
system.cpu.icache.overall_hits::total         3062096                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            404                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           404                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23150000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23150000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23150000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23150000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3062500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3062500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3062500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3062500                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57301.980198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57301.980198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57301.980198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57301.980198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          120                       # number of writebacks
system.cpu.icache.writebacks::total               120                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22948000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22948000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000132                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56801.980198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56801.980198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56801.980198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56801.980198                       # average overall mshr miss latency
system.cpu.icache.replacements                    120                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3062096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3062096                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           404                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23150000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23150000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3062500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3062500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57301.980198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57301.980198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22948000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22948000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56801.980198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56801.980198                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.294542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3062500                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7580.445545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.294542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.438075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.438075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6125404                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6125404                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4572285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4572285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4572306                       # number of overall hits
system.cpu.dcache.overall_hits::total         4572306                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          289                       # number of overall misses
system.cpu.dcache.overall_misses::total           289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     15886250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15886250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     15886250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15886250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4572562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4572562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4572595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4572595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57351.083032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57351.083032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54969.723183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54969.723183                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           57                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12603750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12603750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13129000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13129000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57289.772727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57289.772727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57331.877729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57331.877729                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4043138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4043138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6157750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6157750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4043243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4043243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58645.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58645.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5675250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5675250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59117.187500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59117.187500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       529147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         529147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9728500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9728500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       529319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       529319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56561.046512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56561.046512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6928500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6928500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        55875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        55875                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.363636                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.363636                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       525250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       525250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 58361.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58361.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000495                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000495                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        55250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        55250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000495                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           195.768634                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4576575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          19898.152174                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   195.768634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.191180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.191180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9153500                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9153500                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2593572000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
