
SX1262_Host_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000981c  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000964  08009960  08009960  00019960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2c4  0800a2c4  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2c4  0800a2c4  0001a2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2cc  0800a2cc  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2cc  0800a2cc  0001a2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2d0  0800a2d0  0001a2d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800a2d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cac  20000210  0800a4e4  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003ebc  0800a4e4  00023ebc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e15b  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002965  00000000  00000000  0002e394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00030d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b60  00000000  00000000  00031950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017da3  00000000  00000000  000324b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fcb8  00000000  00000000  0004a253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089519  00000000  00000000  00059f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004310  00000000  00000000  000e3474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000210 	.word	0x20000210
 800015c:	00000000 	.word	0x00000000
 8000160:	08009944 	.word	0x08009944

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000214 	.word	0x20000214
 800017c:	08009944 	.word	0x08009944

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr

080001a4 <__aeabi_drsub>:
 80001a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001a8:	e002      	b.n	80001b0 <__adddf3>
 80001aa:	bf00      	nop

080001ac <__aeabi_dsub>:
 80001ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001b0 <__adddf3>:
 80001b0:	b530      	push	{r4, r5, lr}
 80001b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ba:	ea94 0f05 	teq	r4, r5
 80001be:	bf08      	it	eq
 80001c0:	ea90 0f02 	teqeq	r0, r2
 80001c4:	bf1f      	itttt	ne
 80001c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001d6:	f000 80e2 	beq.w	800039e <__adddf3+0x1ee>
 80001da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001e2:	bfb8      	it	lt
 80001e4:	426d      	neglt	r5, r5
 80001e6:	dd0c      	ble.n	8000202 <__adddf3+0x52>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	ea82 0000 	eor.w	r0, r2, r0
 80001f6:	ea83 0101 	eor.w	r1, r3, r1
 80001fa:	ea80 0202 	eor.w	r2, r0, r2
 80001fe:	ea81 0303 	eor.w	r3, r1, r3
 8000202:	2d36      	cmp	r5, #54	; 0x36
 8000204:	bf88      	it	hi
 8000206:	bd30      	pophi	{r4, r5, pc}
 8000208:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800020c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000210:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x70>
 800021a:	4240      	negs	r0, r0
 800021c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000220:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000224:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800022c:	d002      	beq.n	8000234 <__adddf3+0x84>
 800022e:	4252      	negs	r2, r2
 8000230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000234:	ea94 0f05 	teq	r4, r5
 8000238:	f000 80a7 	beq.w	800038a <__adddf3+0x1da>
 800023c:	f1a4 0401 	sub.w	r4, r4, #1
 8000240:	f1d5 0e20 	rsbs	lr, r5, #32
 8000244:	db0d      	blt.n	8000262 <__adddf3+0xb2>
 8000246:	fa02 fc0e 	lsl.w	ip, r2, lr
 800024a:	fa22 f205 	lsr.w	r2, r2, r5
 800024e:	1880      	adds	r0, r0, r2
 8000250:	f141 0100 	adc.w	r1, r1, #0
 8000254:	fa03 f20e 	lsl.w	r2, r3, lr
 8000258:	1880      	adds	r0, r0, r2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	4159      	adcs	r1, r3
 8000260:	e00e      	b.n	8000280 <__adddf3+0xd0>
 8000262:	f1a5 0520 	sub.w	r5, r5, #32
 8000266:	f10e 0e20 	add.w	lr, lr, #32
 800026a:	2a01      	cmp	r2, #1
 800026c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000270:	bf28      	it	cs
 8000272:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000276:	fa43 f305 	asr.w	r3, r3, r5
 800027a:	18c0      	adds	r0, r0, r3
 800027c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000280:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000284:	d507      	bpl.n	8000296 <__adddf3+0xe6>
 8000286:	f04f 0e00 	mov.w	lr, #0
 800028a:	f1dc 0c00 	rsbs	ip, ip, #0
 800028e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000292:	eb6e 0101 	sbc.w	r1, lr, r1
 8000296:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800029a:	d31b      	bcc.n	80002d4 <__adddf3+0x124>
 800029c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002a0:	d30c      	bcc.n	80002bc <__adddf3+0x10c>
 80002a2:	0849      	lsrs	r1, r1, #1
 80002a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002ac:	f104 0401 	add.w	r4, r4, #1
 80002b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002b8:	f080 809a 	bcs.w	80003f0 <__adddf3+0x240>
 80002bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002c0:	bf08      	it	eq
 80002c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002c6:	f150 0000 	adcs.w	r0, r0, #0
 80002ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ce:	ea41 0105 	orr.w	r1, r1, r5
 80002d2:	bd30      	pop	{r4, r5, pc}
 80002d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002d8:	4140      	adcs	r0, r0
 80002da:	eb41 0101 	adc.w	r1, r1, r1
 80002de:	3c01      	subs	r4, #1
 80002e0:	bf28      	it	cs
 80002e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002e6:	d2e9      	bcs.n	80002bc <__adddf3+0x10c>
 80002e8:	f091 0f00 	teq	r1, #0
 80002ec:	bf04      	itt	eq
 80002ee:	4601      	moveq	r1, r0
 80002f0:	2000      	moveq	r0, #0
 80002f2:	fab1 f381 	clz	r3, r1
 80002f6:	bf08      	it	eq
 80002f8:	3320      	addeq	r3, #32
 80002fa:	f1a3 030b 	sub.w	r3, r3, #11
 80002fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000302:	da0c      	bge.n	800031e <__adddf3+0x16e>
 8000304:	320c      	adds	r2, #12
 8000306:	dd08      	ble.n	800031a <__adddf3+0x16a>
 8000308:	f102 0c14 	add.w	ip, r2, #20
 800030c:	f1c2 020c 	rsb	r2, r2, #12
 8000310:	fa01 f00c 	lsl.w	r0, r1, ip
 8000314:	fa21 f102 	lsr.w	r1, r1, r2
 8000318:	e00c      	b.n	8000334 <__adddf3+0x184>
 800031a:	f102 0214 	add.w	r2, r2, #20
 800031e:	bfd8      	it	le
 8000320:	f1c2 0c20 	rsble	ip, r2, #32
 8000324:	fa01 f102 	lsl.w	r1, r1, r2
 8000328:	fa20 fc0c 	lsr.w	ip, r0, ip
 800032c:	bfdc      	itt	le
 800032e:	ea41 010c 	orrle.w	r1, r1, ip
 8000332:	4090      	lslle	r0, r2
 8000334:	1ae4      	subs	r4, r4, r3
 8000336:	bfa2      	ittt	ge
 8000338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800033c:	4329      	orrge	r1, r5
 800033e:	bd30      	popge	{r4, r5, pc}
 8000340:	ea6f 0404 	mvn.w	r4, r4
 8000344:	3c1f      	subs	r4, #31
 8000346:	da1c      	bge.n	8000382 <__adddf3+0x1d2>
 8000348:	340c      	adds	r4, #12
 800034a:	dc0e      	bgt.n	800036a <__adddf3+0x1ba>
 800034c:	f104 0414 	add.w	r4, r4, #20
 8000350:	f1c4 0220 	rsb	r2, r4, #32
 8000354:	fa20 f004 	lsr.w	r0, r0, r4
 8000358:	fa01 f302 	lsl.w	r3, r1, r2
 800035c:	ea40 0003 	orr.w	r0, r0, r3
 8000360:	fa21 f304 	lsr.w	r3, r1, r4
 8000364:	ea45 0103 	orr.w	r1, r5, r3
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f1c4 040c 	rsb	r4, r4, #12
 800036e:	f1c4 0220 	rsb	r2, r4, #32
 8000372:	fa20 f002 	lsr.w	r0, r0, r2
 8000376:	fa01 f304 	lsl.w	r3, r1, r4
 800037a:	ea40 0003 	orr.w	r0, r0, r3
 800037e:	4629      	mov	r1, r5
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	fa21 f004 	lsr.w	r0, r1, r4
 8000386:	4629      	mov	r1, r5
 8000388:	bd30      	pop	{r4, r5, pc}
 800038a:	f094 0f00 	teq	r4, #0
 800038e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000392:	bf06      	itte	eq
 8000394:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000398:	3401      	addeq	r4, #1
 800039a:	3d01      	subne	r5, #1
 800039c:	e74e      	b.n	800023c <__adddf3+0x8c>
 800039e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003a2:	bf18      	it	ne
 80003a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a8:	d029      	beq.n	80003fe <__adddf3+0x24e>
 80003aa:	ea94 0f05 	teq	r4, r5
 80003ae:	bf08      	it	eq
 80003b0:	ea90 0f02 	teqeq	r0, r2
 80003b4:	d005      	beq.n	80003c2 <__adddf3+0x212>
 80003b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ba:	bf04      	itt	eq
 80003bc:	4619      	moveq	r1, r3
 80003be:	4610      	moveq	r0, r2
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	ea91 0f03 	teq	r1, r3
 80003c6:	bf1e      	ittt	ne
 80003c8:	2100      	movne	r1, #0
 80003ca:	2000      	movne	r0, #0
 80003cc:	bd30      	popne	{r4, r5, pc}
 80003ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003d2:	d105      	bne.n	80003e0 <__adddf3+0x230>
 80003d4:	0040      	lsls	r0, r0, #1
 80003d6:	4149      	adcs	r1, r1
 80003d8:	bf28      	it	cs
 80003da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003e4:	bf3c      	itt	cc
 80003e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ea:	bd30      	popcc	{r4, r5, pc}
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003f8:	f04f 0000 	mov.w	r0, #0
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf1a      	itte	ne
 8000404:	4619      	movne	r1, r3
 8000406:	4610      	movne	r0, r2
 8000408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800040c:	bf1c      	itt	ne
 800040e:	460b      	movne	r3, r1
 8000410:	4602      	movne	r2, r0
 8000412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000416:	bf06      	itte	eq
 8000418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800041c:	ea91 0f03 	teqeq	r1, r3
 8000420:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	bf00      	nop

08000428 <__aeabi_ui2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800043c:	f04f 0500 	mov.w	r5, #0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e750      	b.n	80002e8 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_i2d>:
 8000448:	f090 0f00 	teq	r0, #0
 800044c:	bf04      	itt	eq
 800044e:	2100      	moveq	r1, #0
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000458:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800045c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000460:	bf48      	it	mi
 8000462:	4240      	negmi	r0, r0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e73e      	b.n	80002e8 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_f2d>:
 800046c:	0042      	lsls	r2, r0, #1
 800046e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000472:	ea4f 0131 	mov.w	r1, r1, rrx
 8000476:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800047a:	bf1f      	itttt	ne
 800047c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000484:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000488:	4770      	bxne	lr
 800048a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800048e:	bf08      	it	eq
 8000490:	4770      	bxeq	lr
 8000492:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000496:	bf04      	itt	eq
 8000498:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	e71c      	b.n	80002e8 <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_ul2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f04f 0500 	mov.w	r5, #0
 80004be:	e00a      	b.n	80004d6 <__aeabi_l2d+0x16>

080004c0 <__aeabi_l2d>:
 80004c0:	ea50 0201 	orrs.w	r2, r0, r1
 80004c4:	bf08      	it	eq
 80004c6:	4770      	bxeq	lr
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ce:	d502      	bpl.n	80004d6 <__aeabi_l2d+0x16>
 80004d0:	4240      	negs	r0, r0
 80004d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004e2:	f43f aed8 	beq.w	8000296 <__adddf3+0xe6>
 80004e6:	f04f 0203 	mov.w	r2, #3
 80004ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ee:	bf18      	it	ne
 80004f0:	3203      	addne	r2, #3
 80004f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004f6:	bf18      	it	ne
 80004f8:	3203      	addne	r2, #3
 80004fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004fe:	f1c2 0320 	rsb	r3, r2, #32
 8000502:	fa00 fc03 	lsl.w	ip, r0, r3
 8000506:	fa20 f002 	lsr.w	r0, r0, r2
 800050a:	fa01 fe03 	lsl.w	lr, r1, r3
 800050e:	ea40 000e 	orr.w	r0, r0, lr
 8000512:	fa21 f102 	lsr.w	r1, r1, r2
 8000516:	4414      	add	r4, r2
 8000518:	e6bd      	b.n	8000296 <__adddf3+0xe6>
 800051a:	bf00      	nop

0800051c <__aeabi_dmul>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000522:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800052a:	bf1d      	ittte	ne
 800052c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000530:	ea94 0f0c 	teqne	r4, ip
 8000534:	ea95 0f0c 	teqne	r5, ip
 8000538:	f000 f8de 	bleq	80006f8 <__aeabi_dmul+0x1dc>
 800053c:	442c      	add	r4, r5
 800053e:	ea81 0603 	eor.w	r6, r1, r3
 8000542:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000546:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800054a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800054e:	bf18      	it	ne
 8000550:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000554:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800055c:	d038      	beq.n	80005d0 <__aeabi_dmul+0xb4>
 800055e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	fbe1 e502 	umlal	lr, r5, r1, r2
 800056a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800056e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000572:	f04f 0600 	mov.w	r6, #0
 8000576:	fbe1 5603 	umlal	r5, r6, r1, r3
 800057a:	f09c 0f00 	teq	ip, #0
 800057e:	bf18      	it	ne
 8000580:	f04e 0e01 	orrne.w	lr, lr, #1
 8000584:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000588:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800058c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000590:	d204      	bcs.n	800059c <__aeabi_dmul+0x80>
 8000592:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000596:	416d      	adcs	r5, r5
 8000598:	eb46 0606 	adc.w	r6, r6, r6
 800059c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005b0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005b4:	bf88      	it	hi
 80005b6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ba:	d81e      	bhi.n	80005fa <__aeabi_dmul+0xde>
 80005bc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005c0:	bf08      	it	eq
 80005c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005c6:	f150 0000 	adcs.w	r0, r0, #0
 80005ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	pop	{r4, r5, r6, pc}
 80005d0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005d4:	ea46 0101 	orr.w	r1, r6, r1
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	ea81 0103 	eor.w	r1, r1, r3
 80005e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005e4:	bfc2      	ittt	gt
 80005e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	popgt	{r4, r5, r6, pc}
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f04f 0e00 	mov.w	lr, #0
 80005f8:	3c01      	subs	r4, #1
 80005fa:	f300 80ab 	bgt.w	8000754 <__aeabi_dmul+0x238>
 80005fe:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000602:	bfde      	ittt	le
 8000604:	2000      	movle	r0, #0
 8000606:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800060a:	bd70      	pople	{r4, r5, r6, pc}
 800060c:	f1c4 0400 	rsb	r4, r4, #0
 8000610:	3c20      	subs	r4, #32
 8000612:	da35      	bge.n	8000680 <__aeabi_dmul+0x164>
 8000614:	340c      	adds	r4, #12
 8000616:	dc1b      	bgt.n	8000650 <__aeabi_dmul+0x134>
 8000618:	f104 0414 	add.w	r4, r4, #20
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f305 	lsl.w	r3, r0, r5
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f205 	lsl.w	r2, r1, r5
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	fa21 f604 	lsr.w	r6, r1, r4
 8000640:	eb42 0106 	adc.w	r1, r2, r6
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 040c 	rsb	r4, r4, #12
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f304 	lsl.w	r3, r0, r4
 800065c:	fa20 f005 	lsr.w	r0, r0, r5
 8000660:	fa01 f204 	lsl.w	r2, r1, r4
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	f141 0100 	adc.w	r1, r1, #0
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f205 	lsl.w	r2, r0, r5
 8000688:	ea4e 0e02 	orr.w	lr, lr, r2
 800068c:	fa20 f304 	lsr.w	r3, r0, r4
 8000690:	fa01 f205 	lsl.w	r2, r1, r5
 8000694:	ea43 0302 	orr.w	r3, r3, r2
 8000698:	fa21 f004 	lsr.w	r0, r1, r4
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	fa21 f204 	lsr.w	r2, r1, r4
 80006a4:	ea20 0002 	bic.w	r0, r0, r2
 80006a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f094 0f00 	teq	r4, #0
 80006bc:	d10f      	bne.n	80006de <__aeabi_dmul+0x1c2>
 80006be:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006c2:	0040      	lsls	r0, r0, #1
 80006c4:	eb41 0101 	adc.w	r1, r1, r1
 80006c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3c01      	subeq	r4, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1a6>
 80006d2:	ea41 0106 	orr.w	r1, r1, r6
 80006d6:	f095 0f00 	teq	r5, #0
 80006da:	bf18      	it	ne
 80006dc:	4770      	bxne	lr
 80006de:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006e2:	0052      	lsls	r2, r2, #1
 80006e4:	eb43 0303 	adc.w	r3, r3, r3
 80006e8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3d01      	subeq	r5, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1c6>
 80006f2:	ea43 0306 	orr.w	r3, r3, r6
 80006f6:	4770      	bx	lr
 80006f8:	ea94 0f0c 	teq	r4, ip
 80006fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000700:	bf18      	it	ne
 8000702:	ea95 0f0c 	teqne	r5, ip
 8000706:	d00c      	beq.n	8000722 <__aeabi_dmul+0x206>
 8000708:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070c:	bf18      	it	ne
 800070e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000712:	d1d1      	bne.n	80006b8 <__aeabi_dmul+0x19c>
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000726:	bf06      	itte	eq
 8000728:	4610      	moveq	r0, r2
 800072a:	4619      	moveq	r1, r3
 800072c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000730:	d019      	beq.n	8000766 <__aeabi_dmul+0x24a>
 8000732:	ea94 0f0c 	teq	r4, ip
 8000736:	d102      	bne.n	800073e <__aeabi_dmul+0x222>
 8000738:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800073c:	d113      	bne.n	8000766 <__aeabi_dmul+0x24a>
 800073e:	ea95 0f0c 	teq	r5, ip
 8000742:	d105      	bne.n	8000750 <__aeabi_dmul+0x234>
 8000744:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000748:	bf1c      	itt	ne
 800074a:	4610      	movne	r0, r2
 800074c:	4619      	movne	r1, r3
 800074e:	d10a      	bne.n	8000766 <__aeabi_dmul+0x24a>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800076a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800076e:	bd70      	pop	{r4, r5, r6, pc}

08000770 <__aeabi_ddiv>:
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800077a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800077e:	bf1d      	ittte	ne
 8000780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000784:	ea94 0f0c 	teqne	r4, ip
 8000788:	ea95 0f0c 	teqne	r5, ip
 800078c:	f000 f8a7 	bleq	80008de <__aeabi_ddiv+0x16e>
 8000790:	eba4 0405 	sub.w	r4, r4, r5
 8000794:	ea81 0e03 	eor.w	lr, r1, r3
 8000798:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800079c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007a0:	f000 8088 	beq.w	80008b4 <__aeabi_ddiv+0x144>
 80007a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007a8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007c4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007c8:	429d      	cmp	r5, r3
 80007ca:	bf08      	it	eq
 80007cc:	4296      	cmpeq	r6, r2
 80007ce:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007d2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007d6:	d202      	bcs.n	80007de <__aeabi_ddiv+0x6e>
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	1ab6      	subs	r6, r6, r2
 80007e0:	eb65 0503 	sbc.w	r5, r5, r3
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ee:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 000c 	orrcs.w	r0, r0, ip
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800084c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000850:	d018      	beq.n	8000884 <__aeabi_ddiv+0x114>
 8000852:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000856:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800085a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800085e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000862:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000866:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800086a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800086e:	d1c0      	bne.n	80007f2 <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	d10b      	bne.n	800088e <__aeabi_ddiv+0x11e>
 8000876:	ea41 0100 	orr.w	r1, r1, r0
 800087a:	f04f 0000 	mov.w	r0, #0
 800087e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000882:	e7b6      	b.n	80007f2 <__aeabi_ddiv+0x82>
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf04      	itt	eq
 800088a:	4301      	orreq	r1, r0
 800088c:	2000      	moveq	r0, #0
 800088e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000892:	bf88      	it	hi
 8000894:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000898:	f63f aeaf 	bhi.w	80005fa <__aeabi_dmul+0xde>
 800089c:	ebb5 0c03 	subs.w	ip, r5, r3
 80008a0:	bf04      	itt	eq
 80008a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008aa:	f150 0000 	adcs.w	r0, r0, #0
 80008ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008c0:	bfc2      	ittt	gt
 80008c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ca:	bd70      	popgt	{r4, r5, r6, pc}
 80008cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008d0:	f04f 0e00 	mov.w	lr, #0
 80008d4:	3c01      	subs	r4, #1
 80008d6:	e690      	b.n	80005fa <__aeabi_dmul+0xde>
 80008d8:	ea45 0e06 	orr.w	lr, r5, r6
 80008dc:	e68d      	b.n	80005fa <__aeabi_dmul+0xde>
 80008de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008e2:	ea94 0f0c 	teq	r4, ip
 80008e6:	bf08      	it	eq
 80008e8:	ea95 0f0c 	teqeq	r5, ip
 80008ec:	f43f af3b 	beq.w	8000766 <__aeabi_dmul+0x24a>
 80008f0:	ea94 0f0c 	teq	r4, ip
 80008f4:	d10a      	bne.n	800090c <__aeabi_ddiv+0x19c>
 80008f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008fa:	f47f af34 	bne.w	8000766 <__aeabi_dmul+0x24a>
 80008fe:	ea95 0f0c 	teq	r5, ip
 8000902:	f47f af25 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e72c      	b.n	8000766 <__aeabi_dmul+0x24a>
 800090c:	ea95 0f0c 	teq	r5, ip
 8000910:	d106      	bne.n	8000920 <__aeabi_ddiv+0x1b0>
 8000912:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000916:	f43f aefd 	beq.w	8000714 <__aeabi_dmul+0x1f8>
 800091a:	4610      	mov	r0, r2
 800091c:	4619      	mov	r1, r3
 800091e:	e722      	b.n	8000766 <__aeabi_dmul+0x24a>
 8000920:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000924:	bf18      	it	ne
 8000926:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092a:	f47f aec5 	bne.w	80006b8 <__aeabi_dmul+0x19c>
 800092e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000932:	f47f af0d 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000936:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800093a:	f47f aeeb 	bne.w	8000714 <__aeabi_dmul+0x1f8>
 800093e:	e712      	b.n	8000766 <__aeabi_dmul+0x24a>

08000940 <__gedf2>:
 8000940:	f04f 3cff 	mov.w	ip, #4294967295
 8000944:	e006      	b.n	8000954 <__cmpdf2+0x4>
 8000946:	bf00      	nop

08000948 <__ledf2>:
 8000948:	f04f 0c01 	mov.w	ip, #1
 800094c:	e002      	b.n	8000954 <__cmpdf2+0x4>
 800094e:	bf00      	nop

08000950 <__cmpdf2>:
 8000950:	f04f 0c01 	mov.w	ip, #1
 8000954:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800096a:	d01b      	beq.n	80009a4 <__cmpdf2+0x54>
 800096c:	b001      	add	sp, #4
 800096e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000972:	bf0c      	ite	eq
 8000974:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000978:	ea91 0f03 	teqne	r1, r3
 800097c:	bf02      	ittt	eq
 800097e:	ea90 0f02 	teqeq	r0, r2
 8000982:	2000      	moveq	r0, #0
 8000984:	4770      	bxeq	lr
 8000986:	f110 0f00 	cmn.w	r0, #0
 800098a:	ea91 0f03 	teq	r1, r3
 800098e:	bf58      	it	pl
 8000990:	4299      	cmppl	r1, r3
 8000992:	bf08      	it	eq
 8000994:	4290      	cmpeq	r0, r2
 8000996:	bf2c      	ite	cs
 8000998:	17d8      	asrcs	r0, r3, #31
 800099a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800099e:	f040 0001 	orr.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d102      	bne.n	80009b4 <__cmpdf2+0x64>
 80009ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009b2:	d107      	bne.n	80009c4 <__cmpdf2+0x74>
 80009b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	d1d6      	bne.n	800096c <__cmpdf2+0x1c>
 80009be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009c2:	d0d3      	beq.n	800096c <__cmpdf2+0x1c>
 80009c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_cdrcmple>:
 80009cc:	4684      	mov	ip, r0
 80009ce:	4610      	mov	r0, r2
 80009d0:	4662      	mov	r2, ip
 80009d2:	468c      	mov	ip, r1
 80009d4:	4619      	mov	r1, r3
 80009d6:	4663      	mov	r3, ip
 80009d8:	e000      	b.n	80009dc <__aeabi_cdcmpeq>
 80009da:	bf00      	nop

080009dc <__aeabi_cdcmpeq>:
 80009dc:	b501      	push	{r0, lr}
 80009de:	f7ff ffb7 	bl	8000950 <__cmpdf2>
 80009e2:	2800      	cmp	r0, #0
 80009e4:	bf48      	it	mi
 80009e6:	f110 0f00 	cmnmi.w	r0, #0
 80009ea:	bd01      	pop	{r0, pc}

080009ec <__aeabi_dcmpeq>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff fff4 	bl	80009dc <__aeabi_cdcmpeq>
 80009f4:	bf0c      	ite	eq
 80009f6:	2001      	moveq	r0, #1
 80009f8:	2000      	movne	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmplt>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffea 	bl	80009dc <__aeabi_cdcmpeq>
 8000a08:	bf34      	ite	cc
 8000a0a:	2001      	movcc	r0, #1
 8000a0c:	2000      	movcs	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmple>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffe0 	bl	80009dc <__aeabi_cdcmpeq>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpge>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffce 	bl	80009cc <__aeabi_cdrcmple>
 8000a30:	bf94      	ite	ls
 8000a32:	2001      	movls	r0, #1
 8000a34:	2000      	movhi	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpgt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffc4 	bl	80009cc <__aeabi_cdrcmple>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmpun>:
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x10>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d10a      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d102      	bne.n	8000a70 <__aeabi_dcmpun+0x20>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0001 	mov.w	r0, #1
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b976 	b.w	8000dd0 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9e08      	ldr	r6, [sp, #32]
 8000b02:	460d      	mov	r5, r1
 8000b04:	4604      	mov	r4, r0
 8000b06:	4688      	mov	r8, r1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d14d      	bne.n	8000ba8 <__udivmoddi4+0xac>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4694      	mov	ip, r2
 8000b10:	d968      	bls.n	8000be4 <__udivmoddi4+0xe8>
 8000b12:	fab2 f282 	clz	r2, r2
 8000b16:	b152      	cbz	r2, 8000b2e <__udivmoddi4+0x32>
 8000b18:	fa01 f302 	lsl.w	r3, r1, r2
 8000b1c:	f1c2 0120 	rsb	r1, r2, #32
 8000b20:	fa20 f101 	lsr.w	r1, r0, r1
 8000b24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b28:	ea41 0803 	orr.w	r8, r1, r3
 8000b2c:	4094      	lsls	r4, r2
 8000b2e:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000b32:	fbb8 f7f1 	udiv	r7, r8, r1
 8000b36:	fa1f fe8c 	uxth.w	lr, ip
 8000b3a:	fb01 8817 	mls	r8, r1, r7, r8
 8000b3e:	fb07 f00e 	mul.w	r0, r7, lr
 8000b42:	0c23      	lsrs	r3, r4, #16
 8000b44:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b48:	4298      	cmp	r0, r3
 8000b4a:	d90a      	bls.n	8000b62 <__udivmoddi4+0x66>
 8000b4c:	eb1c 0303 	adds.w	r3, ip, r3
 8000b50:	f107 35ff 	add.w	r5, r7, #4294967295
 8000b54:	f080 811e 	bcs.w	8000d94 <__udivmoddi4+0x298>
 8000b58:	4298      	cmp	r0, r3
 8000b5a:	f240 811b 	bls.w	8000d94 <__udivmoddi4+0x298>
 8000b5e:	3f02      	subs	r7, #2
 8000b60:	4463      	add	r3, ip
 8000b62:	1a1b      	subs	r3, r3, r0
 8000b64:	fbb3 f0f1 	udiv	r0, r3, r1
 8000b68:	fb01 3310 	mls	r3, r1, r0, r3
 8000b6c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b70:	b2a4      	uxth	r4, r4
 8000b72:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b76:	45a6      	cmp	lr, r4
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x94>
 8000b7a:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b82:	f080 8109 	bcs.w	8000d98 <__udivmoddi4+0x29c>
 8000b86:	45a6      	cmp	lr, r4
 8000b88:	f240 8106 	bls.w	8000d98 <__udivmoddi4+0x29c>
 8000b8c:	4464      	add	r4, ip
 8000b8e:	3802      	subs	r0, #2
 8000b90:	2100      	movs	r1, #0
 8000b92:	eba4 040e 	sub.w	r4, r4, lr
 8000b96:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b9a:	b11e      	cbz	r6, 8000ba4 <__udivmoddi4+0xa8>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	40d4      	lsrs	r4, r2
 8000ba0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	d908      	bls.n	8000bbe <__udivmoddi4+0xc2>
 8000bac:	2e00      	cmp	r6, #0
 8000bae:	f000 80ee 	beq.w	8000d8e <__udivmoddi4+0x292>
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	e9c6 0500 	strd	r0, r5, [r6]
 8000bb8:	4608      	mov	r0, r1
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	fab3 f183 	clz	r1, r3
 8000bc2:	2900      	cmp	r1, #0
 8000bc4:	d14a      	bne.n	8000c5c <__udivmoddi4+0x160>
 8000bc6:	42ab      	cmp	r3, r5
 8000bc8:	d302      	bcc.n	8000bd0 <__udivmoddi4+0xd4>
 8000bca:	4282      	cmp	r2, r0
 8000bcc:	f200 80fc 	bhi.w	8000dc8 <__udivmoddi4+0x2cc>
 8000bd0:	1a84      	subs	r4, r0, r2
 8000bd2:	eb65 0303 	sbc.w	r3, r5, r3
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	4698      	mov	r8, r3
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	d0e2      	beq.n	8000ba4 <__udivmoddi4+0xa8>
 8000bde:	e9c6 4800 	strd	r4, r8, [r6]
 8000be2:	e7df      	b.n	8000ba4 <__udivmoddi4+0xa8>
 8000be4:	b902      	cbnz	r2, 8000be8 <__udivmoddi4+0xec>
 8000be6:	deff      	udf	#255	; 0xff
 8000be8:	fab2 f282 	clz	r2, r2
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	f040 8091 	bne.w	8000d14 <__udivmoddi4+0x218>
 8000bf2:	eba1 000c 	sub.w	r0, r1, ip
 8000bf6:	2101      	movs	r1, #1
 8000bf8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfc:	fa1f fe8c 	uxth.w	lr, ip
 8000c00:	fbb0 f3f7 	udiv	r3, r0, r7
 8000c04:	fb07 0013 	mls	r0, r7, r3, r0
 8000c08:	0c25      	lsrs	r5, r4, #16
 8000c0a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000c0e:	fb0e f003 	mul.w	r0, lr, r3
 8000c12:	42a8      	cmp	r0, r5
 8000c14:	d908      	bls.n	8000c28 <__udivmoddi4+0x12c>
 8000c16:	eb1c 0505 	adds.w	r5, ip, r5
 8000c1a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x12a>
 8000c20:	42a8      	cmp	r0, r5
 8000c22:	f200 80ce 	bhi.w	8000dc2 <__udivmoddi4+0x2c6>
 8000c26:	4643      	mov	r3, r8
 8000c28:	1a2d      	subs	r5, r5, r0
 8000c2a:	fbb5 f0f7 	udiv	r0, r5, r7
 8000c2e:	fb07 5510 	mls	r5, r7, r0, r5
 8000c32:	fb0e fe00 	mul.w	lr, lr, r0
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x156>
 8000c40:	eb1c 0404 	adds.w	r4, ip, r4
 8000c44:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x154>
 8000c4a:	45a6      	cmp	lr, r4
 8000c4c:	f200 80b6 	bhi.w	8000dbc <__udivmoddi4+0x2c0>
 8000c50:	4628      	mov	r0, r5
 8000c52:	eba4 040e 	sub.w	r4, r4, lr
 8000c56:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c5a:	e79e      	b.n	8000b9a <__udivmoddi4+0x9e>
 8000c5c:	f1c1 0720 	rsb	r7, r1, #32
 8000c60:	408b      	lsls	r3, r1
 8000c62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c6a:	fa25 fa07 	lsr.w	sl, r5, r7
 8000c6e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c72:	fbba f8f9 	udiv	r8, sl, r9
 8000c76:	fa20 f307 	lsr.w	r3, r0, r7
 8000c7a:	fb09 aa18 	mls	sl, r9, r8, sl
 8000c7e:	408d      	lsls	r5, r1
 8000c80:	fa1f fe8c 	uxth.w	lr, ip
 8000c84:	431d      	orrs	r5, r3
 8000c86:	fa00 f301 	lsl.w	r3, r0, r1
 8000c8a:	fb08 f00e 	mul.w	r0, r8, lr
 8000c8e:	0c2c      	lsrs	r4, r5, #16
 8000c90:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000c94:	42a0      	cmp	r0, r4
 8000c96:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9a:	d90b      	bls.n	8000cb4 <__udivmoddi4+0x1b8>
 8000c9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ca4:	f080 8088 	bcs.w	8000db8 <__udivmoddi4+0x2bc>
 8000ca8:	42a0      	cmp	r0, r4
 8000caa:	f240 8085 	bls.w	8000db8 <__udivmoddi4+0x2bc>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	4464      	add	r4, ip
 8000cb4:	1a24      	subs	r4, r4, r0
 8000cb6:	fbb4 f0f9 	udiv	r0, r4, r9
 8000cba:	fb09 4410 	mls	r4, r9, r0, r4
 8000cbe:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc2:	b2ad      	uxth	r5, r5
 8000cc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1e2>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cd4:	d26c      	bcs.n	8000db0 <__udivmoddi4+0x2b4>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	d96a      	bls.n	8000db0 <__udivmoddi4+0x2b4>
 8000cda:	3802      	subs	r0, #2
 8000cdc:	4464      	add	r4, ip
 8000cde:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce2:	fba0 9502 	umull	r9, r5, r0, r2
 8000ce6:	eba4 040e 	sub.w	r4, r4, lr
 8000cea:	42ac      	cmp	r4, r5
 8000cec:	46c8      	mov	r8, r9
 8000cee:	46ae      	mov	lr, r5
 8000cf0:	d356      	bcc.n	8000da0 <__udivmoddi4+0x2a4>
 8000cf2:	d053      	beq.n	8000d9c <__udivmoddi4+0x2a0>
 8000cf4:	2e00      	cmp	r6, #0
 8000cf6:	d069      	beq.n	8000dcc <__udivmoddi4+0x2d0>
 8000cf8:	ebb3 0208 	subs.w	r2, r3, r8
 8000cfc:	eb64 040e 	sbc.w	r4, r4, lr
 8000d00:	fa22 f301 	lsr.w	r3, r2, r1
 8000d04:	fa04 f707 	lsl.w	r7, r4, r7
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	40cc      	lsrs	r4, r1
 8000d0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000d10:	2100      	movs	r1, #0
 8000d12:	e747      	b.n	8000ba4 <__udivmoddi4+0xa8>
 8000d14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d18:	f1c2 0120 	rsb	r1, r2, #32
 8000d1c:	fa25 f301 	lsr.w	r3, r5, r1
 8000d20:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d24:	fa20 f101 	lsr.w	r1, r0, r1
 8000d28:	4095      	lsls	r5, r2
 8000d2a:	430d      	orrs	r5, r1
 8000d2c:	fbb3 f1f7 	udiv	r1, r3, r7
 8000d30:	fb07 3311 	mls	r3, r7, r1, r3
 8000d34:	fa1f fe8c 	uxth.w	lr, ip
 8000d38:	0c28      	lsrs	r0, r5, #16
 8000d3a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d3e:	fb01 f30e 	mul.w	r3, r1, lr
 8000d42:	4283      	cmp	r3, r0
 8000d44:	fa04 f402 	lsl.w	r4, r4, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x260>
 8000d4a:	eb1c 0000 	adds.w	r0, ip, r0
 8000d4e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000d52:	d22f      	bcs.n	8000db4 <__udivmoddi4+0x2b8>
 8000d54:	4283      	cmp	r3, r0
 8000d56:	d92d      	bls.n	8000db4 <__udivmoddi4+0x2b8>
 8000d58:	3902      	subs	r1, #2
 8000d5a:	4460      	add	r0, ip
 8000d5c:	1ac0      	subs	r0, r0, r3
 8000d5e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d62:	fb07 0013 	mls	r0, r7, r3, r0
 8000d66:	b2ad      	uxth	r5, r5
 8000d68:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d6c:	fb03 f00e 	mul.w	r0, r3, lr
 8000d70:	42a8      	cmp	r0, r5
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x28a>
 8000d74:	eb1c 0505 	adds.w	r5, ip, r5
 8000d78:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d7c:	d216      	bcs.n	8000dac <__udivmoddi4+0x2b0>
 8000d7e:	42a8      	cmp	r0, r5
 8000d80:	d914      	bls.n	8000dac <__udivmoddi4+0x2b0>
 8000d82:	3b02      	subs	r3, #2
 8000d84:	4465      	add	r5, ip
 8000d86:	1a28      	subs	r0, r5, r0
 8000d88:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d8c:	e738      	b.n	8000c00 <__udivmoddi4+0x104>
 8000d8e:	4631      	mov	r1, r6
 8000d90:	4630      	mov	r0, r6
 8000d92:	e707      	b.n	8000ba4 <__udivmoddi4+0xa8>
 8000d94:	462f      	mov	r7, r5
 8000d96:	e6e4      	b.n	8000b62 <__udivmoddi4+0x66>
 8000d98:	4618      	mov	r0, r3
 8000d9a:	e6f9      	b.n	8000b90 <__udivmoddi4+0x94>
 8000d9c:	454b      	cmp	r3, r9
 8000d9e:	d2a9      	bcs.n	8000cf4 <__udivmoddi4+0x1f8>
 8000da0:	ebb9 0802 	subs.w	r8, r9, r2
 8000da4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000da8:	3801      	subs	r0, #1
 8000daa:	e7a3      	b.n	8000cf4 <__udivmoddi4+0x1f8>
 8000dac:	4643      	mov	r3, r8
 8000dae:	e7ea      	b.n	8000d86 <__udivmoddi4+0x28a>
 8000db0:	4628      	mov	r0, r5
 8000db2:	e794      	b.n	8000cde <__udivmoddi4+0x1e2>
 8000db4:	4641      	mov	r1, r8
 8000db6:	e7d1      	b.n	8000d5c <__udivmoddi4+0x260>
 8000db8:	46d0      	mov	r8, sl
 8000dba:	e77b      	b.n	8000cb4 <__udivmoddi4+0x1b8>
 8000dbc:	4464      	add	r4, ip
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	e747      	b.n	8000c52 <__udivmoddi4+0x156>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	4465      	add	r5, ip
 8000dc6:	e72f      	b.n	8000c28 <__udivmoddi4+0x12c>
 8000dc8:	4608      	mov	r0, r1
 8000dca:	e706      	b.n	8000bda <__udivmoddi4+0xde>
 8000dcc:	4631      	mov	r1, r6
 8000dce:	e6e9      	b.n	8000ba4 <__udivmoddi4+0xa8>

08000dd0 <__aeabi_idiv0>:
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd8:	f000 fabf 	bl	800135a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ddc:	f000 f80a 	bl	8000df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de0:	f000 f880 	bl	8000ee4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000de4:	f000 f854 	bl	8000e90 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Raido_Init();
 8000de8:	f002 fb70 	bl	80034cc <Raido_Init>
  MX_Send_Receive();
 8000dec:	f002 fbd6 	bl	800359c <MX_Send_Receive>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <main+0x1c>
	...

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b092      	sub	sp, #72	; 0x48
 8000df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	2234      	movs	r2, #52	; 0x34
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f005 fe28 	bl	8006a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e08:	463b      	mov	r3, r7
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
 8000e10:	609a      	str	r2, [r3, #8]
 8000e12:	60da      	str	r2, [r3, #12]
 8000e14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e16:	4b1d      	ldr	r3, [pc, #116]	; (8000e8c <SystemClock_Config+0x98>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000e1e:	4a1b      	ldr	r2, [pc, #108]	; (8000e8c <SystemClock_Config+0x98>)
 8000e20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e24:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e26:	2302      	movs	r3, #2
 8000e28:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e2e:	2310      	movs	r3, #16
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e32:	2302      	movs	r3, #2
 8000e34:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e36:	2300      	movs	r3, #0
 8000e38:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000e3a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000e3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000e40:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000e44:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f000 fe7a 	bl	8001b44 <HAL_RCC_OscConfig>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e56:	f000 f8db 	bl	8001010 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e5a:	230f      	movs	r3, #15
 8000e5c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e6e:	463b      	mov	r3, r7
 8000e70:	2101      	movs	r1, #1
 8000e72:	4618      	mov	r0, r3
 8000e74:	f001 f996 	bl	80021a4 <HAL_RCC_ClockConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000e7e:	f000 f8c7 	bl	8001010 <Error_Handler>
  }
}
 8000e82:	bf00      	nop
 8000e84:	3748      	adds	r7, #72	; 0x48
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40007000 	.word	0x40007000

08000e90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e94:	4b11      	ldr	r3, [pc, #68]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000e96:	4a12      	ldr	r2, [pc, #72]	; (8000ee0 <MX_USART2_UART_Init+0x50>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ec6:	4805      	ldr	r0, [pc, #20]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ec8:	f001 fc32 	bl	8002730 <HAL_UART_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ed2:	f000 f89d 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000022c 	.word	0x2000022c
 8000ee0:	40004400 	.word	0x40004400

08000ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	; 0x28
 8000ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	4b42      	ldr	r3, [pc, #264]	; (8001004 <MX_GPIO_Init+0x120>)
 8000efc:	69db      	ldr	r3, [r3, #28]
 8000efe:	4a41      	ldr	r2, [pc, #260]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	61d3      	str	r3, [r2, #28]
 8000f06:	4b3f      	ldr	r3, [pc, #252]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f12:	4b3c      	ldr	r3, [pc, #240]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	4a3b      	ldr	r2, [pc, #236]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f18:	f043 0320 	orr.w	r3, r3, #32
 8000f1c:	61d3      	str	r3, [r2, #28]
 8000f1e:	4b39      	ldr	r3, [pc, #228]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	f003 0320 	and.w	r3, r3, #32
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2a:	4b36      	ldr	r3, [pc, #216]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	4a35      	ldr	r2, [pc, #212]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	61d3      	str	r3, [r2, #28]
 8000f36:	4b33      	ldr	r3, [pc, #204]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f42:	4b30      	ldr	r3, [pc, #192]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	4a2f      	ldr	r2, [pc, #188]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f48:	f043 0302 	orr.w	r3, r3, #2
 8000f4c:	61d3      	str	r3, [r2, #28]
 8000f4e:	4b2d      	ldr	r3, [pc, #180]	; (8001004 <MX_GPIO_Init+0x120>)
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RADIO_RESET_Pin|RADIO_SCLK_Pin|RADIO_MOSI_Pin|RADIO_NSS_Pin
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f240 31a1 	movw	r1, #929	; 0x3a1
 8000f60:	4829      	ldr	r0, [pc, #164]	; (8001008 <MX_GPIO_Init+0x124>)
 8000f62:	f000 fdbe 	bl	8001ae2 <HAL_GPIO_WritePin>
                          |RADIO_ANT_SWITCH_POWER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RADIO_RESET_Pin RADIO_NSS_Pin RADIO_ANT_SWITCH_POWER_Pin */
  GPIO_InitStruct.Pin = RADIO_RESET_Pin|RADIO_NSS_Pin|RADIO_ANT_SWITCH_POWER_Pin;
 8000f66:	f240 3301 	movw	r3, #769	; 0x301
 8000f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f74:	2300      	movs	r3, #0
 8000f76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4822      	ldr	r0, [pc, #136]	; (8001008 <MX_GPIO_Init+0x124>)
 8000f80:	f000 fc08 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pins : RADIO_DEVICE_SEL_Pin RADIO_MISO_Pin */
  GPIO_InitStruct.Pin = RADIO_DEVICE_SEL_Pin|RADIO_MISO_Pin;
 8000f84:	2350      	movs	r3, #80	; 0x50
 8000f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	481c      	ldr	r0, [pc, #112]	; (8001008 <MX_GPIO_Init+0x124>)
 8000f98:	f000 fbfc 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pins : RADIO_SCLK_Pin RADIO_MOSI_Pin */
  GPIO_InitStruct.Pin = RADIO_SCLK_Pin|RADIO_MOSI_Pin;
 8000f9c:	23a0      	movs	r3, #160	; 0xa0
 8000f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4815      	ldr	r0, [pc, #84]	; (8001008 <MX_GPIO_Init+0x124>)
 8000fb4:	f000 fbee 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_BUSY_Pin */
  GPIO_InitStruct.Pin = RADIO_BUSY_Pin;
 8000fb8:	2308      	movs	r3, #8
 8000fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4810      	ldr	r0, [pc, #64]	; (800100c <MX_GPIO_Init+0x128>)
 8000fcc:	f000 fbe2 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_DIO_1_Pin */
  GPIO_InitStruct.Pin = RADIO_DIO_1_Pin;
 8000fd0:	2310      	movs	r3, #16
 8000fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000fd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_DIO_1_GPIO_Port, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4809      	ldr	r0, [pc, #36]	; (800100c <MX_GPIO_Init+0x128>)
 8000fe6:	f000 fbd5 	bl	8001794 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2100      	movs	r1, #0
 8000fee:	200a      	movs	r0, #10
 8000ff0:	f000 fb1b 	bl	800162a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000ff4:	200a      	movs	r0, #10
 8000ff6:	f000 fb34 	bl	8001662 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ffa:	bf00      	nop
 8000ffc:	3728      	adds	r7, #40	; 0x28
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40023800 	.word	0x40023800
 8001008:	40020000 	.word	0x40020000
 800100c:	40020400 	.word	0x40020400

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
}
 8001016:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001018:	e7fe      	b.n	8001018 <Error_Handler+0x8>
	...

0800101c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001022:	4b15      	ldr	r3, [pc, #84]	; (8001078 <HAL_MspInit+0x5c>)
 8001024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001026:	4a14      	ldr	r2, [pc, #80]	; (8001078 <HAL_MspInit+0x5c>)
 8001028:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800102c:	6253      	str	r3, [r2, #36]	; 0x24
 800102e:	4b12      	ldr	r3, [pc, #72]	; (8001078 <HAL_MspInit+0x5c>)
 8001030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001032:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103a:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <HAL_MspInit+0x5c>)
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	4a0e      	ldr	r2, [pc, #56]	; (8001078 <HAL_MspInit+0x5c>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6213      	str	r3, [r2, #32]
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <HAL_MspInit+0x5c>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <HAL_MspInit+0x5c>)
 8001054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <HAL_MspInit+0x5c>)
 8001058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105c:	6253      	str	r3, [r2, #36]	; 0x24
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_MspInit+0x5c>)
 8001060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800106a:	2007      	movs	r0, #7
 800106c:	f000 fad2 	bl	8001614 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001070:	bf00      	nop
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40023800 	.word	0x40023800

0800107c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	; 0x28
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a1b      	ldr	r2, [pc, #108]	; (8001108 <HAL_UART_MspInit+0x8c>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d12f      	bne.n	80010fe <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800109e:	4b1b      	ldr	r3, [pc, #108]	; (800110c <HAL_UART_MspInit+0x90>)
 80010a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a2:	4a1a      	ldr	r2, [pc, #104]	; (800110c <HAL_UART_MspInit+0x90>)
 80010a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a8:	6253      	str	r3, [r2, #36]	; 0x24
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <HAL_UART_MspInit+0x90>)
 80010ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <HAL_UART_MspInit+0x90>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	4a14      	ldr	r2, [pc, #80]	; (800110c <HAL_UART_MspInit+0x90>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	61d3      	str	r3, [r2, #28]
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <HAL_UART_MspInit+0x90>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010ce:	230c      	movs	r3, #12
 80010d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010da:	2303      	movs	r3, #3
 80010dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010de:	2307      	movs	r3, #7
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	4619      	mov	r1, r3
 80010e8:	4809      	ldr	r0, [pc, #36]	; (8001110 <HAL_UART_MspInit+0x94>)
 80010ea:	f000 fb53 	bl	8001794 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	2026      	movs	r0, #38	; 0x26
 80010f4:	f000 fa99 	bl	800162a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010f8:	2026      	movs	r0, #38	; 0x26
 80010fa:	f000 fab2 	bl	8001662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010fe:	bf00      	nop
 8001100:	3728      	adds	r7, #40	; 0x28
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40004400 	.word	0x40004400
 800110c:	40023800 	.word	0x40023800
 8001110:	40020000 	.word	0x40020000

08001114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001118:	e7fe      	b.n	8001118 <NMI_Handler+0x4>

0800111a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800111e:	e7fe      	b.n	800111e <HardFault_Handler+0x4>

08001120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001124:	e7fe      	b.n	8001124 <MemManage_Handler+0x4>

08001126 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800112a:	e7fe      	b.n	800112a <BusFault_Handler+0x4>

0800112c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001130:	e7fe      	b.n	8001130 <UsageFault_Handler+0x4>

08001132 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr

0800113e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115a:	f000 f951 	bl	8001400 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}

08001162 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_1_Pin);
 8001166:	2010      	movs	r0, #16
 8001168:	f000 fcd4 	bl	8001b14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}

08001170 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <USART2_IRQHandler+0x10>)
 8001176:	f001 fbd3 	bl	8002920 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	2000022c 	.word	0x2000022c

08001184 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return 1;
 8001188:	2301      	movs	r3, #1
}
 800118a:	4618      	mov	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <_kill>:

int _kill(int pid, int sig)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800119c:	f005 fc24 	bl	80069e8 <__errno>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2216      	movs	r2, #22
 80011a4:	601a      	str	r2, [r3, #0]
  return -1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <_exit>:

void _exit (int status)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011ba:	f04f 31ff 	mov.w	r1, #4294967295
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff ffe7 	bl	8001192 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011c4:	e7fe      	b.n	80011c4 <_exit+0x12>

080011c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b086      	sub	sp, #24
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	60f8      	str	r0, [r7, #12]
 80011ce:	60b9      	str	r1, [r7, #8]
 80011d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	e00a      	b.n	80011ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011d8:	f3af 8000 	nop.w
 80011dc:	4601      	mov	r1, r0
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	60ba      	str	r2, [r7, #8]
 80011e4:	b2ca      	uxtb	r2, r1
 80011e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	3301      	adds	r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
 80011ee:	697a      	ldr	r2, [r7, #20]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	dbf0      	blt.n	80011d8 <_read+0x12>
  }

  return len;
 80011f6:	687b      	ldr	r3, [r7, #4]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	e009      	b.n	8001226 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	1c5a      	adds	r2, r3, #1
 8001216:	60ba      	str	r2, [r7, #8]
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f003 fdf2 	bl	8004e04 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	3301      	adds	r3, #1
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	429a      	cmp	r2, r3
 800122c:	dbf1      	blt.n	8001212 <_write+0x12>
  }
  return len;
 800122e:	687b      	ldr	r3, [r7, #4]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <_close>:

int _close(int file)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001244:	4618      	mov	r0, r3
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr

0800124e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800124e:	b480      	push	{r7}
 8001250:	b083      	sub	sp, #12
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800125e:	605a      	str	r2, [r3, #4]
  return 0;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr

0800126c <_isatty>:

int _isatty(int file)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001274:	2301      	movs	r3, #1
}
 8001276:	4618      	mov	r0, r3
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr

08001280 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a0:	4a14      	ldr	r2, [pc, #80]	; (80012f4 <_sbrk+0x5c>)
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <_sbrk+0x60>)
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ac:	4b13      	ldr	r3, [pc, #76]	; (80012fc <_sbrk+0x64>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <_sbrk+0x64>)
 80012b6:	4a12      	ldr	r2, [pc, #72]	; (8001300 <_sbrk+0x68>)
 80012b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <_sbrk+0x64>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d207      	bcs.n	80012d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012c8:	f005 fb8e 	bl	80069e8 <__errno>
 80012cc:	4603      	mov	r3, r0
 80012ce:	220c      	movs	r2, #12
 80012d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	e009      	b.n	80012ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <_sbrk+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012de:	4b07      	ldr	r3, [pc, #28]	; (80012fc <_sbrk+0x64>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	4a05      	ldr	r2, [pc, #20]	; (80012fc <_sbrk+0x64>)
 80012e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ea:	68fb      	ldr	r3, [r7, #12]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20014000 	.word	0x20014000
 80012f8:	00000400 	.word	0x00000400
 80012fc:	20000274 	.word	0x20000274
 8001300:	20003ec0 	.word	0x20003ec0

08001304 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr

08001310 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001310:	f7ff fff8 	bl	8001304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001314:	480b      	ldr	r0, [pc, #44]	; (8001344 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001316:	490c      	ldr	r1, [pc, #48]	; (8001348 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001318:	4a0c      	ldr	r2, [pc, #48]	; (800134c <LoopFillZerobss+0x16>)
  movs r3, #0
 800131a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800131c:	e002      	b.n	8001324 <LoopCopyDataInit>

0800131e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800131e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001322:	3304      	adds	r3, #4

08001324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001328:	d3f9      	bcc.n	800131e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132a:	4a09      	ldr	r2, [pc, #36]	; (8001350 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800132c:	4c09      	ldr	r4, [pc, #36]	; (8001354 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800132e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001330:	e001      	b.n	8001336 <LoopFillZerobss>

08001332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001334:	3204      	adds	r2, #4

08001336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001338:	d3fb      	bcc.n	8001332 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800133a:	f005 fb5b 	bl	80069f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800133e:	f7ff fd49 	bl	8000dd4 <main>
  bx lr
 8001342:	4770      	bx	lr
  ldr r0, =_sdata
 8001344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001348:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 800134c:	0800a2d4 	.word	0x0800a2d4
  ldr r2, =_sbss
 8001350:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001354:	20003ebc 	.word	0x20003ebc

08001358 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001358:	e7fe      	b.n	8001358 <ADC1_IRQHandler>

0800135a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001360:	2300      	movs	r3, #0
 8001362:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001364:	2003      	movs	r0, #3
 8001366:	f000 f955 	bl	8001614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800136a:	2000      	movs	r0, #0
 800136c:	f000 f80e 	bl	800138c <HAL_InitTick>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d002      	beq.n	800137c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	71fb      	strb	r3, [r7, #7]
 800137a:	e001      	b.n	8001380 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800137c:	f7ff fe4e 	bl	800101c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001380:	79fb      	ldrb	r3, [r7, #7]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001394:	2300      	movs	r3, #0
 8001396:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <HAL_InitTick+0x68>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d022      	beq.n	80013e6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <HAL_InitTick+0x6c>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <HAL_InitTick+0x68>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80013b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 f962 	bl	800167e <HAL_SYSTICK_Config>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10f      	bne.n	80013e0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b0f      	cmp	r3, #15
 80013c4:	d809      	bhi.n	80013da <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c6:	2200      	movs	r2, #0
 80013c8:	6879      	ldr	r1, [r7, #4]
 80013ca:	f04f 30ff 	mov.w	r0, #4294967295
 80013ce:	f000 f92c 	bl	800162a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013d2:	4a0a      	ldr	r2, [pc, #40]	; (80013fc <HAL_InitTick+0x70>)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6013      	str	r3, [r2, #0]
 80013d8:	e007      	b.n	80013ea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	73fb      	strb	r3, [r7, #15]
 80013de:	e004      	b.n	80013ea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	73fb      	strb	r3, [r7, #15]
 80013e4:	e001      	b.n	80013ea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000008 	.word	0x20000008
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000004 	.word	0x20000004

08001400 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_IncTick+0x1c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <HAL_IncTick+0x20>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4413      	add	r3, r2
 800140e:	4a03      	ldr	r2, [pc, #12]	; (800141c <HAL_IncTick+0x1c>)
 8001410:	6013      	str	r3, [r2, #0]
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000278 	.word	0x20000278
 8001420:	20000008 	.word	0x20000008

08001424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  return uwTick;
 8001428:	4b02      	ldr	r3, [pc, #8]	; (8001434 <HAL_GetTick+0x10>)
 800142a:	681b      	ldr	r3, [r3, #0]
}
 800142c:	4618      	mov	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr
 8001434:	20000278 	.word	0x20000278

08001438 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001440:	f7ff fff0 	bl	8001424 <HAL_GetTick>
 8001444:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001450:	d004      	beq.n	800145c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_Delay+0x40>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	4413      	add	r3, r2
 800145a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800145c:	bf00      	nop
 800145e:	f7ff ffe1 	bl	8001424 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	429a      	cmp	r2, r3
 800146c:	d8f7      	bhi.n	800145e <HAL_Delay+0x26>
  {
  }
}
 800146e:	bf00      	nop
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000008 	.word	0x20000008

0800147c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001498:	4013      	ands	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ae:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	60d3      	str	r3, [r2, #12]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c8:	4b04      	ldr	r3, [pc, #16]	; (80014dc <__NVIC_GetPriorityGrouping+0x18>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	f003 0307 	and.w	r3, r3, #7
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	db0b      	blt.n	800150a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	f003 021f 	and.w	r2, r3, #31
 80014f8:	4906      	ldr	r1, [pc, #24]	; (8001514 <__NVIC_EnableIRQ+0x34>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	095b      	lsrs	r3, r3, #5
 8001500:	2001      	movs	r0, #1
 8001502:	fa00 f202 	lsl.w	r2, r0, r2
 8001506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	e000e100 	.word	0xe000e100

08001518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	6039      	str	r1, [r7, #0]
 8001522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001528:	2b00      	cmp	r3, #0
 800152a:	db0a      	blt.n	8001542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	b2da      	uxtb	r2, r3
 8001530:	490c      	ldr	r1, [pc, #48]	; (8001564 <__NVIC_SetPriority+0x4c>)
 8001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001536:	0112      	lsls	r2, r2, #4
 8001538:	b2d2      	uxtb	r2, r2
 800153a:	440b      	add	r3, r1
 800153c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001540:	e00a      	b.n	8001558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	b2da      	uxtb	r2, r3
 8001546:	4908      	ldr	r1, [pc, #32]	; (8001568 <__NVIC_SetPriority+0x50>)
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	f003 030f 	and.w	r3, r3, #15
 800154e:	3b04      	subs	r3, #4
 8001550:	0112      	lsls	r2, r2, #4
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	440b      	add	r3, r1
 8001556:	761a      	strb	r2, [r3, #24]
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000e100 	.word	0xe000e100
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800156c:	b480      	push	{r7}
 800156e:	b089      	sub	sp, #36	; 0x24
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	f1c3 0307 	rsb	r3, r3, #7
 8001586:	2b04      	cmp	r3, #4
 8001588:	bf28      	it	cs
 800158a:	2304      	movcs	r3, #4
 800158c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	3304      	adds	r3, #4
 8001592:	2b06      	cmp	r3, #6
 8001594:	d902      	bls.n	800159c <NVIC_EncodePriority+0x30>
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3b03      	subs	r3, #3
 800159a:	e000      	b.n	800159e <NVIC_EncodePriority+0x32>
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	f04f 32ff 	mov.w	r2, #4294967295
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43da      	mvns	r2, r3
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	401a      	ands	r2, r3
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b4:	f04f 31ff 	mov.w	r1, #4294967295
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	fa01 f303 	lsl.w	r3, r1, r3
 80015be:	43d9      	mvns	r1, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c4:	4313      	orrs	r3, r2
         );
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3724      	adds	r7, #36	; 0x24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3b01      	subs	r3, #1
 80015dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015e0:	d301      	bcc.n	80015e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015e2:	2301      	movs	r3, #1
 80015e4:	e00f      	b.n	8001606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e6:	4a0a      	ldr	r2, [pc, #40]	; (8001610 <SysTick_Config+0x40>)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ee:	210f      	movs	r1, #15
 80015f0:	f04f 30ff 	mov.w	r0, #4294967295
 80015f4:	f7ff ff90 	bl	8001518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f8:	4b05      	ldr	r3, [pc, #20]	; (8001610 <SysTick_Config+0x40>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fe:	4b04      	ldr	r3, [pc, #16]	; (8001610 <SysTick_Config+0x40>)
 8001600:	2207      	movs	r2, #7
 8001602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	e000e010 	.word	0xe000e010

08001614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ff2d 	bl	800147c <__NVIC_SetPriorityGrouping>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	4603      	mov	r3, r0
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
 8001636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800163c:	f7ff ff42 	bl	80014c4 <__NVIC_GetPriorityGrouping>
 8001640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	6978      	ldr	r0, [r7, #20]
 8001648:	f7ff ff90 	bl	800156c <NVIC_EncodePriority>
 800164c:	4602      	mov	r2, r0
 800164e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff5f 	bl	8001518 <__NVIC_SetPriority>
}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	4603      	mov	r3, r0
 800166a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff ff35 	bl	80014e0 <__NVIC_EnableIRQ>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff ffa2 	bl	80015d0 <SysTick_Config>
 800168c:	4603      	mov	r3, r0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001696:	b480      	push	{r7}
 8001698:	b085      	sub	sp, #20
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800169e:	2300      	movs	r3, #0
 80016a0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d008      	beq.n	80016c0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2204      	movs	r2, #4
 80016b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e022      	b.n	8001706 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 020e 	bic.w	r2, r2, #14
 80016ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0201 	bic.w	r2, r2, #1
 80016de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	f003 021c 	and.w	r2, r3, #28
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016ec:	2101      	movs	r1, #1
 80016ee:	fa01 f202 	lsl.w	r2, r1, r2
 80016f2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8001704:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001706:	4618      	mov	r0, r3
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001722:	b2db      	uxtb	r3, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d005      	beq.n	8001734 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2204      	movs	r2, #4
 800172c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	73fb      	strb	r3, [r7, #15]
 8001732:	e029      	b.n	8001788 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 020e 	bic.w	r2, r2, #14
 8001742:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0201 	bic.w	r2, r2, #1
 8001752:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	f003 021c 	and.w	r2, r3, #28
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001760:	2101      	movs	r1, #1
 8001762:	fa01 f202 	lsl.w	r2, r1, r2
 8001766:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	4798      	blx	r3
    }
  }
  return status;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001794:	b480      	push	{r7}
 8001796:	b087      	sub	sp, #28
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80017aa:	e160      	b.n	8001a6e <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2101      	movs	r1, #1
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	4013      	ands	r3, r2
 80017ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 8152 	beq.w	8001a68 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0303 	and.w	r3, r3, #3
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d005      	beq.n	80017dc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d130      	bne.n	800183e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	2203      	movs	r2, #3
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4013      	ands	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4313      	orrs	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001812:	2201      	movs	r2, #1
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	091b      	lsrs	r3, r3, #4
 8001828:	f003 0201 	and.w	r2, r3, #1
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	4313      	orrs	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	2b03      	cmp	r3, #3
 8001848:	d017      	beq.n	800187a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	2203      	movs	r2, #3
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d123      	bne.n	80018ce <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	08da      	lsrs	r2, r3, #3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3208      	adds	r2, #8
 800188e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001892:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	220f      	movs	r2, #15
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	43db      	mvns	r3, r3
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	691a      	ldr	r2, [r3, #16]
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	08da      	lsrs	r2, r3, #3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3208      	adds	r2, #8
 80018c8:	6939      	ldr	r1, [r7, #16]
 80018ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	2203      	movs	r2, #3
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f003 0203 	and.w	r2, r3, #3
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 80ac 	beq.w	8001a68 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001910:	4b5e      	ldr	r3, [pc, #376]	; (8001a8c <HAL_GPIO_Init+0x2f8>)
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	4a5d      	ldr	r2, [pc, #372]	; (8001a8c <HAL_GPIO_Init+0x2f8>)
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	6213      	str	r3, [r2, #32]
 800191c:	4b5b      	ldr	r3, [pc, #364]	; (8001a8c <HAL_GPIO_Init+0x2f8>)
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001928:	4a59      	ldr	r2, [pc, #356]	; (8001a90 <HAL_GPIO_Init+0x2fc>)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	089b      	lsrs	r3, r3, #2
 800192e:	3302      	adds	r3, #2
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	220f      	movs	r2, #15
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a51      	ldr	r2, [pc, #324]	; (8001a94 <HAL_GPIO_Init+0x300>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d025      	beq.n	80019a0 <HAL_GPIO_Init+0x20c>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a50      	ldr	r2, [pc, #320]	; (8001a98 <HAL_GPIO_Init+0x304>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d01f      	beq.n	800199c <HAL_GPIO_Init+0x208>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4a4f      	ldr	r2, [pc, #316]	; (8001a9c <HAL_GPIO_Init+0x308>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d019      	beq.n	8001998 <HAL_GPIO_Init+0x204>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4a4e      	ldr	r2, [pc, #312]	; (8001aa0 <HAL_GPIO_Init+0x30c>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d013      	beq.n	8001994 <HAL_GPIO_Init+0x200>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a4d      	ldr	r2, [pc, #308]	; (8001aa4 <HAL_GPIO_Init+0x310>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d00d      	beq.n	8001990 <HAL_GPIO_Init+0x1fc>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a4c      	ldr	r2, [pc, #304]	; (8001aa8 <HAL_GPIO_Init+0x314>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d007      	beq.n	800198c <HAL_GPIO_Init+0x1f8>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a4b      	ldr	r2, [pc, #300]	; (8001aac <HAL_GPIO_Init+0x318>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d101      	bne.n	8001988 <HAL_GPIO_Init+0x1f4>
 8001984:	2306      	movs	r3, #6
 8001986:	e00c      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 8001988:	2307      	movs	r3, #7
 800198a:	e00a      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 800198c:	2305      	movs	r3, #5
 800198e:	e008      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 8001990:	2304      	movs	r3, #4
 8001992:	e006      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 8001994:	2303      	movs	r3, #3
 8001996:	e004      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 8001998:	2302      	movs	r3, #2
 800199a:	e002      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 800199c:	2301      	movs	r3, #1
 800199e:	e000      	b.n	80019a2 <HAL_GPIO_Init+0x20e>
 80019a0:	2300      	movs	r3, #0
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	f002 0203 	and.w	r2, r2, #3
 80019a8:	0092      	lsls	r2, r2, #2
 80019aa:	4093      	lsls	r3, r2
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80019b2:	4937      	ldr	r1, [pc, #220]	; (8001a90 <HAL_GPIO_Init+0x2fc>)
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	089b      	lsrs	r3, r3, #2
 80019b8:	3302      	adds	r3, #2
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019c0:	4b3b      	ldr	r3, [pc, #236]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	43db      	mvns	r3, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4013      	ands	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d003      	beq.n	80019e4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019e4:	4a32      	ldr	r2, [pc, #200]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019ea:	4b31      	ldr	r3, [pc, #196]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	43db      	mvns	r3, r3
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4013      	ands	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a0e:	4a28      	ldr	r2, [pc, #160]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a14:	4b26      	ldr	r3, [pc, #152]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4013      	ands	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d003      	beq.n	8001a38 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a38:	4a1d      	ldr	r2, [pc, #116]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	43db      	mvns	r3, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a62:	4a13      	ldr	r2, [pc, #76]	; (8001ab0 <HAL_GPIO_Init+0x31c>)
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	fa22 f303 	lsr.w	r3, r2, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f47f ae97 	bne.w	80017ac <HAL_GPIO_Init+0x18>
  }
}
 8001a7e:	bf00      	nop
 8001a80:	bf00      	nop
 8001a82:	371c      	adds	r7, #28
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40010000 	.word	0x40010000
 8001a94:	40020000 	.word	0x40020000
 8001a98:	40020400 	.word	0x40020400
 8001a9c:	40020800 	.word	0x40020800
 8001aa0:	40020c00 	.word	0x40020c00
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40021400 	.word	0x40021400
 8001aac:	40021800 	.word	0x40021800
 8001ab0:	40010400 	.word	0x40010400

08001ab4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	691a      	ldr	r2, [r3, #16]
 8001ac4:	887b      	ldrh	r3, [r7, #2]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001acc:	2301      	movs	r3, #1
 8001ace:	73fb      	strb	r3, [r7, #15]
 8001ad0:	e001      	b.n	8001ad6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	460b      	mov	r3, r1
 8001aec:	807b      	strh	r3, [r7, #2]
 8001aee:	4613      	mov	r3, r2
 8001af0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001af2:	787b      	ldrb	r3, [r7, #1]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001af8:	887a      	ldrh	r2, [r7, #2]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001afe:	e003      	b.n	8001b08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	041a      	lsls	r2, r3, #16
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	619a      	str	r2, [r3, #24]
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr
	...

08001b14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b1e:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b20:	695a      	ldr	r2, [r3, #20]
 8001b22:	88fb      	ldrh	r3, [r7, #6]
 8001b24:	4013      	ands	r3, r2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d006      	beq.n	8001b38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b2a:	4a05      	ldr	r2, [pc, #20]	; (8001b40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b2c:	88fb      	ldrh	r3, [r7, #6]
 8001b2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f003 f915 	bl	8004d62 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40010400 	.word	0x40010400

08001b44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e31d      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b56:	4b94      	ldr	r3, [pc, #592]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b60:	4b91      	ldr	r3, [pc, #580]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b68:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d07b      	beq.n	8001c6e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	2b08      	cmp	r3, #8
 8001b7a:	d006      	beq.n	8001b8a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2b0c      	cmp	r3, #12
 8001b80:	d10f      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x5e>
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b88:	d10b      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8a:	4b87      	ldr	r3, [pc, #540]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d06a      	beq.n	8001c6c <HAL_RCC_OscConfig+0x128>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d166      	bne.n	8001c6c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e2f7      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d106      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x74>
 8001baa:	4b7f      	ldr	r3, [pc, #508]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a7e      	ldr	r2, [pc, #504]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e02d      	b.n	8001c14 <HAL_RCC_OscConfig+0xd0>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d10c      	bne.n	8001bda <HAL_RCC_OscConfig+0x96>
 8001bc0:	4b79      	ldr	r3, [pc, #484]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a78      	ldr	r2, [pc, #480]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bca:	6013      	str	r3, [r2, #0]
 8001bcc:	4b76      	ldr	r3, [pc, #472]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a75      	ldr	r2, [pc, #468]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	e01c      	b.n	8001c14 <HAL_RCC_OscConfig+0xd0>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b05      	cmp	r3, #5
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0xb8>
 8001be2:	4b71      	ldr	r3, [pc, #452]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a70      	ldr	r2, [pc, #448]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	4b6e      	ldr	r3, [pc, #440]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a6d      	ldr	r2, [pc, #436]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e00b      	b.n	8001c14 <HAL_RCC_OscConfig+0xd0>
 8001bfc:	4b6a      	ldr	r3, [pc, #424]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a69      	ldr	r2, [pc, #420]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b67      	ldr	r3, [pc, #412]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a66      	ldr	r2, [pc, #408]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d013      	beq.n	8001c44 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fc02 	bl	8001424 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c24:	f7ff fbfe 	bl	8001424 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b64      	cmp	r3, #100	; 0x64
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e2ad      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c36:	4b5c      	ldr	r3, [pc, #368]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0xe0>
 8001c42:	e014      	b.n	8001c6e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fbee 	bl	8001424 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fbea 	bl	8001424 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e299      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c5e:	4b52      	ldr	r3, [pc, #328]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x108>
 8001c6a:	e000      	b.n	8001c6e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d05a      	beq.n	8001d30 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d005      	beq.n	8001c8c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	2b0c      	cmp	r3, #12
 8001c84:	d119      	bne.n	8001cba <HAL_RCC_OscConfig+0x176>
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d116      	bne.n	8001cba <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8c:	4b46      	ldr	r3, [pc, #280]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x160>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d001      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e276      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca4:	4b40      	ldr	r3, [pc, #256]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	493d      	ldr	r1, [pc, #244]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb8:	e03a      	b.n	8001d30 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d020      	beq.n	8001d04 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cc2:	4b3a      	ldr	r3, [pc, #232]	; (8001dac <HAL_RCC_OscConfig+0x268>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7ff fbac 	bl	8001424 <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd0:	f7ff fba8 	bl	8001424 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e257      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ce2:	4b31      	ldr	r3, [pc, #196]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0f0      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cee:	4b2e      	ldr	r3, [pc, #184]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	021b      	lsls	r3, r3, #8
 8001cfc:	492a      	ldr	r1, [pc, #168]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]
 8001d02:	e015      	b.n	8001d30 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d04:	4b29      	ldr	r3, [pc, #164]	; (8001dac <HAL_RCC_OscConfig+0x268>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0a:	f7ff fb8b 	bl	8001424 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d12:	f7ff fb87 	bl	8001424 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e236      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d24:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1f0      	bne.n	8001d12 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 80b8 	beq.w	8001eae <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d170      	bne.n	8001e26 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d44:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_OscConfig+0x218>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d101      	bne.n	8001d5c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e21a      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a1a      	ldr	r2, [r3, #32]
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d921      	bls.n	8001db0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f000 fc7d 	bl	8002670 <RCC_SetFlashLatencyFromMSIRange>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e208      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d80:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4906      	ldr	r1, [pc, #24]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d92:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	061b      	lsls	r3, r3, #24
 8001da0:	4901      	ldr	r1, [pc, #4]	; (8001da8 <HAL_RCC_OscConfig+0x264>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	604b      	str	r3, [r1, #4]
 8001da6:	e020      	b.n	8001dea <HAL_RCC_OscConfig+0x2a6>
 8001da8:	40023800 	.word	0x40023800
 8001dac:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001db0:	4b99      	ldr	r3, [pc, #612]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	4996      	ldr	r1, [pc, #600]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dc2:	4b95      	ldr	r3, [pc, #596]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	061b      	lsls	r3, r3, #24
 8001dd0:	4991      	ldr	r1, [pc, #580]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f000 fc48 	bl	8002670 <RCC_SetFlashLatencyFromMSIRange>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e1d3      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	0b5b      	lsrs	r3, r3, #13
 8001df0:	3301      	adds	r3, #1
 8001df2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001dfa:	4a87      	ldr	r2, [pc, #540]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001dfc:	6892      	ldr	r2, [r2, #8]
 8001dfe:	0912      	lsrs	r2, r2, #4
 8001e00:	f002 020f 	and.w	r2, r2, #15
 8001e04:	4985      	ldr	r1, [pc, #532]	; (800201c <HAL_RCC_OscConfig+0x4d8>)
 8001e06:	5c8a      	ldrb	r2, [r1, r2]
 8001e08:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e0a:	4a85      	ldr	r2, [pc, #532]	; (8002020 <HAL_RCC_OscConfig+0x4dc>)
 8001e0c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e0e:	4b85      	ldr	r3, [pc, #532]	; (8002024 <HAL_RCC_OscConfig+0x4e0>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff faba 	bl	800138c <HAL_InitTick>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d045      	beq.n	8001eae <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	e1b5      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	699b      	ldr	r3, [r3, #24]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d029      	beq.n	8001e82 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e2e:	4b7e      	ldr	r3, [pc, #504]	; (8002028 <HAL_RCC_OscConfig+0x4e4>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e34:	f7ff faf6 	bl	8001424 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e3c:	f7ff faf2 	bl	8001424 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e1a1      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e4e:	4b72      	ldr	r3, [pc, #456]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e5a:	4b6f      	ldr	r3, [pc, #444]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	496c      	ldr	r1, [pc, #432]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e6c:	4b6a      	ldr	r3, [pc, #424]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69db      	ldr	r3, [r3, #28]
 8001e78:	061b      	lsls	r3, r3, #24
 8001e7a:	4967      	ldr	r1, [pc, #412]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	604b      	str	r3, [r1, #4]
 8001e80:	e015      	b.n	8001eae <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e82:	4b69      	ldr	r3, [pc, #420]	; (8002028 <HAL_RCC_OscConfig+0x4e4>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff facc 	bl	8001424 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e90:	f7ff fac8 	bl	8001424 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e177      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ea2:	4b5d      	ldr	r3, [pc, #372]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d030      	beq.n	8001f1c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d016      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec2:	4b5a      	ldr	r3, [pc, #360]	; (800202c <HAL_RCC_OscConfig+0x4e8>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec8:	f7ff faac 	bl	8001424 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff faa8 	bl	8001424 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e157      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ee2:	4b4d      	ldr	r3, [pc, #308]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x38c>
 8001eee:	e015      	b.n	8001f1c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef0:	4b4e      	ldr	r3, [pc, #312]	; (800202c <HAL_RCC_OscConfig+0x4e8>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef6:	f7ff fa95 	bl	8001424 <HAL_GetTick>
 8001efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001efe:	f7ff fa91 	bl	8001424 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e140      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f10:	4b41      	ldr	r3, [pc, #260]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1f0      	bne.n	8001efe <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0304 	and.w	r3, r3, #4
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80b5 	beq.w	8002094 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f2e:	4b3a      	ldr	r3, [pc, #232]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10d      	bne.n	8001f56 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f3a:	4b37      	ldr	r3, [pc, #220]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3e:	4a36      	ldr	r2, [pc, #216]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f44:	6253      	str	r3, [r2, #36]	; 0x24
 8001f46:	4b34      	ldr	r3, [pc, #208]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f52:	2301      	movs	r3, #1
 8001f54:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f56:	4b36      	ldr	r3, [pc, #216]	; (8002030 <HAL_RCC_OscConfig+0x4ec>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d118      	bne.n	8001f94 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f62:	4b33      	ldr	r3, [pc, #204]	; (8002030 <HAL_RCC_OscConfig+0x4ec>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a32      	ldr	r2, [pc, #200]	; (8002030 <HAL_RCC_OscConfig+0x4ec>)
 8001f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f6e:	f7ff fa59 	bl	8001424 <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f76:	f7ff fa55 	bl	8001424 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b64      	cmp	r3, #100	; 0x64
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e104      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	4b29      	ldr	r3, [pc, #164]	; (8002030 <HAL_RCC_OscConfig+0x4ec>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f0      	beq.n	8001f76 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d106      	bne.n	8001faa <HAL_RCC_OscConfig+0x466>
 8001f9c:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa0:	4a1d      	ldr	r2, [pc, #116]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fa6:	6353      	str	r3, [r2, #52]	; 0x34
 8001fa8:	e02d      	b.n	8002006 <HAL_RCC_OscConfig+0x4c2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10c      	bne.n	8001fcc <HAL_RCC_OscConfig+0x488>
 8001fb2:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fbc:	6353      	str	r3, [r2, #52]	; 0x34
 8001fbe:	4b16      	ldr	r3, [pc, #88]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc2:	4a15      	ldr	r2, [pc, #84]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001fc8:	6353      	str	r3, [r2, #52]	; 0x34
 8001fca:	e01c      	b.n	8002006 <HAL_RCC_OscConfig+0x4c2>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d10c      	bne.n	8001fee <HAL_RCC_OscConfig+0x4aa>
 8001fd4:	4b10      	ldr	r3, [pc, #64]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd8:	4a0f      	ldr	r2, [pc, #60]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fde:	6353      	str	r3, [r2, #52]	; 0x34
 8001fe0:	4b0d      	ldr	r3, [pc, #52]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe4:	4a0c      	ldr	r2, [pc, #48]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fea:	6353      	str	r3, [r2, #52]	; 0x34
 8001fec:	e00b      	b.n	8002006 <HAL_RCC_OscConfig+0x4c2>
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ff2:	4a09      	ldr	r2, [pc, #36]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001ff4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ff8:	6353      	str	r3, [r2, #52]	; 0x34
 8001ffa:	4b07      	ldr	r3, [pc, #28]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8001ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ffe:	4a06      	ldr	r2, [pc, #24]	; (8002018 <HAL_RCC_OscConfig+0x4d4>)
 8002000:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002004:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d024      	beq.n	8002058 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200e:	f7ff fa09 	bl	8001424 <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002014:	e019      	b.n	800204a <HAL_RCC_OscConfig+0x506>
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800
 800201c:	08009db4 	.word	0x08009db4
 8002020:	20000000 	.word	0x20000000
 8002024:	20000004 	.word	0x20000004
 8002028:	42470020 	.word	0x42470020
 800202c:	42470680 	.word	0x42470680
 8002030:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002034:	f7ff f9f6 	bl	8001424 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e0a3      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800204a:	4b54      	ldr	r3, [pc, #336]	; (800219c <HAL_RCC_OscConfig+0x658>)
 800204c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800204e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002052:	2b00      	cmp	r3, #0
 8002054:	d0ee      	beq.n	8002034 <HAL_RCC_OscConfig+0x4f0>
 8002056:	e014      	b.n	8002082 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002058:	f7ff f9e4 	bl	8001424 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800205e:	e00a      	b.n	8002076 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002060:	f7ff f9e0 	bl	8001424 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	f241 3288 	movw	r2, #5000	; 0x1388
 800206e:	4293      	cmp	r3, r2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e08d      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002076:	4b49      	ldr	r3, [pc, #292]	; (800219c <HAL_RCC_OscConfig+0x658>)
 8002078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800207a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1ee      	bne.n	8002060 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002082:	7ffb      	ldrb	r3, [r7, #31]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d105      	bne.n	8002094 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002088:	4b44      	ldr	r3, [pc, #272]	; (800219c <HAL_RCC_OscConfig+0x658>)
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	4a43      	ldr	r2, [pc, #268]	; (800219c <HAL_RCC_OscConfig+0x658>)
 800208e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002092:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002098:	2b00      	cmp	r3, #0
 800209a:	d079      	beq.n	8002190 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	2b0c      	cmp	r3, #12
 80020a0:	d056      	beq.n	8002150 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d13b      	bne.n	8002122 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020aa:	4b3d      	ldr	r3, [pc, #244]	; (80021a0 <HAL_RCC_OscConfig+0x65c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b0:	f7ff f9b8 	bl	8001424 <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020b8:	f7ff f9b4 	bl	8001424 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e063      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020ca:	4b34      	ldr	r3, [pc, #208]	; (800219c <HAL_RCC_OscConfig+0x658>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1f0      	bne.n	80020b8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020d6:	4b31      	ldr	r3, [pc, #196]	; (800219c <HAL_RCC_OscConfig+0x658>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e6:	4319      	orrs	r1, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ec:	430b      	orrs	r3, r1
 80020ee:	492b      	ldr	r1, [pc, #172]	; (800219c <HAL_RCC_OscConfig+0x658>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020f4:	4b2a      	ldr	r3, [pc, #168]	; (80021a0 <HAL_RCC_OscConfig+0x65c>)
 80020f6:	2201      	movs	r2, #1
 80020f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7ff f993 	bl	8001424 <HAL_GetTick>
 80020fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002100:	e008      	b.n	8002114 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002102:	f7ff f98f 	bl	8001424 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e03e      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002114:	4b21      	ldr	r3, [pc, #132]	; (800219c <HAL_RCC_OscConfig+0x658>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0f0      	beq.n	8002102 <HAL_RCC_OscConfig+0x5be>
 8002120:	e036      	b.n	8002190 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002122:	4b1f      	ldr	r3, [pc, #124]	; (80021a0 <HAL_RCC_OscConfig+0x65c>)
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002128:	f7ff f97c 	bl	8001424 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002130:	f7ff f978 	bl	8001424 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e027      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002142:	4b16      	ldr	r3, [pc, #88]	; (800219c <HAL_RCC_OscConfig+0x658>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1f0      	bne.n	8002130 <HAL_RCC_OscConfig+0x5ec>
 800214e:	e01f      	b.n	8002190 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e01a      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800215c:	4b0f      	ldr	r3, [pc, #60]	; (800219c <HAL_RCC_OscConfig+0x658>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216c:	429a      	cmp	r2, r3
 800216e:	d10d      	bne.n	800218c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800217a:	429a      	cmp	r2, r3
 800217c:	d106      	bne.n	800218c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002188:	429a      	cmp	r2, r3
 800218a:	d001      	beq.n	8002190 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e000      	b.n	8002192 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3720      	adds	r7, #32
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800
 80021a0:	42470060 	.word	0x42470060

080021a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e11a      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b8:	4b8f      	ldr	r3, [pc, #572]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d919      	bls.n	80021fa <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d105      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x34>
 80021cc:	4b8a      	ldr	r3, [pc, #552]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a89      	ldr	r2, [pc, #548]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 80021d2:	f043 0304 	orr.w	r3, r3, #4
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	4b87      	ldr	r3, [pc, #540]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f023 0201 	bic.w	r2, r3, #1
 80021e0:	4985      	ldr	r1, [pc, #532]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e8:	4b83      	ldr	r3, [pc, #524]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d001      	beq.n	80021fa <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e0f9      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d008      	beq.n	8002218 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002206:	4b7d      	ldr	r3, [pc, #500]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	497a      	ldr	r1, [pc, #488]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002214:	4313      	orrs	r3, r2
 8002216:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b00      	cmp	r3, #0
 8002222:	f000 808e 	beq.w	8002342 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d107      	bne.n	800223e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800222e:	4b73      	ldr	r3, [pc, #460]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d121      	bne.n	800227e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e0d7      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b03      	cmp	r3, #3
 8002244:	d107      	bne.n	8002256 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002246:	4b6d      	ldr	r3, [pc, #436]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d115      	bne.n	800227e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0cb      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d107      	bne.n	800226e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800225e:	4b67      	ldr	r3, [pc, #412]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d109      	bne.n	800227e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e0bf      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800226e:	4b63      	ldr	r3, [pc, #396]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e0b7      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800227e:	4b5f      	ldr	r3, [pc, #380]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f023 0203 	bic.w	r2, r3, #3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	495c      	ldr	r1, [pc, #368]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 800228c:	4313      	orrs	r3, r2
 800228e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002290:	f7ff f8c8 	bl	8001424 <HAL_GetTick>
 8002294:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d112      	bne.n	80022c4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800229e:	e00a      	b.n	80022b6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a0:	f7ff f8c0 	bl	8001424 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e09b      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022b6:	4b51      	ldr	r3, [pc, #324]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d1ee      	bne.n	80022a0 <HAL_RCC_ClockConfig+0xfc>
 80022c2:	e03e      	b.n	8002342 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d112      	bne.n	80022f2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022cc:	e00a      	b.n	80022e4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ce:	f7ff f8a9 	bl	8001424 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022dc:	4293      	cmp	r3, r2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e084      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e4:	4b45      	ldr	r3, [pc, #276]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 030c 	and.w	r3, r3, #12
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d1ee      	bne.n	80022ce <HAL_RCC_ClockConfig+0x12a>
 80022f0:	e027      	b.n	8002342 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d11d      	bne.n	8002336 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80022fa:	e00a      	b.n	8002312 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022fc:	f7ff f892 	bl	8001424 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	f241 3288 	movw	r2, #5000	; 0x1388
 800230a:	4293      	cmp	r3, r2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e06d      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002312:	4b3a      	ldr	r3, [pc, #232]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b04      	cmp	r3, #4
 800231c:	d1ee      	bne.n	80022fc <HAL_RCC_ClockConfig+0x158>
 800231e:	e010      	b.n	8002342 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002320:	f7ff f880 	bl	8001424 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	f241 3288 	movw	r2, #5000	; 0x1388
 800232e:	4293      	cmp	r3, r2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e05b      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002336:	4b31      	ldr	r3, [pc, #196]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1ee      	bne.n	8002320 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002342:	4b2d      	ldr	r3, [pc, #180]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d219      	bcs.n	8002384 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d105      	bne.n	8002362 <HAL_RCC_ClockConfig+0x1be>
 8002356:	4b28      	ldr	r3, [pc, #160]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a27      	ldr	r2, [pc, #156]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	4b25      	ldr	r3, [pc, #148]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f023 0201 	bic.w	r2, r3, #1
 800236a:	4923      	ldr	r1, [pc, #140]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	4313      	orrs	r3, r2
 8002370:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002372:	4b21      	ldr	r3, [pc, #132]	; (80023f8 <HAL_RCC_ClockConfig+0x254>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	683a      	ldr	r2, [r7, #0]
 800237c:	429a      	cmp	r2, r3
 800237e:	d001      	beq.n	8002384 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e034      	b.n	80023ee <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b00      	cmp	r3, #0
 800238e:	d008      	beq.n	80023a2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002390:	4b1a      	ldr	r3, [pc, #104]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	4917      	ldr	r1, [pc, #92]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0308 	and.w	r3, r3, #8
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d009      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023ae:	4b13      	ldr	r3, [pc, #76]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	490f      	ldr	r1, [pc, #60]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023c2:	f000 f823 	bl	800240c <HAL_RCC_GetSysClockFreq>
 80023c6:	4602      	mov	r2, r0
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <HAL_RCC_ClockConfig+0x258>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	091b      	lsrs	r3, r3, #4
 80023ce:	f003 030f 	and.w	r3, r3, #15
 80023d2:	490b      	ldr	r1, [pc, #44]	; (8002400 <HAL_RCC_ClockConfig+0x25c>)
 80023d4:	5ccb      	ldrb	r3, [r1, r3]
 80023d6:	fa22 f303 	lsr.w	r3, r2, r3
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <HAL_RCC_ClockConfig+0x260>)
 80023dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <HAL_RCC_ClockConfig+0x264>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7fe ffd2 	bl	800138c <HAL_InitTick>
 80023e8:	4603      	mov	r3, r0
 80023ea:	72fb      	strb	r3, [r7, #11]

  return status;
 80023ec:	7afb      	ldrb	r3, [r7, #11]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40023c00 	.word	0x40023c00
 80023fc:	40023800 	.word	0x40023800
 8002400:	08009db4 	.word	0x08009db4
 8002404:	20000000 	.word	0x20000000
 8002408:	20000004 	.word	0x20000004

0800240c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800240c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002410:	b092      	sub	sp, #72	; 0x48
 8002412:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002414:	4b79      	ldr	r3, [pc, #484]	; (80025fc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800241a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800241c:	f003 030c 	and.w	r3, r3, #12
 8002420:	2b0c      	cmp	r3, #12
 8002422:	d00d      	beq.n	8002440 <HAL_RCC_GetSysClockFreq+0x34>
 8002424:	2b0c      	cmp	r3, #12
 8002426:	f200 80d5 	bhi.w	80025d4 <HAL_RCC_GetSysClockFreq+0x1c8>
 800242a:	2b04      	cmp	r3, #4
 800242c:	d002      	beq.n	8002434 <HAL_RCC_GetSysClockFreq+0x28>
 800242e:	2b08      	cmp	r3, #8
 8002430:	d003      	beq.n	800243a <HAL_RCC_GetSysClockFreq+0x2e>
 8002432:	e0cf      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002434:	4b72      	ldr	r3, [pc, #456]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002436:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002438:	e0da      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800243a:	4b72      	ldr	r3, [pc, #456]	; (8002604 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800243c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800243e:	e0d7      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002440:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002442:	0c9b      	lsrs	r3, r3, #18
 8002444:	f003 020f 	and.w	r2, r3, #15
 8002448:	4b6f      	ldr	r3, [pc, #444]	; (8002608 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800244a:	5c9b      	ldrb	r3, [r3, r2]
 800244c:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800244e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002450:	0d9b      	lsrs	r3, r3, #22
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	3301      	adds	r3, #1
 8002458:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800245a:	4b68      	ldr	r3, [pc, #416]	; (80025fc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d05d      	beq.n	8002522 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002468:	2200      	movs	r2, #0
 800246a:	4618      	mov	r0, r3
 800246c:	4611      	mov	r1, r2
 800246e:	4604      	mov	r4, r0
 8002470:	460d      	mov	r5, r1
 8002472:	4622      	mov	r2, r4
 8002474:	462b      	mov	r3, r5
 8002476:	f04f 0000 	mov.w	r0, #0
 800247a:	f04f 0100 	mov.w	r1, #0
 800247e:	0159      	lsls	r1, r3, #5
 8002480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002484:	0150      	lsls	r0, r2, #5
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4621      	mov	r1, r4
 800248c:	1a51      	subs	r1, r2, r1
 800248e:	6139      	str	r1, [r7, #16]
 8002490:	4629      	mov	r1, r5
 8002492:	eb63 0301 	sbc.w	r3, r3, r1
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	f04f 0300 	mov.w	r3, #0
 80024a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024a4:	4659      	mov	r1, fp
 80024a6:	018b      	lsls	r3, r1, #6
 80024a8:	4651      	mov	r1, sl
 80024aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ae:	4651      	mov	r1, sl
 80024b0:	018a      	lsls	r2, r1, #6
 80024b2:	46d4      	mov	ip, sl
 80024b4:	ebb2 080c 	subs.w	r8, r2, ip
 80024b8:	4659      	mov	r1, fp
 80024ba:	eb63 0901 	sbc.w	r9, r3, r1
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024d2:	4690      	mov	r8, r2
 80024d4:	4699      	mov	r9, r3
 80024d6:	4623      	mov	r3, r4
 80024d8:	eb18 0303 	adds.w	r3, r8, r3
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	462b      	mov	r3, r5
 80024e0:	eb49 0303 	adc.w	r3, r9, r3
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	f04f 0300 	mov.w	r3, #0
 80024ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024f2:	4629      	mov	r1, r5
 80024f4:	024b      	lsls	r3, r1, #9
 80024f6:	4620      	mov	r0, r4
 80024f8:	4629      	mov	r1, r5
 80024fa:	4604      	mov	r4, r0
 80024fc:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002500:	4601      	mov	r1, r0
 8002502:	024a      	lsls	r2, r1, #9
 8002504:	4610      	mov	r0, r2
 8002506:	4619      	mov	r1, r3
 8002508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800250a:	2200      	movs	r2, #0
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
 800250e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002510:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002514:	f7fe fada 	bl	8000acc <__aeabi_uldivmod>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	4613      	mov	r3, r2
 800251e:	647b      	str	r3, [r7, #68]	; 0x44
 8002520:	e055      	b.n	80025ce <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002524:	2200      	movs	r2, #0
 8002526:	623b      	str	r3, [r7, #32]
 8002528:	627a      	str	r2, [r7, #36]	; 0x24
 800252a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800252e:	4642      	mov	r2, r8
 8002530:	464b      	mov	r3, r9
 8002532:	f04f 0000 	mov.w	r0, #0
 8002536:	f04f 0100 	mov.w	r1, #0
 800253a:	0159      	lsls	r1, r3, #5
 800253c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002540:	0150      	lsls	r0, r2, #5
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	46c4      	mov	ip, r8
 8002548:	ebb2 0a0c 	subs.w	sl, r2, ip
 800254c:	4640      	mov	r0, r8
 800254e:	4649      	mov	r1, r9
 8002550:	468c      	mov	ip, r1
 8002552:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002562:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002566:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800256a:	ebb2 040a 	subs.w	r4, r2, sl
 800256e:	eb63 050b 	sbc.w	r5, r3, fp
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	00eb      	lsls	r3, r5, #3
 800257c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002580:	00e2      	lsls	r2, r4, #3
 8002582:	4614      	mov	r4, r2
 8002584:	461d      	mov	r5, r3
 8002586:	4603      	mov	r3, r0
 8002588:	18e3      	adds	r3, r4, r3
 800258a:	603b      	str	r3, [r7, #0]
 800258c:	460b      	mov	r3, r1
 800258e:	eb45 0303 	adc.w	r3, r5, r3
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	f04f 0200 	mov.w	r2, #0
 8002598:	f04f 0300 	mov.w	r3, #0
 800259c:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025a0:	4629      	mov	r1, r5
 80025a2:	028b      	lsls	r3, r1, #10
 80025a4:	4620      	mov	r0, r4
 80025a6:	4629      	mov	r1, r5
 80025a8:	4604      	mov	r4, r0
 80025aa:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80025ae:	4601      	mov	r1, r0
 80025b0:	028a      	lsls	r2, r1, #10
 80025b2:	4610      	mov	r0, r2
 80025b4:	4619      	mov	r1, r3
 80025b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b8:	2200      	movs	r2, #0
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	61fa      	str	r2, [r7, #28]
 80025be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025c2:	f7fe fa83 	bl	8000acc <__aeabi_uldivmod>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4613      	mov	r3, r2
 80025cc:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 80025ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025d0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80025d2:	e00d      	b.n	80025f0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	0b5b      	lsrs	r3, r3, #13
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80025e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e2:	3301      	adds	r3, #1
 80025e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80025ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3748      	adds	r7, #72	; 0x48
 80025f6:	46bd      	mov	sp, r7
 80025f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025fc:	40023800 	.word	0x40023800
 8002600:	00f42400 	.word	0x00f42400
 8002604:	007a1200 	.word	0x007a1200
 8002608:	08009da8 	.word	0x08009da8

0800260c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002610:	4b02      	ldr	r3, [pc, #8]	; (800261c <HAL_RCC_GetHCLKFreq+0x10>)
 8002612:	681b      	ldr	r3, [r3, #0]
}
 8002614:	4618      	mov	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr
 800261c:	20000000 	.word	0x20000000

08002620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002624:	f7ff fff2 	bl	800260c <HAL_RCC_GetHCLKFreq>
 8002628:	4602      	mov	r2, r0
 800262a:	4b05      	ldr	r3, [pc, #20]	; (8002640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	f003 0307 	and.w	r3, r3, #7
 8002634:	4903      	ldr	r1, [pc, #12]	; (8002644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002636:	5ccb      	ldrb	r3, [r1, r3]
 8002638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800263c:	4618      	mov	r0, r3
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40023800 	.word	0x40023800
 8002644:	08009dc4 	.word	0x08009dc4

08002648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800264c:	f7ff ffde 	bl	800260c <HAL_RCC_GetHCLKFreq>
 8002650:	4602      	mov	r2, r0
 8002652:	4b05      	ldr	r3, [pc, #20]	; (8002668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	0adb      	lsrs	r3, r3, #11
 8002658:	f003 0307 	and.w	r3, r3, #7
 800265c:	4903      	ldr	r1, [pc, #12]	; (800266c <HAL_RCC_GetPCLK2Freq+0x24>)
 800265e:	5ccb      	ldrb	r3, [r1, r3]
 8002660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002664:	4618      	mov	r0, r3
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40023800 	.word	0x40023800
 800266c:	08009dc4 	.word	0x08009dc4

08002670 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002670:	b480      	push	{r7}
 8002672:	b087      	sub	sp, #28
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002678:	2300      	movs	r3, #0
 800267a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800267c:	4b29      	ldr	r3, [pc, #164]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d12c      	bne.n	80026e2 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002688:	4b26      	ldr	r3, [pc, #152]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002694:	4b24      	ldr	r3, [pc, #144]	; (8002728 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	e016      	b.n	80026ce <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026a0:	4b20      	ldr	r3, [pc, #128]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a4:	4a1f      	ldr	r2, [pc, #124]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026aa:	6253      	str	r3, [r2, #36]	; 0x24
 80026ac:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80026b8:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80026c0:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80026c2:	4b18      	ldr	r3, [pc, #96]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c6:	4a17      	ldr	r2, [pc, #92]	; (8002724 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80026c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026cc:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80026d4:	d105      	bne.n	80026e2 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80026dc:	d101      	bne.n	80026e2 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80026de:	2301      	movs	r3, #1
 80026e0:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d105      	bne.n	80026f4 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80026e8:	4b10      	ldr	r3, [pc, #64]	; (800272c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a0f      	ldr	r2, [pc, #60]	; (800272c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026ee:	f043 0304 	orr.w	r3, r3, #4
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	4b0d      	ldr	r3, [pc, #52]	; (800272c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f023 0201 	bic.w	r2, r3, #1
 80026fc:	490b      	ldr	r1, [pc, #44]	; (800272c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002704:	4b09      	ldr	r3, [pc, #36]	; (800272c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	429a      	cmp	r2, r3
 8002710:	d001      	beq.n	8002716 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	371c      	adds	r7, #28
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40023800 	.word	0x40023800
 8002728:	40007000 	.word	0x40007000
 800272c:	40023c00 	.word	0x40023c00

08002730 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e042      	b.n	80027c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe fc90 	bl	800107c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2224      	movs	r2, #36	; 0x24
 8002760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002772:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 fdc5 	bl	8003304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002788:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	695a      	ldr	r2, [r3, #20]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002798:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08a      	sub	sp, #40	; 0x28
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	4613      	mov	r3, r2
 80027de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b20      	cmp	r3, #32
 80027ee:	d16d      	bne.n	80028cc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <HAL_UART_Transmit+0x2c>
 80027f6:	88fb      	ldrh	r3, [r7, #6]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e066      	b.n	80028ce <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2221      	movs	r2, #33	; 0x21
 800280a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800280e:	f7fe fe09 	bl	8001424 <HAL_GetTick>
 8002812:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	88fa      	ldrh	r2, [r7, #6]
 8002818:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	88fa      	ldrh	r2, [r7, #6]
 800281e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002828:	d108      	bne.n	800283c <HAL_UART_Transmit+0x6c>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d104      	bne.n	800283c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	61bb      	str	r3, [r7, #24]
 800283a:	e003      	b.n	8002844 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002840:	2300      	movs	r3, #0
 8002842:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002844:	e02a      	b.n	800289c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	2200      	movs	r2, #0
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fb14 	bl	8002e7e <UART_WaitOnFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e036      	b.n	80028ce <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10b      	bne.n	800287e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	461a      	mov	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002874:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	3302      	adds	r3, #2
 800287a:	61bb      	str	r3, [r7, #24]
 800287c:	e007      	b.n	800288e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	781a      	ldrb	r2, [r3, #0]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	3301      	adds	r3, #1
 800288c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002892:	b29b      	uxth	r3, r3
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1cf      	bne.n	8002846 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2200      	movs	r2, #0
 80028ae:	2140      	movs	r1, #64	; 0x40
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 fae4 	bl	8002e7e <UART_WaitOnFlagUntilTimeout>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e006      	b.n	80028ce <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	e000      	b.n	80028ce <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80028cc:	2302      	movs	r3, #2
  }
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b084      	sub	sp, #16
 80028da:	af00      	add	r7, sp, #0
 80028dc:	60f8      	str	r0, [r7, #12]
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	4613      	mov	r3, r2
 80028e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b20      	cmp	r3, #32
 80028ee:	d112      	bne.n	8002916 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d002      	beq.n	80028fc <HAL_UART_Receive_IT+0x26>
 80028f6:	88fb      	ldrh	r3, [r7, #6]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e00b      	b.n	8002918 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	461a      	mov	r2, r3
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 fb24 	bl	8002f5a <UART_Start_Receive_IT>
 8002912:	4603      	mov	r3, r0
 8002914:	e000      	b.n	8002918 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002916:	2302      	movs	r3, #2
  }
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b0ba      	sub	sp, #232	; 0xe8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002946:	2300      	movs	r3, #0
 8002948:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800294c:	2300      	movs	r3, #0
 800294e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800295e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10f      	bne.n	8002986 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b00      	cmp	r3, #0
 8002970:	d009      	beq.n	8002986 <HAL_UART_IRQHandler+0x66>
 8002972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002976:	f003 0320 	and.w	r3, r3, #32
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 fc01 	bl	8003186 <UART_Receive_IT>
      return;
 8002984:	e25b      	b.n	8002e3e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002986:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80de 	beq.w	8002b4c <HAL_UART_IRQHandler+0x22c>
 8002990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	2b00      	cmp	r3, #0
 800299a:	d106      	bne.n	80029aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800299c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 80d1 	beq.w	8002b4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80029aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00b      	beq.n	80029ce <HAL_UART_IRQHandler+0xae>
 80029b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d005      	beq.n	80029ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c6:	f043 0201 	orr.w	r2, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00b      	beq.n	80029f2 <HAL_UART_IRQHandler+0xd2>
 80029da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d005      	beq.n	80029f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ea:	f043 0202 	orr.w	r2, r3, #2
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00b      	beq.n	8002a16 <HAL_UART_IRQHandler+0xf6>
 80029fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d005      	beq.n	8002a16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0e:	f043 0204 	orr.w	r2, r3, #4
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d011      	beq.n	8002a46 <HAL_UART_IRQHandler+0x126>
 8002a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a26:	f003 0320 	and.w	r3, r3, #32
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d105      	bne.n	8002a3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d005      	beq.n	8002a46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3e:	f043 0208 	orr.w	r2, r3, #8
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 81f2 	beq.w	8002e34 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a54:	f003 0320 	and.w	r3, r3, #32
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d008      	beq.n	8002a6e <HAL_UART_IRQHandler+0x14e>
 8002a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f000 fb8c 	bl	8003186 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a78:	2b40      	cmp	r3, #64	; 0x40
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d103      	bne.n	8002a9a <HAL_UART_IRQHandler+0x17a>
 8002a92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d04f      	beq.n	8002b3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 fa96 	bl	8002fcc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aaa:	2b40      	cmp	r3, #64	; 0x40
 8002aac:	d141      	bne.n	8002b32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	3314      	adds	r3, #20
 8002ab4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ab8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002abc:	e853 3f00 	ldrex	r3, [r3]
 8002ac0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002ac4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002ac8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002acc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3314      	adds	r3, #20
 8002ad6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002ada:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002ade:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002ae6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002aea:	e841 2300 	strex	r3, r2, [r1]
 8002aee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002af2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1d9      	bne.n	8002aae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d013      	beq.n	8002b2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b06:	4a7e      	ldr	r2, [pc, #504]	; (8002d00 <HAL_UART_IRQHandler+0x3e0>)
 8002b08:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fdfe 	bl	8001710 <HAL_DMA_Abort_IT>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d016      	beq.n	8002b48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002b24:	4610      	mov	r0, r2
 8002b26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b28:	e00e      	b.n	8002b48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f993 	bl	8002e56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b30:	e00a      	b.n	8002b48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f98f 	bl	8002e56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b38:	e006      	b.n	8002b48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f98b 	bl	8002e56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002b46:	e175      	b.n	8002e34 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b48:	bf00      	nop
    return;
 8002b4a:	e173      	b.n	8002e34 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	f040 814f 	bne.w	8002df4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b5a:	f003 0310 	and.w	r3, r3, #16
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 8148 	beq.w	8002df4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b68:	f003 0310 	and.w	r3, r3, #16
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 8141 	beq.w	8002df4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b72:	2300      	movs	r3, #0
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	60bb      	str	r3, [r7, #8]
 8002b86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b92:	2b40      	cmp	r3, #64	; 0x40
 8002b94:	f040 80b6 	bne.w	8002d04 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ba4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 8145 	beq.w	8002e38 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002bb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	f080 813e 	bcs.w	8002e38 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002bc2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	2b20      	cmp	r3, #32
 8002bcc:	f000 8088 	beq.w	8002ce0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	330c      	adds	r3, #12
 8002bd6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bda:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002bde:	e853 3f00 	ldrex	r3, [r3]
 8002be2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002be6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002bea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	330c      	adds	r3, #12
 8002bf8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002bfc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c04:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002c08:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002c0c:	e841 2300 	strex	r3, r2, [r1]
 8002c10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002c14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1d9      	bne.n	8002bd0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	3314      	adds	r3, #20
 8002c22:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c26:	e853 3f00 	ldrex	r3, [r3]
 8002c2a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002c2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c2e:	f023 0301 	bic.w	r3, r3, #1
 8002c32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3314      	adds	r3, #20
 8002c3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002c40:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002c44:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c46:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002c48:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002c4c:	e841 2300 	strex	r3, r2, [r1]
 8002c50:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002c52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1e1      	bne.n	8002c1c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	3314      	adds	r3, #20
 8002c5e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c62:	e853 3f00 	ldrex	r3, [r3]
 8002c66:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002c68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	3314      	adds	r3, #20
 8002c78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002c7c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002c7e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c80:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002c82:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c84:	e841 2300 	strex	r3, r2, [r1]
 8002c88:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002c8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1e3      	bne.n	8002c58 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	330c      	adds	r3, #12
 8002ca4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ca8:	e853 3f00 	ldrex	r3, [r3]
 8002cac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002cae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cb0:	f023 0310 	bic.w	r3, r3, #16
 8002cb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	330c      	adds	r3, #12
 8002cbe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002cc2:	65ba      	str	r2, [r7, #88]	; 0x58
 8002cc4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002cc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002cca:	e841 2300 	strex	r3, r2, [r1]
 8002cce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002cd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1e3      	bne.n	8002c9e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fe fcdb 	bl	8001696 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f8b6 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cfc:	e09c      	b.n	8002e38 <HAL_UART_IRQHandler+0x518>
 8002cfe:	bf00      	nop
 8002d00:	08003091 	.word	0x08003091
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f000 808e 	beq.w	8002e3c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002d20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 8089 	beq.w	8002e3c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	330c      	adds	r3, #12
 8002d30:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d34:	e853 3f00 	ldrex	r3, [r3]
 8002d38:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d3c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d40:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	330c      	adds	r3, #12
 8002d4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002d4e:	647a      	str	r2, [r7, #68]	; 0x44
 8002d50:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002d54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d56:	e841 2300 	strex	r3, r2, [r1]
 8002d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1e3      	bne.n	8002d2a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3314      	adds	r3, #20
 8002d68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	e853 3f00 	ldrex	r3, [r3]
 8002d70:	623b      	str	r3, [r7, #32]
   return(result);
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	f023 0301 	bic.w	r3, r3, #1
 8002d78:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	3314      	adds	r3, #20
 8002d82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002d86:	633a      	str	r2, [r7, #48]	; 0x30
 8002d88:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d8e:	e841 2300 	strex	r3, r2, [r1]
 8002d92:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1e3      	bne.n	8002d62 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2220      	movs	r2, #32
 8002d9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	330c      	adds	r3, #12
 8002dae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	e853 3f00 	ldrex	r3, [r3]
 8002db6:	60fb      	str	r3, [r7, #12]
   return(result);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f023 0310 	bic.w	r3, r3, #16
 8002dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	330c      	adds	r3, #12
 8002dc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002dcc:	61fa      	str	r2, [r7, #28]
 8002dce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd0:	69b9      	ldr	r1, [r7, #24]
 8002dd2:	69fa      	ldr	r2, [r7, #28]
 8002dd4:	e841 2300 	strex	r3, r2, [r1]
 8002dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1e3      	bne.n	8002da8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002de6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002dea:	4619      	mov	r1, r3
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 f83b 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002df2:	e023      	b.n	8002e3c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d009      	beq.n	8002e14 <HAL_UART_IRQHandler+0x4f4>
 8002e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f953 	bl	80030b8 <UART_Transmit_IT>
    return;
 8002e12:	e014      	b.n	8002e3e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00e      	beq.n	8002e3e <HAL_UART_IRQHandler+0x51e>
 8002e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d008      	beq.n	8002e3e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f992 	bl	8003156 <UART_EndTransmit_IT>
    return;
 8002e32:	e004      	b.n	8002e3e <HAL_UART_IRQHandler+0x51e>
    return;
 8002e34:	bf00      	nop
 8002e36:	e002      	b.n	8002e3e <HAL_UART_IRQHandler+0x51e>
      return;
 8002e38:	bf00      	nop
 8002e3a:	e000      	b.n	8002e3e <HAL_UART_IRQHandler+0x51e>
      return;
 8002e3c:	bf00      	nop
  }
}
 8002e3e:	37e8      	adds	r7, #232	; 0xe8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr

08002e56 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b083      	sub	sp, #12
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr

08002e68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr

08002e7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b090      	sub	sp, #64	; 0x40
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	603b      	str	r3, [r7, #0]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e8e:	e050      	b.n	8002f32 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e96:	d04c      	beq.n	8002f32 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d007      	beq.n	8002eae <UART_WaitOnFlagUntilTimeout+0x30>
 8002e9e:	f7fe fac1 	bl	8001424 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d241      	bcs.n	8002f32 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	330c      	adds	r3, #12
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb8:	e853 3f00 	ldrex	r3, [r3]
 8002ebc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	330c      	adds	r3, #12
 8002ecc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ece:	637a      	str	r2, [r7, #52]	; 0x34
 8002ed0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ed4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ed6:	e841 2300 	strex	r3, r2, [r1]
 8002eda:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1e5      	bne.n	8002eae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	3314      	adds	r3, #20
 8002ee8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	e853 3f00 	ldrex	r3, [r3]
 8002ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	f023 0301 	bic.w	r3, r3, #1
 8002ef8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	3314      	adds	r3, #20
 8002f00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f02:	623a      	str	r2, [r7, #32]
 8002f04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f06:	69f9      	ldr	r1, [r7, #28]
 8002f08:	6a3a      	ldr	r2, [r7, #32]
 8002f0a:	e841 2300 	strex	r3, r2, [r1]
 8002f0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1e5      	bne.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e00f      	b.n	8002f52 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	bf0c      	ite	eq
 8002f42:	2301      	moveq	r3, #1
 8002f44:	2300      	movne	r3, #0
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	461a      	mov	r2, r3
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d09f      	beq.n	8002e90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3740      	adds	r7, #64	; 0x40
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b085      	sub	sp, #20
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	4613      	mov	r3, r2
 8002f66:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	88fa      	ldrh	r2, [r7, #6]
 8002f72:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	88fa      	ldrh	r2, [r7, #6]
 8002f78:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2222      	movs	r2, #34	; 0x22
 8002f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d007      	beq.n	8002fa0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f9e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	695a      	ldr	r2, [r3, #20]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0220 	orr.w	r2, r2, #32
 8002fbe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr

08002fcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b095      	sub	sp, #84	; 0x54
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	330c      	adds	r3, #12
 8002fda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fde:	e853 3f00 	ldrex	r3, [r3]
 8002fe2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002fea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	330c      	adds	r3, #12
 8002ff2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ff4:	643a      	str	r2, [r7, #64]	; 0x40
 8002ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ffa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ffc:	e841 2300 	strex	r3, r2, [r1]
 8003000:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1e5      	bne.n	8002fd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	3314      	adds	r3, #20
 800300e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	e853 3f00 	ldrex	r3, [r3]
 8003016:	61fb      	str	r3, [r7, #28]
   return(result);
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f023 0301 	bic.w	r3, r3, #1
 800301e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	3314      	adds	r3, #20
 8003026:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003028:	62fa      	str	r2, [r7, #44]	; 0x2c
 800302a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800302c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800302e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003030:	e841 2300 	strex	r3, r2, [r1]
 8003034:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1e5      	bne.n	8003008 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	2b01      	cmp	r3, #1
 8003042:	d119      	bne.n	8003078 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	330c      	adds	r3, #12
 800304a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	e853 3f00 	ldrex	r3, [r3]
 8003052:	60bb      	str	r3, [r7, #8]
   return(result);
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	f023 0310 	bic.w	r3, r3, #16
 800305a:	647b      	str	r3, [r7, #68]	; 0x44
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	330c      	adds	r3, #12
 8003062:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003064:	61ba      	str	r2, [r7, #24]
 8003066:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003068:	6979      	ldr	r1, [r7, #20]
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	e841 2300 	strex	r3, r2, [r1]
 8003070:	613b      	str	r3, [r7, #16]
   return(result);
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1e5      	bne.n	8003044 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003086:	bf00      	nop
 8003088:	3754      	adds	r7, #84	; 0x54
 800308a:	46bd      	mov	sp, r7
 800308c:	bc80      	pop	{r7}
 800308e:	4770      	bx	lr

08003090 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f7ff fed3 	bl	8002e56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030b0:	bf00      	nop
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b21      	cmp	r3, #33	; 0x21
 80030ca:	d13e      	bne.n	800314a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d4:	d114      	bne.n	8003100 <UART_Transmit_IT+0x48>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d110      	bne.n	8003100 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	1c9a      	adds	r2, r3, #2
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	621a      	str	r2, [r3, #32]
 80030fe:	e008      	b.n	8003112 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	1c59      	adds	r1, r3, #1
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6211      	str	r1, [r2, #32]
 800310a:	781a      	ldrb	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003116:	b29b      	uxth	r3, r3
 8003118:	3b01      	subs	r3, #1
 800311a:	b29b      	uxth	r3, r3
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	4619      	mov	r1, r3
 8003120:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10f      	bne.n	8003146 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003134:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003144:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	e000      	b.n	800314c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800314a:	2302      	movs	r3, #2
  }
}
 800314c:	4618      	mov	r0, r3
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr

08003156 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	68da      	ldr	r2, [r3, #12]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800316c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff fe64 	bl	8002e44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b08c      	sub	sp, #48	; 0x30
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b22      	cmp	r3, #34	; 0x22
 8003198:	f040 80ae 	bne.w	80032f8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031a4:	d117      	bne.n	80031d6 <UART_Receive_IT+0x50>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d113      	bne.n	80031d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80031ae:	2300      	movs	r3, #0
 80031b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	b29b      	uxth	r3, r3
 80031c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	1c9a      	adds	r2, r3, #2
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	629a      	str	r2, [r3, #40]	; 0x28
 80031d4:	e026      	b.n	8003224 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031da:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e8:	d007      	beq.n	80031fa <UART_Receive_IT+0x74>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10a      	bne.n	8003208 <UART_Receive_IT+0x82>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003204:	701a      	strb	r2, [r3, #0]
 8003206:	e008      	b.n	800321a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003214:	b2da      	uxtb	r2, r3
 8003216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003218:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003228:	b29b      	uxth	r3, r3
 800322a:	3b01      	subs	r3, #1
 800322c:	b29b      	uxth	r3, r3
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	4619      	mov	r1, r3
 8003232:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003234:	2b00      	cmp	r3, #0
 8003236:	d15d      	bne.n	80032f4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0220 	bic.w	r2, r2, #32
 8003246:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003256:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0201 	bic.w	r2, r2, #1
 8003266:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2220      	movs	r2, #32
 800326c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	2b01      	cmp	r3, #1
 800327c:	d135      	bne.n	80032ea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	330c      	adds	r3, #12
 800328a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	e853 3f00 	ldrex	r3, [r3]
 8003292:	613b      	str	r3, [r7, #16]
   return(result);
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	f023 0310 	bic.w	r3, r3, #16
 800329a:	627b      	str	r3, [r7, #36]	; 0x24
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	330c      	adds	r3, #12
 80032a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a4:	623a      	str	r2, [r7, #32]
 80032a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a8:	69f9      	ldr	r1, [r7, #28]
 80032aa:	6a3a      	ldr	r2, [r7, #32]
 80032ac:	e841 2300 	strex	r3, r2, [r1]
 80032b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1e5      	bne.n	8003284 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0310 	and.w	r3, r3, #16
 80032c2:	2b10      	cmp	r3, #16
 80032c4:	d10a      	bne.n	80032dc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80032e0:	4619      	mov	r1, r3
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff fdc0 	bl	8002e68 <HAL_UARTEx_RxEventCallback>
 80032e8:	e002      	b.n	80032f0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f001 fd9c 	bl	8004e28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	e002      	b.n	80032fa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	e000      	b.n	80032fa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80032f8:	2302      	movs	r3, #2
  }
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3730      	adds	r7, #48	; 0x30
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
	...

08003304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68da      	ldr	r2, [r3, #12]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	431a      	orrs	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	4313      	orrs	r3, r2
 8003338:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003344:	f023 030c 	bic.w	r3, r3, #12
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6812      	ldr	r2, [r2, #0]
 800334c:	68b9      	ldr	r1, [r7, #8]
 800334e:	430b      	orrs	r3, r1
 8003350:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	699a      	ldr	r2, [r3, #24]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a55      	ldr	r2, [pc, #340]	; (80034c4 <UART_SetConfig+0x1c0>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d103      	bne.n	800337a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003372:	f7ff f969 	bl	8002648 <HAL_RCC_GetPCLK2Freq>
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	e002      	b.n	8003380 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800337a:	f7ff f951 	bl	8002620 <HAL_RCC_GetPCLK1Freq>
 800337e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003388:	d14c      	bne.n	8003424 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	009a      	lsls	r2, r3, #2
 8003394:	441a      	add	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a0:	4a49      	ldr	r2, [pc, #292]	; (80034c8 <UART_SetConfig+0x1c4>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	0119      	lsls	r1, r3, #4
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	4613      	mov	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4413      	add	r3, r2
 80033b2:	009a      	lsls	r2, r3, #2
 80033b4:	441a      	add	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80033c0:	4b41      	ldr	r3, [pc, #260]	; (80034c8 <UART_SetConfig+0x1c4>)
 80033c2:	fba3 0302 	umull	r0, r3, r3, r2
 80033c6:	095b      	lsrs	r3, r3, #5
 80033c8:	2064      	movs	r0, #100	; 0x64
 80033ca:	fb00 f303 	mul.w	r3, r0, r3
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	3332      	adds	r3, #50	; 0x32
 80033d4:	4a3c      	ldr	r2, [pc, #240]	; (80034c8 <UART_SetConfig+0x1c4>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033e2:	4419      	add	r1, r3
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	009a      	lsls	r2, r3, #2
 80033ee:	441a      	add	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80033fa:	4b33      	ldr	r3, [pc, #204]	; (80034c8 <UART_SetConfig+0x1c4>)
 80033fc:	fba3 0302 	umull	r0, r3, r3, r2
 8003400:	095b      	lsrs	r3, r3, #5
 8003402:	2064      	movs	r0, #100	; 0x64
 8003404:	fb00 f303 	mul.w	r3, r0, r3
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	3332      	adds	r3, #50	; 0x32
 800340e:	4a2e      	ldr	r2, [pc, #184]	; (80034c8 <UART_SetConfig+0x1c4>)
 8003410:	fba2 2303 	umull	r2, r3, r2, r3
 8003414:	095b      	lsrs	r3, r3, #5
 8003416:	f003 0207 	and.w	r2, r3, #7
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	440a      	add	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003422:	e04a      	b.n	80034ba <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	4613      	mov	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	4413      	add	r3, r2
 800342c:	009a      	lsls	r2, r3, #2
 800342e:	441a      	add	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	fbb2 f3f3 	udiv	r3, r2, r3
 800343a:	4a23      	ldr	r2, [pc, #140]	; (80034c8 <UART_SetConfig+0x1c4>)
 800343c:	fba2 2303 	umull	r2, r3, r2, r3
 8003440:	095b      	lsrs	r3, r3, #5
 8003442:	0119      	lsls	r1, r3, #4
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	009a      	lsls	r2, r3, #2
 800344e:	441a      	add	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	fbb2 f2f3 	udiv	r2, r2, r3
 800345a:	4b1b      	ldr	r3, [pc, #108]	; (80034c8 <UART_SetConfig+0x1c4>)
 800345c:	fba3 0302 	umull	r0, r3, r3, r2
 8003460:	095b      	lsrs	r3, r3, #5
 8003462:	2064      	movs	r0, #100	; 0x64
 8003464:	fb00 f303 	mul.w	r3, r0, r3
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	3332      	adds	r3, #50	; 0x32
 800346e:	4a16      	ldr	r2, [pc, #88]	; (80034c8 <UART_SetConfig+0x1c4>)
 8003470:	fba2 2303 	umull	r2, r3, r2, r3
 8003474:	095b      	lsrs	r3, r3, #5
 8003476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800347a:	4419      	add	r1, r3
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	009a      	lsls	r2, r3, #2
 8003486:	441a      	add	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003492:	4b0d      	ldr	r3, [pc, #52]	; (80034c8 <UART_SetConfig+0x1c4>)
 8003494:	fba3 0302 	umull	r0, r3, r3, r2
 8003498:	095b      	lsrs	r3, r3, #5
 800349a:	2064      	movs	r0, #100	; 0x64
 800349c:	fb00 f303 	mul.w	r3, r0, r3
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	3332      	adds	r3, #50	; 0x32
 80034a6:	4a08      	ldr	r2, [pc, #32]	; (80034c8 <UART_SetConfig+0x1c4>)
 80034a8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	f003 020f 	and.w	r2, r3, #15
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	440a      	add	r2, r1
 80034b8:	609a      	str	r2, [r3, #8]
}
 80034ba:	bf00      	nop
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40013800 	.word	0x40013800
 80034c8:	51eb851f 	.word	0x51eb851f

080034cc <Raido_Init>:
 * Radio events function pointer
 */
static RadioEvents_t RadioEvents;

void Raido_Init( void )
{
 80034cc:	b590      	push	{r4, r7, lr}
 80034ce:	b08b      	sub	sp, #44	; 0x2c
 80034d0:	af0a      	add	r7, sp, #40	; 0x28
	// Radio initialization
	RadioEvents.TxDone = OnTxDone;
 80034d2:	4b2a      	ldr	r3, [pc, #168]	; (800357c <Raido_Init+0xb0>)
 80034d4:	4a2a      	ldr	r2, [pc, #168]	; (8003580 <Raido_Init+0xb4>)
 80034d6:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 80034d8:	4b28      	ldr	r3, [pc, #160]	; (800357c <Raido_Init+0xb0>)
 80034da:	4a2a      	ldr	r2, [pc, #168]	; (8003584 <Raido_Init+0xb8>)
 80034dc:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 80034de:	4b27      	ldr	r3, [pc, #156]	; (800357c <Raido_Init+0xb0>)
 80034e0:	4a29      	ldr	r2, [pc, #164]	; (8003588 <Raido_Init+0xbc>)
 80034e2:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 80034e4:	4b25      	ldr	r3, [pc, #148]	; (800357c <Raido_Init+0xb0>)
 80034e6:	4a29      	ldr	r2, [pc, #164]	; (800358c <Raido_Init+0xc0>)
 80034e8:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 80034ea:	4b24      	ldr	r3, [pc, #144]	; (800357c <Raido_Init+0xb0>)
 80034ec:	4a28      	ldr	r2, [pc, #160]	; (8003590 <Raido_Init+0xc4>)
 80034ee:	611a      	str	r2, [r3, #16]

	Radio.Init( &RadioEvents );
 80034f0:	4b28      	ldr	r3, [pc, #160]	; (8003594 <Raido_Init+0xc8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4821      	ldr	r0, [pc, #132]	; (800357c <Raido_Init+0xb0>)
 80034f6:	4798      	blx	r3

	Radio.SetChannel( RF_FREQUENCY );
 80034f8:	4b26      	ldr	r3, [pc, #152]	; (8003594 <Raido_Init+0xc8>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	4826      	ldr	r0, [pc, #152]	; (8003598 <Raido_Init+0xcc>)
 80034fe:	4798      	blx	r3

	Radio.SetTxConfig( MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8003500:	4b24      	ldr	r3, [pc, #144]	; (8003594 <Raido_Init+0xc8>)
 8003502:	69dc      	ldr	r4, [r3, #28]
 8003504:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8003508:	9308      	str	r3, [sp, #32]
 800350a:	2300      	movs	r3, #0
 800350c:	9307      	str	r3, [sp, #28]
 800350e:	2300      	movs	r3, #0
 8003510:	9306      	str	r3, [sp, #24]
 8003512:	2300      	movs	r3, #0
 8003514:	9305      	str	r3, [sp, #20]
 8003516:	2301      	movs	r3, #1
 8003518:	9304      	str	r3, [sp, #16]
 800351a:	2300      	movs	r3, #0
 800351c:	9303      	str	r3, [sp, #12]
 800351e:	2308      	movs	r3, #8
 8003520:	9302      	str	r3, [sp, #8]
 8003522:	2301      	movs	r3, #1
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	2309      	movs	r3, #9
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	2301      	movs	r3, #1
 800352c:	2200      	movs	r2, #0
 800352e:	2116      	movs	r1, #22
 8003530:	2001      	movs	r0, #1
 8003532:	47a0      	blx	r4
			                       LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	                               LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	                               true, 0, 0, LORA_IQ_INVERSION_ON, 3000 );

	Radio.SetRxConfig( MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8003534:	4b17      	ldr	r3, [pc, #92]	; (8003594 <Raido_Init+0xc8>)
 8003536:	699c      	ldr	r4, [r3, #24]
 8003538:	2301      	movs	r3, #1
 800353a:	9309      	str	r3, [sp, #36]	; 0x24
 800353c:	2300      	movs	r3, #0
 800353e:	9308      	str	r3, [sp, #32]
 8003540:	2300      	movs	r3, #0
 8003542:	9307      	str	r3, [sp, #28]
 8003544:	2300      	movs	r3, #0
 8003546:	9306      	str	r3, [sp, #24]
 8003548:	2301      	movs	r3, #1
 800354a:	9305      	str	r3, [sp, #20]
 800354c:	2300      	movs	r3, #0
 800354e:	9304      	str	r3, [sp, #16]
 8003550:	2300      	movs	r3, #0
 8003552:	9303      	str	r3, [sp, #12]
 8003554:	2305      	movs	r3, #5
 8003556:	9302      	str	r3, [sp, #8]
 8003558:	2308      	movs	r3, #8
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	2300      	movs	r3, #0
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	2301      	movs	r3, #1
 8003562:	2209      	movs	r2, #9
 8003564:	2101      	movs	r1, #1
 8003566:	2001      	movs	r0, #1
 8003568:	47a0      	blx	r4
	                               LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
	                               LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
	                               0, true, 0, 0, LORA_IQ_INVERSION_ON, true );

	Radio.SetMaxPayloadLength( MODEM_LORA, BUFFER_SIZE );
 800356a:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <Raido_Init+0xc8>)
 800356c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356e:	2109      	movs	r1, #9
 8003570:	2001      	movs	r0, #1
 8003572:	4798      	blx	r3
}
 8003574:	bf00      	nop
 8003576:	3704      	adds	r7, #4
 8003578:	46bd      	mov	sp, r7
 800357a:	bd90      	pop	{r4, r7, pc}
 800357c:	20003c14 	.word	0x20003c14
 8003580:	08003925 	.word	0x08003925
 8003584:	08003965 	.word	0x08003965
 8003588:	08003c85 	.word	0x08003c85
 800358c:	08003ca1 	.word	0x08003ca1
 8003590:	08003cbd 	.word	0x08003cbd
 8003594:	08009dcc 	.word	0x08009dcc
 8003598:	3689cac0 	.word	0x3689cac0

0800359c <MX_Send_Receive>:

/**
 * Main application entry point.
 */
void MX_Send_Receive( void )
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
	uint32_t rxStartTime;
	SX126xAntSwOn();
 80035a2:	f001 fb99 	bl	8004cd8 <SX126xAntSwOn>
	UART_Start_Receive();
 80035a6:	f001 fc8d 	bl	8004ec4 <UART_Start_Receive>
	UART_Sync_Check();
 80035aa:	f000 fe8b 	bl	80042c4 <UART_Sync_Check>
	FrequencyIDs_From_UART();
 80035ae:	f000 ff0d 	bl	80043cc <FrequencyIDs_From_UART>
    while(1)
    {
    	BitIndices indices_result = findBitIndices(CLI_Radio_State, L1.sensorCount);
 80035b2:	4ba7      	ldr	r3, [pc, #668]	; (8003850 <MX_Send_Receive+0x2b4>)
 80035b4:	7819      	ldrb	r1, [r3, #0]
 80035b6:	4ba7      	ldr	r3, [pc, #668]	; (8003854 <MX_Send_Receive+0x2b8>)
 80035b8:	7f1a      	ldrb	r2, [r3, #28]
 80035ba:	463b      	mov	r3, r7
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fcb5 	bl	8003f2c <findBitIndices>

    	bool All_Done = (indices_result.zerosCount == 0); //L1.sensorCount
 80035c2:	7c7b      	ldrb	r3, [r7, #17]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	bf0c      	ite	eq
 80035c8:	2301      	moveq	r3, #1
 80035ca:	2300      	movne	r3, #0
 80035cc:	74bb      	strb	r3, [r7, #18]

    	if(All_Done)
 80035ce:	7cbb      	ldrb	r3, [r7, #18]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00e      	beq.n	80035f2 <MX_Send_Receive+0x56>
    	{
    		printf("#I#%d#AllDone#\n", L1.sensorCount);
 80035d4:	4b9f      	ldr	r3, [pc, #636]	; (8003854 <MX_Send_Receive+0x2b8>)
 80035d6:	7f1b      	ldrb	r3, [r3, #28]
 80035d8:	4619      	mov	r1, r3
 80035da:	489f      	ldr	r0, [pc, #636]	; (8003858 <MX_Send_Receive+0x2bc>)
 80035dc:	f003 fea4 	bl	8007328 <iprintf>
       	    // Clear all sensor bits for data collection again.
       	    CLI_Radio_State &= 0x00;
 80035e0:	4b9b      	ldr	r3, [pc, #620]	; (8003850 <MX_Send_Receive+0x2b4>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	701a      	strb	r2, [r3, #0]

       	    FrequencyIDs_From_UART();
 80035e6:	f000 fef1 	bl	80043cc <FrequencyIDs_From_UART>
       	    printf("#I#Collect again#\n");
 80035ea:	489c      	ldr	r0, [pc, #624]	; (800385c <MX_Send_Receive+0x2c0>)
 80035ec:	f003 ff22 	bl	8007434 <puts>
 80035f0:	e7df      	b.n	80035b2 <MX_Send_Receive+0x16>
    	}
    	else
    	{
    		for (uint8_t i = 0; i < L1.sensorCount; i++)
 80035f2:	2300      	movs	r3, #0
 80035f4:	74fb      	strb	r3, [r7, #19]
 80035f6:	e186      	b.n	8003906 <MX_Send_Receive+0x36a>
    		{
    			Radio_State = TX;
 80035f8:	4b99      	ldr	r3, [pc, #612]	; (8003860 <MX_Send_Receive+0x2c4>)
 80035fa:	2203      	movs	r2, #3
 80035fc:	701a      	strb	r2, [r3, #0]
    			TX_cmd = WK;
 80035fe:	4b99      	ldr	r3, [pc, #612]	; (8003864 <MX_Send_Receive+0x2c8>)
 8003600:	2200      	movs	r2, #0
 8003602:	701a      	strb	r2, [r3, #0]
    			Current_Check = false;
 8003604:	4b98      	ldr	r3, [pc, #608]	; (8003868 <MX_Send_Receive+0x2cc>)
 8003606:	2200      	movs	r2, #0
 8003608:	701a      	strb	r2, [r3, #0]

    			if (!(CLI_Radio_State & (1 << i)))
 800360a:	4b91      	ldr	r3, [pc, #580]	; (8003850 <MX_Send_Receive+0x2b4>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	461a      	mov	r2, r3
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	fa42 f303 	asr.w	r3, r2, r3
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	f040 8170 	bne.w	8003900 <MX_Send_Receive+0x364>
    			{
    				Wait_UART_Start(L1.sensorIDs[i]);
 8003620:	7cfb      	ldrb	r3, [r7, #19]
 8003622:	4a8c      	ldr	r2, [pc, #560]	; (8003854 <MX_Send_Receive+0x2b8>)
 8003624:	4413      	add	r3, r2
 8003626:	7f5b      	ldrb	r3, [r3, #29]
 8003628:	4618      	mov	r0, r3
 800362a:	f001 f927 	bl	800487c <Wait_UART_Start>

    				while(!Current_Check)
 800362e:	e15f      	b.n	80038f0 <MX_Send_Receive+0x354>
    				{
    					switch(Radio_State)
 8003630:	4b8b      	ldr	r3, [pc, #556]	; (8003860 <MX_Send_Receive+0x2c4>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b04      	cmp	r3, #4
 8003636:	f200 8141 	bhi.w	80038bc <MX_Send_Receive+0x320>
 800363a:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <MX_Send_Receive+0xa4>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	080037e1 	.word	0x080037e1
 8003644:	08003849 	.word	0x08003849
 8003648:	080038b5 	.word	0x080038b5
 800364c:	08003655 	.word	0x08003655
 8003650:	080038ad 	.word	0x080038ad
    					{
    					case TX:
    						if(TX_cmd == WK)
 8003654:	4b83      	ldr	r3, [pc, #524]	; (8003864 <MX_Send_Receive+0x2c8>)
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d111      	bne.n	8003680 <MX_Send_Receive+0xe4>
    						{
    							Get_RandnumtoRadio(CLI_WKUP);
 800365c:	2001      	movs	r0, #1
 800365e:	f001 f8c9 	bl	80047f4 <Get_RandnumtoRadio>
    							TxPkt.PktType = CLI_WKUP;
 8003662:	4b82      	ldr	r3, [pc, #520]	; (800386c <MX_Send_Receive+0x2d0>)
 8003664:	2201      	movs	r2, #1
 8003666:	701a      	strb	r2, [r3, #0]
    							RX_DATA = false;
 8003668:	4b81      	ldr	r3, [pc, #516]	; (8003870 <MX_Send_Receive+0x2d4>)
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]
    							printf("#I#%d#Waking up#\n", L1.sensorIDs[i]);
 800366e:	7cfb      	ldrb	r3, [r7, #19]
 8003670:	4a78      	ldr	r2, [pc, #480]	; (8003854 <MX_Send_Receive+0x2b8>)
 8003672:	4413      	add	r3, r2
 8003674:	7f5b      	ldrb	r3, [r3, #29]
 8003676:	4619      	mov	r1, r3
 8003678:	487e      	ldr	r0, [pc, #504]	; (8003874 <MX_Send_Receive+0x2d8>)
 800367a:	f003 fe55 	bl	8007328 <iprintf>
 800367e:	e08d      	b.n	800379c <MX_Send_Receive+0x200>
    						}
    						else if(TX_cmd == TIME_CA)
 8003680:	4b78      	ldr	r3, [pc, #480]	; (8003864 <MX_Send_Receive+0x2c8>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b02      	cmp	r3, #2
 8003686:	d116      	bne.n	80036b6 <MX_Send_Receive+0x11a>
    						{
    							printf("#I#%d#Calibrating time#\n", L1.sensorIDs[i]);
 8003688:	7cfb      	ldrb	r3, [r7, #19]
 800368a:	4a72      	ldr	r2, [pc, #456]	; (8003854 <MX_Send_Receive+0x2b8>)
 800368c:	4413      	add	r3, r2
 800368e:	7f5b      	ldrb	r3, [r3, #29]
 8003690:	4619      	mov	r1, r3
 8003692:	4879      	ldr	r0, [pc, #484]	; (8003878 <MX_Send_Receive+0x2dc>)
 8003694:	f003 fe48 	bl	8007328 <iprintf>
    							Get_TimetoRadio(L1.sensorIDs[i], TIM_CAL);
 8003698:	7cfb      	ldrb	r3, [r7, #19]
 800369a:	4a6e      	ldr	r2, [pc, #440]	; (8003854 <MX_Send_Receive+0x2b8>)
 800369c:	4413      	add	r3, r2
 800369e:	7f5b      	ldrb	r3, [r3, #29]
 80036a0:	213e      	movs	r1, #62	; 0x3e
 80036a2:	4618      	mov	r0, r3
 80036a4:	f001 f8c6 	bl	8004834 <Get_TimetoRadio>
    							TxPkt.PktType = TIM_CAL;
 80036a8:	4b70      	ldr	r3, [pc, #448]	; (800386c <MX_Send_Receive+0x2d0>)
 80036aa:	223e      	movs	r2, #62	; 0x3e
 80036ac:	701a      	strb	r2, [r3, #0]
    							RX_DATA = false;
 80036ae:	4b70      	ldr	r3, [pc, #448]	; (8003870 <MX_Send_Receive+0x2d4>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	701a      	strb	r2, [r3, #0]
 80036b4:	e072      	b.n	800379c <MX_Send_Receive+0x200>
    						}
    						else if(TX_cmd == FID_TX)
 80036b6:	4b6b      	ldr	r3, [pc, #428]	; (8003864 <MX_Send_Receive+0x2c8>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	d11c      	bne.n	80036f8 <MX_Send_Receive+0x15c>
    						{
    							printf("#I#%d#Sending FreIDs#\n", L1.sensorIDs[i]);
 80036be:	7cfb      	ldrb	r3, [r7, #19]
 80036c0:	4a64      	ldr	r2, [pc, #400]	; (8003854 <MX_Send_Receive+0x2b8>)
 80036c2:	4413      	add	r3, r2
 80036c4:	7f5b      	ldrb	r3, [r3, #29]
 80036c6:	4619      	mov	r1, r3
 80036c8:	486c      	ldr	r0, [pc, #432]	; (800387c <MX_Send_Receive+0x2e0>)
 80036ca:	f003 fe2d 	bl	8007328 <iprintf>
    							TxPkt.Address = L1.sensorIDs[i];
 80036ce:	7cfb      	ldrb	r3, [r7, #19]
 80036d0:	4a60      	ldr	r2, [pc, #384]	; (8003854 <MX_Send_Receive+0x2b8>)
 80036d2:	4413      	add	r3, r2
 80036d4:	7f5a      	ldrb	r2, [r3, #29]
 80036d6:	4b65      	ldr	r3, [pc, #404]	; (800386c <MX_Send_Receive+0x2d0>)
 80036d8:	705a      	strb	r2, [r3, #1]

    							TX_FreIDs = true;
 80036da:	4b69      	ldr	r3, [pc, #420]	; (8003880 <MX_Send_Receive+0x2e4>)
 80036dc:	2201      	movs	r2, #1
 80036de:	701a      	strb	r2, [r3, #0]
    							FreIDs_To_Radio();
 80036e0:	f000 fc6c 	bl	8003fbc <FreIDs_To_Radio>

    							// Send stop symbol
    							TX_FreIDs = false;
 80036e4:	4b66      	ldr	r3, [pc, #408]	; (8003880 <MX_Send_Receive+0x2e4>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	701a      	strb	r2, [r3, #0]
    							TxPkt.PktType = FID_STOP;
 80036ea:	4b60      	ldr	r3, [pc, #384]	; (800386c <MX_Send_Receive+0x2d0>)
 80036ec:	2257      	movs	r2, #87	; 0x57
 80036ee:	701a      	strb	r2, [r3, #0]
    							RX_DATA = false;
 80036f0:	4b5f      	ldr	r3, [pc, #380]	; (8003870 <MX_Send_Receive+0x2d4>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	701a      	strb	r2, [r3, #0]
 80036f6:	e051      	b.n	800379c <MX_Send_Receive+0x200>
    						}
    						else if(TX_cmd == DATA_ST)
 80036f8:	4b5a      	ldr	r3, [pc, #360]	; (8003864 <MX_Send_Receive+0x2c8>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d117      	bne.n	8003730 <MX_Send_Receive+0x194>
    						{
    							Get_RandnumtoRadio(ST_DATA);
 8003700:	2042      	movs	r0, #66	; 0x42
 8003702:	f001 f877 	bl	80047f4 <Get_RandnumtoRadio>
    							TxPkt.PktType = ST_DATA;
 8003706:	4b59      	ldr	r3, [pc, #356]	; (800386c <MX_Send_Receive+0x2d0>)
 8003708:	2242      	movs	r2, #66	; 0x42
 800370a:	701a      	strb	r2, [r3, #0]
    							RX_DATA = true;
 800370c:	4b58      	ldr	r3, [pc, #352]	; (8003870 <MX_Send_Receive+0x2d4>)
 800370e:	2201      	movs	r2, #1
 8003710:	701a      	strb	r2, [r3, #0]
    							RX_num = 0;
 8003712:	4b5c      	ldr	r3, [pc, #368]	; (8003884 <MX_Send_Receive+0x2e8>)
 8003714:	2200      	movs	r2, #0
 8003716:	801a      	strh	r2, [r3, #0]
    							DataResend_count = 0;
 8003718:	4b5b      	ldr	r3, [pc, #364]	; (8003888 <MX_Send_Receive+0x2ec>)
 800371a:	2200      	movs	r2, #0
 800371c:	701a      	strb	r2, [r3, #0]
    							printf("#I#%d#Collecting data#\n", L1.sensorIDs[i]);
 800371e:	7cfb      	ldrb	r3, [r7, #19]
 8003720:	4a4c      	ldr	r2, [pc, #304]	; (8003854 <MX_Send_Receive+0x2b8>)
 8003722:	4413      	add	r3, r2
 8003724:	7f5b      	ldrb	r3, [r3, #29]
 8003726:	4619      	mov	r1, r3
 8003728:	4858      	ldr	r0, [pc, #352]	; (800388c <MX_Send_Receive+0x2f0>)
 800372a:	f003 fdfd 	bl	8007328 <iprintf>
 800372e:	e035      	b.n	800379c <MX_Send_Receive+0x200>
    						}
    						else if(TX_cmd == DATA_RESENT)
 8003730:	4b4c      	ldr	r3, [pc, #304]	; (8003864 <MX_Send_Receive+0x2c8>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b04      	cmp	r3, #4
 8003736:	d111      	bne.n	800375c <MX_Send_Receive+0x1c0>
    						{
    							TxPkt.PktType = RST_DATA;
 8003738:	4b4c      	ldr	r3, [pc, #304]	; (800386c <MX_Send_Receive+0x2d0>)
 800373a:	22b3      	movs	r2, #179	; 0xb3
 800373c:	701a      	strb	r2, [r3, #0]
    							RX_DATA = true;
 800373e:	4b4c      	ldr	r3, [pc, #304]	; (8003870 <MX_Send_Receive+0x2d4>)
 8003740:	2201      	movs	r2, #1
 8003742:	701a      	strb	r2, [r3, #0]
    							RX_num = 0;
 8003744:	4b4f      	ldr	r3, [pc, #316]	; (8003884 <MX_Send_Receive+0x2e8>)
 8003746:	2200      	movs	r2, #0
 8003748:	801a      	strh	r2, [r3, #0]
    							printf("#I#%d#Resending data#\n", L1.sensorIDs[i]);
 800374a:	7cfb      	ldrb	r3, [r7, #19]
 800374c:	4a41      	ldr	r2, [pc, #260]	; (8003854 <MX_Send_Receive+0x2b8>)
 800374e:	4413      	add	r3, r2
 8003750:	7f5b      	ldrb	r3, [r3, #29]
 8003752:	4619      	mov	r1, r3
 8003754:	484e      	ldr	r0, [pc, #312]	; (8003890 <MX_Send_Receive+0x2f4>)
 8003756:	f003 fde7 	bl	8007328 <iprintf>
 800375a:	e01f      	b.n	800379c <MX_Send_Receive+0x200>
    						}
    						else if(TX_cmd == DATA_DONE)
 800375c:	4b41      	ldr	r3, [pc, #260]	; (8003864 <MX_Send_Receive+0x2c8>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2b05      	cmp	r3, #5
 8003762:	d11b      	bne.n	800379c <MX_Send_Receive+0x200>
    						{
    							TxPkt.PktType = DONE_DATA;
 8003764:	4b41      	ldr	r3, [pc, #260]	; (800386c <MX_Send_Receive+0x2d0>)
 8003766:	2285      	movs	r2, #133	; 0x85
 8003768:	701a      	strb	r2, [r3, #0]
    							RX_DATA = false;
 800376a:	4b41      	ldr	r3, [pc, #260]	; (8003870 <MX_Send_Receive+0x2d4>)
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
    							// Set sensor flag bit to indicate the collection is complete for this sensor
    							CLI_Radio_State |= (1U << i);
 8003770:	7cfb      	ldrb	r3, [r7, #19]
 8003772:	2201      	movs	r2, #1
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	b2da      	uxtb	r2, r3
 800377a:	4b35      	ldr	r3, [pc, #212]	; (8003850 <MX_Send_Receive+0x2b4>)
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	4313      	orrs	r3, r2
 8003780:	b2da      	uxtb	r2, r3
 8003782:	4b33      	ldr	r3, [pc, #204]	; (8003850 <MX_Send_Receive+0x2b4>)
 8003784:	701a      	strb	r2, [r3, #0]
    							Current_Check = true;
 8003786:	4b38      	ldr	r3, [pc, #224]	; (8003868 <MX_Send_Receive+0x2cc>)
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]
    							printf("#I#%d#NodeDone#\n", L1.sensorIDs[i]);
 800378c:	7cfb      	ldrb	r3, [r7, #19]
 800378e:	4a31      	ldr	r2, [pc, #196]	; (8003854 <MX_Send_Receive+0x2b8>)
 8003790:	4413      	add	r3, r2
 8003792:	7f5b      	ldrb	r3, [r3, #29]
 8003794:	4619      	mov	r1, r3
 8003796:	483f      	ldr	r0, [pc, #252]	; (8003894 <MX_Send_Receive+0x2f8>)
 8003798:	f003 fdc6 	bl	8007328 <iprintf>
    						}

    					    TxPkt.Address = L1.sensorIDs[i];
 800379c:	7cfb      	ldrb	r3, [r7, #19]
 800379e:	4a2d      	ldr	r2, [pc, #180]	; (8003854 <MX_Send_Receive+0x2b8>)
 80037a0:	4413      	add	r3, r2
 80037a2:	7f5a      	ldrb	r2, [r3, #29]
 80037a4:	4b31      	ldr	r3, [pc, #196]	; (800386c <MX_Send_Receive+0x2d0>)
 80037a6:	705a      	strb	r2, [r3, #1]
    					    Buffer[0] = TxPkt.PktType;
 80037a8:	4b30      	ldr	r3, [pc, #192]	; (800386c <MX_Send_Receive+0x2d0>)
 80037aa:	781a      	ldrb	r2, [r3, #0]
 80037ac:	4b3a      	ldr	r3, [pc, #232]	; (8003898 <MX_Send_Receive+0x2fc>)
 80037ae:	701a      	strb	r2, [r3, #0]
    					    Buffer[1] = TxPkt.Address;
 80037b0:	4b2e      	ldr	r3, [pc, #184]	; (800386c <MX_Send_Receive+0x2d0>)
 80037b2:	785a      	ldrb	r2, [r3, #1]
 80037b4:	4b38      	ldr	r3, [pc, #224]	; (8003898 <MX_Send_Receive+0x2fc>)
 80037b6:	705a      	strb	r2, [r3, #1]

    					    DelayMs(RX_TIME_MARGIN);
 80037b8:	2032      	movs	r0, #50	; 0x32
 80037ba:	f001 faa5 	bl	8004d08 <DelayMs>
    					    Radio.Send(Buffer, BUFFER_SIZE);
 80037be:	4b37      	ldr	r3, [pc, #220]	; (800389c <MX_Send_Receive+0x300>)
 80037c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c2:	2109      	movs	r1, #9
 80037c4:	4834      	ldr	r0, [pc, #208]	; (8003898 <MX_Send_Receive+0x2fc>)
 80037c6:	4798      	blx	r3
    					    // Wait for completing sending
    					    while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 80037c8:	bf00      	nop
 80037ca:	f002 fe53 	bl	8006474 <SX126xGetIrqStatus>
 80037ce:	4603      	mov	r3, r0
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d1f8      	bne.n	80037ca <MX_Send_Receive+0x22e>
    					    rxStartTime = HAL_GetTick();
 80037d8:	f7fd fe24 	bl	8001424 <HAL_GetTick>
 80037dc:	6178      	str	r0, [r7, #20]
    					    break;
 80037de:	e070      	b.n	80038c2 <MX_Send_Receive+0x326>
    					case RX:
    						if (((HAL_GetTick() - rxStartTime) > RX_CMD_WAIT_TIME) && (!RX_DATA ))   // 3s timeout  for CMD
 80037e0:	f7fd fe20 	bl	8001424 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d912      	bls.n	8003818 <MX_Send_Receive+0x27c>
 80037f2:	4b1f      	ldr	r3, [pc, #124]	; (8003870 <MX_Send_Receive+0x2d4>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	f083 0301 	eor.w	r3, r3, #1
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00b      	beq.n	8003818 <MX_Send_Receive+0x27c>
    						{
    							printf("#I#%d#CMD timeout#\n", L1.sensorIDs[i]);
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	4a14      	ldr	r2, [pc, #80]	; (8003854 <MX_Send_Receive+0x2b8>)
 8003804:	4413      	add	r3, r2
 8003806:	7f5b      	ldrb	r3, [r3, #29]
 8003808:	4619      	mov	r1, r3
 800380a:	4825      	ldr	r0, [pc, #148]	; (80038a0 <MX_Send_Receive+0x304>)
 800380c:	f003 fd8c 	bl	8007328 <iprintf>
    					        Current_Check = true;
 8003810:	4b15      	ldr	r3, [pc, #84]	; (8003868 <MX_Send_Receive+0x2cc>)
 8003812:	2201      	movs	r2, #1
 8003814:	701a      	strb	r2, [r3, #0]
    						else if(((HAL_GetTick() - rxStartTime) > RX_DATA_WAIT_TIME) && (RX_DATA)) // 40s timeout for data
    						{
    							printf("#I#%d#DATA timeout#\n", L1.sensorIDs[i]);
    							Current_Check = true;
    						}
    					    break;
 8003816:	e053      	b.n	80038c0 <MX_Send_Receive+0x324>
    						else if(((HAL_GetTick() - rxStartTime) > RX_DATA_WAIT_TIME) && (RX_DATA)) // 40s timeout for data
 8003818:	f7fd fe04 	bl	8001424 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	4a20      	ldr	r2, [pc, #128]	; (80038a4 <MX_Send_Receive+0x308>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d94b      	bls.n	80038c0 <MX_Send_Receive+0x324>
 8003828:	4b11      	ldr	r3, [pc, #68]	; (8003870 <MX_Send_Receive+0x2d4>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d047      	beq.n	80038c0 <MX_Send_Receive+0x324>
    							printf("#I#%d#DATA timeout#\n", L1.sensorIDs[i]);
 8003830:	7cfb      	ldrb	r3, [r7, #19]
 8003832:	4a08      	ldr	r2, [pc, #32]	; (8003854 <MX_Send_Receive+0x2b8>)
 8003834:	4413      	add	r3, r2
 8003836:	7f5b      	ldrb	r3, [r3, #29]
 8003838:	4619      	mov	r1, r3
 800383a:	481b      	ldr	r0, [pc, #108]	; (80038a8 <MX_Send_Receive+0x30c>)
 800383c:	f003 fd74 	bl	8007328 <iprintf>
    							Current_Check = true;
 8003840:	4b09      	ldr	r3, [pc, #36]	; (8003868 <MX_Send_Receive+0x2cc>)
 8003842:	2201      	movs	r2, #1
 8003844:	701a      	strb	r2, [r3, #0]
    					    break;
 8003846:	e03b      	b.n	80038c0 <MX_Send_Receive+0x324>
    					case RX_TIMEOUT:
    						Current_Check = true;
 8003848:	4b07      	ldr	r3, [pc, #28]	; (8003868 <MX_Send_Receive+0x2cc>)
 800384a:	2201      	movs	r2, #1
 800384c:	701a      	strb	r2, [r3, #0]
    					    break;
 800384e:	e038      	b.n	80038c2 <MX_Send_Receive+0x326>
 8003850:	20003241 	.word	0x20003241
 8003854:	2000000c 	.word	0x2000000c
 8003858:	08009960 	.word	0x08009960
 800385c:	08009970 	.word	0x08009970
 8003860:	20003242 	.word	0x20003242
 8003864:	20003243 	.word	0x20003243
 8003868:	2000324a 	.word	0x2000324a
 800386c:	20003244 	.word	0x20003244
 8003870:	2000324b 	.word	0x2000324b
 8003874:	08009984 	.word	0x08009984
 8003878:	08009998 	.word	0x08009998
 800387c:	080099b4 	.word	0x080099b4
 8003880:	2000324c 	.word	0x2000324c
 8003884:	20003afe 	.word	0x20003afe
 8003888:	20003c11 	.word	0x20003c11
 800388c:	080099cc 	.word	0x080099cc
 8003890:	080099e4 	.word	0x080099e4
 8003894:	080099fc 	.word	0x080099fc
 8003898:	20003238 	.word	0x20003238
 800389c:	08009dcc 	.word	0x08009dcc
 80038a0:	08009a10 	.word	0x08009a10
 80038a4:	0001d4c0 	.word	0x0001d4c0
 80038a8:	08009a24 	.word	0x08009a24
    					case TX_TIMEOUT:
    						Current_Check = true;
 80038ac:	4b19      	ldr	r3, [pc, #100]	; (8003914 <MX_Send_Receive+0x378>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	701a      	strb	r2, [r3, #0]
    					    break;
 80038b2:	e006      	b.n	80038c2 <MX_Send_Receive+0x326>
    					case RX_ERROR:
    						Current_Check = true;
 80038b4:	4b17      	ldr	r3, [pc, #92]	; (8003914 <MX_Send_Receive+0x378>)
 80038b6:	2201      	movs	r2, #1
 80038b8:	701a      	strb	r2, [r3, #0]
    					    break;
 80038ba:	e002      	b.n	80038c2 <MX_Send_Receive+0x326>
    					default:
    					    break;
 80038bc:	bf00      	nop
 80038be:	e000      	b.n	80038c2 <MX_Send_Receive+0x326>
    					    break;
 80038c0:	bf00      	nop
    					}
    					if(Radio.IrqProcess != NULL) Radio.IrqProcess();
 80038c2:	4b15      	ldr	r3, [pc, #84]	; (8003918 <MX_Send_Receive+0x37c>)
 80038c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d002      	beq.n	80038d0 <MX_Send_Receive+0x334>
 80038ca:	4b13      	ldr	r3, [pc, #76]	; (8003918 <MX_Send_Receive+0x37c>)
 80038cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ce:	4798      	blx	r3
    					if(Current_Check)
 80038d0:	4b10      	ldr	r3, [pc, #64]	; (8003914 <MX_Send_Receive+0x378>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00b      	beq.n	80038f0 <MX_Send_Receive+0x354>
    					{
    						printf("#I#%d#NodeStop#\n", L1.sensorIDs[i]);
 80038d8:	7cfb      	ldrb	r3, [r7, #19]
 80038da:	4a10      	ldr	r2, [pc, #64]	; (800391c <MX_Send_Receive+0x380>)
 80038dc:	4413      	add	r3, r2
 80038de:	7f5b      	ldrb	r3, [r3, #29]
 80038e0:	4619      	mov	r1, r3
 80038e2:	480f      	ldr	r0, [pc, #60]	; (8003920 <MX_Send_Receive+0x384>)
 80038e4:	f003 fd20 	bl	8007328 <iprintf>
    						HAL_Delay(3000);    // wait for 3s and then start processing next node
 80038e8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80038ec:	f7fd fda4 	bl	8001438 <HAL_Delay>
    				while(!Current_Check)
 80038f0:	4b08      	ldr	r3, [pc, #32]	; (8003914 <MX_Send_Receive+0x378>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	f083 0301 	eor.w	r3, r3, #1
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f47f ae98 	bne.w	8003630 <MX_Send_Receive+0x94>
    		for (uint8_t i = 0; i < L1.sensorCount; i++)
 8003900:	7cfb      	ldrb	r3, [r7, #19]
 8003902:	3301      	adds	r3, #1
 8003904:	74fb      	strb	r3, [r7, #19]
 8003906:	4b05      	ldr	r3, [pc, #20]	; (800391c <MX_Send_Receive+0x380>)
 8003908:	7f1b      	ldrb	r3, [r3, #28]
 800390a:	7cfa      	ldrb	r2, [r7, #19]
 800390c:	429a      	cmp	r2, r3
 800390e:	f4ff ae73 	bcc.w	80035f8 <MX_Send_Receive+0x5c>
    {
 8003912:	e64e      	b.n	80035b2 <MX_Send_Receive+0x16>
 8003914:	2000324a 	.word	0x2000324a
 8003918:	08009dcc 	.word	0x08009dcc
 800391c:	2000000c 	.word	0x2000000c
 8003920:	08009a3c 	.word	0x08009a3c

08003924 <OnTxDone>:
    	}
    }
}

void OnTxDone( void )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
	if(!TX_FreIDs)
 8003928:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <OnTxDone+0x30>)
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	f083 0301 	eor.w	r3, r3, #1
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d007      	beq.n	8003946 <OnTxDone+0x22>
	{
		Radio_State = RX;
 8003936:	4b08      	ldr	r3, [pc, #32]	; (8003958 <OnTxDone+0x34>)
 8003938:	2200      	movs	r2, #0
 800393a:	701a      	strb	r2, [r3, #0]
		Radio.Rx( RX_TIMEOUT_VALUE );
 800393c:	4b07      	ldr	r3, [pc, #28]	; (800395c <OnTxDone+0x38>)
 800393e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003940:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003944:	4798      	blx	r3
	}

	//Clear buffer by setting all elements to 0
	memset(Buffer, 0, sizeof(Buffer));
 8003946:	2209      	movs	r2, #9
 8003948:	2100      	movs	r1, #0
 800394a:	4805      	ldr	r0, [pc, #20]	; (8003960 <OnTxDone+0x3c>)
 800394c:	f003 f884 	bl	8006a58 <memset>
}
 8003950:	bf00      	nop
 8003952:	bd80      	pop	{r7, pc}
 8003954:	2000324c 	.word	0x2000324c
 8003958:	20003242 	.word	0x20003242
 800395c:	08009dcc 	.word	0x08009dcc
 8003960:	20003238 	.word	0x20003238

08003964 <OnRxDone>:

void OnRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	4608      	mov	r0, r1
 800396e:	4611      	mov	r1, r2
 8003970:	461a      	mov	r2, r3
 8003972:	4603      	mov	r3, r0
 8003974:	817b      	strh	r3, [r7, #10]
 8003976:	460b      	mov	r3, r1
 8003978:	813b      	strh	r3, [r7, #8]
 800397a:	4613      	mov	r3, r2
 800397c:	71fb      	strb	r3, [r7, #7]
    BufferSize = size;
 800397e:	4a9c      	ldr	r2, [pc, #624]	; (8003bf0 <OnRxDone+0x28c>)
 8003980:	897b      	ldrh	r3, [r7, #10]
 8003982:	8013      	strh	r3, [r2, #0]

    memcpy( Buffer, payload, BufferSize );
 8003984:	4b9a      	ldr	r3, [pc, #616]	; (8003bf0 <OnRxDone+0x28c>)
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	461a      	mov	r2, r3
 800398a:	68f9      	ldr	r1, [r7, #12]
 800398c:	4899      	ldr	r0, [pc, #612]	; (8003bf4 <OnRxDone+0x290>)
 800398e:	f003 f855 	bl	8006a3c <memcpy>
    RxPkt.PktType = Buffer[0];
 8003992:	4b98      	ldr	r3, [pc, #608]	; (8003bf4 <OnRxDone+0x290>)
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	4b98      	ldr	r3, [pc, #608]	; (8003bf8 <OnRxDone+0x294>)
 8003998:	701a      	strb	r2, [r3, #0]
    RxPkt.Address = Buffer[1];
 800399a:	4b96      	ldr	r3, [pc, #600]	; (8003bf4 <OnRxDone+0x290>)
 800399c:	785a      	ldrb	r2, [r3, #1]
 800399e:	4b96      	ldr	r3, [pc, #600]	; (8003bf8 <OnRxDone+0x294>)
 80039a0:	705a      	strb	r2, [r3, #1]

    //ACK received, check local time
    if(RxPkt.PktType == ACK_OK && RxPkt.Address == TxPkt.Address)
 80039a2:	4b95      	ldr	r3, [pc, #596]	; (8003bf8 <OnRxDone+0x294>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	2bc9      	cmp	r3, #201	; 0xc9
 80039a8:	d117      	bne.n	80039da <OnRxDone+0x76>
 80039aa:	4b93      	ldr	r3, [pc, #588]	; (8003bf8 <OnRxDone+0x294>)
 80039ac:	785a      	ldrb	r2, [r3, #1]
 80039ae:	4b93      	ldr	r3, [pc, #588]	; (8003bfc <OnRxDone+0x298>)
 80039b0:	785b      	ldrb	r3, [r3, #1]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d111      	bne.n	80039da <OnRxDone+0x76>
    {
    	printf("#I#%d#AKReceived#\n", RxPkt.Address);
 80039b6:	4b90      	ldr	r3, [pc, #576]	; (8003bf8 <OnRxDone+0x294>)
 80039b8:	785b      	ldrb	r3, [r3, #1]
 80039ba:	4619      	mov	r1, r3
 80039bc:	4890      	ldr	r0, [pc, #576]	; (8003c00 <OnRxDone+0x29c>)
 80039be:	f003 fcb3 	bl	8007328 <iprintf>
    	Sensor_Node_Local_time();
 80039c2:	f000 fc37 	bl	8004234 <Sensor_Node_Local_time>
    	Radio_State = TX;
 80039c6:	4b8f      	ldr	r3, [pc, #572]	; (8003c04 <OnRxDone+0x2a0>)
 80039c8:	2203      	movs	r2, #3
 80039ca:	701a      	strb	r2, [r3, #0]
    	TX_cmd = TIME_CA;
 80039cc:	4b8e      	ldr	r3, [pc, #568]	; (8003c08 <OnRxDone+0x2a4>)
 80039ce:	2202      	movs	r2, #2
 80039d0:	701a      	strb	r2, [r3, #0]
    	TimeCheck_count = 0;
 80039d2:	4b8e      	ldr	r3, [pc, #568]	; (8003c0c <OnRxDone+0x2a8>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	701a      	strb	r2, [r3, #0]
 80039d8:	e144      	b.n	8003c64 <OnRxDone+0x300>
    }
    else if(RxPkt.PktType == TIM_CK && RxPkt.Address == TxPkt.Address)
 80039da:	4b87      	ldr	r3, [pc, #540]	; (8003bf8 <OnRxDone+0x294>)
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2bad      	cmp	r3, #173	; 0xad
 80039e0:	d12b      	bne.n	8003a3a <OnRxDone+0xd6>
 80039e2:	4b85      	ldr	r3, [pc, #532]	; (8003bf8 <OnRxDone+0x294>)
 80039e4:	785a      	ldrb	r2, [r3, #1]
 80039e6:	4b85      	ldr	r3, [pc, #532]	; (8003bfc <OnRxDone+0x298>)
 80039e8:	785b      	ldrb	r3, [r3, #1]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d125      	bne.n	8003a3a <OnRxDone+0xd6>
    {
    	Time_Calibration_Check();
 80039ee:	f000 fb89 	bl	8004104 <Time_Calibration_Check>
    	// Check is time and date is correct.
    	if(!TimeCheck_status)
 80039f2:	4b87      	ldr	r3, [pc, #540]	; (8003c10 <OnRxDone+0x2ac>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	f083 0301 	eor.w	r3, r3, #1
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d012      	beq.n	8003a26 <OnRxDone+0xc2>
    	{
    		if(TimeCheck_count>=MAXTIMECOM)
 8003a00:	4b82      	ldr	r3, [pc, #520]	; (8003c0c <OnRxDone+0x2a8>)
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d90a      	bls.n	8003a1e <OnRxDone+0xba>
    		{
    			printf("#I#%d#TimeCalFailed#%d#\n", RxPkt.Address, MAXTIMECOM);
 8003a08:	4b7b      	ldr	r3, [pc, #492]	; (8003bf8 <OnRxDone+0x294>)
 8003a0a:	785b      	ldrb	r3, [r3, #1]
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4880      	ldr	r0, [pc, #512]	; (8003c14 <OnRxDone+0x2b0>)
 8003a12:	f003 fc89 	bl	8007328 <iprintf>
    			Current_Check = true;
 8003a16:	4b80      	ldr	r3, [pc, #512]	; (8003c18 <OnRxDone+0x2b4>)
 8003a18:	2201      	movs	r2, #1
 8003a1a:	701a      	strb	r2, [r3, #0]
 8003a1c:	e009      	b.n	8003a32 <OnRxDone+0xce>
    		}
    		else
    		{
    			TX_cmd = TIME_CA;
 8003a1e:	4b7a      	ldr	r3, [pc, #488]	; (8003c08 <OnRxDone+0x2a4>)
 8003a20:	2202      	movs	r2, #2
 8003a22:	701a      	strb	r2, [r3, #0]
 8003a24:	e005      	b.n	8003a32 <OnRxDone+0xce>
    		}
    	}
    	else
    	{
    		TX_cmd = FID_TX;
 8003a26:	4b78      	ldr	r3, [pc, #480]	; (8003c08 <OnRxDone+0x2a4>)
 8003a28:	2203      	movs	r2, #3
 8003a2a:	701a      	strb	r2, [r3, #0]
    		FreIDResebd_count = 0;
 8003a2c:	4b7b      	ldr	r3, [pc, #492]	; (8003c1c <OnRxDone+0x2b8>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
    	}
    	Radio_State = TX;
 8003a32:	4b74      	ldr	r3, [pc, #464]	; (8003c04 <OnRxDone+0x2a0>)
 8003a34:	2203      	movs	r2, #3
 8003a36:	701a      	strb	r2, [r3, #0]
 8003a38:	e114      	b.n	8003c64 <OnRxDone+0x300>
    }
    else if(RxPkt.PktType == FID_OK && RxPkt.Address == TxPkt.Address)
 8003a3a:	4b6f      	ldr	r3, [pc, #444]	; (8003bf8 <OnRxDone+0x294>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2bd4      	cmp	r3, #212	; 0xd4
 8003a40:	d114      	bne.n	8003a6c <OnRxDone+0x108>
 8003a42:	4b6d      	ldr	r3, [pc, #436]	; (8003bf8 <OnRxDone+0x294>)
 8003a44:	785a      	ldrb	r2, [r3, #1]
 8003a46:	4b6d      	ldr	r3, [pc, #436]	; (8003bfc <OnRxDone+0x298>)
 8003a48:	785b      	ldrb	r3, [r3, #1]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d10e      	bne.n	8003a6c <OnRxDone+0x108>
    {
    	printf("#I#%d#FreIDsTXOK#\n", RxPkt.Address);
 8003a4e:	4b6a      	ldr	r3, [pc, #424]	; (8003bf8 <OnRxDone+0x294>)
 8003a50:	785b      	ldrb	r3, [r3, #1]
 8003a52:	4619      	mov	r1, r3
 8003a54:	4872      	ldr	r0, [pc, #456]	; (8003c20 <OnRxDone+0x2bc>)
 8003a56:	f003 fc67 	bl	8007328 <iprintf>
    	Sensor_Node_Local_time();
 8003a5a:	f000 fbeb 	bl	8004234 <Sensor_Node_Local_time>
    	Radio_State = TX;
 8003a5e:	4b69      	ldr	r3, [pc, #420]	; (8003c04 <OnRxDone+0x2a0>)
 8003a60:	2203      	movs	r2, #3
 8003a62:	701a      	strb	r2, [r3, #0]
    	TX_cmd = DATA_ST;
 8003a64:	4b68      	ldr	r3, [pc, #416]	; (8003c08 <OnRxDone+0x2a4>)
 8003a66:	2201      	movs	r2, #1
 8003a68:	701a      	strb	r2, [r3, #0]
 8003a6a:	e0fb      	b.n	8003c64 <OnRxDone+0x300>
    }
    else if(RxPkt.PktType == FID_RST && RxPkt.Address == TxPkt.Address)
 8003a6c:	4b62      	ldr	r3, [pc, #392]	; (8003bf8 <OnRxDone+0x294>)
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	2be8      	cmp	r3, #232	; 0xe8
 8003a72:	d12c      	bne.n	8003ace <OnRxDone+0x16a>
 8003a74:	4b60      	ldr	r3, [pc, #384]	; (8003bf8 <OnRxDone+0x294>)
 8003a76:	785a      	ldrb	r2, [r3, #1]
 8003a78:	4b60      	ldr	r3, [pc, #384]	; (8003bfc <OnRxDone+0x298>)
 8003a7a:	785b      	ldrb	r3, [r3, #1]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d126      	bne.n	8003ace <OnRxDone+0x16a>
    {
    	printf("#I#%d#FreIDsREST#\n", RxPkt.Address);
 8003a80:	4b5d      	ldr	r3, [pc, #372]	; (8003bf8 <OnRxDone+0x294>)
 8003a82:	785b      	ldrb	r3, [r3, #1]
 8003a84:	4619      	mov	r1, r3
 8003a86:	4867      	ldr	r0, [pc, #412]	; (8003c24 <OnRxDone+0x2c0>)
 8003a88:	f003 fc4e 	bl	8007328 <iprintf>
    	Sensor_Node_Local_time();
 8003a8c:	f000 fbd2 	bl	8004234 <Sensor_Node_Local_time>
    	FreIDResebd_count++;
 8003a90:	4b62      	ldr	r3, [pc, #392]	; (8003c1c <OnRxDone+0x2b8>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	3301      	adds	r3, #1
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	4b60      	ldr	r3, [pc, #384]	; (8003c1c <OnRxDone+0x2b8>)
 8003a9a:	701a      	strb	r2, [r3, #0]
    	Radio_State = TX;
 8003a9c:	4b59      	ldr	r3, [pc, #356]	; (8003c04 <OnRxDone+0x2a0>)
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	701a      	strb	r2, [r3, #0]
    	TX_cmd = FID_TX;
 8003aa2:	4b59      	ldr	r3, [pc, #356]	; (8003c08 <OnRxDone+0x2a4>)
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	701a      	strb	r2, [r3, #0]

    	if(FreIDResebd_count>=MAXDATARXCOUNT)
 8003aa8:	4b5c      	ldr	r3, [pc, #368]	; (8003c1c <OnRxDone+0x2b8>)
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	f240 80d9 	bls.w	8003c64 <OnRxDone+0x300>
    	{
    		FreIDResebd_count = 0;
 8003ab2:	4b5a      	ldr	r3, [pc, #360]	; (8003c1c <OnRxDone+0x2b8>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	701a      	strb	r2, [r3, #0]
    		Current_Check = true;
 8003ab8:	4b57      	ldr	r3, [pc, #348]	; (8003c18 <OnRxDone+0x2b4>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
    		printf("#I#%d#FreIDsFailed#%d#\n", RxPkt.Address, MAXDATARXCOUNT);
 8003abe:	4b4e      	ldr	r3, [pc, #312]	; (8003bf8 <OnRxDone+0x294>)
 8003ac0:	785b      	ldrb	r3, [r3, #1]
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	4858      	ldr	r0, [pc, #352]	; (8003c28 <OnRxDone+0x2c4>)
 8003ac8:	f003 fc2e 	bl	8007328 <iprintf>
    	if(FreIDResebd_count>=MAXDATARXCOUNT)
 8003acc:	e0ca      	b.n	8003c64 <OnRxDone+0x300>
    	}
    }
    else if(RxPkt.PktType == CLI_DATA && RxPkt.Address == TxPkt.Address)
 8003ace:	4b4a      	ldr	r3, [pc, #296]	; (8003bf8 <OnRxDone+0x294>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2bff      	cmp	r3, #255	; 0xff
 8003ad4:	d127      	bne.n	8003b26 <OnRxDone+0x1c2>
 8003ad6:	4b48      	ldr	r3, [pc, #288]	; (8003bf8 <OnRxDone+0x294>)
 8003ad8:	785a      	ldrb	r2, [r3, #1]
 8003ada:	4b48      	ldr	r3, [pc, #288]	; (8003bfc <OnRxDone+0x298>)
 8003adc:	785b      	ldrb	r3, [r3, #1]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d121      	bne.n	8003b26 <OnRxDone+0x1c2>
    { // Data streaming starts
    	memcpy( DatatoUART[RX_num], payload, BufferSize );
 8003ae2:	4b52      	ldr	r3, [pc, #328]	; (8003c2c <OnRxDone+0x2c8>)
 8003ae4:	881b      	ldrh	r3, [r3, #0]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	4a50      	ldr	r2, [pc, #320]	; (8003c30 <OnRxDone+0x2cc>)
 8003af0:	4413      	add	r3, r2
 8003af2:	4a3f      	ldr	r2, [pc, #252]	; (8003bf0 <OnRxDone+0x28c>)
 8003af4:	8812      	ldrh	r2, [r2, #0]
 8003af6:	68f9      	ldr	r1, [r7, #12]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f002 ff9f 	bl	8006a3c <memcpy>
    	RssiValue[RX_num] = rssi;
 8003afe:	4b4b      	ldr	r3, [pc, #300]	; (8003c2c <OnRxDone+0x2c8>)
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	893b      	ldrh	r3, [r7, #8]
 8003b06:	b259      	sxtb	r1, r3
 8003b08:	4b4a      	ldr	r3, [pc, #296]	; (8003c34 <OnRxDone+0x2d0>)
 8003b0a:	5499      	strb	r1, [r3, r2]
    	SnrValue[RX_num] = snr;
 8003b0c:	4b47      	ldr	r3, [pc, #284]	; (8003c2c <OnRxDone+0x2c8>)
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	4619      	mov	r1, r3
 8003b12:	4a49      	ldr	r2, [pc, #292]	; (8003c38 <OnRxDone+0x2d4>)
 8003b14:	79fb      	ldrb	r3, [r7, #7]
 8003b16:	5453      	strb	r3, [r2, r1]
    	RX_num++;
 8003b18:	4b44      	ldr	r3, [pc, #272]	; (8003c2c <OnRxDone+0x2c8>)
 8003b1a:	881b      	ldrh	r3, [r3, #0]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	4b42      	ldr	r3, [pc, #264]	; (8003c2c <OnRxDone+0x2c8>)
 8003b22:	801a      	strh	r2, [r3, #0]
 8003b24:	e09e      	b.n	8003c64 <OnRxDone+0x300>
    }
    else if(RxPkt.PktType == DATA_STOP && RxPkt.Address == TxPkt.Address)
 8003b26:	4b34      	ldr	r3, [pc, #208]	; (8003bf8 <OnRxDone+0x294>)
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	2b76      	cmp	r3, #118	; 0x76
 8003b2c:	f040 8094 	bne.w	8003c58 <OnRxDone+0x2f4>
 8003b30:	4b31      	ldr	r3, [pc, #196]	; (8003bf8 <OnRxDone+0x294>)
 8003b32:	785a      	ldrb	r2, [r3, #1]
 8003b34:	4b31      	ldr	r3, [pc, #196]	; (8003bfc <OnRxDone+0x298>)
 8003b36:	785b      	ldrb	r3, [r3, #1]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	f040 808d 	bne.w	8003c58 <OnRxDone+0x2f4>
    { // Data streaming stops
    	printf("#D#%d#Recdata#%d#\n", RxPkt.Address, RX_num);
 8003b3e:	4b2e      	ldr	r3, [pc, #184]	; (8003bf8 <OnRxDone+0x294>)
 8003b40:	785b      	ldrb	r3, [r3, #1]
 8003b42:	4619      	mov	r1, r3
 8003b44:	4b39      	ldr	r3, [pc, #228]	; (8003c2c <OnRxDone+0x2c8>)
 8003b46:	881b      	ldrh	r3, [r3, #0]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	483c      	ldr	r0, [pc, #240]	; (8003c3c <OnRxDone+0x2d8>)
 8003b4c:	f003 fbec 	bl	8007328 <iprintf>
    	Sensor_Node_Local_time();
 8003b50:	f000 fb70 	bl	8004234 <Sensor_Node_Local_time>
    	Print_Radio_RX_Data();
 8003b54:	f000 f8c0 	bl	8003cd8 <Print_Radio_RX_Data>
    	if(Fre_Length != RX_num)
 8003b58:	4b39      	ldr	r3, [pc, #228]	; (8003c40 <OnRxDone+0x2dc>)
 8003b5a:	881a      	ldrh	r2, [r3, #0]
 8003b5c:	4b33      	ldr	r3, [pc, #204]	; (8003c2c <OnRxDone+0x2c8>)
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d012      	beq.n	8003b8a <OnRxDone+0x226>
    	{ // Length of received data is incorrect, request to send data again
    		DataResend_count++;
 8003b64:	4b37      	ldr	r3, [pc, #220]	; (8003c44 <OnRxDone+0x2e0>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	4b35      	ldr	r3, [pc, #212]	; (8003c44 <OnRxDone+0x2e0>)
 8003b6e:	701a      	strb	r2, [r3, #0]
    		printf("#D#%d#WrongLength#%d#\n", RxPkt.Address, Fre_Length);
 8003b70:	4b21      	ldr	r3, [pc, #132]	; (8003bf8 <OnRxDone+0x294>)
 8003b72:	785b      	ldrb	r3, [r3, #1]
 8003b74:	4619      	mov	r1, r3
 8003b76:	4b32      	ldr	r3, [pc, #200]	; (8003c40 <OnRxDone+0x2dc>)
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	4832      	ldr	r0, [pc, #200]	; (8003c48 <OnRxDone+0x2e4>)
 8003b7e:	f003 fbd3 	bl	8007328 <iprintf>
    		TX_cmd = DATA_RESENT;
 8003b82:	4b21      	ldr	r3, [pc, #132]	; (8003c08 <OnRxDone+0x2a4>)
 8003b84:	2204      	movs	r2, #4
 8003b86:	701a      	strb	r2, [r3, #0]
 8003b88:	e020      	b.n	8003bcc <OnRxDone+0x268>
    	}
    	else
		{ // Correct length -> Parity check
    		if(!Check_ReceivedData_Error())
 8003b8a:	f000 f987 	bl	8003e9c <Check_ReceivedData_Error>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	f083 0301 	eor.w	r3, r3, #1
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d009      	beq.n	8003bae <OnRxDone+0x24a>
    		{ // No errors
    			printf("#D#%d#DataNoErrors#\n", RxPkt.Address);
 8003b9a:	4b17      	ldr	r3, [pc, #92]	; (8003bf8 <OnRxDone+0x294>)
 8003b9c:	785b      	ldrb	r3, [r3, #1]
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	482a      	ldr	r0, [pc, #168]	; (8003c4c <OnRxDone+0x2e8>)
 8003ba2:	f003 fbc1 	bl	8007328 <iprintf>
    		    TX_cmd = DATA_DONE;
 8003ba6:	4b18      	ldr	r3, [pc, #96]	; (8003c08 <OnRxDone+0x2a4>)
 8003ba8:	2205      	movs	r2, #5
 8003baa:	701a      	strb	r2, [r3, #0]
 8003bac:	e00e      	b.n	8003bcc <OnRxDone+0x268>
    		}
    		else  // Error found
    		{
    			DataResend_count++;
 8003bae:	4b25      	ldr	r3, [pc, #148]	; (8003c44 <OnRxDone+0x2e0>)
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	4b23      	ldr	r3, [pc, #140]	; (8003c44 <OnRxDone+0x2e0>)
 8003bb8:	701a      	strb	r2, [r3, #0]
    		    printf("#D#%d#DataWithErrors#\n", RxPkt.Address);
 8003bba:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <OnRxDone+0x294>)
 8003bbc:	785b      	ldrb	r3, [r3, #1]
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	4823      	ldr	r0, [pc, #140]	; (8003c50 <OnRxDone+0x2ec>)
 8003bc2:	f003 fbb1 	bl	8007328 <iprintf>
    		    TX_cmd = DATA_RESENT;
 8003bc6:	4b10      	ldr	r3, [pc, #64]	; (8003c08 <OnRxDone+0x2a4>)
 8003bc8:	2204      	movs	r2, #4
 8003bca:	701a      	strb	r2, [r3, #0]
    		}
		}
    	if(DataResend_count>=MAXDATARXCOUNT)
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <OnRxDone+0x2e0>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d909      	bls.n	8003be8 <OnRxDone+0x284>
    	{
    		printf("#I#%d#ResendFailed#%d#\n", RxPkt.Address, MAXDATARXCOUNT);
 8003bd4:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <OnRxDone+0x294>)
 8003bd6:	785b      	ldrb	r3, [r3, #1]
 8003bd8:	2203      	movs	r2, #3
 8003bda:	4619      	mov	r1, r3
 8003bdc:	481d      	ldr	r0, [pc, #116]	; (8003c54 <OnRxDone+0x2f0>)
 8003bde:	f003 fba3 	bl	8007328 <iprintf>
    	    TX_cmd = DATA_DONE;
 8003be2:	4b09      	ldr	r3, [pc, #36]	; (8003c08 <OnRxDone+0x2a4>)
 8003be4:	2205      	movs	r2, #5
 8003be6:	701a      	strb	r2, [r3, #0]
    	}
    	Radio_State = TX;
 8003be8:	4b06      	ldr	r3, [pc, #24]	; (8003c04 <OnRxDone+0x2a0>)
 8003bea:	2203      	movs	r2, #3
 8003bec:	701a      	strb	r2, [r3, #0]
 8003bee:	e039      	b.n	8003c64 <OnRxDone+0x300>
 8003bf0:	20000034 	.word	0x20000034
 8003bf4:	20003238 	.word	0x20003238
 8003bf8:	20003248 	.word	0x20003248
 8003bfc:	20003244 	.word	0x20003244
 8003c00:	08009a50 	.word	0x08009a50
 8003c04:	20003242 	.word	0x20003242
 8003c08:	20003243 	.word	0x20003243
 8003c0c:	20003c10 	.word	0x20003c10
 8003c10:	20003c0f 	.word	0x20003c0f
 8003c14:	08009a64 	.word	0x08009a64
 8003c18:	2000324a 	.word	0x2000324a
 8003c1c:	20003c12 	.word	0x20003c12
 8003c20:	08009a80 	.word	0x08009a80
 8003c24:	08009a94 	.word	0x08009a94
 8003c28:	08009aa8 	.word	0x08009aa8
 8003c2c:	20003afe 	.word	0x20003afe
 8003c30:	20000b30 	.word	0x20000b30
 8003c34:	20003250 	.word	0x20003250
 8003c38:	200036a8 	.word	0x200036a8
 8003c3c:	08009ac0 	.word	0x08009ac0
 8003c40:	20000280 	.word	0x20000280
 8003c44:	20003c11 	.word	0x20003c11
 8003c48:	08009ad4 	.word	0x08009ad4
 8003c4c:	08009aec 	.word	0x08009aec
 8003c50:	08009b04 	.word	0x08009b04
 8003c54:	08009b1c 	.word	0x08009b1c
    }
    else
    {
    	printf("#I#Receive error: Node ID or CMD not matched.\n");
 8003c58:	4807      	ldr	r0, [pc, #28]	; (8003c78 <OnRxDone+0x314>)
 8003c5a:	f003 fbeb 	bl	8007434 <puts>
    	Current_Check = true;
 8003c5e:	4b07      	ldr	r3, [pc, #28]	; (8003c7c <OnRxDone+0x318>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	701a      	strb	r2, [r3, #0]
    }
    memset(Buffer, 0, sizeof(Buffer));  //Clear buffer by setting all elements to 0
 8003c64:	2209      	movs	r2, #9
 8003c66:	2100      	movs	r1, #0
 8003c68:	4805      	ldr	r0, [pc, #20]	; (8003c80 <OnRxDone+0x31c>)
 8003c6a:	f002 fef5 	bl	8006a58 <memset>
}
 8003c6e:	bf00      	nop
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	08009b34 	.word	0x08009b34
 8003c7c:	2000324a 	.word	0x2000324a
 8003c80:	20003238 	.word	0x20003238

08003c84 <OnTxTimeout>:

void OnTxTimeout( void )
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
    // Radio.Sleep( );
	printf("#I#Radio TX TIMEOUT.\n");
 8003c88:	4803      	ldr	r0, [pc, #12]	; (8003c98 <OnTxTimeout+0x14>)
 8003c8a:	f003 fbd3 	bl	8007434 <puts>
    Radio_State = TX_TIMEOUT;
 8003c8e:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <OnTxTimeout+0x18>)
 8003c90:	2204      	movs	r2, #4
 8003c92:	701a      	strb	r2, [r3, #0]
}
 8003c94:	bf00      	nop
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	08009b64 	.word	0x08009b64
 8003c9c:	20003242 	.word	0x20003242

08003ca0 <OnRxTimeout>:

void OnRxTimeout( void )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	af00      	add	r7, sp, #0
    // Radio.Sleep( );
	printf("#I#Radio RX TIMEOUT.\n");
 8003ca4:	4803      	ldr	r0, [pc, #12]	; (8003cb4 <OnRxTimeout+0x14>)
 8003ca6:	f003 fbc5 	bl	8007434 <puts>
    Radio_State = RX_TIMEOUT;
 8003caa:	4b03      	ldr	r3, [pc, #12]	; (8003cb8 <OnRxTimeout+0x18>)
 8003cac:	2201      	movs	r2, #1
 8003cae:	701a      	strb	r2, [r3, #0]
}
 8003cb0:	bf00      	nop
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	08009b7c 	.word	0x08009b7c
 8003cb8:	20003242 	.word	0x20003242

08003cbc <OnRxError>:

void OnRxError( void )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
    // Radio.Sleep( );
	printf("#I#Radio RX ERROR.\n");
 8003cc0:	4803      	ldr	r0, [pc, #12]	; (8003cd0 <OnRxError+0x14>)
 8003cc2:	f003 fbb7 	bl	8007434 <puts>
    Radio_State = RX_ERROR;
 8003cc6:	4b03      	ldr	r3, [pc, #12]	; (8003cd4 <OnRxError+0x18>)
 8003cc8:	2202      	movs	r2, #2
 8003cca:	701a      	strb	r2, [r3, #0]
}
 8003ccc:	bf00      	nop
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	08009b94 	.word	0x08009b94
 8003cd4:	20003242 	.word	0x20003242

08003cd8 <Print_Radio_RX_Data>:

void Print_Radio_RX_Data( void )
{
 8003cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cdc:	b08e      	sub	sp, #56	; 0x38
 8003cde:	af0a      	add	r7, sp, #40	; 0x28
	for (uint16_t i = 0; i < Fre_Length; i++)
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	81fb      	strh	r3, [r7, #14]
 8003ce4:	e09a      	b.n	8003e1c <Print_Radio_RX_Data+0x144>
	{
		uint16_t fre_index = DatatoUART[i][2] + (DatatoUART[i][3]<<8);
 8003ce6:	89fa      	ldrh	r2, [r7, #14]
 8003ce8:	4957      	ldr	r1, [pc, #348]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003cea:	4613      	mov	r3, r2
 8003cec:	00db      	lsls	r3, r3, #3
 8003cee:	4413      	add	r3, r2
 8003cf0:	440b      	add	r3, r1
 8003cf2:	3302      	adds	r3, #2
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	b299      	uxth	r1, r3
 8003cf8:	89fa      	ldrh	r2, [r7, #14]
 8003cfa:	4853      	ldr	r0, [pc, #332]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	4413      	add	r3, r2
 8003d02:	4403      	add	r3, r0
 8003d04:	3303      	adds	r3, #3
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	021b      	lsls	r3, r3, #8
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	440b      	add	r3, r1
 8003d10:	81bb      	strh	r3, [r7, #12]
		uint16_t Mag = DatatoUART[i][4] + (DatatoUART[i][5]<<8);
 8003d12:	89fa      	ldrh	r2, [r7, #14]
 8003d14:	494c      	ldr	r1, [pc, #304]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003d16:	4613      	mov	r3, r2
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	3304      	adds	r3, #4
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	b299      	uxth	r1, r3
 8003d24:	89fa      	ldrh	r2, [r7, #14]
 8003d26:	4848      	ldr	r0, [pc, #288]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003d28:	4613      	mov	r3, r2
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	4413      	add	r3, r2
 8003d2e:	4403      	add	r3, r0
 8003d30:	3305      	adds	r3, #5
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	021b      	lsls	r3, r3, #8
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	440b      	add	r3, r1
 8003d3c:	817b      	strh	r3, [r7, #10]
		uint16_t Phs = DatatoUART[i][6] + (DatatoUART[i][7]<<8);
 8003d3e:	89fa      	ldrh	r2, [r7, #14]
 8003d40:	4941      	ldr	r1, [pc, #260]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003d42:	4613      	mov	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	4413      	add	r3, r2
 8003d48:	440b      	add	r3, r1
 8003d4a:	3306      	adds	r3, #6
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	b299      	uxth	r1, r3
 8003d50:	89fa      	ldrh	r2, [r7, #14]
 8003d52:	483d      	ldr	r0, [pc, #244]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003d54:	4613      	mov	r3, r2
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	4413      	add	r3, r2
 8003d5a:	4403      	add	r3, r0
 8003d5c:	3307      	adds	r3, #7
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	021b      	lsls	r3, r3, #8
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	440b      	add	r3, r1
 8003d68:	813b      	strh	r3, [r7, #8]
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
				RxPkt.Address, fre_index, Mag, Mag*3.3/4095, Phs, Phs*3.3/4095,
 8003d6a:	4b38      	ldr	r3, [pc, #224]	; (8003e4c <Print_Radio_RX_Data+0x174>)
 8003d6c:	785b      	ldrb	r3, [r3, #1]
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
 8003d6e:	469a      	mov	sl, r3
 8003d70:	f8b7 800c 	ldrh.w	r8, [r7, #12]
 8003d74:	f8b7 900a 	ldrh.w	r9, [r7, #10]
				RxPkt.Address, fre_index, Mag, Mag*3.3/4095, Phs, Phs*3.3/4095,
 8003d78:	897b      	ldrh	r3, [r7, #10]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7fc fb64 	bl	8000448 <__aeabi_i2d>
 8003d80:	a32d      	add	r3, pc, #180	; (adr r3, 8003e38 <Print_Radio_RX_Data+0x160>)
 8003d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d86:	f7fc fbc9 	bl	800051c <__aeabi_dmul>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	4610      	mov	r0, r2
 8003d90:	4619      	mov	r1, r3
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
 8003d92:	a32b      	add	r3, pc, #172	; (adr r3, 8003e40 <Print_Radio_RX_Data+0x168>)
 8003d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d98:	f7fc fcea 	bl	8000770 <__aeabi_ddiv>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4614      	mov	r4, r2
 8003da2:	461d      	mov	r5, r3
 8003da4:	893e      	ldrh	r6, [r7, #8]
				RxPkt.Address, fre_index, Mag, Mag*3.3/4095, Phs, Phs*3.3/4095,
 8003da6:	893b      	ldrh	r3, [r7, #8]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fb4d 	bl	8000448 <__aeabi_i2d>
 8003dae:	a322      	add	r3, pc, #136	; (adr r3, 8003e38 <Print_Radio_RX_Data+0x160>)
 8003db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db4:	f7fc fbb2 	bl	800051c <__aeabi_dmul>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	4619      	mov	r1, r3
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
 8003dc0:	a31f      	add	r3, pc, #124	; (adr r3, 8003e40 <Print_Radio_RX_Data+0x168>)
 8003dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc6:	f7fc fcd3 	bl	8000770 <__aeabi_ddiv>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	4610      	mov	r0, r2
 8003dd0:	4619      	mov	r1, r3
				DatatoUART[i][8], RssiValue[i], SnrValue[i]);
 8003dd2:	89fa      	ldrh	r2, [r7, #14]
 8003dd4:	4b1c      	ldr	r3, [pc, #112]	; (8003e48 <Print_Radio_RX_Data+0x170>)
 8003dd6:	607b      	str	r3, [r7, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	4413      	add	r3, r2
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	4413      	add	r3, r2
 8003de2:	3308      	adds	r3, #8
 8003de4:	781b      	ldrb	r3, [r3, #0]
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
 8003de6:	607b      	str	r3, [r7, #4]
				DatatoUART[i][8], RssiValue[i], SnrValue[i]);
 8003de8:	89fb      	ldrh	r3, [r7, #14]
 8003dea:	4a19      	ldr	r2, [pc, #100]	; (8003e50 <Print_Radio_RX_Data+0x178>)
 8003dec:	56d3      	ldrsb	r3, [r2, r3]
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
 8003dee:	603b      	str	r3, [r7, #0]
				DatatoUART[i][8], RssiValue[i], SnrValue[i]);
 8003df0:	89fb      	ldrh	r3, [r7, #14]
 8003df2:	4a18      	ldr	r2, [pc, #96]	; (8003e54 <Print_Radio_RX_Data+0x17c>)
 8003df4:	56d3      	ldrsb	r3, [r2, r3]
		printf("#D#%d#Savedata#%4d %4d %5.3f %4d %5.3f %3d %4d %4d#\n",
 8003df6:	9308      	str	r3, [sp, #32]
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	9207      	str	r2, [sp, #28]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	9306      	str	r3, [sp, #24]
 8003e00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003e04:	9602      	str	r6, [sp, #8]
 8003e06:	e9cd 4500 	strd	r4, r5, [sp]
 8003e0a:	464b      	mov	r3, r9
 8003e0c:	4642      	mov	r2, r8
 8003e0e:	4651      	mov	r1, sl
 8003e10:	4811      	ldr	r0, [pc, #68]	; (8003e58 <Print_Radio_RX_Data+0x180>)
 8003e12:	f003 fa89 	bl	8007328 <iprintf>
	for (uint16_t i = 0; i < Fre_Length; i++)
 8003e16:	89fb      	ldrh	r3, [r7, #14]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	81fb      	strh	r3, [r7, #14]
 8003e1c:	4b0f      	ldr	r3, [pc, #60]	; (8003e5c <Print_Radio_RX_Data+0x184>)
 8003e1e:	881b      	ldrh	r3, [r3, #0]
 8003e20:	89fa      	ldrh	r2, [r7, #14]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	f4ff af5f 	bcc.w	8003ce6 <Print_Radio_RX_Data+0xe>
	}
}
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e34:	f3af 8000 	nop.w
 8003e38:	66666666 	.word	0x66666666
 8003e3c:	400a6666 	.word	0x400a6666
 8003e40:	00000000 	.word	0x00000000
 8003e44:	40affe00 	.word	0x40affe00
 8003e48:	20000b30 	.word	0x20000b30
 8003e4c:	20003248 	.word	0x20003248
 8003e50:	20003250 	.word	0x20003250
 8003e54:	200036a8 	.word	0x200036a8
 8003e58:	08009ba8 	.word	0x08009ba8
 8003e5c:	20000280 	.word	0x20000280

08003e60 <Calculate_Parity>:

uint8_t Calculate_Parity(uint8_t value)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	71fb      	strb	r3, [r7, #7]
   /*
    *  Return parity bit of 1 byte data
    *  Even parity: 1010: return 0, 1011: return 1
    *
    */
    uint8_t parity = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	73fb      	strb	r3, [r7, #15]
    while (value)
 8003e6e:	e00c      	b.n	8003e8a <Calculate_Parity+0x2a>
    {
        parity ^= 1;
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	f083 0301 	eor.w	r3, r3, #1
 8003e76:	73fb      	strb	r3, [r7, #15]
        value &= (value - 1);
 8003e78:	79fb      	ldrb	r3, [r7, #7]
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	b25a      	sxtb	r2, r3
 8003e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e84:	4013      	ands	r3, r2
 8003e86:	b25b      	sxtb	r3, r3
 8003e88:	71fb      	strb	r3, [r7, #7]
    while (value)
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1ef      	bne.n	8003e70 <Calculate_Parity+0x10>
    }
    return parity;
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr

08003e9c <Check_ReceivedData_Error>:

bool Check_ReceivedData_Error( void )
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
	 * Check if the received data parities match
	 * Return false if all matched;
	 * Stop checking and return true if one byte not matched.
	 *
	 */
    for (uint16_t j = 0; j < Fre_Length; j++)
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	80fb      	strh	r3, [r7, #6]
 8003ea6:	e032      	b.n	8003f0e <Check_ReceivedData_Error+0x72>
    {
    	uint8_t parity_byte = 0;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	717b      	strb	r3, [r7, #5]
    	for (uint8_t i = 0; i < 8; i++)
 8003eac:	2300      	movs	r3, #0
 8003eae:	713b      	strb	r3, [r7, #4]
 8003eb0:	e01a      	b.n	8003ee8 <Check_ReceivedData_Error+0x4c>
    	{
    		uint8_t parity_bit = Calculate_Parity(DatatoUART[j][i]);
 8003eb2:	88fa      	ldrh	r2, [r7, #6]
 8003eb4:	7939      	ldrb	r1, [r7, #4]
 8003eb6:	481b      	ldr	r0, [pc, #108]	; (8003f24 <Check_ReceivedData_Error+0x88>)
 8003eb8:	4613      	mov	r3, r2
 8003eba:	00db      	lsls	r3, r3, #3
 8003ebc:	4413      	add	r3, r2
 8003ebe:	4403      	add	r3, r0
 8003ec0:	440b      	add	r3, r1
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7ff ffcb 	bl	8003e60 <Calculate_Parity>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	70fb      	strb	r3, [r7, #3]
    		parity_byte |= (parity_bit << i);
 8003ece:	78fa      	ldrb	r2, [r7, #3]
 8003ed0:	793b      	ldrb	r3, [r7, #4]
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	b25a      	sxtb	r2, r3
 8003ed8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	b25b      	sxtb	r3, r3
 8003ee0:	717b      	strb	r3, [r7, #5]
    	for (uint8_t i = 0; i < 8; i++)
 8003ee2:	793b      	ldrb	r3, [r7, #4]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	713b      	strb	r3, [r7, #4]
 8003ee8:	793b      	ldrb	r3, [r7, #4]
 8003eea:	2b07      	cmp	r3, #7
 8003eec:	d9e1      	bls.n	8003eb2 <Check_ReceivedData_Error+0x16>
    	}
    	if (DatatoUART[j][8] != parity_byte) return true;
 8003eee:	88fa      	ldrh	r2, [r7, #6]
 8003ef0:	490c      	ldr	r1, [pc, #48]	; (8003f24 <Check_ReceivedData_Error+0x88>)
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	440b      	add	r3, r1
 8003efa:	3308      	adds	r3, #8
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	797a      	ldrb	r2, [r7, #5]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <Check_ReceivedData_Error+0x6c>
 8003f04:	2301      	movs	r3, #1
 8003f06:	e008      	b.n	8003f1a <Check_ReceivedData_Error+0x7e>
    for (uint16_t j = 0; j < Fre_Length; j++)
 8003f08:	88fb      	ldrh	r3, [r7, #6]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	80fb      	strh	r3, [r7, #6]
 8003f0e:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <Check_ReceivedData_Error+0x8c>)
 8003f10:	881b      	ldrh	r3, [r3, #0]
 8003f12:	88fa      	ldrh	r2, [r7, #6]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d3c7      	bcc.n	8003ea8 <Check_ReceivedData_Error+0xc>
    	// printf("#I#%d#\n", parity_byte);
    }
    return false;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	20000b30 	.word	0x20000b30
 8003f28:	20000280 	.word	0x20000280

08003f2c <findBitIndices>:
	return (value & mask) == mask;
}

// Function to find bit indices
BitIndices findBitIndices(uint8_t value, uint8_t n)
{
 8003f2c:	b4b0      	push	{r4, r5, r7}
 8003f2e:	b089      	sub	sp, #36	; 0x24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	70fb      	strb	r3, [r7, #3]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	70bb      	strb	r3, [r7, #2]
    BitIndices result = {{0}, {0}, 0, 0}; // Initialize result structure
 8003f3c:	4b1e      	ldr	r3, [pc, #120]	; (8003fb8 <findBitIndices+0x8c>)
 8003f3e:	f107 040c 	add.w	r4, r7, #12
 8003f42:	461d      	mov	r5, r3
 8003f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f48:	682b      	ldr	r3, [r5, #0]
 8003f4a:	8023      	strh	r3, [r4, #0]
    for (uint8_t i = 0; i < n; i++)
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	77fb      	strb	r3, [r7, #31]
 8003f50:	e01d      	b.n	8003f8e <findBitIndices+0x62>
    {
        if (value & (1 << i))
 8003f52:	78fa      	ldrb	r2, [r7, #3]
 8003f54:	7ffb      	ldrb	r3, [r7, #31]
 8003f56:	fa42 f303 	asr.w	r3, r2, r3
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <findBitIndices+0x4a>
        {
            // If bit i is set
            result.one_index[result.onesCount++] = i;
 8003f62:	7f3b      	ldrb	r3, [r7, #28]
 8003f64:	1c5a      	adds	r2, r3, #1
 8003f66:	b2d2      	uxtb	r2, r2
 8003f68:	773a      	strb	r2, [r7, #28]
 8003f6a:	3320      	adds	r3, #32
 8003f6c:	443b      	add	r3, r7
 8003f6e:	7ffa      	ldrb	r2, [r7, #31]
 8003f70:	f803 2c14 	strb.w	r2, [r3, #-20]
 8003f74:	e008      	b.n	8003f88 <findBitIndices+0x5c>
        }
        else
        {
            // If bit i is not set
            result.zero_index[result.zerosCount++] = i;
 8003f76:	7f7b      	ldrb	r3, [r7, #29]
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	b2d2      	uxtb	r2, r2
 8003f7c:	777a      	strb	r2, [r7, #29]
 8003f7e:	3320      	adds	r3, #32
 8003f80:	443b      	add	r3, r7
 8003f82:	7ffa      	ldrb	r2, [r7, #31]
 8003f84:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < n; i++)
 8003f88:	7ffb      	ldrb	r3, [r7, #31]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	77fb      	strb	r3, [r7, #31]
 8003f8e:	7ffa      	ldrb	r2, [r7, #31]
 8003f90:	78bb      	ldrb	r3, [r7, #2]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d3dd      	bcc.n	8003f52 <findBitIndices+0x26>
        }
    }
    return result;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	461d      	mov	r5, r3
 8003f9a:	f107 040c 	add.w	r4, r7, #12
 8003f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003fa0:	6028      	str	r0, [r5, #0]
 8003fa2:	6069      	str	r1, [r5, #4]
 8003fa4:	60aa      	str	r2, [r5, #8]
 8003fa6:	60eb      	str	r3, [r5, #12]
 8003fa8:	8823      	ldrh	r3, [r4, #0]
 8003faa:	822b      	strh	r3, [r5, #16]
}
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	3724      	adds	r7, #36	; 0x24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bcb0      	pop	{r4, r5, r7}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	08009be0 	.word	0x08009be0

08003fbc <FreIDs_To_Radio>:

void FreIDs_To_Radio( void )
{
 8003fbc:	b590      	push	{r4, r7, lr}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
	//Send start symbol
	Buffer[0] = FID_ST;
 8003fc2:	4b49      	ldr	r3, [pc, #292]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 8003fc4:	2213      	movs	r2, #19
 8003fc6:	701a      	strb	r2, [r3, #0]
	Buffer[1] = TxPkt.Address;
 8003fc8:	4b48      	ldr	r3, [pc, #288]	; (80040ec <FreIDs_To_Radio+0x130>)
 8003fca:	785a      	ldrb	r2, [r3, #1]
 8003fcc:	4b46      	ldr	r3, [pc, #280]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 8003fce:	705a      	strb	r2, [r3, #1]
	Buffer[2] = (Frelen >> 8) & 0xFF;
 8003fd0:	4b47      	ldr	r3, [pc, #284]	; (80040f0 <FreIDs_To_Radio+0x134>)
 8003fd2:	881b      	ldrh	r3, [r3, #0]
 8003fd4:	0a1b      	lsrs	r3, r3, #8
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	4b43      	ldr	r3, [pc, #268]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 8003fdc:	709a      	strb	r2, [r3, #2]
	Buffer[3] = Frelen & 0xFF;
 8003fde:	4b44      	ldr	r3, [pc, #272]	; (80040f0 <FreIDs_To_Radio+0x134>)
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	4b40      	ldr	r3, [pc, #256]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 8003fe6:	70da      	strb	r2, [r3, #3]
	DelayMs(RX_TIME_MARGIN);
 8003fe8:	2032      	movs	r0, #50	; 0x32
 8003fea:	f000 fe8d 	bl	8004d08 <DelayMs>
	Radio.Send(Buffer, BUFFER_SIZE);
 8003fee:	4b41      	ldr	r3, [pc, #260]	; (80040f4 <FreIDs_To_Radio+0x138>)
 8003ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff2:	2109      	movs	r1, #9
 8003ff4:	483c      	ldr	r0, [pc, #240]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 8003ff6:	4798      	blx	r3
	// Wait for completing sending
	while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 8003ff8:	bf00      	nop
 8003ffa:	f002 fa3b 	bl	8006474 <SX126xGetIrqStatus>
 8003ffe:	4603      	mov	r3, r0
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b01      	cmp	r3, #1
 8004006:	d1f8      	bne.n	8003ffa <FreIDs_To_Radio+0x3e>
	if(Radio.IrqProcess != NULL) Radio.IrqProcess();
 8004008:	4b3a      	ldr	r3, [pc, #232]	; (80040f4 <FreIDs_To_Radio+0x138>)
 800400a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <FreIDs_To_Radio+0x5a>
 8004010:	4b38      	ldr	r3, [pc, #224]	; (80040f4 <FreIDs_To_Radio+0x138>)
 8004012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004014:	4798      	blx	r3

	// Send Frequency IDs
	for (uint16_t i=0; i<Fre_RX_count; i++)
 8004016:	2300      	movs	r3, #0
 8004018:	80fb      	strh	r3, [r7, #6]
 800401a:	e05b      	b.n	80040d4 <FreIDs_To_Radio+0x118>
	{
		Buffer[0] = FID_DA;
 800401c:	4b32      	ldr	r3, [pc, #200]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 800401e:	2225      	movs	r2, #37	; 0x25
 8004020:	701a      	strb	r2, [r3, #0]
		Buffer[1] = TxPkt.Address;
 8004022:	4b32      	ldr	r3, [pc, #200]	; (80040ec <FreIDs_To_Radio+0x130>)
 8004024:	785a      	ldrb	r2, [r3, #1]
 8004026:	4b30      	ldr	r3, [pc, #192]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 8004028:	705a      	strb	r2, [r3, #1]
		for (uint8_t j = 0; j < 6; j++)
 800402a:	2300      	movs	r3, #0
 800402c:	717b      	strb	r3, [r7, #5]
 800402e:	e010      	b.n	8004052 <FreIDs_To_Radio+0x96>
		{
			Buffer[2 + j] = fre_IDs[i][j];
 8004030:	88fa      	ldrh	r2, [r7, #6]
 8004032:	7978      	ldrb	r0, [r7, #5]
 8004034:	797b      	ldrb	r3, [r7, #5]
 8004036:	1c99      	adds	r1, r3, #2
 8004038:	4c2f      	ldr	r4, [pc, #188]	; (80040f8 <FreIDs_To_Radio+0x13c>)
 800403a:	4613      	mov	r3, r2
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	4413      	add	r3, r2
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	4423      	add	r3, r4
 8004044:	4403      	add	r3, r0
 8004046:	781a      	ldrb	r2, [r3, #0]
 8004048:	4b27      	ldr	r3, [pc, #156]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 800404a:	545a      	strb	r2, [r3, r1]
		for (uint8_t j = 0; j < 6; j++)
 800404c:	797b      	ldrb	r3, [r7, #5]
 800404e:	3301      	adds	r3, #1
 8004050:	717b      	strb	r3, [r7, #5]
 8004052:	797b      	ldrb	r3, [r7, #5]
 8004054:	2b05      	cmp	r3, #5
 8004056:	d9eb      	bls.n	8004030 <FreIDs_To_Radio+0x74>
		}
		if (i == Fre_RX_count-1) Buffer[8] = (Frelen % 3 == 0) ? 3 : Frelen % 3;
 8004058:	88fa      	ldrh	r2, [r7, #6]
 800405a:	4b28      	ldr	r3, [pc, #160]	; (80040fc <FreIDs_To_Radio+0x140>)
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	3b01      	subs	r3, #1
 8004060:	429a      	cmp	r2, r3
 8004062:	d11d      	bne.n	80040a0 <FreIDs_To_Radio+0xe4>
 8004064:	4b22      	ldr	r3, [pc, #136]	; (80040f0 <FreIDs_To_Radio+0x134>)
 8004066:	881a      	ldrh	r2, [r3, #0]
 8004068:	4b25      	ldr	r3, [pc, #148]	; (8004100 <FreIDs_To_Radio+0x144>)
 800406a:	fba3 1302 	umull	r1, r3, r3, r2
 800406e:	0859      	lsrs	r1, r3, #1
 8004070:	460b      	mov	r3, r1
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	440b      	add	r3, r1
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00c      	beq.n	8004098 <FreIDs_To_Radio+0xdc>
 800407e:	4b1c      	ldr	r3, [pc, #112]	; (80040f0 <FreIDs_To_Radio+0x134>)
 8004080:	881a      	ldrh	r2, [r3, #0]
 8004082:	4b1f      	ldr	r3, [pc, #124]	; (8004100 <FreIDs_To_Radio+0x144>)
 8004084:	fba3 1302 	umull	r1, r3, r3, r2
 8004088:	0859      	lsrs	r1, r3, #1
 800408a:	460b      	mov	r3, r1
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	440b      	add	r3, r1
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	b29b      	uxth	r3, r3
 8004094:	b2db      	uxtb	r3, r3
 8004096:	e000      	b.n	800409a <FreIDs_To_Radio+0xde>
 8004098:	2303      	movs	r3, #3
 800409a:	4a13      	ldr	r2, [pc, #76]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 800409c:	7213      	strb	r3, [r2, #8]
 800409e:	e002      	b.n	80040a6 <FreIDs_To_Radio+0xea>
		else Buffer[8] = 3;
 80040a0:	4b11      	ldr	r3, [pc, #68]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 80040a2:	2203      	movs	r2, #3
 80040a4:	721a      	strb	r2, [r3, #8]

		Radio.Send(Buffer, BUFFER_SIZE);
 80040a6:	4b13      	ldr	r3, [pc, #76]	; (80040f4 <FreIDs_To_Radio+0x138>)
 80040a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040aa:	2109      	movs	r1, #9
 80040ac:	480e      	ldr	r0, [pc, #56]	; (80040e8 <FreIDs_To_Radio+0x12c>)
 80040ae:	4798      	blx	r3
		// Wait for completing sending
		while((SX126xGetIrqStatus() & IRQ_TX_DONE ) != IRQ_TX_DONE);
 80040b0:	bf00      	nop
 80040b2:	f002 f9df 	bl	8006474 <SX126xGetIrqStatus>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d1f8      	bne.n	80040b2 <FreIDs_To_Radio+0xf6>
		if(Radio.IrqProcess != NULL) Radio.IrqProcess();
 80040c0:	4b0c      	ldr	r3, [pc, #48]	; (80040f4 <FreIDs_To_Radio+0x138>)
 80040c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <FreIDs_To_Radio+0x112>
 80040c8:	4b0a      	ldr	r3, [pc, #40]	; (80040f4 <FreIDs_To_Radio+0x138>)
 80040ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040cc:	4798      	blx	r3
	for (uint16_t i=0; i<Fre_RX_count; i++)
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	3301      	adds	r3, #1
 80040d2:	80fb      	strh	r3, [r7, #6]
 80040d4:	4b09      	ldr	r3, [pc, #36]	; (80040fc <FreIDs_To_Radio+0x140>)
 80040d6:	881b      	ldrh	r3, [r3, #0]
 80040d8:	88fa      	ldrh	r2, [r7, #6]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d39e      	bcc.n	800401c <FreIDs_To_Radio+0x60>
	}
}
 80040de:	bf00      	nop
 80040e0:	bf00      	nop
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd90      	pop	{r4, r7, pc}
 80040e8:	20003238 	.word	0x20003238
 80040ec:	20003244 	.word	0x20003244
 80040f0:	2000027e 	.word	0x2000027e
 80040f4:	08009dcc 	.word	0x08009dcc
 80040f8:	20000284 	.word	0x20000284
 80040fc:	2000027c 	.word	0x2000027c
 8004100:	aaaaaaab 	.word	0xaaaaaaab

08004104 <Time_Calibration_Check>:

void Time_Calibration_Check( void )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
	TimeCheck_status = false;
 800410a:	4b42      	ldr	r3, [pc, #264]	; (8004214 <Time_Calibration_Check+0x110>)
 800410c:	2200      	movs	r2, #0
 800410e:	701a      	strb	r2, [r3, #0]
	TimeCheck_count++;
 8004110:	4b41      	ldr	r3, [pc, #260]	; (8004218 <Time_Calibration_Check+0x114>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	3301      	adds	r3, #1
 8004116:	b2da      	uxtb	r2, r3
 8004118:	4b3f      	ldr	r3, [pc, #252]	; (8004218 <Time_Calibration_Check+0x114>)
 800411a:	701a      	strb	r2, [r3, #0]

	Rtimedate.year = Buffer[2];
 800411c:	4b3f      	ldr	r3, [pc, #252]	; (800421c <Time_Calibration_Check+0x118>)
 800411e:	789a      	ldrb	r2, [r3, #2]
 8004120:	4b3f      	ldr	r3, [pc, #252]	; (8004220 <Time_Calibration_Check+0x11c>)
 8004122:	701a      	strb	r2, [r3, #0]
	Rtimedate.month = Buffer[3];
 8004124:	4b3d      	ldr	r3, [pc, #244]	; (800421c <Time_Calibration_Check+0x118>)
 8004126:	78da      	ldrb	r2, [r3, #3]
 8004128:	4b3d      	ldr	r3, [pc, #244]	; (8004220 <Time_Calibration_Check+0x11c>)
 800412a:	705a      	strb	r2, [r3, #1]
	Rtimedate.date = Buffer[4];
 800412c:	4b3b      	ldr	r3, [pc, #236]	; (800421c <Time_Calibration_Check+0x118>)
 800412e:	791a      	ldrb	r2, [r3, #4]
 8004130:	4b3b      	ldr	r3, [pc, #236]	; (8004220 <Time_Calibration_Check+0x11c>)
 8004132:	709a      	strb	r2, [r3, #2]
	Rtimedate.weekday = Buffer[5];
 8004134:	4b39      	ldr	r3, [pc, #228]	; (800421c <Time_Calibration_Check+0x118>)
 8004136:	795a      	ldrb	r2, [r3, #5]
 8004138:	4b39      	ldr	r3, [pc, #228]	; (8004220 <Time_Calibration_Check+0x11c>)
 800413a:	70da      	strb	r2, [r3, #3]
	Rtimedate.hour = Buffer[6];
 800413c:	4b37      	ldr	r3, [pc, #220]	; (800421c <Time_Calibration_Check+0x118>)
 800413e:	799a      	ldrb	r2, [r3, #6]
 8004140:	4b37      	ldr	r3, [pc, #220]	; (8004220 <Time_Calibration_Check+0x11c>)
 8004142:	711a      	strb	r2, [r3, #4]
	Rtimedate.minute = Buffer[7];
 8004144:	4b35      	ldr	r3, [pc, #212]	; (800421c <Time_Calibration_Check+0x118>)
 8004146:	79da      	ldrb	r2, [r3, #7]
 8004148:	4b35      	ldr	r3, [pc, #212]	; (8004220 <Time_Calibration_Check+0x11c>)
 800414a:	715a      	strb	r2, [r3, #5]
	Rtimedate.second = Buffer[8];
 800414c:	4b33      	ldr	r3, [pc, #204]	; (800421c <Time_Calibration_Check+0x118>)
 800414e:	7a1a      	ldrb	r2, [r3, #8]
 8004150:	4b33      	ldr	r3, [pc, #204]	; (8004220 <Time_Calibration_Check+0x11c>)
 8004152:	719a      	strb	r2, [r3, #6]

	if(ctimedate.year == Rtimedate.year &&
 8004154:	4b33      	ldr	r3, [pc, #204]	; (8004224 <Time_Calibration_Check+0x120>)
 8004156:	781a      	ldrb	r2, [r3, #0]
 8004158:	4b31      	ldr	r3, [pc, #196]	; (8004220 <Time_Calibration_Check+0x11c>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	429a      	cmp	r2, r3
 800415e:	d154      	bne.n	800420a <Time_Calibration_Check+0x106>
	   ctimedate.month == Rtimedate.month &&
 8004160:	4b30      	ldr	r3, [pc, #192]	; (8004224 <Time_Calibration_Check+0x120>)
 8004162:	785a      	ldrb	r2, [r3, #1]
 8004164:	4b2e      	ldr	r3, [pc, #184]	; (8004220 <Time_Calibration_Check+0x11c>)
 8004166:	785b      	ldrb	r3, [r3, #1]
	if(ctimedate.year == Rtimedate.year &&
 8004168:	429a      	cmp	r2, r3
 800416a:	d14e      	bne.n	800420a <Time_Calibration_Check+0x106>
	   ctimedate.date == Rtimedate.date &&
 800416c:	4b2d      	ldr	r3, [pc, #180]	; (8004224 <Time_Calibration_Check+0x120>)
 800416e:	789a      	ldrb	r2, [r3, #2]
 8004170:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <Time_Calibration_Check+0x11c>)
 8004172:	789b      	ldrb	r3, [r3, #2]
	   ctimedate.month == Rtimedate.month &&
 8004174:	429a      	cmp	r2, r3
 8004176:	d148      	bne.n	800420a <Time_Calibration_Check+0x106>
	   ctimedate.weekday == Rtimedate.weekday)
 8004178:	4b2a      	ldr	r3, [pc, #168]	; (8004224 <Time_Calibration_Check+0x120>)
 800417a:	78da      	ldrb	r2, [r3, #3]
 800417c:	4b28      	ldr	r3, [pc, #160]	; (8004220 <Time_Calibration_Check+0x11c>)
 800417e:	78db      	ldrb	r3, [r3, #3]
	   ctimedate.date == Rtimedate.date &&
 8004180:	429a      	cmp	r2, r3
 8004182:	d142      	bne.n	800420a <Time_Calibration_Check+0x106>
	{
		int c_seconds = ctimedate.hour * 3600 + ctimedate.minute * 60 + ctimedate.second;
 8004184:	4b27      	ldr	r3, [pc, #156]	; (8004224 <Time_Calibration_Check+0x120>)
 8004186:	791b      	ldrb	r3, [r3, #4]
 8004188:	461a      	mov	r2, r3
 800418a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800418e:	fb03 f202 	mul.w	r2, r3, r2
 8004192:	4b24      	ldr	r3, [pc, #144]	; (8004224 <Time_Calibration_Check+0x120>)
 8004194:	795b      	ldrb	r3, [r3, #5]
 8004196:	4619      	mov	r1, r3
 8004198:	460b      	mov	r3, r1
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a5b      	subs	r3, r3, r1
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	4a20      	ldr	r2, [pc, #128]	; (8004224 <Time_Calibration_Check+0x120>)
 80041a4:	7992      	ldrb	r2, [r2, #6]
 80041a6:	4413      	add	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]
		int R_seconds = Rtimedate.hour * 3600 + Rtimedate.minute * 60 + Rtimedate.second;
 80041aa:	4b1d      	ldr	r3, [pc, #116]	; (8004220 <Time_Calibration_Check+0x11c>)
 80041ac:	791b      	ldrb	r3, [r3, #4]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80041b4:	fb03 f202 	mul.w	r2, r3, r2
 80041b8:	4b19      	ldr	r3, [pc, #100]	; (8004220 <Time_Calibration_Check+0x11c>)
 80041ba:	795b      	ldrb	r3, [r3, #5]
 80041bc:	4619      	mov	r1, r3
 80041be:	460b      	mov	r3, r1
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	1a5b      	subs	r3, r3, r1
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	4a15      	ldr	r2, [pc, #84]	; (8004220 <Time_Calibration_Check+0x11c>)
 80041ca:	7992      	ldrb	r2, [r2, #6]
 80041cc:	4413      	add	r3, r2
 80041ce:	60bb      	str	r3, [r7, #8]
		int diff = abs(c_seconds - R_seconds);
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	bfb8      	it	lt
 80041da:	425b      	neglt	r3, r3
 80041dc:	607b      	str	r3, [r7, #4]
		if(diff <= TIMEDIFF)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b05      	cmp	r3, #5
 80041e2:	dc0b      	bgt.n	80041fc <Time_Calibration_Check+0xf8>
		{
			TimeCheck_status = true;
 80041e4:	4b0b      	ldr	r3, [pc, #44]	; (8004214 <Time_Calibration_Check+0x110>)
 80041e6:	2201      	movs	r2, #1
 80041e8:	701a      	strb	r2, [r3, #0]
			printf("#I#%d#TimeMatched#Diff:%ds within %ds#\n",RxPkt.Address,diff,TIMEDIFF);
 80041ea:	4b0f      	ldr	r3, [pc, #60]	; (8004228 <Time_Calibration_Check+0x124>)
 80041ec:	785b      	ldrb	r3, [r3, #1]
 80041ee:	4619      	mov	r1, r3
 80041f0:	2305      	movs	r3, #5
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	480d      	ldr	r0, [pc, #52]	; (800422c <Time_Calibration_Check+0x128>)
 80041f6:	f003 f897 	bl	8007328 <iprintf>
		else
		{
			printf("#I#TimeNotMatched#Count:%dDiff:%ds#\n",TimeCheck_count,diff);
		}
	}
}
 80041fa:	e006      	b.n	800420a <Time_Calibration_Check+0x106>
			printf("#I#TimeNotMatched#Count:%dDiff:%ds#\n",TimeCheck_count,diff);
 80041fc:	4b06      	ldr	r3, [pc, #24]	; (8004218 <Time_Calibration_Check+0x114>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	4619      	mov	r1, r3
 8004204:	480a      	ldr	r0, [pc, #40]	; (8004230 <Time_Calibration_Check+0x12c>)
 8004206:	f003 f88f 	bl	8007328 <iprintf>
}
 800420a:	bf00      	nop
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	20003c0f 	.word	0x20003c0f
 8004218:	20003c10 	.word	0x20003c10
 800421c:	20003238 	.word	0x20003238
 8004220:	20003c08 	.word	0x20003c08
 8004224:	20003c00 	.word	0x20003c00
 8004228:	20003248 	.word	0x20003248
 800422c:	08009bf4 	.word	0x08009bf4
 8004230:	08009c1c 	.word	0x08009c1c

08004234 <Sensor_Node_Local_time>:

void Sensor_Node_Local_time( void )
{
 8004234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004236:	b085      	sub	sp, #20
 8004238:	af04      	add	r7, sp, #16
	ctimedate.year = Buffer[2];
 800423a:	4b1f      	ldr	r3, [pc, #124]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 800423c:	789a      	ldrb	r2, [r3, #2]
 800423e:	4b1f      	ldr	r3, [pc, #124]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004240:	701a      	strb	r2, [r3, #0]
	ctimedate.month = Buffer[3];
 8004242:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 8004244:	78da      	ldrb	r2, [r3, #3]
 8004246:	4b1d      	ldr	r3, [pc, #116]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004248:	705a      	strb	r2, [r3, #1]
	ctimedate.date = Buffer[4];
 800424a:	4b1b      	ldr	r3, [pc, #108]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 800424c:	791a      	ldrb	r2, [r3, #4]
 800424e:	4b1b      	ldr	r3, [pc, #108]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004250:	709a      	strb	r2, [r3, #2]
	ctimedate.weekday = Buffer[5];
 8004252:	4b19      	ldr	r3, [pc, #100]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 8004254:	795a      	ldrb	r2, [r3, #5]
 8004256:	4b19      	ldr	r3, [pc, #100]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004258:	70da      	strb	r2, [r3, #3]
	ctimedate.hour = Buffer[6];
 800425a:	4b17      	ldr	r3, [pc, #92]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 800425c:	799a      	ldrb	r2, [r3, #6]
 800425e:	4b17      	ldr	r3, [pc, #92]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004260:	711a      	strb	r2, [r3, #4]
	ctimedate.minute = Buffer[7];
 8004262:	4b15      	ldr	r3, [pc, #84]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 8004264:	79da      	ldrb	r2, [r3, #7]
 8004266:	4b15      	ldr	r3, [pc, #84]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004268:	715a      	strb	r2, [r3, #5]
	ctimedate.second = Buffer[8];
 800426a:	4b13      	ldr	r3, [pc, #76]	; (80042b8 <Sensor_Node_Local_time+0x84>)
 800426c:	7a1a      	ldrb	r2, [r3, #8]
 800426e:	4b13      	ldr	r3, [pc, #76]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004270:	719a      	strb	r2, [r3, #6]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
			ctimedate.month, ctimedate.date,ctimedate.year,
 8004272:	4b12      	ldr	r3, [pc, #72]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004274:	785b      	ldrb	r3, [r3, #1]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 8004276:	461c      	mov	r4, r3
			ctimedate.month, ctimedate.date,ctimedate.year,
 8004278:	4b10      	ldr	r3, [pc, #64]	; (80042bc <Sensor_Node_Local_time+0x88>)
 800427a:	789b      	ldrb	r3, [r3, #2]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 800427c:	461d      	mov	r5, r3
			ctimedate.month, ctimedate.date,ctimedate.year,
 800427e:	4b0f      	ldr	r3, [pc, #60]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004280:	781b      	ldrb	r3, [r3, #0]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 8004282:	461e      	mov	r6, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 8004284:	4b0d      	ldr	r3, [pc, #52]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004286:	791b      	ldrb	r3, [r3, #4]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 8004288:	461a      	mov	r2, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 800428a:	4b0c      	ldr	r3, [pc, #48]	; (80042bc <Sensor_Node_Local_time+0x88>)
 800428c:	795b      	ldrb	r3, [r3, #5]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 800428e:	4619      	mov	r1, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 8004290:	4b0a      	ldr	r3, [pc, #40]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004292:	799b      	ldrb	r3, [r3, #6]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 8004294:	4618      	mov	r0, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 8004296:	4b09      	ldr	r3, [pc, #36]	; (80042bc <Sensor_Node_Local_time+0x88>)
 8004298:	78db      	ldrb	r3, [r3, #3]
	printf("#I#TimeFMSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 800429a:	9303      	str	r3, [sp, #12]
 800429c:	9002      	str	r0, [sp, #8]
 800429e:	9101      	str	r1, [sp, #4]
 80042a0:	9200      	str	r2, [sp, #0]
 80042a2:	4633      	mov	r3, r6
 80042a4:	462a      	mov	r2, r5
 80042a6:	4621      	mov	r1, r4
 80042a8:	4805      	ldr	r0, [pc, #20]	; (80042c0 <Sensor_Node_Local_time+0x8c>)
 80042aa:	f003 f83d 	bl	8007328 <iprintf>
}
 80042ae:	bf00      	nop
 80042b0:	3704      	adds	r7, #4
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042b6:	bf00      	nop
 80042b8:	20003238 	.word	0x20003238
 80042bc:	20003c00 	.word	0x20003c00
 80042c0:	08009c44 	.word	0x08009c44

080042c4 <UART_Sync_Check>:

void UART_Sync_Check( void )
{
 80042c4:	b5b0      	push	{r4, r5, r7, lr}
 80042c6:	b0c8      	sub	sp, #288	; 0x120
 80042c8:	af04      	add	r7, sp, #16
	bool sync_state = false;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	while(!sync_state)
 80042d0:	e05e      	b.n	8004390 <UART_Sync_Check+0xcc>
	{
		if(Get_Received_Line(UART_RXBuffer))
 80042d2:	4836      	ldr	r0, [pc, #216]	; (80043ac <UART_Sync_Check+0xe8>)
 80042d4:	f000 fe04 	bl	8004ee0 <Get_Received_Line>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d058      	beq.n	8004390 <UART_Sync_Check+0xcc>
		{
			if(strcmp((char *)UART_RXBuffer, "#?#") == 0)
 80042de:	4934      	ldr	r1, [pc, #208]	; (80043b0 <UART_Sync_Check+0xec>)
 80042e0:	4832      	ldr	r0, [pc, #200]	; (80043ac <UART_Sync_Check+0xe8>)
 80042e2:	f7fb ff4d 	bl	8000180 <strcmp>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d151      	bne.n	8004390 <UART_Sync_Check+0xcc>
			{
				uint8_t UART_TXBuffer[UART_BUFF_SIZE];
				// Start the formatted string with your custom protocol header
				int offset = sprintf((char *)UART_TXBuffer, "#!#Name,Lati,Long,IDs#%s_%.6f_%.6f_",
						              L1.locationName, L1.latitude, L1.longitude);
 80042ec:	4b31      	ldr	r3, [pc, #196]	; (80043b4 <UART_Sync_Check+0xf0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
				int offset = sprintf((char *)UART_TXBuffer, "#!#Name,Lati,Long,IDs#%s_%.6f_%.6f_",
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fc f8bb 	bl	800046c <__aeabi_f2d>
 80042f6:	4604      	mov	r4, r0
 80042f8:	460d      	mov	r5, r1
						              L1.locationName, L1.latitude, L1.longitude);
 80042fa:	4b2e      	ldr	r3, [pc, #184]	; (80043b4 <UART_Sync_Check+0xf0>)
 80042fc:	685b      	ldr	r3, [r3, #4]
				int offset = sprintf((char *)UART_TXBuffer, "#!#Name,Lati,Long,IDs#%s_%.6f_%.6f_",
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fc f8b4 	bl	800046c <__aeabi_f2d>
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	1d38      	adds	r0, r7, #4
 800430a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800430e:	e9cd 4500 	strd	r4, r5, [sp]
 8004312:	4a29      	ldr	r2, [pc, #164]	; (80043b8 <UART_Sync_Check+0xf4>)
 8004314:	4929      	ldr	r1, [pc, #164]	; (80043bc <UART_Sync_Check+0xf8>)
 8004316:	f003 f895 	bl	8007444 <siprintf>
 800431a:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
				// Append each sensor ID
				for (uint8_t i = 0; i < L1.sensorCount-1; i++)
 800431e:	2300      	movs	r3, #0
 8004320:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
 8004324:	e017      	b.n	8004356 <UART_Sync_Check+0x92>
				{
					offset += sprintf((char *)UART_TXBuffer + offset, "%d,", L1.sensorIDs[i]);
 8004326:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800432a:	1d3a      	adds	r2, r7, #4
 800432c:	18d0      	adds	r0, r2, r3
 800432e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8004332:	4a20      	ldr	r2, [pc, #128]	; (80043b4 <UART_Sync_Check+0xf0>)
 8004334:	4413      	add	r3, r2
 8004336:	7f5b      	ldrb	r3, [r3, #29]
 8004338:	461a      	mov	r2, r3
 800433a:	4921      	ldr	r1, [pc, #132]	; (80043c0 <UART_Sync_Check+0xfc>)
 800433c:	f003 f882 	bl	8007444 <siprintf>
 8004340:	4602      	mov	r2, r0
 8004342:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004346:	4413      	add	r3, r2
 8004348:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (uint8_t i = 0; i < L1.sensorCount-1; i++)
 800434c:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8004350:	3301      	adds	r3, #1
 8004352:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
 8004356:	f897 2107 	ldrb.w	r2, [r7, #263]	; 0x107
 800435a:	4b16      	ldr	r3, [pc, #88]	; (80043b4 <UART_Sync_Check+0xf0>)
 800435c:	7f1b      	ldrb	r3, [r3, #28]
 800435e:	3b01      	subs	r3, #1
 8004360:	429a      	cmp	r2, r3
 8004362:	dbe0      	blt.n	8004326 <UART_Sync_Check+0x62>
				}
				sprintf((char *)UART_TXBuffer + offset, "%d#\n",L1.sensorIDs[L1.sensorCount-1]);
 8004364:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004368:	1d3a      	adds	r2, r7, #4
 800436a:	18d0      	adds	r0, r2, r3
 800436c:	4b11      	ldr	r3, [pc, #68]	; (80043b4 <UART_Sync_Check+0xf0>)
 800436e:	7f1b      	ldrb	r3, [r3, #28]
 8004370:	3b01      	subs	r3, #1
 8004372:	4a10      	ldr	r2, [pc, #64]	; (80043b4 <UART_Sync_Check+0xf0>)
 8004374:	4413      	add	r3, r2
 8004376:	7f5b      	ldrb	r3, [r3, #29]
 8004378:	461a      	mov	r2, r3
 800437a:	4912      	ldr	r1, [pc, #72]	; (80043c4 <UART_Sync_Check+0x100>)
 800437c:	f003 f862 	bl	8007444 <siprintf>
	    		printf("%s", UART_TXBuffer);
 8004380:	1d3b      	adds	r3, r7, #4
 8004382:	4619      	mov	r1, r3
 8004384:	4810      	ldr	r0, [pc, #64]	; (80043c8 <UART_Sync_Check+0x104>)
 8004386:	f002 ffcf 	bl	8007328 <iprintf>
	    		sync_state = true;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	while(!sync_state)
 8004390:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8004394:	f083 0301 	eor.w	r3, r3, #1
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d199      	bne.n	80042d2 <UART_Sync_Check+0xe>
			}
		}
	}
}
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
 80043a2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bdb0      	pop	{r4, r5, r7, pc}
 80043aa:	bf00      	nop
 80043ac:	20003b00 	.word	0x20003b00
 80043b0:	08009c80 	.word	0x08009c80
 80043b4:	2000000c 	.word	0x2000000c
 80043b8:	20000014 	.word	0x20000014
 80043bc:	08009c84 	.word	0x08009c84
 80043c0:	08009ca8 	.word	0x08009ca8
 80043c4:	08009cac 	.word	0x08009cac
 80043c8:	08009cb4 	.word	0x08009cb4

080043cc <FrequencyIDs_From_UART>:


void FrequencyIDs_From_UART( void )
{
 80043cc:	b590      	push	{r4, r7, lr}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
	bool FreID_state = false;
 80043d2:	2300      	movs	r3, #0
 80043d4:	71fb      	strb	r3, [r7, #7]
	uint16_t Frelen_sum = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	80bb      	strh	r3, [r7, #4]
	Fre_RX_count = 0;
 80043da:	4b71      	ldr	r3, [pc, #452]	; (80045a0 <FrequencyIDs_From_UART+0x1d4>)
 80043dc:	2200      	movs	r2, #0
 80043de:	801a      	strh	r2, [r3, #0]
	while(!FreID_state)
 80043e0:	e0bd      	b.n	800455e <FrequencyIDs_From_UART+0x192>
	{
		if(Get_Received_Line(UART_RXBuffer))
 80043e2:	4870      	ldr	r0, [pc, #448]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 80043e4:	f000 fd7c 	bl	8004ee0 <Get_Received_Line>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f000 80b7 	beq.w	800455e <FrequencyIDs_From_UART+0x192>
		{
			if(UART_RXBuffer[1] == 'F')
 80043f0:	4b6c      	ldr	r3, [pc, #432]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 80043f2:	785b      	ldrb	r3, [r3, #1]
 80043f4:	2b46      	cmp	r3, #70	; 0x46
 80043f6:	d12f      	bne.n	8004458 <FrequencyIDs_From_UART+0x8c>
			{
				Frelen = (UART_RXBuffer[3]-'0')*1000 + (UART_RXBuffer[4]-'0')*100
 80043f8:	4b6a      	ldr	r3, [pc, #424]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 80043fa:	78db      	ldrb	r3, [r3, #3]
 80043fc:	3b30      	subs	r3, #48	; 0x30
 80043fe:	b29b      	uxth	r3, r3
 8004400:	461a      	mov	r2, r3
 8004402:	0152      	lsls	r2, r2, #5
 8004404:	1ad2      	subs	r2, r2, r3
 8004406:	0092      	lsls	r2, r2, #2
 8004408:	4413      	add	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	b29a      	uxth	r2, r3
 800440e:	4b65      	ldr	r3, [pc, #404]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 8004410:	791b      	ldrb	r3, [r3, #4]
 8004412:	3b30      	subs	r3, #48	; 0x30
 8004414:	b29b      	uxth	r3, r3
 8004416:	4619      	mov	r1, r3
 8004418:	0089      	lsls	r1, r1, #2
 800441a:	440b      	add	r3, r1
 800441c:	4619      	mov	r1, r3
 800441e:	0088      	lsls	r0, r1, #2
 8004420:	4619      	mov	r1, r3
 8004422:	4603      	mov	r3, r0
 8004424:	440b      	add	r3, r1
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	b29b      	uxth	r3, r3
 800442a:	4413      	add	r3, r2
 800442c:	b29a      	uxth	r2, r3
						 +(UART_RXBuffer[5]-'0')*10  + (UART_RXBuffer[6]-'0');
 800442e:	4b5d      	ldr	r3, [pc, #372]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 8004430:	795b      	ldrb	r3, [r3, #5]
 8004432:	3b30      	subs	r3, #48	; 0x30
 8004434:	b29b      	uxth	r3, r3
 8004436:	4619      	mov	r1, r3
 8004438:	0089      	lsls	r1, r1, #2
 800443a:	440b      	add	r3, r1
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	b29b      	uxth	r3, r3
 8004440:	4413      	add	r3, r2
 8004442:	b29a      	uxth	r2, r3
 8004444:	4b57      	ldr	r3, [pc, #348]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 8004446:	799b      	ldrb	r3, [r3, #6]
 8004448:	b29b      	uxth	r3, r3
 800444a:	4413      	add	r3, r2
 800444c:	b29b      	uxth	r3, r3
 800444e:	3b30      	subs	r3, #48	; 0x30
 8004450:	b29a      	uxth	r2, r3
				Frelen = (UART_RXBuffer[3]-'0')*1000 + (UART_RXBuffer[4]-'0')*100
 8004452:	4b55      	ldr	r3, [pc, #340]	; (80045a8 <FrequencyIDs_From_UART+0x1dc>)
 8004454:	801a      	strh	r2, [r3, #0]
 8004456:	e082      	b.n	800455e <FrequencyIDs_From_UART+0x192>
			}
			else if (UART_RXBuffer[1] == 'C')
 8004458:	4b52      	ldr	r3, [pc, #328]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 800445a:	785b      	ldrb	r3, [r3, #1]
 800445c:	2b43      	cmp	r3, #67	; 0x43
 800445e:	d15f      	bne.n	8004520 <FrequencyIDs_From_UART+0x154>
			{
				Frelen_sum += (UART_RXBuffer[3] - '0');
 8004460:	4b50      	ldr	r3, [pc, #320]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 8004462:	78db      	ldrb	r3, [r3, #3]
 8004464:	b29a      	uxth	r2, r3
 8004466:	88bb      	ldrh	r3, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	b29b      	uxth	r3, r3
 800446c:	3b30      	subs	r3, #48	; 0x30
 800446e:	80bb      	strh	r3, [r7, #4]

				for (uint8_t i = 0; i < 3; i++)
 8004470:	2300      	movs	r3, #0
 8004472:	70fb      	strb	r3, [r7, #3]
 8004474:	e04a      	b.n	800450c <FrequencyIDs_From_UART+0x140>
				{
					uint8_t baseIndex = 5 + 4 * i; // Calculate base index for each block of values
 8004476:	78fb      	ldrb	r3, [r7, #3]
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	b2db      	uxtb	r3, r3
 800447c:	3305      	adds	r3, #5
 800447e:	70bb      	strb	r3, [r7, #2]
				    fre_IDs[Fre_RX_count][2*i] = UART_RXBuffer[baseIndex] - '0';
 8004480:	78bb      	ldrb	r3, [r7, #2]
 8004482:	4a48      	ldr	r2, [pc, #288]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 8004484:	5cd3      	ldrb	r3, [r2, r3]
 8004486:	4a46      	ldr	r2, [pc, #280]	; (80045a0 <FrequencyIDs_From_UART+0x1d4>)
 8004488:	8812      	ldrh	r2, [r2, #0]
 800448a:	4610      	mov	r0, r2
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	0052      	lsls	r2, r2, #1
 8004490:	3b30      	subs	r3, #48	; 0x30
 8004492:	b2dc      	uxtb	r4, r3
 8004494:	4945      	ldr	r1, [pc, #276]	; (80045ac <FrequencyIDs_From_UART+0x1e0>)
 8004496:	4603      	mov	r3, r0
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	4403      	add	r3, r0
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	440b      	add	r3, r1
 80044a0:	4413      	add	r3, r2
 80044a2:	4622      	mov	r2, r4
 80044a4:	701a      	strb	r2, [r3, #0]
				    fre_IDs[Fre_RX_count][2*i+1] = ((UART_RXBuffer[baseIndex + 1] - '0') * 100 +
 80044a6:	78bb      	ldrb	r3, [r7, #2]
 80044a8:	3301      	adds	r3, #1
 80044aa:	4a3e      	ldr	r2, [pc, #248]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 80044ac:	5cd3      	ldrb	r3, [r2, r3]
 80044ae:	461a      	mov	r2, r3
 80044b0:	0092      	lsls	r2, r2, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	461a      	mov	r2, r3
 80044b6:	0091      	lsls	r1, r2, #2
 80044b8:	461a      	mov	r2, r3
 80044ba:	460b      	mov	r3, r1
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	b2da      	uxtb	r2, r3
				                                    (UART_RXBuffer[baseIndex + 2] - '0') * 10 +
 80044c2:	78bb      	ldrb	r3, [r7, #2]
 80044c4:	3302      	adds	r3, #2
 80044c6:	4937      	ldr	r1, [pc, #220]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 80044c8:	5ccb      	ldrb	r3, [r1, r3]
				    fre_IDs[Fre_RX_count][2*i+1] = ((UART_RXBuffer[baseIndex + 1] - '0') * 100 +
 80044ca:	4619      	mov	r1, r3
 80044cc:	0089      	lsls	r1, r1, #2
 80044ce:	440b      	add	r3, r1
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	4413      	add	r3, r2
 80044d6:	b2da      	uxtb	r2, r3
				                                    (UART_RXBuffer[baseIndex + 3] - '0'));
 80044d8:	78bb      	ldrb	r3, [r7, #2]
 80044da:	3303      	adds	r3, #3
 80044dc:	4931      	ldr	r1, [pc, #196]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 80044de:	5ccb      	ldrb	r3, [r1, r3]
				                                    (UART_RXBuffer[baseIndex + 2] - '0') * 10 +
 80044e0:	4413      	add	r3, r2
 80044e2:	b2db      	uxtb	r3, r3
				    fre_IDs[Fre_RX_count][2*i+1] = ((UART_RXBuffer[baseIndex + 1] - '0') * 100 +
 80044e4:	4a2e      	ldr	r2, [pc, #184]	; (80045a0 <FrequencyIDs_From_UART+0x1d4>)
 80044e6:	8812      	ldrh	r2, [r2, #0]
 80044e8:	4610      	mov	r0, r2
 80044ea:	78fa      	ldrb	r2, [r7, #3]
 80044ec:	0052      	lsls	r2, r2, #1
 80044ee:	3201      	adds	r2, #1
				                                    (UART_RXBuffer[baseIndex + 2] - '0') * 10 +
 80044f0:	3330      	adds	r3, #48	; 0x30
 80044f2:	b2dc      	uxtb	r4, r3
				    fre_IDs[Fre_RX_count][2*i+1] = ((UART_RXBuffer[baseIndex + 1] - '0') * 100 +
 80044f4:	492d      	ldr	r1, [pc, #180]	; (80045ac <FrequencyIDs_From_UART+0x1e0>)
 80044f6:	4603      	mov	r3, r0
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	4403      	add	r3, r0
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	440b      	add	r3, r1
 8004500:	4413      	add	r3, r2
 8004502:	4622      	mov	r2, r4
 8004504:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < 3; i++)
 8004506:	78fb      	ldrb	r3, [r7, #3]
 8004508:	3301      	adds	r3, #1
 800450a:	70fb      	strb	r3, [r7, #3]
 800450c:	78fb      	ldrb	r3, [r7, #3]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d9b1      	bls.n	8004476 <FrequencyIDs_From_UART+0xaa>
				}

				Fre_RX_count++;
 8004512:	4b23      	ldr	r3, [pc, #140]	; (80045a0 <FrequencyIDs_From_UART+0x1d4>)
 8004514:	881b      	ldrh	r3, [r3, #0]
 8004516:	3301      	adds	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	4b21      	ldr	r3, [pc, #132]	; (80045a0 <FrequencyIDs_From_UART+0x1d4>)
 800451c:	801a      	strh	r2, [r3, #0]
 800451e:	e01e      	b.n	800455e <FrequencyIDs_From_UART+0x192>
			}
			else if (UART_RXBuffer[1] == 'P')
 8004520:	4b20      	ldr	r3, [pc, #128]	; (80045a4 <FrequencyIDs_From_UART+0x1d8>)
 8004522:	785b      	ldrb	r3, [r3, #1]
 8004524:	2b50      	cmp	r3, #80	; 0x50
 8004526:	d11a      	bne.n	800455e <FrequencyIDs_From_UART+0x192>
			{
				if(Frelen_sum == Frelen)
 8004528:	4b1f      	ldr	r3, [pc, #124]	; (80045a8 <FrequencyIDs_From_UART+0x1dc>)
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	88ba      	ldrh	r2, [r7, #4]
 800452e:	429a      	cmp	r2, r3
 8004530:	d105      	bne.n	800453e <FrequencyIDs_From_UART+0x172>
				{
					printf("#Y#\n");
 8004532:	481f      	ldr	r0, [pc, #124]	; (80045b0 <FrequencyIDs_From_UART+0x1e4>)
 8004534:	f002 ff7e 	bl	8007434 <puts>
					FreID_state = true;
 8004538:	2301      	movs	r3, #1
 800453a:	71fb      	strb	r3, [r7, #7]
 800453c:	e00f      	b.n	800455e <FrequencyIDs_From_UART+0x192>
				}
				else
				{
					printf("#I#FreLenNotMactched#%d#%d#\n", Frelen, Frelen_sum);
 800453e:	4b1a      	ldr	r3, [pc, #104]	; (80045a8 <FrequencyIDs_From_UART+0x1dc>)
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	4619      	mov	r1, r3
 8004544:	88bb      	ldrh	r3, [r7, #4]
 8004546:	461a      	mov	r2, r3
 8004548:	481a      	ldr	r0, [pc, #104]	; (80045b4 <FrequencyIDs_From_UART+0x1e8>)
 800454a:	f002 feed 	bl	8007328 <iprintf>
					Frelen = 0;
 800454e:	4b16      	ldr	r3, [pc, #88]	; (80045a8 <FrequencyIDs_From_UART+0x1dc>)
 8004550:	2200      	movs	r2, #0
 8004552:	801a      	strh	r2, [r3, #0]
				    Frelen_sum = 0;
 8004554:	2300      	movs	r3, #0
 8004556:	80bb      	strh	r3, [r7, #4]
				    Fre_RX_count = 0;
 8004558:	4b11      	ldr	r3, [pc, #68]	; (80045a0 <FrequencyIDs_From_UART+0x1d4>)
 800455a:	2200      	movs	r2, #0
 800455c:	801a      	strh	r2, [r3, #0]
	while(!FreID_state)
 800455e:	79fb      	ldrb	r3, [r7, #7]
 8004560:	f083 0301 	eor.w	r3, r3, #1
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	f47f af3b 	bne.w	80043e2 <FrequencyIDs_From_UART+0x16>
				}
			}
		}
	}
	if(fre_IDs[0][1]=='a' && fre_IDs[0][3]=='l' && fre_IDs[0][5]=='f')
 800456c:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <FrequencyIDs_From_UART+0x1e0>)
 800456e:	785b      	ldrb	r3, [r3, #1]
 8004570:	2b61      	cmp	r3, #97	; 0x61
 8004572:	d10c      	bne.n	800458e <FrequencyIDs_From_UART+0x1c2>
 8004574:	4b0d      	ldr	r3, [pc, #52]	; (80045ac <FrequencyIDs_From_UART+0x1e0>)
 8004576:	78db      	ldrb	r3, [r3, #3]
 8004578:	2b6c      	cmp	r3, #108	; 0x6c
 800457a:	d108      	bne.n	800458e <FrequencyIDs_From_UART+0x1c2>
 800457c:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <FrequencyIDs_From_UART+0x1e0>)
 800457e:	795b      	ldrb	r3, [r3, #5]
 8004580:	2b66      	cmp	r3, #102	; 0x66
 8004582:	d104      	bne.n	800458e <FrequencyIDs_From_UART+0x1c2>
	{
		Fre_Length = Band_Max_len;
 8004584:	4b0c      	ldr	r3, [pc, #48]	; (80045b8 <FrequencyIDs_From_UART+0x1ec>)
 8004586:	f240 4256 	movw	r2, #1110	; 0x456
 800458a:	801a      	strh	r2, [r3, #0]
 800458c:	e004      	b.n	8004598 <FrequencyIDs_From_UART+0x1cc>
	}
	else
	{
		Fre_Length = Frelen;
 800458e:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <FrequencyIDs_From_UART+0x1dc>)
 8004590:	881a      	ldrh	r2, [r3, #0]
 8004592:	4b09      	ldr	r3, [pc, #36]	; (80045b8 <FrequencyIDs_From_UART+0x1ec>)
 8004594:	801a      	strh	r2, [r3, #0]
	}
}
 8004596:	bf00      	nop
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	bd90      	pop	{r4, r7, pc}
 80045a0:	2000027c 	.word	0x2000027c
 80045a4:	20003b00 	.word	0x20003b00
 80045a8:	2000027e 	.word	0x2000027e
 80045ac:	20000284 	.word	0x20000284
 80045b0:	08009cb8 	.word	0x08009cb8
 80045b4:	08009cbc 	.word	0x08009cbc
 80045b8:	20000280 	.word	0x20000280

080045bc <DateTime_UART_To_Radio_Format>:


void DateTime_UART_To_Radio_Format( void )
{
 80045bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045be:	b085      	sub	sp, #20
 80045c0:	af04      	add	r7, sp, #16
	// year_month_date_weekday_hour_minute_second
	// First 3 bytes: #M#
	// data format:#M#xx_xx_xx_xx_xx_xx_xx#\n
	ctimedate.year = (UART_RXBuffer[3] - '0') * 10 + (UART_RXBuffer[4] - '0');
 80045c2:	4b53      	ldr	r3, [pc, #332]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 80045c4:	78db      	ldrb	r3, [r3, #3]
 80045c6:	461a      	mov	r2, r3
 80045c8:	0092      	lsls	r2, r2, #2
 80045ca:	4413      	add	r3, r2
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	4b4f      	ldr	r3, [pc, #316]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 80045d2:	791b      	ldrb	r3, [r3, #4]
 80045d4:	4413      	add	r3, r2
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	3b10      	subs	r3, #16
 80045da:	b2da      	uxtb	r2, r3
 80045dc:	4b4d      	ldr	r3, [pc, #308]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80045de:	701a      	strb	r2, [r3, #0]
	ctimedate.month = (UART_RXBuffer[6] - '0') * 10 + (UART_RXBuffer[7] - '0');
 80045e0:	4b4b      	ldr	r3, [pc, #300]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 80045e2:	799b      	ldrb	r3, [r3, #6]
 80045e4:	461a      	mov	r2, r3
 80045e6:	0092      	lsls	r2, r2, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	4b48      	ldr	r3, [pc, #288]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 80045f0:	79db      	ldrb	r3, [r3, #7]
 80045f2:	4413      	add	r3, r2
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	3b10      	subs	r3, #16
 80045f8:	b2da      	uxtb	r2, r3
 80045fa:	4b46      	ldr	r3, [pc, #280]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80045fc:	705a      	strb	r2, [r3, #1]
	ctimedate.date = (UART_RXBuffer[9] - '0') * 10 + (UART_RXBuffer[10] - '0');
 80045fe:	4b44      	ldr	r3, [pc, #272]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 8004600:	7a5b      	ldrb	r3, [r3, #9]
 8004602:	461a      	mov	r2, r3
 8004604:	0092      	lsls	r2, r2, #2
 8004606:	4413      	add	r3, r2
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	b2da      	uxtb	r2, r3
 800460c:	4b40      	ldr	r3, [pc, #256]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 800460e:	7a9b      	ldrb	r3, [r3, #10]
 8004610:	4413      	add	r3, r2
 8004612:	b2db      	uxtb	r3, r3
 8004614:	3b10      	subs	r3, #16
 8004616:	b2da      	uxtb	r2, r3
 8004618:	4b3e      	ldr	r3, [pc, #248]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 800461a:	709a      	strb	r2, [r3, #2]
	ctimedate.weekday = (UART_RXBuffer[12] - '0') * 10 + (UART_RXBuffer[13] - '0');
 800461c:	4b3c      	ldr	r3, [pc, #240]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 800461e:	7b1b      	ldrb	r3, [r3, #12]
 8004620:	461a      	mov	r2, r3
 8004622:	0092      	lsls	r2, r2, #2
 8004624:	4413      	add	r3, r2
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	b2da      	uxtb	r2, r3
 800462a:	4b39      	ldr	r3, [pc, #228]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 800462c:	7b5b      	ldrb	r3, [r3, #13]
 800462e:	4413      	add	r3, r2
 8004630:	b2db      	uxtb	r3, r3
 8004632:	3b10      	subs	r3, #16
 8004634:	b2da      	uxtb	r2, r3
 8004636:	4b37      	ldr	r3, [pc, #220]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 8004638:	70da      	strb	r2, [r3, #3]
	ctimedate.hour = (UART_RXBuffer[15] - '0') * 10 + (UART_RXBuffer[16] - '0');
 800463a:	4b35      	ldr	r3, [pc, #212]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 800463c:	7bdb      	ldrb	r3, [r3, #15]
 800463e:	461a      	mov	r2, r3
 8004640:	0092      	lsls	r2, r2, #2
 8004642:	4413      	add	r3, r2
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	b2da      	uxtb	r2, r3
 8004648:	4b31      	ldr	r3, [pc, #196]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 800464a:	7c1b      	ldrb	r3, [r3, #16]
 800464c:	4413      	add	r3, r2
 800464e:	b2db      	uxtb	r3, r3
 8004650:	3b10      	subs	r3, #16
 8004652:	b2da      	uxtb	r2, r3
 8004654:	4b2f      	ldr	r3, [pc, #188]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 8004656:	711a      	strb	r2, [r3, #4]
	ctimedate.minute = (UART_RXBuffer[18] - '0') * 10 + (UART_RXBuffer[19] - '0');
 8004658:	4b2d      	ldr	r3, [pc, #180]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 800465a:	7c9b      	ldrb	r3, [r3, #18]
 800465c:	461a      	mov	r2, r3
 800465e:	0092      	lsls	r2, r2, #2
 8004660:	4413      	add	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	b2da      	uxtb	r2, r3
 8004666:	4b2a      	ldr	r3, [pc, #168]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 8004668:	7cdb      	ldrb	r3, [r3, #19]
 800466a:	4413      	add	r3, r2
 800466c:	b2db      	uxtb	r3, r3
 800466e:	3b10      	subs	r3, #16
 8004670:	b2da      	uxtb	r2, r3
 8004672:	4b28      	ldr	r3, [pc, #160]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 8004674:	715a      	strb	r2, [r3, #5]
	ctimedate.second = (UART_RXBuffer[21] - '0') * 10 + (UART_RXBuffer[22] - '0');
 8004676:	4b26      	ldr	r3, [pc, #152]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 8004678:	7d5b      	ldrb	r3, [r3, #21]
 800467a:	461a      	mov	r2, r3
 800467c:	0092      	lsls	r2, r2, #2
 800467e:	4413      	add	r3, r2
 8004680:	005b      	lsls	r3, r3, #1
 8004682:	b2da      	uxtb	r2, r3
 8004684:	4b22      	ldr	r3, [pc, #136]	; (8004710 <DateTime_UART_To_Radio_Format+0x154>)
 8004686:	7d9b      	ldrb	r3, [r3, #22]
 8004688:	4413      	add	r3, r2
 800468a:	b2db      	uxtb	r3, r3
 800468c:	3b10      	subs	r3, #16
 800468e:	b2da      	uxtb	r2, r3
 8004690:	4b20      	ldr	r3, [pc, #128]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 8004692:	719a      	strb	r2, [r3, #6]

	Buffer[2] = ctimedate.year;
 8004694:	4b1f      	ldr	r3, [pc, #124]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 8004696:	781a      	ldrb	r2, [r3, #0]
 8004698:	4b1f      	ldr	r3, [pc, #124]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 800469a:	709a      	strb	r2, [r3, #2]
	Buffer[3] = ctimedate.month;
 800469c:	4b1d      	ldr	r3, [pc, #116]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 800469e:	785a      	ldrb	r2, [r3, #1]
 80046a0:	4b1d      	ldr	r3, [pc, #116]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 80046a2:	70da      	strb	r2, [r3, #3]
	Buffer[4] = ctimedate.date;
 80046a4:	4b1b      	ldr	r3, [pc, #108]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046a6:	789a      	ldrb	r2, [r3, #2]
 80046a8:	4b1b      	ldr	r3, [pc, #108]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 80046aa:	711a      	strb	r2, [r3, #4]
	Buffer[5] = ctimedate.weekday;
 80046ac:	4b19      	ldr	r3, [pc, #100]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046ae:	78da      	ldrb	r2, [r3, #3]
 80046b0:	4b19      	ldr	r3, [pc, #100]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 80046b2:	715a      	strb	r2, [r3, #5]
	Buffer[6] = ctimedate.hour;
 80046b4:	4b17      	ldr	r3, [pc, #92]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046b6:	791a      	ldrb	r2, [r3, #4]
 80046b8:	4b17      	ldr	r3, [pc, #92]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 80046ba:	719a      	strb	r2, [r3, #6]
	Buffer[7] = ctimedate.minute;
 80046bc:	4b15      	ldr	r3, [pc, #84]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046be:	795a      	ldrb	r2, [r3, #5]
 80046c0:	4b15      	ldr	r3, [pc, #84]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 80046c2:	71da      	strb	r2, [r3, #7]
	Buffer[8] = ctimedate.second;
 80046c4:	4b13      	ldr	r3, [pc, #76]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046c6:	799a      	ldrb	r2, [r3, #6]
 80046c8:	4b13      	ldr	r3, [pc, #76]	; (8004718 <DateTime_UART_To_Radio_Format+0x15c>)
 80046ca:	721a      	strb	r2, [r3, #8]

	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
			ctimedate.month, ctimedate.date, ctimedate.year,
 80046cc:	4b11      	ldr	r3, [pc, #68]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046ce:	785b      	ldrb	r3, [r3, #1]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046d0:	461c      	mov	r4, r3
			ctimedate.month, ctimedate.date, ctimedate.year,
 80046d2:	4b10      	ldr	r3, [pc, #64]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046d4:	789b      	ldrb	r3, [r3, #2]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046d6:	461d      	mov	r5, r3
			ctimedate.month, ctimedate.date, ctimedate.year,
 80046d8:	4b0e      	ldr	r3, [pc, #56]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046da:	781b      	ldrb	r3, [r3, #0]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046dc:	461e      	mov	r6, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 80046de:	4b0d      	ldr	r3, [pc, #52]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046e0:	791b      	ldrb	r3, [r3, #4]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046e2:	461a      	mov	r2, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 80046e4:	4b0b      	ldr	r3, [pc, #44]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046e6:	795b      	ldrb	r3, [r3, #5]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046e8:	4619      	mov	r1, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 80046ea:	4b0a      	ldr	r3, [pc, #40]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046ec:	799b      	ldrb	r3, [r3, #6]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046ee:	4618      	mov	r0, r3
			ctimedate.hour, ctimedate.minute, ctimedate.second, ctimedate.weekday);
 80046f0:	4b08      	ldr	r3, [pc, #32]	; (8004714 <DateTime_UART_To_Radio_Format+0x158>)
 80046f2:	78db      	ldrb	r3, [r3, #3]
	printf("#I#TimeToSensor:%02d/%02d/%02d %02d:%02d:%02d Weekday:%d#\n",
 80046f4:	9303      	str	r3, [sp, #12]
 80046f6:	9002      	str	r0, [sp, #8]
 80046f8:	9101      	str	r1, [sp, #4]
 80046fa:	9200      	str	r2, [sp, #0]
 80046fc:	4633      	mov	r3, r6
 80046fe:	462a      	mov	r2, r5
 8004700:	4621      	mov	r1, r4
 8004702:	4806      	ldr	r0, [pc, #24]	; (800471c <DateTime_UART_To_Radio_Format+0x160>)
 8004704:	f002 fe10 	bl	8007328 <iprintf>
}
 8004708:	bf00      	nop
 800470a:	3704      	adds	r7, #4
 800470c:	46bd      	mov	sp, r7
 800470e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004710:	20003b00 	.word	0x20003b00
 8004714:	20003c00 	.word	0x20003c00
 8004718:	20003238 	.word	0x20003238
 800471c:	08009cdc 	.word	0x08009cdc

08004720 <Radio_Test_Data_Format>:

void Radio_Test_Data_Format( void )
{
 8004720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004722:	b087      	sub	sp, #28
 8004724:	af04      	add	r7, sp, #16
	// First 3 bytes: #N#
	// data format:#N#XXXXXXXXXXXXXXXXXXXXX#\n 3 characters for one random number
	for(uint8_t i=0; i<BUFFER_SIZE-2; i++)
 8004726:	2300      	movs	r3, #0
 8004728:	71fb      	strb	r3, [r7, #7]
 800472a:	e036      	b.n	800479a <Radio_Test_Data_Format+0x7a>
	{
		data_RXTX_Test[i] = (UART_RXBuffer[3*i+3]-'0')*100+
 800472c:	79fb      	ldrb	r3, [r7, #7]
 800472e:	1c5a      	adds	r2, r3, #1
 8004730:	4613      	mov	r3, r2
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	4413      	add	r3, r2
 8004736:	4a2b      	ldr	r2, [pc, #172]	; (80047e4 <Radio_Test_Data_Format+0xc4>)
 8004738:	5cd3      	ldrb	r3, [r2, r3]
 800473a:	461a      	mov	r2, r3
 800473c:	0092      	lsls	r2, r2, #2
 800473e:	4413      	add	r3, r2
 8004740:	461a      	mov	r2, r3
 8004742:	0091      	lsls	r1, r2, #2
 8004744:	461a      	mov	r2, r3
 8004746:	460b      	mov	r3, r1
 8004748:	4413      	add	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	b2d9      	uxtb	r1, r3
				            (UART_RXBuffer[3*i+4]-'0')*10+
 800474e:	79fa      	ldrb	r2, [r7, #7]
 8004750:	4613      	mov	r3, r2
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	4413      	add	r3, r2
 8004756:	3304      	adds	r3, #4
 8004758:	4a22      	ldr	r2, [pc, #136]	; (80047e4 <Radio_Test_Data_Format+0xc4>)
 800475a:	5cd3      	ldrb	r3, [r2, r3]
		data_RXTX_Test[i] = (UART_RXBuffer[3*i+3]-'0')*100+
 800475c:	461a      	mov	r2, r3
 800475e:	0092      	lsls	r2, r2, #2
 8004760:	4413      	add	r3, r2
 8004762:	005b      	lsls	r3, r3, #1
 8004764:	b2db      	uxtb	r3, r3
 8004766:	440b      	add	r3, r1
 8004768:	b2d9      	uxtb	r1, r3
							(UART_RXBuffer[3*i+5]-'0');
 800476a:	79fa      	ldrb	r2, [r7, #7]
 800476c:	4613      	mov	r3, r2
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	4413      	add	r3, r2
 8004772:	3305      	adds	r3, #5
 8004774:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <Radio_Test_Data_Format+0xc4>)
 8004776:	5cd3      	ldrb	r3, [r2, r3]
				            (UART_RXBuffer[3*i+4]-'0')*10+
 8004778:	440b      	add	r3, r1
 800477a:	b2da      	uxtb	r2, r3
		data_RXTX_Test[i] = (UART_RXBuffer[3*i+3]-'0')*100+
 800477c:	79fb      	ldrb	r3, [r7, #7]
				            (UART_RXBuffer[3*i+4]-'0')*10+
 800477e:	3230      	adds	r2, #48	; 0x30
 8004780:	b2d1      	uxtb	r1, r2
		data_RXTX_Test[i] = (UART_RXBuffer[3*i+3]-'0')*100+
 8004782:	4a19      	ldr	r2, [pc, #100]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 8004784:	54d1      	strb	r1, [r2, r3]
		Buffer[i+2] = data_RXTX_Test[i];
 8004786:	79fa      	ldrb	r2, [r7, #7]
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	3302      	adds	r3, #2
 800478c:	4916      	ldr	r1, [pc, #88]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 800478e:	5c89      	ldrb	r1, [r1, r2]
 8004790:	4a16      	ldr	r2, [pc, #88]	; (80047ec <Radio_Test_Data_Format+0xcc>)
 8004792:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0; i<BUFFER_SIZE-2; i++)
 8004794:	79fb      	ldrb	r3, [r7, #7]
 8004796:	3301      	adds	r3, #1
 8004798:	71fb      	strb	r3, [r7, #7]
 800479a:	79fb      	ldrb	r3, [r7, #7]
 800479c:	2b06      	cmp	r3, #6
 800479e:	d9c5      	bls.n	800472c <Radio_Test_Data_Format+0xc>
	}

	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
			data_RXTX_Test[0], data_RXTX_Test[1], data_RXTX_Test[2],
 80047a0:	4b11      	ldr	r3, [pc, #68]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047a2:	781b      	ldrb	r3, [r3, #0]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047a4:	461c      	mov	r4, r3
			data_RXTX_Test[0], data_RXTX_Test[1], data_RXTX_Test[2],
 80047a6:	4b10      	ldr	r3, [pc, #64]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047a8:	785b      	ldrb	r3, [r3, #1]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047aa:	461d      	mov	r5, r3
			data_RXTX_Test[0], data_RXTX_Test[1], data_RXTX_Test[2],
 80047ac:	4b0e      	ldr	r3, [pc, #56]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047ae:	789b      	ldrb	r3, [r3, #2]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047b0:	461e      	mov	r6, r3
			data_RXTX_Test[3], data_RXTX_Test[4], data_RXTX_Test[5],
 80047b2:	4b0d      	ldr	r3, [pc, #52]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047b4:	78db      	ldrb	r3, [r3, #3]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047b6:	461a      	mov	r2, r3
			data_RXTX_Test[3], data_RXTX_Test[4], data_RXTX_Test[5],
 80047b8:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047ba:	791b      	ldrb	r3, [r3, #4]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047bc:	4619      	mov	r1, r3
			data_RXTX_Test[3], data_RXTX_Test[4], data_RXTX_Test[5],
 80047be:	4b0a      	ldr	r3, [pc, #40]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047c0:	795b      	ldrb	r3, [r3, #5]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047c2:	4618      	mov	r0, r3
			data_RXTX_Test[6]);
 80047c4:	4b08      	ldr	r3, [pc, #32]	; (80047e8 <Radio_Test_Data_Format+0xc8>)
 80047c6:	799b      	ldrb	r3, [r3, #6]
	printf("#I#RadioTestData:%d,%d,%d,%d,%d,%d,%d\n",
 80047c8:	9303      	str	r3, [sp, #12]
 80047ca:	9002      	str	r0, [sp, #8]
 80047cc:	9101      	str	r1, [sp, #4]
 80047ce:	9200      	str	r2, [sp, #0]
 80047d0:	4633      	mov	r3, r6
 80047d2:	462a      	mov	r2, r5
 80047d4:	4621      	mov	r1, r4
 80047d6:	4806      	ldr	r0, [pc, #24]	; (80047f0 <Radio_Test_Data_Format+0xd0>)
 80047d8:	f002 fda6 	bl	8007328 <iprintf>
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047e4:	20003b00 	.word	0x20003b00
 80047e8:	20000038 	.word	0x20000038
 80047ec:	20003238 	.word	0x20003238
 80047f0:	08009d18 	.word	0x08009d18

080047f4 <Get_RandnumtoRadio>:

void Get_RandnumtoRadio( uint8_t cmd )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	71fb      	strb	r3, [r7, #7]
	printf("#R#%d#%d#\n", BUFFER_SIZE-2, cmd);
 80047fe:	79fb      	ldrb	r3, [r7, #7]
 8004800:	461a      	mov	r2, r3
 8004802:	2107      	movs	r1, #7
 8004804:	4809      	ldr	r0, [pc, #36]	; (800482c <Get_RandnumtoRadio+0x38>)
 8004806:	f002 fd8f 	bl	8007328 <iprintf>
	while(1)
	{
		// year_month_date_weekday_hour_minute_second
		// printf("Please enter date and time in the format: xx_xx_xx_xx_xx_xx_xx\r\n");
		if(Get_Received_Line(UART_RXBuffer)) // data format:#M#xx_xx_xx_xx_xx_xx_xx#\n
 800480a:	4809      	ldr	r0, [pc, #36]	; (8004830 <Get_RandnumtoRadio+0x3c>)
 800480c:	f000 fb68 	bl	8004ee0 <Get_Received_Line>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0f9      	beq.n	800480a <Get_RandnumtoRadio+0x16>
		{
			if(UART_RXBuffer[1] == 'N')
 8004816:	4b06      	ldr	r3, [pc, #24]	; (8004830 <Get_RandnumtoRadio+0x3c>)
 8004818:	785b      	ldrb	r3, [r3, #1]
 800481a:	2b4e      	cmp	r3, #78	; 0x4e
 800481c:	d1f5      	bne.n	800480a <Get_RandnumtoRadio+0x16>
			{
				Radio_Test_Data_Format();
 800481e:	f7ff ff7f 	bl	8004720 <Radio_Test_Data_Format>
				break;
 8004822:	bf00      	nop
	    	}
		}
	}
}
 8004824:	bf00      	nop
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	08009d40 	.word	0x08009d40
 8004830:	20003b00 	.word	0x20003b00

08004834 <Get_TimetoRadio>:

void Get_TimetoRadio( uint8_t NodeID, uint8_t cmd)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	4603      	mov	r3, r0
 800483c:	460a      	mov	r2, r1
 800483e:	71fb      	strb	r3, [r7, #7]
 8004840:	4613      	mov	r3, r2
 8004842:	71bb      	strb	r3, [r7, #6]
	printf("#T#%d#%d#\n", NodeID, cmd);
 8004844:	79fb      	ldrb	r3, [r7, #7]
 8004846:	79ba      	ldrb	r2, [r7, #6]
 8004848:	4619      	mov	r1, r3
 800484a:	480a      	ldr	r0, [pc, #40]	; (8004874 <Get_TimetoRadio+0x40>)
 800484c:	f002 fd6c 	bl	8007328 <iprintf>
	while(1)
	{
		if(Get_Received_Line(UART_RXBuffer)) // data format:#M#xx_xx_xx_xx_xx_xx_xx#\n
 8004850:	4809      	ldr	r0, [pc, #36]	; (8004878 <Get_TimetoRadio+0x44>)
 8004852:	f000 fb45 	bl	8004ee0 <Get_Received_Line>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0f9      	beq.n	8004850 <Get_TimetoRadio+0x1c>
		{
			if(UART_RXBuffer[1] == 'M')
 800485c:	4b06      	ldr	r3, [pc, #24]	; (8004878 <Get_TimetoRadio+0x44>)
 800485e:	785b      	ldrb	r3, [r3, #1]
 8004860:	2b4d      	cmp	r3, #77	; 0x4d
 8004862:	d1f5      	bne.n	8004850 <Get_TimetoRadio+0x1c>
			{
				DateTime_UART_To_Radio_Format();
 8004864:	f7ff feaa 	bl	80045bc <DateTime_UART_To_Radio_Format>
		    	break;
 8004868:	bf00      	nop
			}
		}
	}
}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	08009d4c 	.word	0x08009d4c
 8004878:	20003b00 	.word	0x20003b00

0800487c <Wait_UART_Start>:

void Wait_UART_Start( uint8_t NodeID )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	4603      	mov	r3, r0
 8004884:	71fb      	strb	r3, [r7, #7]
	while(1)
	{
		if(Get_Received_Line(UART_RXBuffer))
 8004886:	480a      	ldr	r0, [pc, #40]	; (80048b0 <Wait_UART_Start+0x34>)
 8004888:	f000 fb2a 	bl	8004ee0 <Get_Received_Line>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0f9      	beq.n	8004886 <Wait_UART_Start+0xa>
		{
			if(UART_RXBuffer[1] == 'A')
 8004892:	4b07      	ldr	r3, [pc, #28]	; (80048b0 <Wait_UART_Start+0x34>)
 8004894:	785b      	ldrb	r3, [r3, #1]
 8004896:	2b41      	cmp	r3, #65	; 0x41
 8004898:	d1f5      	bne.n	8004886 <Wait_UART_Start+0xa>
			{
				printf("#S#%d#----------- Talking to sensor -----------#\n", NodeID);
 800489a:	79fb      	ldrb	r3, [r7, #7]
 800489c:	4619      	mov	r1, r3
 800489e:	4805      	ldr	r0, [pc, #20]	; (80048b4 <Wait_UART_Start+0x38>)
 80048a0:	f002 fd42 	bl	8007328 <iprintf>
				break;
 80048a4:	bf00      	nop
			}
		}
	}
}
 80048a6:	bf00      	nop
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	20003b00 	.word	0x20003b00
 80048b4:	08009d58 	.word	0x08009d58

080048b8 <SX126xIoTcxoInit>:
    GpioInit( &DbgPinRx, RADIO_DBG_PIN_RX, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
#endif
}

void SX126xIoTcxoInit( void )
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
    // No TCXO component available on this board design.
}
 80048bc:	bf00      	nop
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <SX126xGetBoardTcxoWakeupTime>:

uint32_t SX126xGetBoardTcxoWakeupTime( void )
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
    return BOARD_TCXO_WAKEUP_TIME;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr

080048d2 <SX126xIoRfSwitchInit>:

void SX126xIoRfSwitchInit( void )
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	af00      	add	r7, sp, #0
    SX126xSetDio2AsRfSwitchCtrl( true );
 80048d6:	2001      	movs	r0, #1
 80048d8:	f001 fde1 	bl	800649e <SX126xSetDio2AsRfSwitchCtrl>
}
 80048dc:	bf00      	nop
 80048de:	bd80      	pop	{r7, pc}

080048e0 <SX126xGetOperatingMode>:

RadioOperatingModes_t SX126xGetOperatingMode( void )
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
    return OperatingMode;
 80048e4:	4b02      	ldr	r3, [pc, #8]	; (80048f0 <SX126xGetOperatingMode+0x10>)
 80048e6:	781b      	ldrb	r3, [r3, #0]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr
 80048f0:	20003c38 	.word	0x20003c38

080048f4 <SX126xSetOperatingMode>:

void SX126xSetOperatingMode( RadioOperatingModes_t mode )
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	4603      	mov	r3, r0
 80048fc:	71fb      	strb	r3, [r7, #7]
    OperatingMode = mode;
 80048fe:	4a04      	ldr	r2, [pc, #16]	; (8004910 <SX126xSetOperatingMode+0x1c>)
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	7013      	strb	r3, [r2, #0]
            SX126xDbgPinTxWrite( 0 );
            SX126xDbgPinRxWrite( 0 );
            break;
    }
#endif
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	20003c38 	.word	0x20003c38

08004914 <SX126xReset>:

void SX126xReset( void )
{
 8004914:	b580      	push	{r7, lr}
 8004916:	af00      	add	r7, sp, #0
    GpioInit( &SX126x.Reset, RADIO_RESET, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
    DelayMs( 20 );
    GpioInit( &SX126x.Reset, RADIO_RESET, PIN_ANALOGIC, PIN_PUSH_PULL, PIN_NO_PULL, 0 ); // internal pull-up
    DelayMs( 10 );
    */
	GpioWrite(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, RESET);
 8004918:	2200      	movs	r2, #0
 800491a:	2101      	movs	r1, #1
 800491c:	4807      	ldr	r0, [pc, #28]	; (800493c <SX126xReset+0x28>)
 800491e:	f000 f9fe 	bl	8004d1e <GpioWrite>
	DelayMs(20);
 8004922:	2014      	movs	r0, #20
 8004924:	f000 f9f0 	bl	8004d08 <DelayMs>
	GpioWrite(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, SET);
 8004928:	2201      	movs	r2, #1
 800492a:	2101      	movs	r1, #1
 800492c:	4803      	ldr	r0, [pc, #12]	; (800493c <SX126xReset+0x28>)
 800492e:	f000 f9f6 	bl	8004d1e <GpioWrite>
	DelayMs(10);
 8004932:	200a      	movs	r0, #10
 8004934:	f000 f9e8 	bl	8004d08 <DelayMs>
}
 8004938:	bf00      	nop
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40020000 	.word	0x40020000

08004940 <SX126xWaitOnBusy>:

void SX126xWaitOnBusy( void )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
	while(RADIO_BUSY());
 8004944:	bf00      	nop
 8004946:	2108      	movs	r1, #8
 8004948:	4804      	ldr	r0, [pc, #16]	; (800495c <SX126xWaitOnBusy+0x1c>)
 800494a:	f7fd f8b3 	bl	8001ab4 <HAL_GPIO_ReadPin>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d1f8      	bne.n	8004946 <SX126xWaitOnBusy+0x6>
  //  while( GpioRead( &SX126x.BUSY ) == 1 );
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40020400 	.word	0x40020400

08004960 <SX126xWakeup>:

void SX126xWakeup( void )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
    Sx126x_SpiInOut( &SX126x.Spi, 0x00 );

    GpioWrite( &SX126x.Spi.Nss, 1 );
    */

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 8004964:	2200      	movs	r2, #0
 8004966:	f44f 7180 	mov.w	r1, #256	; 0x100
 800496a:	480b      	ldr	r0, [pc, #44]	; (8004998 <SX126xWakeup+0x38>)
 800496c:	f000 f9d7 	bl	8004d1e <GpioWrite>
    Sx126x_SpiInOut( RADIO_GET_STATUS );
 8004970:	20c0      	movs	r0, #192	; 0xc0
 8004972:	f000 fa01 	bl	8004d78 <Sx126x_SpiInOut>
    Sx126x_SpiInOut( 0x00 );
 8004976:	2000      	movs	r0, #0
 8004978:	f000 f9fe 	bl	8004d78 <Sx126x_SpiInOut>
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 800497c:	2201      	movs	r2, #1
 800497e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004982:	4805      	ldr	r0, [pc, #20]	; (8004998 <SX126xWakeup+0x38>)
 8004984:	f000 f9cb 	bl	8004d1e <GpioWrite>


    // Wait for chip to be ready.
    SX126xWaitOnBusy( );
 8004988:	f7ff ffda 	bl	8004940 <SX126xWaitOnBusy>

    // Update operating mode context variable
    SX126xSetOperatingMode( MODE_STDBY_RC );
 800498c:	2001      	movs	r0, #1
 800498e:	f7ff ffb1 	bl	80048f4 <SX126xSetOperatingMode>

    // CRITICAL_SECTION_END( );
}
 8004992:	bf00      	nop
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	40020000 	.word	0x40020000

0800499c <SX126xWriteCommand>:

void SX126xWriteCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	4603      	mov	r3, r0
 80049a4:	6039      	str	r1, [r7, #0]
 80049a6:	71fb      	strb	r3, [r7, #7]
 80049a8:	4613      	mov	r3, r2
 80049aa:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 80049ac:	f7ff ffc8 	bl	8004940 <SX126xWaitOnBusy>

    // GpioWrite( &SX126x.Spi.Nss, 0 );
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 80049b0:	2200      	movs	r2, #0
 80049b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049b6:	4811      	ldr	r0, [pc, #68]	; (80049fc <SX126xWriteCommand+0x60>)
 80049b8:	f000 f9b1 	bl	8004d1e <GpioWrite>

    // Sx126x_SpiInOut( &SX126x.Spi, ( uint8_t )command );
    Sx126x_SpiInOut(( uint8_t )command);
 80049bc:	79fb      	ldrb	r3, [r7, #7]
 80049be:	4618      	mov	r0, r3
 80049c0:	f000 f9da 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &hspi1, ( uint8_t )command  );

    for( uint16_t i = 0; i < size; i++ )
 80049c4:	2300      	movs	r3, #0
 80049c6:	81fb      	strh	r3, [r7, #14]
 80049c8:	e009      	b.n	80049de <SX126xWriteCommand+0x42>
    {
    	Sx126x_SpiInOut( buffer[i]  );
 80049ca:	89fb      	ldrh	r3, [r7, #14]
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	4413      	add	r3, r2
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 f9d0 	bl	8004d78 <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 80049d8:	89fb      	ldrh	r3, [r7, #14]
 80049da:	3301      	adds	r3, #1
 80049dc:	81fb      	strh	r3, [r7, #14]
 80049de:	89fa      	ldrh	r2, [r7, #14]
 80049e0:	88bb      	ldrh	r3, [r7, #4]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d3f1      	bcc.n	80049ca <SX126xWriteCommand+0x2e>
        // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 80049e6:	2201      	movs	r2, #1
 80049e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049ec:	4803      	ldr	r0, [pc, #12]	; (80049fc <SX126xWriteCommand+0x60>)
 80049ee:	f000 f996 	bl	8004d1e <GpioWrite>
   //  GpioWrite( &SX126x.Spi.Nss, 1 );

}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	40020000 	.word	0x40020000

08004a00 <SX126xReadCommand>:

uint8_t SX126xReadCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 8004a00:	b590      	push	{r4, r7, lr}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	6039      	str	r1, [r7, #0]
 8004a0a:	71fb      	strb	r3, [r7, #7]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 8004a10:	2300      	movs	r3, #0
 8004a12:	737b      	strb	r3, [r7, #13]

    SX126xWaitOnBusy( );
 8004a14:	f7ff ff94 	bl	8004940 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a1e:	4814      	ldr	r0, [pc, #80]	; (8004a70 <SX126xReadCommand+0x70>)
 8004a20:	f000 f97d 	bl	8004d1e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( ( uint8_t )command  );
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f000 f9a6 	bl	8004d78 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, ( uint8_t )command );
    status = Sx126x_SpiInOut( 0x00  );
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	f000 f9a3 	bl	8004d78 <Sx126x_SpiInOut>
 8004a32:	4603      	mov	r3, r0
 8004a34:	737b      	strb	r3, [r7, #13]
    // status = Sx126x_SpiInOut( &SX126x.Spi, 0x00 );
    for( uint16_t i = 0; i < size; i++ )
 8004a36:	2300      	movs	r3, #0
 8004a38:	81fb      	strh	r3, [r7, #14]
 8004a3a:	e00a      	b.n	8004a52 <SX126xReadCommand+0x52>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 8004a3c:	89fb      	ldrh	r3, [r7, #14]
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	18d4      	adds	r4, r2, r3
 8004a42:	2000      	movs	r0, #0
 8004a44:	f000 f998 	bl	8004d78 <Sx126x_SpiInOut>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 8004a4c:	89fb      	ldrh	r3, [r7, #14]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	81fb      	strh	r3, [r7, #14]
 8004a52:	89fa      	ldrh	r2, [r7, #14]
 8004a54:	88bb      	ldrh	r3, [r7, #4]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d3f0      	bcc.n	8004a3c <SX126xReadCommand+0x3c>
       // buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a60:	4803      	ldr	r0, [pc, #12]	; (8004a70 <SX126xReadCommand+0x70>)
 8004a62:	f000 f95c 	bl	8004d1e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );

    return status;
 8004a66:	7b7b      	ldrb	r3, [r7, #13]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd90      	pop	{r4, r7, pc}
 8004a70:	40020000 	.word	0x40020000

08004a74 <SX126xWriteRegisters>:

void SX126xWriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	6039      	str	r1, [r7, #0]
 8004a7e:	80fb      	strh	r3, [r7, #6]
 8004a80:	4613      	mov	r3, r2
 8004a82:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 8004a84:	f7ff ff5c 	bl	8004940 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a8e:	4817      	ldr	r0, [pc, #92]	; (8004aec <SX126xWriteRegisters+0x78>)
 8004a90:	f000 f945 	bl	8004d1e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );
    
    Sx126x_SpiInOut( RADIO_WRITE_REGISTER );
 8004a94:	200d      	movs	r0, #13
 8004a96:	f000 f96f 	bl	8004d78 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, RADIO_WRITE_REGISTER );
    Sx126x_SpiInOut( ( address & 0xFF00 ) >> 8 );
 8004a9a:	88fb      	ldrh	r3, [r7, #6]
 8004a9c:	0a1b      	lsrs	r3, r3, #8
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 f968 	bl	8004d78 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, ( address & 0xFF00 ) >> 8 );
    Sx126x_SpiInOut( address & 0x00FF );
 8004aa8:	88fb      	ldrh	r3, [r7, #6]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f963 	bl	8004d78 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, address & 0x00FF );
    
    for( uint16_t i = 0; i < size; i++ )
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	81fb      	strh	r3, [r7, #14]
 8004ab6:	e009      	b.n	8004acc <SX126xWriteRegisters+0x58>
    {
    	Sx126x_SpiInOut( buffer[i] );
 8004ab8:	89fb      	ldrh	r3, [r7, #14]
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	4413      	add	r3, r2
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 f959 	bl	8004d78 <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 8004ac6:	89fb      	ldrh	r3, [r7, #14]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	81fb      	strh	r3, [r7, #14]
 8004acc:	89fa      	ldrh	r2, [r7, #14]
 8004ace:	88bb      	ldrh	r3, [r7, #4]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d3f1      	bcc.n	8004ab8 <SX126xWriteRegisters+0x44>
       // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ada:	4804      	ldr	r0, [pc, #16]	; (8004aec <SX126xWriteRegisters+0x78>)
 8004adc:	f000 f91f 	bl	8004d1e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );

    SX126xWaitOnBusy( );
 8004ae0:	f7ff ff2e 	bl	8004940 <SX126xWaitOnBusy>
}
 8004ae4:	bf00      	nop
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40020000 	.word	0x40020000

08004af0 <SX126xWriteRegister>:

void SX126xWriteRegister( uint16_t address, uint8_t value )
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	460a      	mov	r2, r1
 8004afa:	80fb      	strh	r3, [r7, #6]
 8004afc:	4613      	mov	r3, r2
 8004afe:	717b      	strb	r3, [r7, #5]
    SX126xWriteRegisters( address, &value, 1 );
 8004b00:	1d79      	adds	r1, r7, #5
 8004b02:	88fb      	ldrh	r3, [r7, #6]
 8004b04:	2201      	movs	r2, #1
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7ff ffb4 	bl	8004a74 <SX126xWriteRegisters>
}
 8004b0c:	bf00      	nop
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <SX126xReadRegisters>:

void SX126xReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8004b14:	b590      	push	{r4, r7, lr}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	6039      	str	r1, [r7, #0]
 8004b1e:	80fb      	strh	r3, [r7, #6]
 8004b20:	4613      	mov	r3, r2
 8004b22:	80bb      	strh	r3, [r7, #4]
	SX126xWaitOnBusy( );
 8004b24:	f7ff ff0c 	bl	8004940 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b2e:	4818      	ldr	r0, [pc, #96]	; (8004b90 <SX126xReadRegisters+0x7c>)
 8004b30:	f000 f8f5 	bl	8004d1e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_READ_REGISTER );
 8004b34:	201d      	movs	r0, #29
 8004b36:	f000 f91f 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, RADIO_READ_REGISTER );
    Sx126x_SpiInOut(  ( address & 0xFF00 ) >> 8 );
 8004b3a:	88fb      	ldrh	r3, [r7, #6]
 8004b3c:	0a1b      	lsrs	r3, r3, #8
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 f918 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, ( address & 0xFF00 ) >> 8 );
    Sx126x_SpiInOut( address & 0x00FF );
 8004b48:	88fb      	ldrh	r3, [r7, #6]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 f913 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, address & 0x00FF );
    Sx126x_SpiInOut( 0x00 );
 8004b52:	2000      	movs	r0, #0
 8004b54:	f000 f910 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, 0 );
    for( uint16_t i = 0; i < size; i++ )
 8004b58:	2300      	movs	r3, #0
 8004b5a:	81fb      	strh	r3, [r7, #14]
 8004b5c:	e00a      	b.n	8004b74 <SX126xReadRegisters+0x60>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 8004b5e:	89fb      	ldrh	r3, [r7, #14]
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	18d4      	adds	r4, r2, r3
 8004b64:	2000      	movs	r0, #0
 8004b66:	f000 f907 	bl	8004d78 <Sx126x_SpiInOut>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 8004b6e:	89fb      	ldrh	r3, [r7, #14]
 8004b70:	3301      	adds	r3, #1
 8004b72:	81fb      	strh	r3, [r7, #14]
 8004b74:	89fa      	ldrh	r2, [r7, #14]
 8004b76:	88bb      	ldrh	r3, [r7, #4]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d3f0      	bcc.n	8004b5e <SX126xReadRegisters+0x4a>
        //buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b82:	4803      	ldr	r0, [pc, #12]	; (8004b90 <SX126xReadRegisters+0x7c>)
 8004b84:	f000 f8cb 	bl	8004d1e <GpioWrite>
    // GpioWrite( &SX126x.Spi.Nss, 1 );
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd90      	pop	{r4, r7, pc}
 8004b90:	40020000 	.word	0x40020000

08004b94 <SX126xReadRegister>:

uint8_t SX126xReadRegister( uint16_t address )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX126xReadRegisters( address, &data, 1 );
 8004b9e:	f107 010f 	add.w	r1, r7, #15
 8004ba2:	88fb      	ldrh	r3, [r7, #6]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7ff ffb4 	bl	8004b14 <SX126xReadRegisters>
    return data;
 8004bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
	...

08004bb8 <SX126xWriteBuffer>:

void SX126xWriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	6039      	str	r1, [r7, #0]
 8004bc2:	71fb      	strb	r3, [r7, #7]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	71bb      	strb	r3, [r7, #6]
	SX126xWaitOnBusy( );
 8004bc8:	f7ff feba 	bl	8004940 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bd2:	4813      	ldr	r0, [pc, #76]	; (8004c20 <SX126xWriteBuffer+0x68>)
 8004bd4:	f000 f8a3 	bl	8004d1e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_WRITE_BUFFER );
 8004bd8:	200e      	movs	r0, #14
 8004bda:	f000 f8cd 	bl	8004d78 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, RADIO_WRITE_BUFFER );
    Sx126x_SpiInOut( offset );
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 f8c9 	bl	8004d78 <Sx126x_SpiInOut>
    // Sx126x_SpiInOut( &SX126x.Spi, offset );
    for( uint16_t i = 0; i < size; i++ )
 8004be6:	2300      	movs	r3, #0
 8004be8:	81fb      	strh	r3, [r7, #14]
 8004bea:	e009      	b.n	8004c00 <SX126xWriteBuffer+0x48>
    {
    	Sx126x_SpiInOut( buffer[i] );
 8004bec:	89fb      	ldrh	r3, [r7, #14]
 8004bee:	683a      	ldr	r2, [r7, #0]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 f8bf 	bl	8004d78 <Sx126x_SpiInOut>
    for( uint16_t i = 0; i < size; i++ )
 8004bfa:	89fb      	ldrh	r3, [r7, #14]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	81fb      	strh	r3, [r7, #14]
 8004c00:	79bb      	ldrb	r3, [r7, #6]
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	89fa      	ldrh	r2, [r7, #14]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d3f0      	bcc.n	8004bec <SX126xWriteBuffer+0x34>
        // Sx126x_SpiInOut( &SX126x.Spi, buffer[i] );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c10:	4803      	ldr	r0, [pc, #12]	; (8004c20 <SX126xWriteBuffer+0x68>)
 8004c12:	f000 f884 	bl	8004d1e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 1 );
}
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40020000 	.word	0x40020000

08004c24 <SX126xReadBuffer>:

void SX126xReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8004c24:	b590      	push	{r4, r7, lr}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	6039      	str	r1, [r7, #0]
 8004c2e:	71fb      	strb	r3, [r7, #7]
 8004c30:	4613      	mov	r3, r2
 8004c32:	71bb      	strb	r3, [r7, #6]
	SX126xWaitOnBusy( );
 8004c34:	f7ff fe84 	bl	8004940 <SX126xWaitOnBusy>

    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, RESET);
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c3e:	4815      	ldr	r0, [pc, #84]	; (8004c94 <SX126xReadBuffer+0x70>)
 8004c40:	f000 f86d 	bl	8004d1e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 0 );

    Sx126x_SpiInOut( RADIO_READ_BUFFER );
 8004c44:	201e      	movs	r0, #30
 8004c46:	f000 f897 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, RADIO_READ_BUFFER );
    Sx126x_SpiInOut( offset );
 8004c4a:	79fb      	ldrb	r3, [r7, #7]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 f893 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, offset );
    Sx126x_SpiInOut( 0x00 );
 8004c52:	2000      	movs	r0, #0
 8004c54:	f000 f890 	bl	8004d78 <Sx126x_SpiInOut>
    //Sx126x_SpiInOut( &SX126x.Spi, 0 );
    for( uint16_t i = 0; i < size; i++ )
 8004c58:	2300      	movs	r3, #0
 8004c5a:	81fb      	strh	r3, [r7, #14]
 8004c5c:	e00a      	b.n	8004c74 <SX126xReadBuffer+0x50>
    {
    	buffer[i] = Sx126x_SpiInOut( 0x00 );
 8004c5e:	89fb      	ldrh	r3, [r7, #14]
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	18d4      	adds	r4, r2, r3
 8004c64:	2000      	movs	r0, #0
 8004c66:	f000 f887 	bl	8004d78 <Sx126x_SpiInOut>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	7023      	strb	r3, [r4, #0]
    for( uint16_t i = 0; i < size; i++ )
 8004c6e:	89fb      	ldrh	r3, [r7, #14]
 8004c70:	3301      	adds	r3, #1
 8004c72:	81fb      	strh	r3, [r7, #14]
 8004c74:	79bb      	ldrb	r3, [r7, #6]
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	89fa      	ldrh	r2, [r7, #14]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d3ef      	bcc.n	8004c5e <SX126xReadBuffer+0x3a>
        // buffer[i] = Sx126x_SpiInOut( &SX126x.Spi, 0 );
    }
    GpioWrite(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, SET);
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c84:	4803      	ldr	r0, [pc, #12]	; (8004c94 <SX126xReadBuffer+0x70>)
 8004c86:	f000 f84a 	bl	8004d1e <GpioWrite>
    //GpioWrite( &SX126x.Spi.Nss, 1 );
}
 8004c8a:	bf00      	nop
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd90      	pop	{r4, r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40020000 	.word	0x40020000

08004c98 <SX126xSetRfTxPower>:

void SX126xSetRfTxPower( int8_t power )
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	71fb      	strb	r3, [r7, #7]
    SX126xSetTxParams( power, RADIO_RAMP_40_US );
 8004ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f001 fc57 	bl	800655c <SX126xSetTxParams>
}
 8004cae:	bf00      	nop
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <SX126xGetDeviceId>:

uint8_t SX126xGetDeviceId( void )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
    if( GpioRead(RADIO_DEVICE_SEL_GPIO_Port, RADIO_DEVICE_SEL_Pin) == 1 )
 8004cbc:	2110      	movs	r1, #16
 8004cbe:	4805      	ldr	r0, [pc, #20]	; (8004cd4 <SX126xGetDeviceId+0x1c>)
 8004cc0:	f000 f83f 	bl	8004d42 <GpioRead>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d101      	bne.n	8004cce <SX126xGetDeviceId+0x16>
    {
        return SX1261;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <SX126xGetDeviceId+0x18>
    }
    else
    {
        return SX1262;
 8004cce:	2302      	movs	r3, #2
    }
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40020000 	.word	0x40020000

08004cd8 <SX126xAntSwOn>:

void SX126xAntSwOn( void )
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
	GpioWrite(RADIO_ANT_SWITCH_POWER_GPIO_Port, RADIO_ANT_SWITCH_POWER_Pin, SET);
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ce2:	4802      	ldr	r0, [pc, #8]	; (8004cec <SX126xAntSwOn+0x14>)
 8004ce4:	f000 f81b 	bl	8004d1e <GpioWrite>
    // GpioInit( &AntPow, RADIO_ANT_SWITCH_POWER, PIN_OUTPUT, PIN_PUSH_PULL, PIN_PULL_UP, 1 );
}
 8004ce8:	bf00      	nop
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40020000 	.word	0x40020000

08004cf0 <SX126xAntSwOff>:

void SX126xAntSwOff( void )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
	GpioWrite(RADIO_ANT_SWITCH_POWER_GPIO_Port, RADIO_ANT_SWITCH_POWER_Pin, RESET);
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cfa:	4802      	ldr	r0, [pc, #8]	; (8004d04 <SX126xAntSwOff+0x14>)
 8004cfc:	f000 f80f 	bl	8004d1e <GpioWrite>
    // GpioInit( &AntPow, RADIO_ANT_SWITCH_POWER, PIN_ANALOGIC, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
}
 8004d00:	bf00      	nop
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40020000 	.word	0x40020000

08004d08 <DelayMs>:

#include "board_gpio.h"
#include "radio.h"

void DelayMs(uint32_t ms)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
	 HAL_Delay( ms );
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f7fc fb91 	bl	8001438 <HAL_Delay>
}
 8004d16:	bf00      	nop
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <GpioWrite>:

void GpioWrite(GPIO_TypeDef* GPIOx, uint16_t pin, GPIO_PinState STATUS)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	460b      	mov	r3, r1
 8004d28:	807b      	strh	r3, [r7, #2]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx, pin, STATUS);
 8004d2e:	787a      	ldrb	r2, [r7, #1]
 8004d30:	887b      	ldrh	r3, [r7, #2]
 8004d32:	4619      	mov	r1, r3
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7fc fed4 	bl	8001ae2 <HAL_GPIO_WritePin>
}
 8004d3a:	bf00      	nop
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <GpioRead>:

GPIO_PinState GpioRead(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b082      	sub	sp, #8
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8004d4e:	887b      	ldrh	r3, [r7, #2]
 8004d50:	4619      	mov	r1, r3
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7fc feae 	bl	8001ab4 <HAL_GPIO_ReadPin>
 8004d58:	4603      	mov	r3, r0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	4603      	mov	r3, r0
 8004d6a:	80fb      	strh	r3, [r7, #6]
	RadioOnDioIrq();
 8004d6c:	f000 ff62 	bl	8005c34 <RadioOnDioIrq>
}
 8004d70:	bf00      	nop
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <Sx126x_SpiInOut>:
 */

#include "board_spi.h"

uint8_t Sx126x_SpiInOut(uint8_t data)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	4603      	mov	r3, r0
 8004d80:	71fb      	strb	r3, [r7, #7]
	uint8_t i, rdata = 0x00;
 8004d82:	2300      	movs	r3, #0
 8004d84:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < 8; i++)
 8004d86:	2300      	movs	r3, #0
 8004d88:	73fb      	strb	r3, [r7, #15]
 8004d8a:	e02c      	b.n	8004de6 <Sx126x_SpiInOut+0x6e>
	{
		if (data & 0x80) Sx126x_MOSI(SET);
 8004d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	da05      	bge.n	8004da0 <Sx126x_SpiInOut+0x28>
 8004d94:	2201      	movs	r2, #1
 8004d96:	2180      	movs	r1, #128	; 0x80
 8004d98:	4819      	ldr	r0, [pc, #100]	; (8004e00 <Sx126x_SpiInOut+0x88>)
 8004d9a:	f7fc fea2 	bl	8001ae2 <HAL_GPIO_WritePin>
 8004d9e:	e004      	b.n	8004daa <Sx126x_SpiInOut+0x32>
		else Sx126x_MOSI(RESET);
 8004da0:	2200      	movs	r2, #0
 8004da2:	2180      	movs	r1, #128	; 0x80
 8004da4:	4816      	ldr	r0, [pc, #88]	; (8004e00 <Sx126x_SpiInOut+0x88>)
 8004da6:	f7fc fe9c 	bl	8001ae2 <HAL_GPIO_WritePin>

		data <<= 1;
 8004daa:	79fb      	ldrb	r3, [r7, #7]
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	71fb      	strb	r3, [r7, #7]
		rdata <<= 1;
 8004db0:	7bbb      	ldrb	r3, [r7, #14]
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	73bb      	strb	r3, [r7, #14]

		Sx126x_SCK(SET);
 8004db6:	2201      	movs	r2, #1
 8004db8:	2120      	movs	r1, #32
 8004dba:	4811      	ldr	r0, [pc, #68]	; (8004e00 <Sx126x_SpiInOut+0x88>)
 8004dbc:	f7fc fe91 	bl	8001ae2 <HAL_GPIO_WritePin>
		if (Sx126x_MISO()) rdata |= 0x01;
 8004dc0:	2140      	movs	r1, #64	; 0x40
 8004dc2:	480f      	ldr	r0, [pc, #60]	; (8004e00 <Sx126x_SpiInOut+0x88>)
 8004dc4:	f7fc fe76 	bl	8001ab4 <HAL_GPIO_ReadPin>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <Sx126x_SpiInOut+0x5e>
 8004dce:	7bbb      	ldrb	r3, [r7, #14]
 8004dd0:	f043 0301 	orr.w	r3, r3, #1
 8004dd4:	73bb      	strb	r3, [r7, #14]
		Sx126x_SCK(RESET);
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	2120      	movs	r1, #32
 8004dda:	4809      	ldr	r0, [pc, #36]	; (8004e00 <Sx126x_SpiInOut+0x88>)
 8004ddc:	f7fc fe81 	bl	8001ae2 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	3301      	adds	r3, #1
 8004de4:	73fb      	strb	r3, [r7, #15]
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
 8004de8:	2b07      	cmp	r3, #7
 8004dea:	d9cf      	bls.n	8004d8c <Sx126x_SpiInOut+0x14>
	}
	Sx126x_MOSI(SET);
 8004dec:	2201      	movs	r2, #1
 8004dee:	2180      	movs	r1, #128	; 0x80
 8004df0:	4803      	ldr	r0, [pc, #12]	; (8004e00 <Sx126x_SpiInOut+0x88>)
 8004df2:	f7fc fe76 	bl	8001ae2 <HAL_GPIO_WritePin>
	return (rdata);
 8004df6:	7bbb      	ldrb	r3, [r7, #14]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40020000 	.word	0x40020000

08004e04 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit( &huart2, ( uint8_t * )&ch, 1, 0xFFFF );
 8004e0c:	1d39      	adds	r1, r7, #4
 8004e0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004e12:	2201      	movs	r2, #1
 8004e14:	4803      	ldr	r0, [pc, #12]	; (8004e24 <__io_putchar+0x20>)
 8004e16:	f7fd fcdb 	bl	80027d0 <HAL_UART_Transmit>

  return ch;
 8004e1a:	687b      	ldr	r3, [r7, #4]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3708      	adds	r7, #8
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	2000022c 	.word	0x2000022c

08004e28 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a1d      	ldr	r2, [pc, #116]	; (8004eac <HAL_UART_RxCpltCallback+0x84>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d134      	bne.n	8004ea4 <HAL_UART_RxCpltCallback+0x7c>
        if (Rx_char == '\n')
 8004e3a:	4b1d      	ldr	r3, [pc, #116]	; (8004eb0 <HAL_UART_RxCpltCallback+0x88>)
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b0a      	cmp	r3, #10
 8004e40:	d10d      	bne.n	8004e5e <HAL_UART_RxCpltCallback+0x36>
        {
            Rx_Buffer[Rx_Idx] = '\0'; // Null-terminate the string
 8004e42:	4b1c      	ldr	r3, [pc, #112]	; (8004eb4 <HAL_UART_RxCpltCallback+0x8c>)
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4b1b      	ldr	r3, [pc, #108]	; (8004eb8 <HAL_UART_RxCpltCallback+0x90>)
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	5499      	strb	r1, [r3, r2]
            Line_Ready = true; // Signal that a complete line is ready
 8004e50:	4b1a      	ldr	r3, [pc, #104]	; (8004ebc <HAL_UART_RxCpltCallback+0x94>)
 8004e52:	2201      	movs	r2, #1
 8004e54:	701a      	strb	r2, [r3, #0]
            Rx_Idx = 0; // Reset index for new data
 8004e56:	4b17      	ldr	r3, [pc, #92]	; (8004eb4 <HAL_UART_RxCpltCallback+0x8c>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	701a      	strb	r2, [r3, #0]
 8004e5c:	e01d      	b.n	8004e9a <HAL_UART_RxCpltCallback+0x72>
        }
        else
        {
            if (Rx_Idx < (RX_BUFFER_SIZE - 1))
 8004e5e:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <HAL_UART_RxCpltCallback+0x8c>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2bff      	cmp	r3, #255	; 0xff
 8004e66:	d00c      	beq.n	8004e82 <HAL_UART_RxCpltCallback+0x5a>
            {
            	Rx_Buffer[Rx_Idx++] = Rx_char;
 8004e68:	4b12      	ldr	r3, [pc, #72]	; (8004eb4 <HAL_UART_RxCpltCallback+0x8c>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	1c5a      	adds	r2, r3, #1
 8004e70:	b2d1      	uxtb	r1, r2
 8004e72:	4a10      	ldr	r2, [pc, #64]	; (8004eb4 <HAL_UART_RxCpltCallback+0x8c>)
 8004e74:	7011      	strb	r1, [r2, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	4b0d      	ldr	r3, [pc, #52]	; (8004eb0 <HAL_UART_RxCpltCallback+0x88>)
 8004e7a:	7819      	ldrb	r1, [r3, #0]
 8004e7c:	4b0e      	ldr	r3, [pc, #56]	; (8004eb8 <HAL_UART_RxCpltCallback+0x90>)
 8004e7e:	5499      	strb	r1, [r3, r2]
 8004e80:	e00b      	b.n	8004e9a <HAL_UART_RxCpltCallback+0x72>
            }
            else
            {
                // Handle buffer overflow
                memset(Rx_Buffer, 0, RX_BUFFER_SIZE);
 8004e82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e86:	2100      	movs	r1, #0
 8004e88:	480b      	ldr	r0, [pc, #44]	; (8004eb8 <HAL_UART_RxCpltCallback+0x90>)
 8004e8a:	f001 fde5 	bl	8006a58 <memset>
                Rx_Idx = 0;
 8004e8e:	4b09      	ldr	r3, [pc, #36]	; (8004eb4 <HAL_UART_RxCpltCallback+0x8c>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	701a      	strb	r2, [r3, #0]
                Line_Ready = false;
 8004e94:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <HAL_UART_RxCpltCallback+0x94>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	701a      	strb	r2, [r3, #0]
            }
        }
        HAL_UART_Receive_IT(&huart2, &Rx_char, 1);
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	4904      	ldr	r1, [pc, #16]	; (8004eb0 <HAL_UART_RxCpltCallback+0x88>)
 8004e9e:	4808      	ldr	r0, [pc, #32]	; (8004ec0 <HAL_UART_RxCpltCallback+0x98>)
 8004ea0:	f7fd fd19 	bl	80028d6 <HAL_UART_Receive_IT>
    }
}
 8004ea4:	bf00      	nop
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	40004400 	.word	0x40004400
 8004eb0:	20003d3e 	.word	0x20003d3e
 8004eb4:	20003d3c 	.word	0x20003d3c
 8004eb8:	20003c3c 	.word	0x20003c3c
 8004ebc:	20003d3d 	.word	0x20003d3d
 8004ec0:	2000022c 	.word	0x2000022c

08004ec4 <UART_Start_Receive>:

void UART_Start_Receive()
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &Rx_char, 1);
 8004ec8:	2201      	movs	r2, #1
 8004eca:	4903      	ldr	r1, [pc, #12]	; (8004ed8 <UART_Start_Receive+0x14>)
 8004ecc:	4803      	ldr	r0, [pc, #12]	; (8004edc <UART_Start_Receive+0x18>)
 8004ece:	f7fd fd02 	bl	80028d6 <HAL_UART_Receive_IT>
}
 8004ed2:	bf00      	nop
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20003d3e 	.word	0x20003d3e
 8004edc:	2000022c 	.word	0x2000022c

08004ee0 <Get_Received_Line>:

bool Get_Received_Line(uint8_t *buffer)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
    if (Line_Ready) {
 8004ee8:	4b0a      	ldr	r3, [pc, #40]	; (8004f14 <Get_Received_Line+0x34>)
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <Get_Received_Line+0x28>
        strncpy((char*)buffer, (char*)Rx_Buffer, RX_BUFFER_SIZE);
 8004ef2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ef6:	4908      	ldr	r1, [pc, #32]	; (8004f18 <Get_Received_Line+0x38>)
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f002 fac3 	bl	8007484 <strncpy>
        Line_Ready = false; // Reset the line ready flag after copying
 8004efe:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <Get_Received_Line+0x34>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	701a      	strb	r2, [r3, #0]
        return true;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e000      	b.n	8004f0a <Get_Received_Line+0x2a>
    }
    else
    {
    	return false;
 8004f08:	2300      	movs	r3, #0
    }
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	20003d3d 	.word	0x20003d3d
 8004f18:	20003c3c 	.word	0x20003c3c

08004f1c <RadioGetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8004f2a:	231f      	movs	r3, #31
 8004f2c:	e01f      	b.n	8004f6e <RadioGetFskBandwidthRegValue+0x52>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8004f2e:	2300      	movs	r3, #0
 8004f30:	73fb      	strb	r3, [r7, #15]
 8004f32:	e018      	b.n	8004f66 <RadioGetFskBandwidthRegValue+0x4a>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
 8004f36:	4a10      	ldr	r2, [pc, #64]	; (8004f78 <RadioGetFskBandwidthRegValue+0x5c>)
 8004f38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d30e      	bcc.n	8004f60 <RadioGetFskBandwidthRegValue+0x44>
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
 8004f44:	3301      	adds	r3, #1
 8004f46:	4a0c      	ldr	r2, [pc, #48]	; (8004f78 <RadioGetFskBandwidthRegValue+0x5c>)
 8004f48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d206      	bcs.n	8004f60 <RadioGetFskBandwidthRegValue+0x44>
        {
            return FskBandwidths[i+1].RegValue;
 8004f52:	7bfb      	ldrb	r3, [r7, #15]
 8004f54:	3301      	adds	r3, #1
 8004f56:	4a08      	ldr	r2, [pc, #32]	; (8004f78 <RadioGetFskBandwidthRegValue+0x5c>)
 8004f58:	00db      	lsls	r3, r3, #3
 8004f5a:	4413      	add	r3, r2
 8004f5c:	791b      	ldrb	r3, [r3, #4]
 8004f5e:	e006      	b.n	8004f6e <RadioGetFskBandwidthRegValue+0x52>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8004f60:	7bfb      	ldrb	r3, [r7, #15]
 8004f62:	3301      	adds	r3, #1
 8004f64:	73fb      	strb	r3, [r7, #15]
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
 8004f68:	2b14      	cmp	r3, #20
 8004f6a:	d9e3      	bls.n	8004f34 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8004f6c:	e7fe      	b.n	8004f6c <RadioGetFskBandwidthRegValue+0x50>
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3714      	adds	r7, #20
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bc80      	pop	{r7}
 8004f76:	4770      	bx	lr
 8004f78:	08009e38 	.word	0x08009e38

08004f7c <RadioInit>:

void RadioInit( RadioEvents_t *events )
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8004f84:	4a14      	ldr	r2, [pc, #80]	; (8004fd8 <RadioInit+0x5c>)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6013      	str	r3, [r2, #0]

    SX126xInit( );
 8004f8a:	f000 ff5d 	bl	8005e48 <SX126xInit>
    SX126xSetStandby( STDBY_RC );
 8004f8e:	2000      	movs	r0, #0
 8004f90:	f001 f8b6 	bl	8006100 <SX126xSetStandby>
    SX126xSetRegulatorMode( USE_DCDC );
 8004f94:	2001      	movs	r0, #1
 8004f96:	f001 f9bc 	bl	8006312 <SX126xSetRegulatorMode>

    SX126xSetBufferBaseAddress( 0x00, 0x00 );
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	2000      	movs	r0, #0
 8004f9e:	f001 fc3b 	bl	8006818 <SX126xSetBufferBaseAddress>
    SX126xSetTxParams( 0, RADIO_RAMP_200_US );
 8004fa2:	2104      	movs	r1, #4
 8004fa4:	2000      	movs	r0, #0
 8004fa6:	f001 fad9 	bl	800655c <SX126xSetTxParams>
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8004faa:	2300      	movs	r3, #0
 8004fac:	2200      	movs	r2, #0
 8004fae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004fb2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004fb6:	f001 fa23 	bl	8006400 <SX126xSetDioIrqParams>

    // Add registers to the retention list (4 is the maximum possible number)
    RadioAddRegisterToRetentionList( REG_RX_GAIN );
 8004fba:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8004fbe:	f000 fd0c 	bl	80059da <RadioAddRegisterToRetentionList>
    RadioAddRegisterToRetentionList( REG_TX_MODULATION );
 8004fc2:	f640 0089 	movw	r0, #2185	; 0x889
 8004fc6:	f000 fd08 	bl	80059da <RadioAddRegisterToRetentionList>

    // Initialize driver timeout timers
   // TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
   // TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );

    IrqFired = false;
 8004fca:	4b04      	ldr	r3, [pc, #16]	; (8004fdc <RadioInit+0x60>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	701a      	strb	r2, [r3, #0]
}
 8004fd0:	bf00      	nop
 8004fd2:	3708      	adds	r7, #8
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	20003e64 	.word	0x20003e64
 8004fdc:	20003e5f 	.word	0x20003e5f

08004fe0 <RadioGetStatus>:

RadioState_t RadioGetStatus( void )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
    switch( SX126xGetOperatingMode( ) )
 8004fe4:	f7ff fc7c 	bl	80048e0 <SX126xGetOperatingMode>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b07      	cmp	r3, #7
 8004fec:	d00a      	beq.n	8005004 <RadioGetStatus+0x24>
 8004fee:	2b07      	cmp	r3, #7
 8004ff0:	dc0a      	bgt.n	8005008 <RadioGetStatus+0x28>
 8004ff2:	2b04      	cmp	r3, #4
 8004ff4:	d002      	beq.n	8004ffc <RadioGetStatus+0x1c>
 8004ff6:	2b05      	cmp	r3, #5
 8004ff8:	d002      	beq.n	8005000 <RadioGetStatus+0x20>
 8004ffa:	e005      	b.n	8005008 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e004      	b.n	800500a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8005000:	2301      	movs	r3, #1
 8005002:	e002      	b.n	800500a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8005004:	2303      	movs	r3, #3
 8005006:	e000      	b.n	800500a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8005008:	2300      	movs	r3, #0
    }
}
 800500a:	4618      	mov	r0, r3
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <RadioSetModem>:

void RadioSetModem( RadioModems_t modem )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	4603      	mov	r3, r0
 8005018:	71fb      	strb	r3, [r7, #7]
    switch( modem )
 800501a:	79fb      	ldrb	r3, [r7, #7]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d006      	beq.n	800502e <RadioSetModem+0x1e>
    {
    default:
    case MODEM_FSK:
        SX126xSetPacketType( PACKET_TYPE_GFSK );
 8005020:	2000      	movs	r0, #0
 8005022:	f001 fa7d 	bl	8006520 <SX126xSetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        RadioPublicNetwork.Current = false;
 8005026:	4b0d      	ldr	r3, [pc, #52]	; (800505c <RadioSetModem+0x4c>)
 8005028:	2200      	movs	r2, #0
 800502a:	705a      	strb	r2, [r3, #1]
        break;
 800502c:	e012      	b.n	8005054 <RadioSetModem+0x44>
    case MODEM_LORA:
        SX126xSetPacketType( PACKET_TYPE_LORA );
 800502e:	2001      	movs	r0, #1
 8005030:	f001 fa76 	bl	8006520 <SX126xSetPacketType>
        // Public/Private network register is reset when switching modems
        if( RadioPublicNetwork.Current != RadioPublicNetwork.Previous )
 8005034:	4b09      	ldr	r3, [pc, #36]	; (800505c <RadioSetModem+0x4c>)
 8005036:	785a      	ldrb	r2, [r3, #1]
 8005038:	4b08      	ldr	r3, [pc, #32]	; (800505c <RadioSetModem+0x4c>)
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	429a      	cmp	r2, r3
 800503e:	d008      	beq.n	8005052 <RadioSetModem+0x42>
        {
            RadioPublicNetwork.Current = RadioPublicNetwork.Previous;
 8005040:	4b06      	ldr	r3, [pc, #24]	; (800505c <RadioSetModem+0x4c>)
 8005042:	781a      	ldrb	r2, [r3, #0]
 8005044:	4b05      	ldr	r3, [pc, #20]	; (800505c <RadioSetModem+0x4c>)
 8005046:	705a      	strb	r2, [r3, #1]
            RadioSetPublicNetwork( RadioPublicNetwork.Current );
 8005048:	4b04      	ldr	r3, [pc, #16]	; (800505c <RadioSetModem+0x4c>)
 800504a:	785b      	ldrb	r3, [r3, #1]
 800504c:	4618      	mov	r0, r3
 800504e:	f000 fdbb 	bl	8005bc8 <RadioSetPublicNetwork>
        }
        break;
 8005052:	bf00      	nop
    }
}
 8005054:	bf00      	nop
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	20003e60 	.word	0x20003e60

08005060 <RadioSetChannel>:

void RadioSetChannel( uint32_t freq )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
    SX126xSetRfFrequency( freq );
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f001 fa27 	bl	80064bc <SX126xSetRfFrequency>
}
 800506e:	bf00      	nop
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <RadioIsChannelFree>:

bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b090      	sub	sp, #64	; 0x40
 800507a:	af0a      	add	r7, sp, #40	; 0x28
 800507c:	60f8      	str	r0, [r7, #12]
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	603b      	str	r3, [r7, #0]
 8005082:	4613      	mov	r3, r2
 8005084:	80fb      	strh	r3, [r7, #6]
    bool     status           = true;
 8005086:	2301      	movs	r3, #1
 8005088:	75fb      	strb	r3, [r7, #23]
//   int16_t  rssi             = 0;
//    uint32_t carrierSenseTime = 0;

    RadioSetModem( MODEM_FSK );
 800508a:	2000      	movs	r0, #0
 800508c:	f7ff ffc0 	bl	8005010 <RadioSetModem>

    RadioSetChannel( freq );
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f7ff ffe5 	bl	8005060 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8005096:	2301      	movs	r3, #1
 8005098:	9309      	str	r3, [sp, #36]	; 0x24
 800509a:	2300      	movs	r3, #0
 800509c:	9308      	str	r3, [sp, #32]
 800509e:	2300      	movs	r3, #0
 80050a0:	9307      	str	r3, [sp, #28]
 80050a2:	2300      	movs	r3, #0
 80050a4:	9306      	str	r3, [sp, #24]
 80050a6:	2300      	movs	r3, #0
 80050a8:	9305      	str	r3, [sp, #20]
 80050aa:	2300      	movs	r3, #0
 80050ac:	9304      	str	r3, [sp, #16]
 80050ae:	2300      	movs	r3, #0
 80050b0:	9303      	str	r3, [sp, #12]
 80050b2:	2300      	movs	r3, #0
 80050b4:	9302      	str	r3, [sp, #8]
 80050b6:	2303      	movs	r3, #3
 80050b8:	9301      	str	r3, [sp, #4]
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	2300      	movs	r3, #0
 80050c0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	2000      	movs	r0, #0
 80050c8:	f000 f824 	bl	8005114 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80050cc:	2000      	movs	r0, #0
 80050ce:	f000 fc2f 	bl	8005930 <RadioRx>

    DelayMs( 1 );
 80050d2:	2001      	movs	r0, #1
 80050d4:	f7ff fe18 	bl	8004d08 <DelayMs>
            break;
        }
    }

 */
    RadioSleep( );
 80050d8:	f000 fc10 	bl	80058fc <RadioSleep>
    return status;
 80050dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <RadioRandom>:

uint32_t RadioRandom( void )
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b082      	sub	sp, #8
 80050ea:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80050ec:	2300      	movs	r3, #0
 80050ee:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 80050f0:	2001      	movs	r0, #1
 80050f2:	f7ff ff8d 	bl	8005010 <RadioSetModem>

    // Disable LoRa modem interrupts
    SX126xSetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80050f6:	2300      	movs	r3, #0
 80050f8:	2200      	movs	r2, #0
 80050fa:	2100      	movs	r1, #0
 80050fc:	2000      	movs	r0, #0
 80050fe:	f001 f97f 	bl	8006400 <SX126xSetDioIrqParams>

    rnd = SX126xGetRandom( );
 8005102:	f000 ff80 	bl	8006006 <SX126xGetRandom>
 8005106:	6078      	str	r0, [r7, #4]

    return rnd;
 8005108:	687b      	ldr	r3, [r7, #4]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
	...

08005114 <RadioSetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af00      	add	r7, sp, #0
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
 800511e:	461a      	mov	r2, r3
 8005120:	4603      	mov	r3, r0
 8005122:	73fb      	strb	r3, [r7, #15]
 8005124:	4613      	mov	r3, r2
 8005126:	73bb      	strb	r3, [r7, #14]

    RxContinuous = rxContinuous;
 8005128:	4a93      	ldr	r2, [pc, #588]	; (8005378 <RadioSetRxConfig+0x264>)
 800512a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800512e:	7013      	strb	r3, [r2, #0]
    if( rxContinuous == true )
 8005130:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8005138:	2300      	movs	r3, #0
 800513a:	853b      	strh	r3, [r7, #40]	; 0x28
    }
    if( fixLen == true )
 800513c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005140:	2b00      	cmp	r3, #0
 8005142:	d004      	beq.n	800514e <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8005144:	4a8d      	ldr	r2, [pc, #564]	; (800537c <RadioSetRxConfig+0x268>)
 8005146:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800514a:	7013      	strb	r3, [r2, #0]
 800514c:	e002      	b.n	8005154 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800514e:	4b8b      	ldr	r3, [pc, #556]	; (800537c <RadioSetRxConfig+0x268>)
 8005150:	22ff      	movs	r2, #255	; 0xff
 8005152:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d002      	beq.n	8005160 <RadioSetRxConfig+0x4c>
 800515a:	2b01      	cmp	r3, #1
 800515c:	d071      	beq.n	8005242 <RadioSetRxConfig+0x12e>
            // Timeout Max, Timeout handled directly in SetRx function
            RxTimeout = 0xFFFF;

            break;
    }
}
 800515e:	e106      	b.n	800536e <RadioSetRxConfig+0x25a>
            SX126xSetStopRxTimerOnPreambleDetect( false );
 8005160:	2000      	movs	r0, #0
 8005162:	f001 f888 	bl	8006276 <SX126xSetStopRxTimerOnPreambleDetect>
            SX126x.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005166:	4b86      	ldr	r3, [pc, #536]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.Gfsk.BitRate = datarate;
 800516e:	4a84      	ldr	r2, [pc, #528]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	62d3      	str	r3, [r2, #44]	; 0x2c
            SX126x.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8005174:	4b82      	ldr	r3, [pc, #520]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005176:	220b      	movs	r2, #11
 8005178:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            SX126x.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth << 1 ); // SX126x badwidth is double sided
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	4618      	mov	r0, r3
 8005182:	f7ff fecb 	bl	8004f1c <RadioGetFskBandwidthRegValue>
 8005186:	4603      	mov	r3, r0
 8005188:	461a      	mov	r2, r3
 800518a:	4b7d      	ldr	r3, [pc, #500]	; (8005380 <RadioSetRxConfig+0x26c>)
 800518c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            SX126x.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005190:	4b7b      	ldr	r3, [pc, #492]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005192:	2200      	movs	r2, #0
 8005194:	701a      	strb	r2, [r3, #0]
            SX126x.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8005196:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	b29a      	uxth	r2, r3
 800519c:	4b78      	ldr	r3, [pc, #480]	; (8005380 <RadioSetRxConfig+0x26c>)
 800519e:	805a      	strh	r2, [r3, #2]
            SX126x.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80051a0:	4b77      	ldr	r3, [pc, #476]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051a2:	2204      	movs	r2, #4
 80051a4:	711a      	strb	r2, [r3, #4]
            SX126x.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80051a6:	4b76      	ldr	r3, [pc, #472]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051a8:	2218      	movs	r2, #24
 80051aa:	715a      	strb	r2, [r3, #5]
            SX126x.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80051ac:	4b74      	ldr	r3, [pc, #464]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	719a      	strb	r2, [r3, #6]
            SX126x.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80051b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80051b6:	f083 0301 	eor.w	r3, r3, #1
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	461a      	mov	r2, r3
 80051be:	4b70      	ldr	r3, [pc, #448]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051c0:	71da      	strb	r2, [r3, #7]
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80051c2:	4b6e      	ldr	r3, [pc, #440]	; (800537c <RadioSetRxConfig+0x268>)
 80051c4:	781a      	ldrb	r2, [r3, #0]
 80051c6:	4b6e      	ldr	r3, [pc, #440]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051c8:	721a      	strb	r2, [r3, #8]
            if( crcOn == true )
 80051ca:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <RadioSetRxConfig+0xc6>
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80051d2:	4b6b      	ldr	r3, [pc, #428]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051d4:	22f2      	movs	r2, #242	; 0xf2
 80051d6:	725a      	strb	r2, [r3, #9]
 80051d8:	e002      	b.n	80051e0 <RadioSetRxConfig+0xcc>
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80051da:	4b69      	ldr	r3, [pc, #420]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051dc:	2201      	movs	r2, #1
 80051de:	725a      	strb	r2, [r3, #9]
            SX126x.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80051e0:	4b67      	ldr	r3, [pc, #412]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051e2:	2201      	movs	r2, #1
 80051e4:	729a      	strb	r2, [r3, #10]
            RadioStandby( );
 80051e6:	f000 fb9c 	bl	8005922 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80051ea:	4b65      	ldr	r3, [pc, #404]	; (8005380 <RadioSetRxConfig+0x26c>)
 80051ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bf14      	ite	ne
 80051f4:	2301      	movne	r3, #1
 80051f6:	2300      	moveq	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7ff ff08 	bl	8005010 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 8005200:	4860      	ldr	r0, [pc, #384]	; (8005384 <RadioSetRxConfig+0x270>)
 8005202:	f001 fa09 	bl	8006618 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 8005206:	485e      	ldr	r0, [pc, #376]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005208:	f001 fa78 	bl	80066fc <SX126xSetPacketParams>
            SX126xSetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800520c:	4a5e      	ldr	r2, [pc, #376]	; (8005388 <RadioSetRxConfig+0x274>)
 800520e:	f107 0310 	add.w	r3, r7, #16
 8005212:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005216:	e883 0003 	stmia.w	r3, {r0, r1}
 800521a:	f107 0310 	add.w	r3, r7, #16
 800521e:	4618      	mov	r0, r3
 8005220:	f000 fe6f 	bl	8005f02 <SX126xSetSyncWord>
            SX126xSetWhiteningSeed( 0x01FF );
 8005224:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005228:	f000 feba 	bl	8005fa0 <SX126xSetWhiteningSeed>
            RxTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 800522c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800522e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8005232:	fb03 f202 	mul.w	r2, r3, r2
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	fbb2 f3f3 	udiv	r3, r2, r3
 800523c:	4a53      	ldr	r2, [pc, #332]	; (800538c <RadioSetRxConfig+0x278>)
 800523e:	6013      	str	r3, [r2, #0]
            break;
 8005240:	e095      	b.n	800536e <RadioSetRxConfig+0x25a>
            SX126xSetStopRxTimerOnPreambleDetect( false );
 8005242:	2000      	movs	r0, #0
 8005244:	f001 f817 	bl	8006276 <SX126xSetStopRxTimerOnPreambleDetect>
            SX126x.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8005248:	4b4d      	ldr	r3, [pc, #308]	; (8005380 <RadioSetRxConfig+0x26c>)
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	b2da      	uxtb	r2, r3
 8005254:	4b4a      	ldr	r3, [pc, #296]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005256:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SX126x.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800525a:	4a4d      	ldr	r2, [pc, #308]	; (8005390 <RadioSetRxConfig+0x27c>)
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4413      	add	r3, r2
 8005260:	781a      	ldrb	r2, [r3, #0]
 8005262:	4b47      	ldr	r3, [pc, #284]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005264:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            SX126x.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8005268:	4a45      	ldr	r2, [pc, #276]	; (8005380 <RadioSetRxConfig+0x26c>)
 800526a:	7bbb      	ldrb	r3, [r7, #14]
 800526c:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d105      	bne.n	8005282 <RadioSetRxConfig+0x16e>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b0b      	cmp	r3, #11
 800527a:	d008      	beq.n	800528e <RadioSetRxConfig+0x17a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b0c      	cmp	r3, #12
 8005280:	d005      	beq.n	800528e <RadioSetRxConfig+0x17a>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d107      	bne.n	8005298 <RadioSetRxConfig+0x184>
            ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b0c      	cmp	r3, #12
 800528c:	d104      	bne.n	8005298 <RadioSetRxConfig+0x184>
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800528e:	4b3c      	ldr	r3, [pc, #240]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005290:	2201      	movs	r2, #1
 8005292:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8005296:	e003      	b.n	80052a0 <RadioSetRxConfig+0x18c>
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8005298:	4b39      	ldr	r3, [pc, #228]	; (8005380 <RadioSetRxConfig+0x26c>)
 800529a:	2200      	movs	r2, #0
 800529c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
            SX126x.PacketParams.PacketType = PACKET_TYPE_LORA;
 80052a0:	4b37      	ldr	r3, [pc, #220]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	701a      	strb	r2, [r3, #0]
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80052a6:	4b36      	ldr	r3, [pc, #216]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052ac:	2b05      	cmp	r3, #5
 80052ae:	d004      	beq.n	80052ba <RadioSetRxConfig+0x1a6>
                ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80052b0:	4b33      	ldr	r3, [pc, #204]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80052b6:	2b06      	cmp	r3, #6
 80052b8:	d10a      	bne.n	80052d0 <RadioSetRxConfig+0x1bc>
                if( preambleLen < 12 )
 80052ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052bc:	2b0b      	cmp	r3, #11
 80052be:	d803      	bhi.n	80052c8 <RadioSetRxConfig+0x1b4>
                    SX126x.PacketParams.Params.LoRa.PreambleLength = 12;
 80052c0:	4b2f      	ldr	r3, [pc, #188]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052c2:	220c      	movs	r2, #12
 80052c4:	819a      	strh	r2, [r3, #12]
                if( preambleLen < 12 )
 80052c6:	e006      	b.n	80052d6 <RadioSetRxConfig+0x1c2>
                    SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80052c8:	4a2d      	ldr	r2, [pc, #180]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052cc:	8193      	strh	r3, [r2, #12]
                if( preambleLen < 12 )
 80052ce:	e002      	b.n	80052d6 <RadioSetRxConfig+0x1c2>
                SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80052d0:	4a2b      	ldr	r2, [pc, #172]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052d4:	8193      	strh	r3, [r2, #12]
            SX126x.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80052d6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80052da:	4b29      	ldr	r3, [pc, #164]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052dc:	739a      	strb	r2, [r3, #14]
            SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80052de:	4b27      	ldr	r3, [pc, #156]	; (800537c <RadioSetRxConfig+0x268>)
 80052e0:	781a      	ldrb	r2, [r3, #0]
 80052e2:	4b27      	ldr	r3, [pc, #156]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052e4:	73da      	strb	r2, [r3, #15]
            SX126x.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80052e6:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 80052ea:	4b25      	ldr	r3, [pc, #148]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052ec:	741a      	strb	r2, [r3, #16]
            SX126x.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80052ee:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80052f2:	4b23      	ldr	r3, [pc, #140]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052f4:	745a      	strb	r2, [r3, #17]
            RadioStandby( );
 80052f6:	f000 fb14 	bl	8005922 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80052fa:	4b21      	ldr	r3, [pc, #132]	; (8005380 <RadioSetRxConfig+0x26c>)
 80052fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005300:	2b00      	cmp	r3, #0
 8005302:	bf14      	ite	ne
 8005304:	2301      	movne	r3, #1
 8005306:	2300      	moveq	r3, #0
 8005308:	b2db      	uxtb	r3, r3
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff fe80 	bl	8005010 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 8005310:	481c      	ldr	r0, [pc, #112]	; (8005384 <RadioSetRxConfig+0x270>)
 8005312:	f001 f981 	bl	8006618 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 8005316:	481a      	ldr	r0, [pc, #104]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005318:	f001 f9f0 	bl	80066fc <SX126xSetPacketParams>
            SX126xSetLoRaSymbNumTimeout( symbTimeout );
 800531c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800531e:	b2db      	uxtb	r3, r3
 8005320:	4618      	mov	r0, r3
 8005322:	f000 ffb7 	bl	8006294 <SX126xSetLoRaSymbNumTimeout>
            if( SX126x.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8005326:	4b16      	ldr	r3, [pc, #88]	; (8005380 <RadioSetRxConfig+0x26c>)
 8005328:	7c5b      	ldrb	r3, [r3, #17]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d10d      	bne.n	800534a <RadioSetRxConfig+0x236>
                SX126xWriteRegister( REG_IQ_POLARITY, SX126xReadRegister( REG_IQ_POLARITY ) & ~( 1 << 2 ) );
 800532e:	f240 7036 	movw	r0, #1846	; 0x736
 8005332:	f7ff fc2f 	bl	8004b94 <SX126xReadRegister>
 8005336:	4603      	mov	r3, r0
 8005338:	f023 0304 	bic.w	r3, r3, #4
 800533c:	b2db      	uxtb	r3, r3
 800533e:	4619      	mov	r1, r3
 8005340:	f240 7036 	movw	r0, #1846	; 0x736
 8005344:	f7ff fbd4 	bl	8004af0 <SX126xWriteRegister>
 8005348:	e00c      	b.n	8005364 <RadioSetRxConfig+0x250>
                SX126xWriteRegister( REG_IQ_POLARITY, SX126xReadRegister( REG_IQ_POLARITY ) | ( 1 << 2 ) );
 800534a:	f240 7036 	movw	r0, #1846	; 0x736
 800534e:	f7ff fc21 	bl	8004b94 <SX126xReadRegister>
 8005352:	4603      	mov	r3, r0
 8005354:	f043 0304 	orr.w	r3, r3, #4
 8005358:	b2db      	uxtb	r3, r3
 800535a:	4619      	mov	r1, r3
 800535c:	f240 7036 	movw	r0, #1846	; 0x736
 8005360:	f7ff fbc6 	bl	8004af0 <SX126xWriteRegister>
            RxTimeout = 0xFFFF;
 8005364:	4b09      	ldr	r3, [pc, #36]	; (800538c <RadioSetRxConfig+0x278>)
 8005366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800536a:	601a      	str	r2, [r3, #0]
            break;
 800536c:	bf00      	nop
}
 800536e:	bf00      	nop
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	20003d48 	.word	0x20003d48
 800537c:	2000003f 	.word	0x2000003f
 8005380:	20003e68 	.word	0x20003e68
 8005384:	20003e90 	.word	0x20003e90
 8005388:	08009d8c 	.word	0x08009d8c
 800538c:	20003d44 	.word	0x20003d44
 8005390:	08009ee8 	.word	0x08009ee8

08005394 <RadioSetTxConfig>:
void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	60ba      	str	r2, [r7, #8]
 800539c:	607b      	str	r3, [r7, #4]
 800539e:	4603      	mov	r3, r0
 80053a0:	73fb      	strb	r3, [r7, #15]
 80053a2:	460b      	mov	r3, r1
 80053a4:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <RadioSetTxConfig+0x1e>
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d063      	beq.n	8005478 <RadioSetTxConfig+0xe4>
 80053b0:	e0ce      	b.n	8005550 <RadioSetTxConfig+0x1bc>
    {
        case MODEM_FSK:
            SX126x.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80053b2:	4b7f      	ldr	r3, [pc, #508]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.Gfsk.BitRate = datarate;
 80053ba:	4a7d      	ldr	r2, [pc, #500]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053bc:	6a3b      	ldr	r3, [r7, #32]
 80053be:	62d3      	str	r3, [r2, #44]	; 0x2c

            SX126x.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80053c0:	4b7b      	ldr	r3, [pc, #492]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053c2:	220b      	movs	r2, #11
 80053c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            SX126x.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth << 1 ); // SX126x badwidth is double sided
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	4618      	mov	r0, r3
 80053ce:	f7ff fda5 	bl	8004f1c <RadioGetFskBandwidthRegValue>
 80053d2:	4603      	mov	r3, r0
 80053d4:	461a      	mov	r2, r3
 80053d6:	4b76      	ldr	r3, [pc, #472]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            SX126x.ModulationParams.Params.Gfsk.Fdev = fdev;
 80053dc:	4a74      	ldr	r2, [pc, #464]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	6313      	str	r3, [r2, #48]	; 0x30

            SX126x.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80053e2:	4b73      	ldr	r3, [pc, #460]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	701a      	strb	r2, [r3, #0]
            SX126x.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80053e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	4b70      	ldr	r3, [pc, #448]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053f0:	805a      	strh	r2, [r3, #2]
            SX126x.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80053f2:	4b6f      	ldr	r3, [pc, #444]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053f4:	2204      	movs	r2, #4
 80053f6:	711a      	strb	r2, [r3, #4]
            SX126x.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80053f8:	4b6d      	ldr	r3, [pc, #436]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80053fa:	2218      	movs	r2, #24
 80053fc:	715a      	strb	r2, [r3, #5]
            SX126x.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80053fe:	4b6c      	ldr	r3, [pc, #432]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005400:	2200      	movs	r2, #0
 8005402:	719a      	strb	r2, [r3, #6]
            SX126x.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8005404:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005408:	f083 0301 	eor.w	r3, r3, #1
 800540c:	b2db      	uxtb	r3, r3
 800540e:	461a      	mov	r2, r3
 8005410:	4b67      	ldr	r3, [pc, #412]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005412:	71da      	strb	r2, [r3, #7]

            if( crcOn == true )
 8005414:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <RadioSetTxConfig+0x90>
            {
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800541c:	4b64      	ldr	r3, [pc, #400]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800541e:	22f2      	movs	r2, #242	; 0xf2
 8005420:	725a      	strb	r2, [r3, #9]
 8005422:	e002      	b.n	800542a <RadioSetTxConfig+0x96>
            }
            else
            {
                SX126x.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8005424:	4b62      	ldr	r3, [pc, #392]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005426:	2201      	movs	r2, #1
 8005428:	725a      	strb	r2, [r3, #9]
            }
            SX126x.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800542a:	4b61      	ldr	r3, [pc, #388]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800542c:	2201      	movs	r2, #1
 800542e:	729a      	strb	r2, [r3, #10]

            RadioStandby( );
 8005430:	f000 fa77 	bl	8005922 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8005434:	4b5e      	ldr	r3, [pc, #376]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005436:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800543a:	2b00      	cmp	r3, #0
 800543c:	bf14      	ite	ne
 800543e:	2301      	movne	r3, #1
 8005440:	2300      	moveq	r3, #0
 8005442:	b2db      	uxtb	r3, r3
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff fde3 	bl	8005010 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 800544a:	485a      	ldr	r0, [pc, #360]	; (80055b4 <RadioSetTxConfig+0x220>)
 800544c:	f001 f8e4 	bl	8006618 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 8005450:	4857      	ldr	r0, [pc, #348]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005452:	f001 f953 	bl	80066fc <SX126xSetPacketParams>
            SX126xSetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8005456:	4a58      	ldr	r2, [pc, #352]	; (80055b8 <RadioSetTxConfig+0x224>)
 8005458:	f107 0310 	add.w	r3, r7, #16
 800545c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005460:	e883 0003 	stmia.w	r3, {r0, r1}
 8005464:	f107 0310 	add.w	r3, r7, #16
 8005468:	4618      	mov	r0, r3
 800546a:	f000 fd4a 	bl	8005f02 <SX126xSetSyncWord>
            SX126xSetWhiteningSeed( 0x01FF );
 800546e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005472:	f000 fd95 	bl	8005fa0 <SX126xSetWhiteningSeed>
            break;
 8005476:	e06b      	b.n	8005550 <RadioSetTxConfig+0x1bc>

        case MODEM_LORA:
            SX126x.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8005478:	4b4d      	ldr	r3, [pc, #308]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            SX126x.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8005480:	6a3b      	ldr	r3, [r7, #32]
 8005482:	b2da      	uxtb	r2, r3
 8005484:	4b4a      	ldr	r3, [pc, #296]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005486:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SX126x.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800548a:	4a4c      	ldr	r2, [pc, #304]	; (80055bc <RadioSetTxConfig+0x228>)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4413      	add	r3, r2
 8005490:	781a      	ldrb	r2, [r3, #0]
 8005492:	4b47      	ldr	r3, [pc, #284]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005494:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            SX126x.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8005498:	4a45      	ldr	r2, [pc, #276]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800549a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800549e:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a

            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d105      	bne.n	80054b4 <RadioSetTxConfig+0x120>
 80054a8:	6a3b      	ldr	r3, [r7, #32]
 80054aa:	2b0b      	cmp	r3, #11
 80054ac:	d008      	beq.n	80054c0 <RadioSetTxConfig+0x12c>
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	2b0c      	cmp	r3, #12
 80054b2:	d005      	beq.n	80054c0 <RadioSetTxConfig+0x12c>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d107      	bne.n	80054ca <RadioSetTxConfig+0x136>
            ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80054ba:	6a3b      	ldr	r3, [r7, #32]
 80054bc:	2b0c      	cmp	r3, #12
 80054be:	d104      	bne.n	80054ca <RadioSetTxConfig+0x136>
            {
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80054c0:	4b3b      	ldr	r3, [pc, #236]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80054c8:	e003      	b.n	80054d2 <RadioSetTxConfig+0x13e>
            }
            else
            {
                SX126x.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80054ca:	4b39      	ldr	r3, [pc, #228]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
            }

            SX126x.PacketParams.PacketType = PACKET_TYPE_LORA;
 80054d2:	4b37      	ldr	r3, [pc, #220]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	701a      	strb	r2, [r3, #0]

            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80054d8:	4b35      	ldr	r3, [pc, #212]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80054de:	2b05      	cmp	r3, #5
 80054e0:	d004      	beq.n	80054ec <RadioSetTxConfig+0x158>
                ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80054e2:	4b33      	ldr	r3, [pc, #204]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
            if( ( SX126x.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80054e8:	2b06      	cmp	r3, #6
 80054ea:	d10a      	bne.n	8005502 <RadioSetTxConfig+0x16e>
            {
                if( preambleLen < 12 )
 80054ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80054ee:	2b0b      	cmp	r3, #11
 80054f0:	d803      	bhi.n	80054fa <RadioSetTxConfig+0x166>
                {
                    SX126x.PacketParams.Params.LoRa.PreambleLength = 12;
 80054f2:	4b2f      	ldr	r3, [pc, #188]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054f4:	220c      	movs	r2, #12
 80054f6:	819a      	strh	r2, [r3, #12]
                if( preambleLen < 12 )
 80054f8:	e006      	b.n	8005508 <RadioSetTxConfig+0x174>
                }
                else
                {
                    SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80054fa:	4a2d      	ldr	r2, [pc, #180]	; (80055b0 <RadioSetTxConfig+0x21c>)
 80054fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80054fe:	8193      	strh	r3, [r2, #12]
                if( preambleLen < 12 )
 8005500:	e002      	b.n	8005508 <RadioSetTxConfig+0x174>
                }
            }
            else
            {
                SX126x.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8005502:	4a2b      	ldr	r2, [pc, #172]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005504:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005506:	8193      	strh	r3, [r2, #12]
            }

            SX126x.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8005508:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800550c:	4b28      	ldr	r3, [pc, #160]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800550e:	739a      	strb	r2, [r3, #14]
            SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8005510:	4b2b      	ldr	r3, [pc, #172]	; (80055c0 <RadioSetTxConfig+0x22c>)
 8005512:	781a      	ldrb	r2, [r3, #0]
 8005514:	4b26      	ldr	r3, [pc, #152]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005516:	73da      	strb	r2, [r3, #15]
            SX126x.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8005518:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800551c:	4b24      	ldr	r3, [pc, #144]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800551e:	741a      	strb	r2, [r3, #16]
            SX126x.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8005520:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8005524:	4b22      	ldr	r3, [pc, #136]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005526:	745a      	strb	r2, [r3, #17]

            RadioStandby( );
 8005528:	f000 f9fb 	bl	8005922 <RadioStandby>
            RadioSetModem( ( SX126x.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800552c:	4b20      	ldr	r3, [pc, #128]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800552e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005532:	2b00      	cmp	r3, #0
 8005534:	bf14      	ite	ne
 8005536:	2301      	movne	r3, #1
 8005538:	2300      	moveq	r3, #0
 800553a:	b2db      	uxtb	r3, r3
 800553c:	4618      	mov	r0, r3
 800553e:	f7ff fd67 	bl	8005010 <RadioSetModem>
            SX126xSetModulationParams( &SX126x.ModulationParams );
 8005542:	481c      	ldr	r0, [pc, #112]	; (80055b4 <RadioSetTxConfig+0x220>)
 8005544:	f001 f868 	bl	8006618 <SX126xSetModulationParams>
            SX126xSetPacketParams( &SX126x.PacketParams );
 8005548:	4819      	ldr	r0, [pc, #100]	; (80055b0 <RadioSetTxConfig+0x21c>)
 800554a:	f001 f8d7 	bl	80066fc <SX126xSetPacketParams>
            break;
 800554e:	bf00      	nop
    }

    // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1
    if( ( modem == MODEM_LORA ) && ( SX126x.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d112      	bne.n	800557c <RadioSetTxConfig+0x1e8>
 8005556:	4b16      	ldr	r3, [pc, #88]	; (80055b0 <RadioSetTxConfig+0x21c>)
 8005558:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800555c:	2b06      	cmp	r3, #6
 800555e:	d10d      	bne.n	800557c <RadioSetTxConfig+0x1e8>
    {
        SX126xWriteRegister( REG_TX_MODULATION, SX126xReadRegister( REG_TX_MODULATION ) & ~( 1 << 2 ) );
 8005560:	f640 0089 	movw	r0, #2185	; 0x889
 8005564:	f7ff fb16 	bl	8004b94 <SX126xReadRegister>
 8005568:	4603      	mov	r3, r0
 800556a:	f023 0304 	bic.w	r3, r3, #4
 800556e:	b2db      	uxtb	r3, r3
 8005570:	4619      	mov	r1, r3
 8005572:	f640 0089 	movw	r0, #2185	; 0x889
 8005576:	f7ff fabb 	bl	8004af0 <SX126xWriteRegister>
 800557a:	e00c      	b.n	8005596 <RadioSetTxConfig+0x202>
    }
    else
    {
        SX126xWriteRegister( REG_TX_MODULATION, SX126xReadRegister( REG_TX_MODULATION ) | ( 1 << 2 ) );
 800557c:	f640 0089 	movw	r0, #2185	; 0x889
 8005580:	f7ff fb08 	bl	8004b94 <SX126xReadRegister>
 8005584:	4603      	mov	r3, r0
 8005586:	f043 0304 	orr.w	r3, r3, #4
 800558a:	b2db      	uxtb	r3, r3
 800558c:	4619      	mov	r1, r3
 800558e:	f640 0089 	movw	r0, #2185	; 0x889
 8005592:	f7ff faad 	bl	8004af0 <SX126xWriteRegister>
    }
    // WORKAROUND END

    SX126xSetRfTxPower( power );
 8005596:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff fb7c 	bl	8004c98 <SX126xSetRfTxPower>
    TxTimeout = timeout;
 80055a0:	4a08      	ldr	r2, [pc, #32]	; (80055c4 <RadioSetTxConfig+0x230>)
 80055a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055a4:	6013      	str	r3, [r2, #0]
}
 80055a6:	bf00      	nop
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20003e68 	.word	0x20003e68
 80055b4:	20003e90 	.word	0x20003e90
 80055b8:	08009d8c 	.word	0x08009d8c
 80055bc:	08009ee8 	.word	0x08009ee8
 80055c0:	2000003f 	.word	0x2000003f
 80055c4:	20003d40 	.word	0x20003d40

080055c8 <RadioCheckRfFrequency>:

bool RadioCheckRfFrequency( uint32_t frequency )
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
    return true;
 80055d0:	2301      	movs	r3, #1
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bc80      	pop	{r7}
 80055da:	4770      	bx	lr

080055dc <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	2b0a      	cmp	r3, #10
 80055ee:	d83e      	bhi.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
 80055f0:	a201      	add	r2, pc, #4	; (adr r2, 80055f8 <RadioGetLoRaBandwidthInHz+0x1c>)
 80055f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f6:	bf00      	nop
 80055f8:	08005625 	.word	0x08005625
 80055fc:	08005635 	.word	0x08005635
 8005600:	08005645 	.word	0x08005645
 8005604:	08005655 	.word	0x08005655
 8005608:	0800565d 	.word	0x0800565d
 800560c:	08005663 	.word	0x08005663
 8005610:	08005669 	.word	0x08005669
 8005614:	0800566f 	.word	0x0800566f
 8005618:	0800562d 	.word	0x0800562d
 800561c:	0800563d 	.word	0x0800563d
 8005620:	0800564d 	.word	0x0800564d
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8005624:	f641 6384 	movw	r3, #7812	; 0x1e84
 8005628:	60fb      	str	r3, [r7, #12]
        break;
 800562a:	e020      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800562c:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8005630:	60fb      	str	r3, [r7, #12]
        break;
 8005632:	e01c      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8005634:	f643 5309 	movw	r3, #15625	; 0x3d09
 8005638:	60fb      	str	r3, [r7, #12]
        break;
 800563a:	e018      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800563c:	f245 1361 	movw	r3, #20833	; 0x5161
 8005640:	60fb      	str	r3, [r7, #12]
        break;
 8005642:	e014      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8005644:	f647 2312 	movw	r3, #31250	; 0x7a12
 8005648:	60fb      	str	r3, [r7, #12]
        break;
 800564a:	e010      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800564c:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8005650:	60fb      	str	r3, [r7, #12]
        break;
 8005652:	e00c      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8005654:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005658:	60fb      	str	r3, [r7, #12]
        break;
 800565a:	e008      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800565c:	4b07      	ldr	r3, [pc, #28]	; (800567c <RadioGetLoRaBandwidthInHz+0xa0>)
 800565e:	60fb      	str	r3, [r7, #12]
        break;
 8005660:	e005      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8005662:	4b07      	ldr	r3, [pc, #28]	; (8005680 <RadioGetLoRaBandwidthInHz+0xa4>)
 8005664:	60fb      	str	r3, [r7, #12]
        break;
 8005666:	e002      	b.n	800566e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8005668:	4b06      	ldr	r3, [pc, #24]	; (8005684 <RadioGetLoRaBandwidthInHz+0xa8>)
 800566a:	60fb      	str	r3, [r7, #12]
        break;
 800566c:	bf00      	nop
    }

    return bandwidthInHz;
 800566e:	68fb      	ldr	r3, [r7, #12]
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	bc80      	pop	{r7}
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	0001e848 	.word	0x0001e848
 8005680:	0003d090 	.word	0x0003d090
 8005684:	0007a120 	.word	0x0007a120

08005688 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	4608      	mov	r0, r1
 8005692:	4611      	mov	r1, r2
 8005694:	461a      	mov	r2, r3
 8005696:	4603      	mov	r3, r0
 8005698:	70fb      	strb	r3, [r7, #3]
 800569a:	460b      	mov	r3, r1
 800569c:	803b      	strh	r3, [r7, #0]
 800569e:	4613      	mov	r3, r2
 80056a0:	70bb      	strb	r3, [r7, #2]
    const RadioAddressComp_t addrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80056a2:	2300      	movs	r3, #0
 80056a4:	73fb      	strb	r3, [r7, #15]
    const uint8_t syncWordLength = 3;
 80056a6:	2303      	movs	r3, #3
 80056a8:	73bb      	strb	r3, [r7, #14]

    return ( preambleLen << 3 ) +
 80056aa:	883b      	ldrh	r3, [r7, #0]
 80056ac:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 80056ae:	78ba      	ldrb	r2, [r7, #2]
 80056b0:	f082 0201 	eor.w	r2, r2, #1
 80056b4:	b2d2      	uxtb	r2, r2
 80056b6:	2a00      	cmp	r2, #0
 80056b8:	d001      	beq.n	80056be <RadioGetGfskTimeOnAirNumerator+0x36>
 80056ba:	2208      	movs	r2, #8
 80056bc:	e000      	b.n	80056c0 <RadioGetGfskTimeOnAirNumerator+0x38>
 80056be:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80056c0:	441a      	add	r2, r3
             ( syncWordLength << 3 ) +
 80056c2:	7bbb      	ldrb	r3, [r7, #14]
 80056c4:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 80056c6:	441a      	add	r2, r3
             ( ( payloadLen +
 80056c8:	7e3b      	ldrb	r3, [r7, #24]
               ( addrComp == RADIO_ADDRESSCOMP_FILT_OFF ? 0 : 1 ) +
 80056ca:	7bf9      	ldrb	r1, [r7, #15]
 80056cc:	2900      	cmp	r1, #0
 80056ce:	bf14      	ite	ne
 80056d0:	2101      	movne	r1, #1
 80056d2:	2100      	moveq	r1, #0
 80056d4:	b2c9      	uxtb	r1, r1
             ( ( payloadLen +
 80056d6:	440b      	add	r3, r1
               ( ( crcOn == true ) ? 2 : 0 ) 
 80056d8:	7f39      	ldrb	r1, [r7, #28]
 80056da:	2900      	cmp	r1, #0
 80056dc:	d001      	beq.n	80056e2 <RadioGetGfskTimeOnAirNumerator+0x5a>
 80056de:	2102      	movs	r1, #2
 80056e0:	e000      	b.n	80056e4 <RadioGetGfskTimeOnAirNumerator+0x5c>
 80056e2:	2100      	movs	r1, #0
               ( addrComp == RADIO_ADDRESSCOMP_FILT_OFF ? 0 : 1 ) +
 80056e4:	440b      	add	r3, r1
               ) << 3 
 80056e6:	00db      	lsls	r3, r3, #3
             ( syncWordLength << 3 ) +
 80056e8:	4413      	add	r3, r2
             );
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr

080056f4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 80056f4:	b480      	push	{r7}
 80056f6:	b08b      	sub	sp, #44	; 0x2c
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	4611      	mov	r1, r2
 8005700:	461a      	mov	r2, r3
 8005702:	460b      	mov	r3, r1
 8005704:	71fb      	strb	r3, [r7, #7]
 8005706:	4613      	mov	r3, r2
 8005708:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800570a:	79fb      	ldrb	r3, [r7, #7]
 800570c:	3304      	adds	r3, #4
 800570e:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8005710:	2300      	movs	r3, #0
 8005712:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or
    // SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	2b05      	cmp	r3, #5
 800571a:	d002      	beq.n	8005722 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b06      	cmp	r3, #6
 8005720:	d104      	bne.n	800572c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8005722:	88bb      	ldrh	r3, [r7, #4]
 8005724:	2b0b      	cmp	r3, #11
 8005726:	d801      	bhi.n	800572c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8005728:	230c      	movs	r3, #12
 800572a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d105      	bne.n	800573e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b0b      	cmp	r3, #11
 8005736:	d008      	beq.n	800574a <RadioGetLoRaTimeOnAirNumerator+0x56>
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	2b0c      	cmp	r3, #12
 800573c:	d005      	beq.n	800574a <RadioGetLoRaTimeOnAirNumerator+0x56>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d105      	bne.n	8005750 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2b0c      	cmp	r3, #12
 8005748:	d102      	bne.n	8005750 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800574a:	2301      	movs	r3, #1
 800574c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005750:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8005754:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8005756:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800575a:	2a00      	cmp	r2, #0
 800575c:	d001      	beq.n	8005762 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800575e:	2210      	movs	r2, #16
 8005760:	e000      	b.n	8005764 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8005762:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005764:	4413      	add	r3, r2
 8005766:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800576c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800576e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005772:	2a00      	cmp	r2, #0
 8005774:	d001      	beq.n	800577a <RadioGetLoRaTimeOnAirNumerator+0x86>
 8005776:	2200      	movs	r2, #0
 8005778:	e000      	b.n	800577c <RadioGetLoRaTimeOnAirNumerator+0x88>
 800577a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800577c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800577e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2b06      	cmp	r3, #6
 8005784:	d803      	bhi.n	800578e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	623b      	str	r3, [r7, #32]
 800578c:	e00e      	b.n	80057ac <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	3308      	adds	r3, #8
 8005792:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8005794:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005798:	2b00      	cmp	r3, #0
 800579a:	d004      	beq.n	80057a6 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	3b02      	subs	r3, #2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	623b      	str	r3, [r7, #32]
 80057a4:	e002      	b.n	80057ac <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	da01      	bge.n	80057b6 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80057b6:	69fa      	ldr	r2, [r7, #28]
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	4413      	add	r3, r2
 80057bc:	1e5a      	subs	r2, r3, #1
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	fb03 f202 	mul.w	r2, r3, r2
 80057ca:	88bb      	ldrh	r3, [r7, #4]
 80057cc:	4413      	add	r3, r2
    int32_t intermediate =
 80057ce:	330c      	adds	r3, #12
 80057d0:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	2b06      	cmp	r3, #6
 80057d6:	d802      	bhi.n	80057de <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	3302      	adds	r3, #2
 80057dc:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	3b02      	subs	r3, #2
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	372c      	adds	r7, #44	; 0x2c
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr
	...

080057f8 <RadioTimeOnAir>:

uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b08a      	sub	sp, #40	; 0x28
 80057fc:	af04      	add	r7, sp, #16
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
 8005802:	461a      	mov	r2, r3
 8005804:	4603      	mov	r3, r0
 8005806:	73fb      	strb	r3, [r7, #15]
 8005808:	4613      	mov	r3, r2
 800580a:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8005810:	2301      	movs	r3, #1
 8005812:	613b      	str	r3, [r7, #16]

    switch( modem )
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <RadioTimeOnAir+0x28>
 800581a:	2b01      	cmp	r3, #1
 800581c:	d017      	beq.n	800584e <RadioTimeOnAir+0x56>
 800581e:	e035      	b.n	800588c <RadioTimeOnAir+0x94>
    {
    case MODEM_FSK:
        {
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8005820:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8005824:	8c3a      	ldrh	r2, [r7, #32]
 8005826:	7bb9      	ldrb	r1, [r7, #14]
 8005828:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800582c:	9301      	str	r3, [sp, #4]
 800582e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	4603      	mov	r3, r0
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff ff26 	bl	8005688 <RadioGetGfskTimeOnAirNumerator>
 800583c:	4603      	mov	r3, r0
 800583e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005842:	fb02 f303 	mul.w	r3, r2, r3
 8005846:	617b      	str	r3, [r7, #20]
                                                                  preambleLen, fixLen,
                                                                  payloadLen, crcOn );
            denominator = datarate;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	613b      	str	r3, [r7, #16]
        }
        break;
 800584c:	e01e      	b.n	800588c <RadioTimeOnAir+0x94>
    case MODEM_LORA:
        {
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800584e:	8c39      	ldrh	r1, [r7, #32]
 8005850:	7bba      	ldrb	r2, [r7, #14]
 8005852:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005856:	9302      	str	r3, [sp, #8]
 8005858:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800585c:	9301      	str	r3, [sp, #4]
 800585e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	460b      	mov	r3, r1
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	68b8      	ldr	r0, [r7, #8]
 800586a:	f7ff ff43 	bl	80056f4 <RadioGetLoRaTimeOnAirNumerator>
 800586e:	4603      	mov	r3, r0
 8005870:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005874:	fb02 f303 	mul.w	r3, r2, r3
 8005878:	617b      	str	r3, [r7, #20]
                                                                  coderate, preambleLen,
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800587a:	4a0a      	ldr	r2, [pc, #40]	; (80058a4 <RadioTimeOnAir+0xac>)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	4413      	add	r3, r2
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	4618      	mov	r0, r3
 8005884:	f7ff feaa 	bl	80055dc <RadioGetLoRaBandwidthInHz>
 8005888:	6138      	str	r0, [r7, #16]
        }
        break;
 800588a:	bf00      	nop
    }
    // Perform integral ceil()
    return ( numerator + denominator - 1 ) / denominator;
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	4413      	add	r3, r2
 8005892:	1e5a      	subs	r2, r3, #1
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800589a:	4618      	mov	r0, r3
 800589c:	3718      	adds	r7, #24
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	08009ee8 	.word	0x08009ee8

080058a8 <RadioSend>:

void RadioSend( uint8_t *buffer, uint8_t size )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	70fb      	strb	r3, [r7, #3]
    SX126xSetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 80058b4:	2300      	movs	r3, #0
 80058b6:	2200      	movs	r2, #0
 80058b8:	f240 2101 	movw	r1, #513	; 0x201
 80058bc:	f240 2001 	movw	r0, #513	; 0x201
 80058c0:	f000 fd9e 	bl	8006400 <SX126xSetDioIrqParams>
                           IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
                           IRQ_RADIO_NONE,
                           IRQ_RADIO_NONE );

    if( SX126xGetPacketType( ) == PACKET_TYPE_LORA )
 80058c4:	f000 fe40 	bl	8006548 <SX126xGetPacketType>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d103      	bne.n	80058d6 <RadioSend+0x2e>
    {
        SX126x.PacketParams.Params.LoRa.PayloadLength = size;
 80058ce:	4a0a      	ldr	r2, [pc, #40]	; (80058f8 <RadioSend+0x50>)
 80058d0:	78fb      	ldrb	r3, [r7, #3]
 80058d2:	73d3      	strb	r3, [r2, #15]
 80058d4:	e002      	b.n	80058dc <RadioSend+0x34>
    }
    else
    {
        SX126x.PacketParams.Params.Gfsk.PayloadLength = size;
 80058d6:	4a08      	ldr	r2, [pc, #32]	; (80058f8 <RadioSend+0x50>)
 80058d8:	78fb      	ldrb	r3, [r7, #3]
 80058da:	7213      	strb	r3, [r2, #8]
    }
    SX126xSetPacketParams( &SX126x.PacketParams );
 80058dc:	4806      	ldr	r0, [pc, #24]	; (80058f8 <RadioSend+0x50>)
 80058de:	f000 ff0d 	bl	80066fc <SX126xSetPacketParams>

    SX126xSendPayload( buffer, size, 0 );
 80058e2:	78fb      	ldrb	r3, [r7, #3]
 80058e4:	2200      	movs	r2, #0
 80058e6:	4619      	mov	r1, r3
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 faf7 	bl	8005edc <SX126xSendPayload>
//    TimerSetValue( &TxTimeoutTimer, TxTimeout );
//   TimerStart( &TxTimeoutTimer );
}
 80058ee:	bf00      	nop
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20003e68 	.word	0x20003e68

080058fc <RadioSleep>:

void RadioSleep( void )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8005902:	2300      	movs	r3, #0
 8005904:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8005906:	793b      	ldrb	r3, [r7, #4]
 8005908:	f043 0304 	orr.w	r3, r3, #4
 800590c:	713b      	strb	r3, [r7, #4]
    SX126xSetSleep( params );
 800590e:	7938      	ldrb	r0, [r7, #4]
 8005910:	f000 fbc0 	bl	8006094 <SX126xSetSleep>

    DelayMs( 2 );
 8005914:	2002      	movs	r0, #2
 8005916:	f7ff f9f7 	bl	8004d08 <DelayMs>
}
 800591a:	bf00      	nop
 800591c:	3708      	adds	r7, #8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <RadioStandby>:

void RadioStandby( void )
{
 8005922:	b580      	push	{r7, lr}
 8005924:	af00      	add	r7, sp, #0
    SX126xSetStandby( STDBY_RC );
 8005926:	2000      	movs	r0, #0
 8005928:	f000 fbea 	bl	8006100 <SX126xSetStandby>
}
 800592c:	bf00      	nop
 800592e:	bd80      	pop	{r7, pc}

08005930 <RadioRx>:

void RadioRx( uint32_t timeout )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b082      	sub	sp, #8
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8005938:	2300      	movs	r3, #0
 800593a:	2200      	movs	r2, #0
 800593c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005940:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005944:	f000 fd5c 	bl	8006400 <SX126xSetDioIrqParams>
        TimerSetValue( &RxTimeoutTimer, timeout );
        TimerStart( &RxTimeoutTimer );
    }
 */

    if( RxContinuous == true )
 8005948:	4b09      	ldr	r3, [pc, #36]	; (8005970 <RadioRx+0x40>)
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d004      	beq.n	800595a <RadioRx+0x2a>
    {
        SX126xSetRx( 0xFFFFFF ); // Rx Continuous
 8005950:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8005954:	f000 fc0a 	bl	800616c <SX126xSetRx>
    }
    else
    {
        SX126xSetRx( RxTimeout << 6 );
    }
}
 8005958:	e005      	b.n	8005966 <RadioRx+0x36>
        SX126xSetRx( RxTimeout << 6 );
 800595a:	4b06      	ldr	r3, [pc, #24]	; (8005974 <RadioRx+0x44>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	019b      	lsls	r3, r3, #6
 8005960:	4618      	mov	r0, r3
 8005962:	f000 fc03 	bl	800616c <SX126xSetRx>
}
 8005966:	bf00      	nop
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20003d48 	.word	0x20003d48
 8005974:	20003d44 	.word	0x20003d44

08005978 <RadioRxBoosted>:

void RadioRxBoosted( uint32_t timeout )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
    SX126xSetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8005980:	2300      	movs	r3, #0
 8005982:	2200      	movs	r2, #0
 8005984:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005988:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800598c:	f000 fd38 	bl	8006400 <SX126xSetDioIrqParams>
        TimerSetValue( &RxTimeoutTimer, timeout );
        TimerStart( &RxTimeoutTimer );
    }
*/

    if( RxContinuous == true )
 8005990:	4b09      	ldr	r3, [pc, #36]	; (80059b8 <RadioRxBoosted+0x40>)
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d004      	beq.n	80059a2 <RadioRxBoosted+0x2a>
    {
        SX126xSetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8005998:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800599c:	f000 fc08 	bl	80061b0 <SX126xSetRxBoosted>
    }
    else
    {
        SX126xSetRxBoosted( RxTimeout << 6 );
    }
}
 80059a0:	e005      	b.n	80059ae <RadioRxBoosted+0x36>
        SX126xSetRxBoosted( RxTimeout << 6 );
 80059a2:	4b06      	ldr	r3, [pc, #24]	; (80059bc <RadioRxBoosted+0x44>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	019b      	lsls	r3, r3, #6
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fc01 	bl	80061b0 <SX126xSetRxBoosted>
}
 80059ae:	bf00      	nop
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	20003d48 	.word	0x20003d48
 80059bc:	20003d44 	.word	0x20003d44

080059c0 <RadioSetRxDutyCycle>:

void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b082      	sub	sp, #8
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
    SX126xSetRxDutyCycle( rxTime, sleepTime );
 80059ca:	6839      	ldr	r1, [r7, #0]
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 fc11 	bl	80061f4 <SX126xSetRxDutyCycle>
}
 80059d2:	bf00      	nop
 80059d4:	3708      	adds	r7, #8
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <RadioAddRegisterToRetentionList>:

void RadioAddRegisterToRetentionList( uint16_t registerAddress )
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b088      	sub	sp, #32
 80059de:	af00      	add	r7, sp, #0
 80059e0:	4603      	mov	r3, r0
 80059e2:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[9];

    // Read the address and registers already added to the list
    SX126xReadRegisters( REG_RETENTION_LIST_BASE_ADDRESS, buffer, 9 );
 80059e4:	f107 030c 	add.w	r3, r7, #12
 80059e8:	2209      	movs	r2, #9
 80059ea:	4619      	mov	r1, r3
 80059ec:	f240 209f 	movw	r0, #671	; 0x29f
 80059f0:	f7ff f890 	bl	8004b14 <SX126xReadRegisters>

    const uint8_t nbOfRegisters = buffer[0];
 80059f4:	7b3b      	ldrb	r3, [r7, #12]
 80059f6:	77bb      	strb	r3, [r7, #30]
    uint8_t* registerList   = &buffer[1];
 80059f8:	f107 030c 	add.w	r3, r7, #12
 80059fc:	3301      	adds	r3, #1
 80059fe:	61bb      	str	r3, [r7, #24]



    // Check if the register given as parameter is already added to the list
    for( uint8_t i = 0; i < nbOfRegisters; i++ )
 8005a00:	2300      	movs	r3, #0
 8005a02:	77fb      	strb	r3, [r7, #31]
 8005a04:	e013      	b.n	8005a2e <RadioAddRegisterToRetentionList+0x54>
    {
        if( registerAddress == ( ( uint16_t ) registerList[2 * i] << 8 ) + registerList[2 * i + 1] )
 8005a06:	88fa      	ldrh	r2, [r7, #6]
 8005a08:	7ffb      	ldrb	r3, [r7, #31]
 8005a0a:	005b      	lsls	r3, r3, #1
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	440b      	add	r3, r1
 8005a12:	781b      	ldrb	r3, [r3, #0]
 8005a14:	021b      	lsls	r3, r3, #8
 8005a16:	7ff9      	ldrb	r1, [r7, #31]
 8005a18:	0049      	lsls	r1, r1, #1
 8005a1a:	3101      	adds	r1, #1
 8005a1c:	69b8      	ldr	r0, [r7, #24]
 8005a1e:	4401      	add	r1, r0
 8005a20:	7809      	ldrb	r1, [r1, #0]
 8005a22:	440b      	add	r3, r1
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d028      	beq.n	8005a7a <RadioAddRegisterToRetentionList+0xa0>
    for( uint8_t i = 0; i < nbOfRegisters; i++ )
 8005a28:	7ffb      	ldrb	r3, [r7, #31]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	77fb      	strb	r3, [r7, #31]
 8005a2e:	7ffa      	ldrb	r2, [r7, #31]
 8005a30:	7fbb      	ldrb	r3, [r7, #30]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d3e7      	bcc.n	8005a06 <RadioAddRegisterToRetentionList+0x2c>
    }




    if( nbOfRegisters < MAX_NB_REG_IN_RETENTION )
 8005a36:	7fbb      	ldrb	r3, [r7, #30]
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d81f      	bhi.n	8005a7c <RadioAddRegisterToRetentionList+0xa2>
    {
        buffer[0] += 1;
 8005a3c:	7b3b      	ldrb	r3, [r7, #12]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	733b      	strb	r3, [r7, #12]
        registerList[2 * nbOfRegisters]     = ( uint8_t )( registerAddress >> 8 );
 8005a44:	88fb      	ldrh	r3, [r7, #6]
 8005a46:	0a1b      	lsrs	r3, r3, #8
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	7fbb      	ldrb	r3, [r7, #30]
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	4619      	mov	r1, r3
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	440b      	add	r3, r1
 8005a54:	b2d2      	uxtb	r2, r2
 8005a56:	701a      	strb	r2, [r3, #0]
        registerList[2 * nbOfRegisters + 1] = ( uint8_t )( registerAddress >> 0 );
 8005a58:	7fbb      	ldrb	r3, [r7, #30]
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	69ba      	ldr	r2, [r7, #24]
 8005a60:	4413      	add	r3, r2
 8005a62:	88fa      	ldrh	r2, [r7, #6]
 8005a64:	b2d2      	uxtb	r2, r2
 8005a66:	701a      	strb	r2, [r3, #0]

        // Update radio with modified list
        SX126xWriteRegisters( REG_RETENTION_LIST_BASE_ADDRESS, buffer, 9 );
 8005a68:	f107 030c 	add.w	r3, r7, #12
 8005a6c:	2209      	movs	r2, #9
 8005a6e:	4619      	mov	r1, r3
 8005a70:	f240 209f 	movw	r0, #671	; 0x29f
 8005a74:	f7fe fffe 	bl	8004a74 <SX126xWriteRegisters>
 8005a78:	e000      	b.n	8005a7c <RadioAddRegisterToRetentionList+0xa2>
            return;
 8005a7a:	bf00      	nop
    }
}
 8005a7c:	3720      	adds	r7, #32
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <RadioStartCad>:

void RadioStartCad( void )
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	af00      	add	r7, sp, #0
    SX126xSetDioIrqParams( IRQ_CAD_DONE | IRQ_CAD_ACTIVITY_DETECTED, IRQ_CAD_DONE | IRQ_CAD_ACTIVITY_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8005a86:	2300      	movs	r3, #0
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8005a8e:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8005a92:	f000 fcb5 	bl	8006400 <SX126xSetDioIrqParams>
    SX126xSetCad( );
 8005a96:	f000 fbd6 	bl	8006246 <SX126xSetCad>
}
 8005a9a:	bf00      	nop
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <RadioSetTxContinuousWave>:

void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b082      	sub	sp, #8
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	70fb      	strb	r3, [r7, #3]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	803b      	strh	r3, [r7, #0]
//    uint32_t timeout = ( uint32_t )time * 1000;

    SX126xSetRfFrequency( freq );
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 fd04 	bl	80064bc <SX126xSetRfFrequency>
    SX126xSetRfTxPower( power );
 8005ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff f8ed 	bl	8004c98 <SX126xSetRfTxPower>
    SX126xSetTxContinuousWave( );
 8005abe:	f000 fbce 	bl	800625e <SX126xSetTxContinuousWave>

//    TimerSetValue( &TxTimeoutTimer, timeout );
//   TimerStart( &TxTimeoutTimer );
}
 8005ac2:	bf00      	nop
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <RadioRssi>:

int16_t RadioRssi( RadioModems_t modem )
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	71fb      	strb	r3, [r7, #7]
    return SX126xGetRssiInst( );
 8005ad4:	f000 feb7 	bl	8006846 <SX126xGetRssiInst>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	b21b      	sxth	r3, r3
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3708      	adds	r7, #8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <RadioWrite>:

void RadioWrite( uint32_t addr, uint8_t data )
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	460b      	mov	r3, r1
 8005aee:	70fb      	strb	r3, [r7, #3]
    SX126xWriteRegister( addr, data );
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	78fa      	ldrb	r2, [r7, #3]
 8005af6:	4611      	mov	r1, r2
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7fe fff9 	bl	8004af0 <SX126xWriteRegister>
}
 8005afe:	bf00      	nop
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <RadioRead>:

uint8_t RadioRead( uint32_t addr )
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b082      	sub	sp, #8
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
    return SX126xReadRegister( addr );
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7ff f83e 	bl	8004b94 <SX126xReadRegister>
 8005b18:	4603      	mov	r3, r0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3708      	adds	r7, #8
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <RadioWriteBuffer>:

void RadioWriteBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b084      	sub	sp, #16
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	60f8      	str	r0, [r7, #12]
 8005b2a:	60b9      	str	r1, [r7, #8]
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	71fb      	strb	r3, [r7, #7]
    SX126xWriteRegisters( addr, buffer, size );
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	79fa      	ldrb	r2, [r7, #7]
 8005b36:	b292      	uxth	r2, r2
 8005b38:	68b9      	ldr	r1, [r7, #8]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fe ff9a 	bl	8004a74 <SX126xWriteRegisters>
}
 8005b40:	bf00      	nop
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <RadioReadBuffer>:

void RadioReadBuffer( uint32_t addr, uint8_t *buffer, uint8_t size )
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	4613      	mov	r3, r2
 8005b54:	71fb      	strb	r3, [r7, #7]
    SX126xReadRegisters( addr, buffer, size );
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	79fa      	ldrb	r2, [r7, #7]
 8005b5c:	b292      	uxth	r2, r2
 8005b5e:	68b9      	ldr	r1, [r7, #8]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fe ffd7 	bl	8004b14 <SX126xReadRegisters>
}
 8005b66:	bf00      	nop
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
	...

08005b70 <RadioSetMaxPayloadLength>:

void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	4603      	mov	r3, r0
 8005b78:	460a      	mov	r2, r1
 8005b7a:	71fb      	strb	r3, [r7, #7]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8005b80:	79fb      	ldrb	r3, [r7, #7]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d10a      	bne.n	8005b9c <RadioSetMaxPayloadLength+0x2c>
    {
        SX126x.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8005b86:	4a0e      	ldr	r2, [pc, #56]	; (8005bc0 <RadioSetMaxPayloadLength+0x50>)
 8005b88:	79bb      	ldrb	r3, [r7, #6]
 8005b8a:	7013      	strb	r3, [r2, #0]
 8005b8c:	4b0c      	ldr	r3, [pc, #48]	; (8005bc0 <RadioSetMaxPayloadLength+0x50>)
 8005b8e:	781a      	ldrb	r2, [r3, #0]
 8005b90:	4b0c      	ldr	r3, [pc, #48]	; (8005bc4 <RadioSetMaxPayloadLength+0x54>)
 8005b92:	73da      	strb	r2, [r3, #15]
        SX126xSetPacketParams( &SX126x.PacketParams );
 8005b94:	480b      	ldr	r0, [pc, #44]	; (8005bc4 <RadioSetMaxPayloadLength+0x54>)
 8005b96:	f000 fdb1 	bl	80066fc <SX126xSetPacketParams>
        {
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SX126xSetPacketParams( &SX126x.PacketParams );
        }
    }
}
 8005b9a:	e00d      	b.n	8005bb8 <RadioSetMaxPayloadLength+0x48>
        if( SX126x.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8005b9c:	4b09      	ldr	r3, [pc, #36]	; (8005bc4 <RadioSetMaxPayloadLength+0x54>)
 8005b9e:	79db      	ldrb	r3, [r3, #7]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d109      	bne.n	8005bb8 <RadioSetMaxPayloadLength+0x48>
            SX126x.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8005ba4:	4a06      	ldr	r2, [pc, #24]	; (8005bc0 <RadioSetMaxPayloadLength+0x50>)
 8005ba6:	79bb      	ldrb	r3, [r7, #6]
 8005ba8:	7013      	strb	r3, [r2, #0]
 8005baa:	4b05      	ldr	r3, [pc, #20]	; (8005bc0 <RadioSetMaxPayloadLength+0x50>)
 8005bac:	781a      	ldrb	r2, [r3, #0]
 8005bae:	4b05      	ldr	r3, [pc, #20]	; (8005bc4 <RadioSetMaxPayloadLength+0x54>)
 8005bb0:	721a      	strb	r2, [r3, #8]
            SX126xSetPacketParams( &SX126x.PacketParams );
 8005bb2:	4804      	ldr	r0, [pc, #16]	; (8005bc4 <RadioSetMaxPayloadLength+0x54>)
 8005bb4:	f000 fda2 	bl	80066fc <SX126xSetPacketParams>
}
 8005bb8:	bf00      	nop
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	2000003f 	.word	0x2000003f
 8005bc4:	20003e68 	.word	0x20003e68

08005bc8 <RadioSetPublicNetwork>:

void RadioSetPublicNetwork( bool enable )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	4603      	mov	r3, r0
 8005bd0:	71fb      	strb	r3, [r7, #7]
    RadioPublicNetwork.Current = RadioPublicNetwork.Previous = enable;
 8005bd2:	4a13      	ldr	r2, [pc, #76]	; (8005c20 <RadioSetPublicNetwork+0x58>)
 8005bd4:	79fb      	ldrb	r3, [r7, #7]
 8005bd6:	7013      	strb	r3, [r2, #0]
 8005bd8:	4b11      	ldr	r3, [pc, #68]	; (8005c20 <RadioSetPublicNetwork+0x58>)
 8005bda:	781a      	ldrb	r2, [r3, #0]
 8005bdc:	4b10      	ldr	r3, [pc, #64]	; (8005c20 <RadioSetPublicNetwork+0x58>)
 8005bde:	705a      	strb	r2, [r3, #1]

    RadioSetModem( MODEM_LORA );
 8005be0:	2001      	movs	r0, #1
 8005be2:	f7ff fa15 	bl	8005010 <RadioSetModem>
    if( enable == true )
 8005be6:	79fb      	ldrb	r3, [r7, #7]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00a      	beq.n	8005c02 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8005bec:	2134      	movs	r1, #52	; 0x34
 8005bee:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8005bf2:	f7fe ff7d 	bl	8004af0 <SX126xWriteRegister>
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8005bf6:	2144      	movs	r1, #68	; 0x44
 8005bf8:	f240 7041 	movw	r0, #1857	; 0x741
 8005bfc:	f7fe ff78 	bl	8004af0 <SX126xWriteRegister>
    {
        // Change LoRa modem SyncWord
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8005c00:	e009      	b.n	8005c16 <RadioSetPublicNetwork+0x4e>
        SX126xWriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8005c02:	2114      	movs	r1, #20
 8005c04:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8005c08:	f7fe ff72 	bl	8004af0 <SX126xWriteRegister>
        SX126xWriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8005c0c:	2124      	movs	r1, #36	; 0x24
 8005c0e:	f240 7041 	movw	r0, #1857	; 0x741
 8005c12:	f7fe ff6d 	bl	8004af0 <SX126xWriteRegister>
}
 8005c16:	bf00      	nop
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20003e60 	.word	0x20003e60

08005c24 <RadioGetWakeupTime>:

uint32_t RadioGetWakeupTime( void )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
    return SX126xGetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 8005c28:	f7fe fe4c 	bl	80048c4 <SX126xGetBoardTcxoWakeupTime>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	3303      	adds	r3, #3
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <RadioOnDioIrq>:
        RadioEvents->RxTimeout( );
    }
}

void RadioOnDioIrq( void)
{
 8005c34:	b480      	push	{r7}
 8005c36:	af00      	add	r7, sp, #0
    IrqFired = true;
 8005c38:	4b03      	ldr	r3, [pc, #12]	; (8005c48 <RadioOnDioIrq+0x14>)
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	701a      	strb	r2, [r3, #0]
    //printf("Enter IR.\r\n");
}
 8005c3e:	bf00      	nop
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bc80      	pop	{r7}
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	20003e5f 	.word	0x20003e5f

08005c4c <RadioIrqProcess>:

void RadioIrqProcess( void )
{
 8005c4c:	b590      	push	{r4, r7, lr}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
    // Clear IRQ flag
    //const bool isIrqFired = IrqFired;
    // IrqFired = false;
    // CRITICAL_SECTION_END( );

    if( IrqFired )
 8005c52:	4b78      	ldr	r3, [pc, #480]	; (8005e34 <RadioIrqProcess+0x1e8>)
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 80e8 	beq.w	8005e2c <RadioIrqProcess+0x1e0>
    {
    	IrqFired = false;
 8005c5c:	4b75      	ldr	r3, [pc, #468]	; (8005e34 <RadioIrqProcess+0x1e8>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	701a      	strb	r2, [r3, #0]
        uint16_t irqRegs = SX126xGetIrqStatus( );
 8005c62:	f000 fc07 	bl	8006474 <SX126xGetIrqStatus>
 8005c66:	4603      	mov	r3, r0
 8005c68:	80fb      	strh	r3, [r7, #6]
        SX126xClearIrqStatus( irqRegs );
 8005c6a:	88fb      	ldrh	r3, [r7, #6]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fe7d 	bl	800696c <SX126xClearIrqStatus>
            IrqFired = true;
        }
        */
        // CRITICAL_SECTION_END( );

        if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 8005c72:	88fb      	ldrh	r3, [r7, #6]
 8005c74:	f003 0301 	and.w	r3, r3, #1
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00f      	beq.n	8005c9c <RadioIrqProcess+0x50>
        {
            //TimerStop( &TxTimeoutTimer );
            //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
            SX126xSetOperatingMode( MODE_STDBY_RC );
 8005c7c:	2001      	movs	r0, #1
 8005c7e:	f7fe fe39 	bl	80048f4 <SX126xSetOperatingMode>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8005c82:	4b6d      	ldr	r3, [pc, #436]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d008      	beq.n	8005c9c <RadioIrqProcess+0x50>
 8005c8a:	4b6b      	ldr	r3, [pc, #428]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d003      	beq.n	8005c9c <RadioIrqProcess+0x50>
            {
                RadioEvents->TxDone( );
 8005c94:	4b68      	ldr	r3, [pc, #416]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4798      	blx	r3
            }
        }

        if( ( irqRegs & IRQ_RX_DONE ) == IRQ_RX_DONE )
 8005c9c:	88fb      	ldrh	r3, [r7, #6]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d058      	beq.n	8005d58 <RadioIrqProcess+0x10c>
        {
            //TimerStop( &RxTimeoutTimer );

            if( ( irqRegs & IRQ_CRC_ERROR ) == IRQ_CRC_ERROR )
 8005ca6:	88fb      	ldrh	r3, [r7, #6]
 8005ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d017      	beq.n	8005ce0 <RadioIrqProcess+0x94>
            {
                if( RxContinuous == false )
 8005cb0:	4b62      	ldr	r3, [pc, #392]	; (8005e3c <RadioIrqProcess+0x1f0>)
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	f083 0301 	eor.w	r3, r3, #1
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d002      	beq.n	8005cc4 <RadioIrqProcess+0x78>
                {
                    //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                    SX126xSetOperatingMode( MODE_STDBY_RC );
 8005cbe:	2001      	movs	r0, #1
 8005cc0:	f7fe fe18 	bl	80048f4 <SX126xSetOperatingMode>
                }
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8005cc4:	4b5c      	ldr	r3, [pc, #368]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d045      	beq.n	8005d58 <RadioIrqProcess+0x10c>
 8005ccc:	4b5a      	ldr	r3, [pc, #360]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d040      	beq.n	8005d58 <RadioIrqProcess+0x10c>
                {
                    RadioEvents->RxError( );
 8005cd6:	4b58      	ldr	r3, [pc, #352]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	4798      	blx	r3
 8005cde:	e03b      	b.n	8005d58 <RadioIrqProcess+0x10c>
            }
            else
            {
                uint8_t size;

                if( RxContinuous == false )
 8005ce0:	4b56      	ldr	r3, [pc, #344]	; (8005e3c <RadioIrqProcess+0x1f0>)
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	f083 0301 	eor.w	r3, r3, #1
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d014      	beq.n	8005d18 <RadioIrqProcess+0xcc>
                {
                    //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                    SX126xSetOperatingMode( MODE_STDBY_RC );
 8005cee:	2001      	movs	r0, #1
 8005cf0:	f7fe fe00 	bl	80048f4 <SX126xSetOperatingMode>

                    // WORKAROUND - Implicit Header Mode Timeout Behavior, see DS_SX1261-2_V1.2 datasheet chapter 15.3
                    SX126xWriteRegister( REG_RTC_CTRL, 0x00 );
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	f640 1002 	movw	r0, #2306	; 0x902
 8005cfa:	f7fe fef9 	bl	8004af0 <SX126xWriteRegister>
                    SX126xWriteRegister( REG_EVT_CLR, SX126xReadRegister( REG_EVT_CLR ) | ( 1 << 1 ) );
 8005cfe:	f640 1044 	movw	r0, #2372	; 0x944
 8005d02:	f7fe ff47 	bl	8004b94 <SX126xReadRegister>
 8005d06:	4603      	mov	r3, r0
 8005d08:	f043 0302 	orr.w	r3, r3, #2
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	4619      	mov	r1, r3
 8005d10:	f640 1044 	movw	r0, #2372	; 0x944
 8005d14:	f7fe feec 	bl	8004af0 <SX126xWriteRegister>
                    // WORKAROUND END
                }
                SX126xGetPayload( RadioRxPayload, &size , 255 );
 8005d18:	1d7b      	adds	r3, r7, #5
 8005d1a:	22ff      	movs	r2, #255	; 0xff
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	4848      	ldr	r0, [pc, #288]	; (8005e40 <RadioIrqProcess+0x1f4>)
 8005d20:	f000 f8ba 	bl	8005e98 <SX126xGetPayload>
                SX126xGetPacketStatus( &RadioPktStatus );
 8005d24:	4847      	ldr	r0, [pc, #284]	; (8005e44 <RadioIrqProcess+0x1f8>)
 8005d26:	f000 fdcf 	bl	80068c8 <SX126xGetPacketStatus>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8005d2a:	4b43      	ldr	r3, [pc, #268]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d012      	beq.n	8005d58 <RadioIrqProcess+0x10c>
 8005d32:	4b41      	ldr	r3, [pc, #260]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00d      	beq.n	8005d58 <RadioIrqProcess+0x10c>
                {
                    RadioEvents->RxDone( RadioRxPayload, size, RadioPktStatus.Params.LoRa.RssiPkt, RadioPktStatus.Params.LoRa.SnrPkt );
 8005d3c:	4b3e      	ldr	r3, [pc, #248]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689c      	ldr	r4, [r3, #8]
 8005d42:	797b      	ldrb	r3, [r7, #5]
 8005d44:	b299      	uxth	r1, r3
 8005d46:	4b3f      	ldr	r3, [pc, #252]	; (8005e44 <RadioIrqProcess+0x1f8>)
 8005d48:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8005d4c:	b21a      	sxth	r2, r3
 8005d4e:	4b3d      	ldr	r3, [pc, #244]	; (8005e44 <RadioIrqProcess+0x1f8>)
 8005d50:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8005d54:	483a      	ldr	r0, [pc, #232]	; (8005e40 <RadioIrqProcess+0x1f4>)
 8005d56:	47a0      	blx	r4
                }
            }
        }

        if( ( irqRegs & IRQ_CAD_DONE ) == IRQ_CAD_DONE )
 8005d58:	88fb      	ldrh	r3, [r7, #6]
 8005d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d018      	beq.n	8005d94 <RadioIrqProcess+0x148>
        {
            //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
            SX126xSetOperatingMode( MODE_STDBY_RC );
 8005d62:	2001      	movs	r0, #1
 8005d64:	f7fe fdc6 	bl	80048f4 <SX126xSetOperatingMode>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005d68:	4b33      	ldr	r3, [pc, #204]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d011      	beq.n	8005d94 <RadioIrqProcess+0x148>
 8005d70:	4b31      	ldr	r3, [pc, #196]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00c      	beq.n	8005d94 <RadioIrqProcess+0x148>
            {
                RadioEvents->CadDone( ( ( irqRegs & IRQ_CAD_ACTIVITY_DETECTED ) == IRQ_CAD_ACTIVITY_DETECTED ) );
 8005d7a:	4b2f      	ldr	r3, [pc, #188]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	88fa      	ldrh	r2, [r7, #6]
 8005d82:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005d86:	2a00      	cmp	r2, #0
 8005d88:	bf14      	ite	ne
 8005d8a:	2201      	movne	r2, #1
 8005d8c:	2200      	moveq	r2, #0
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	4610      	mov	r0, r2
 8005d92:	4798      	blx	r3
            }
        }

        if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 8005d94:	88fb      	ldrh	r3, [r7, #6]
 8005d96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d02a      	beq.n	8005df4 <RadioIrqProcess+0x1a8>
        {
            if( SX126xGetOperatingMode( ) == MODE_TX )
 8005d9e:	f7fe fd9f 	bl	80048e0 <SX126xGetOperatingMode>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b04      	cmp	r3, #4
 8005da6:	d110      	bne.n	8005dca <RadioIrqProcess+0x17e>
            {
                //TimerStop( &TxTimeoutTimer );
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 8005da8:	2001      	movs	r0, #1
 8005daa:	f7fe fda3 	bl	80048f4 <SX126xSetOperatingMode>
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8005dae:	4b22      	ldr	r3, [pc, #136]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d01e      	beq.n	8005df4 <RadioIrqProcess+0x1a8>
 8005db6:	4b20      	ldr	r3, [pc, #128]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d019      	beq.n	8005df4 <RadioIrqProcess+0x1a8>
                {
                    RadioEvents->TxTimeout( );
 8005dc0:	4b1d      	ldr	r3, [pc, #116]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	4798      	blx	r3
 8005dc8:	e014      	b.n	8005df4 <RadioIrqProcess+0x1a8>
                }
            }
            else if( SX126xGetOperatingMode( ) == MODE_RX )
 8005dca:	f7fe fd89 	bl	80048e0 <SX126xGetOperatingMode>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b05      	cmp	r3, #5
 8005dd2:	d10f      	bne.n	8005df4 <RadioIrqProcess+0x1a8>
            {
                //TimerStop( &RxTimeoutTimer );
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 8005dd4:	2001      	movs	r0, #1
 8005dd6:	f7fe fd8d 	bl	80048f4 <SX126xSetOperatingMode>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005dda:	4b17      	ldr	r3, [pc, #92]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d008      	beq.n	8005df4 <RadioIrqProcess+0x1a8>
 8005de2:	4b15      	ldr	r3, [pc, #84]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <RadioIrqProcess+0x1a8>
                {
                    RadioEvents->RxTimeout( );
 8005dec:	4b12      	ldr	r3, [pc, #72]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	4798      	blx	r3
        if( ( irqRegs & IRQ_HEADER_VALID ) == IRQ_HEADER_VALID )
        {
            //__NOP( );
        }

        if( ( irqRegs & IRQ_HEADER_ERROR ) == IRQ_HEADER_ERROR )
 8005df4:	88fb      	ldrh	r3, [r7, #6]
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d016      	beq.n	8005e2c <RadioIrqProcess+0x1e0>
        {
           // TimerStop( &RxTimeoutTimer );
            if( RxContinuous == false )
 8005dfe:	4b0f      	ldr	r3, [pc, #60]	; (8005e3c <RadioIrqProcess+0x1f0>)
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	f083 0301 	eor.w	r3, r3, #1
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <RadioIrqProcess+0x1c6>
            {
                //!< Update operating mode state to a value lower than \ref MODE_STDBY_XOSC
                SX126xSetOperatingMode( MODE_STDBY_RC );
 8005e0c:	2001      	movs	r0, #1
 8005e0e:	f7fe fd71 	bl	80048f4 <SX126xSetOperatingMode>
            }
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005e12:	4b09      	ldr	r3, [pc, #36]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d008      	beq.n	8005e2c <RadioIrqProcess+0x1e0>
 8005e1a:	4b07      	ldr	r3, [pc, #28]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d003      	beq.n	8005e2c <RadioIrqProcess+0x1e0>
            {
                RadioEvents->RxTimeout( );
 8005e24:	4b04      	ldr	r3, [pc, #16]	; (8005e38 <RadioIrqProcess+0x1ec>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	4798      	blx	r3
            }
        }
    }
}
 8005e2c:	bf00      	nop
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd90      	pop	{r4, r7, pc}
 8005e34:	20003e5f 	.word	0x20003e5f
 8005e38:	20003e64 	.word	0x20003e64
 8005e3c:	20003d48 	.word	0x20003d48
 8005e40:	20003d60 	.word	0x20003d60
 8005e44:	20003d4c 	.word	0x20003d4c

08005e48 <SX126xInit>:
 * \brief Process the IRQ if handled by the driver
 */
void SX126xProcessIrqs( void );

void SX126xInit( )
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	af00      	add	r7, sp, #0
    SX126xReset( );
 8005e4c:	f7fe fd62 	bl	8004914 <SX126xReset>

    // SX126xIoIrqInit( DioIrq );

    SX126xWakeup( );
 8005e50:	f7fe fd86 	bl	8004960 <SX126xWakeup>
    SX126xSetStandby( STDBY_RC );
 8005e54:	2000      	movs	r0, #0
 8005e56:	f000 f953 	bl	8006100 <SX126xSetStandby>

    // Initialize TCXO control
    SX126xIoTcxoInit( );
 8005e5a:	f7fe fd2d 	bl	80048b8 <SX126xIoTcxoInit>

    // Initialize RF switch control
    SX126xIoRfSwitchInit( );
 8005e5e:	f7fe fd38 	bl	80048d2 <SX126xIoRfSwitchInit>

    // Force image calibration
    ImageCalibrated = false;
 8005e62:	4b04      	ldr	r3, [pc, #16]	; (8005e74 <SX126xInit+0x2c>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	701a      	strb	r2, [r3, #0]

    SX126xSetOperatingMode( MODE_STDBY_RC );
 8005e68:	2001      	movs	r0, #1
 8005e6a:	f7fe fd43 	bl	80048f4 <SX126xSetOperatingMode>
}
 8005e6e:	bf00      	nop
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	20003eac 	.word	0x20003eac

08005e78 <SX126xSetPayload>:
    }
    SX126xWaitOnBusy( );
}

void SX126xSetPayload( uint8_t *payload, uint8_t size )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	460b      	mov	r3, r1
 8005e82:	70fb      	strb	r3, [r7, #3]
    SX126xWriteBuffer( 0x00, payload, size );
 8005e84:	78fb      	ldrb	r3, [r7, #3]
 8005e86:	461a      	mov	r2, r3
 8005e88:	6879      	ldr	r1, [r7, #4]
 8005e8a:	2000      	movs	r0, #0
 8005e8c:	f7fe fe94 	bl	8004bb8 <SX126xWriteBuffer>
}
 8005e90:	bf00      	nop
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <SX126xGetPayload>:

uint8_t SX126xGetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	75fb      	strb	r3, [r7, #23]

    SX126xGetRxBufferStatus( size, &offset );
 8005eaa:	f107 0317 	add.w	r3, r7, #23
 8005eae:	4619      	mov	r1, r3
 8005eb0:	68b8      	ldr	r0, [r7, #8]
 8005eb2:	f000 fcdd 	bl	8006870 <SX126xGetRxBufferStatus>
    if( *size > maxSize )
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	79fa      	ldrb	r2, [r7, #7]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d201      	bcs.n	8005ec4 <SX126xGetPayload+0x2c>
    {
        return 1;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e007      	b.n	8005ed4 <SX126xGetPayload+0x3c>
    }
    SX126xReadBuffer( offset, buffer, *size );
 8005ec4:	7df8      	ldrb	r0, [r7, #23]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	68f9      	ldr	r1, [r7, #12]
 8005ece:	f7fe fea9 	bl	8004c24 <SX126xReadBuffer>
    return 0;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3718      	adds	r7, #24
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <SX126xSendPayload>:

void SX126xSendPayload( uint8_t *payload, uint8_t size, uint32_t timeout )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	460b      	mov	r3, r1
 8005ee6:	607a      	str	r2, [r7, #4]
 8005ee8:	72fb      	strb	r3, [r7, #11]
    SX126xSetPayload( payload, size );
 8005eea:	7afb      	ldrb	r3, [r7, #11]
 8005eec:	4619      	mov	r1, r3
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f7ff ffc2 	bl	8005e78 <SX126xSetPayload>
    SX126xSetTx( timeout );
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f000 f91c 	bl	8006132 <SX126xSetTx>
}
 8005efa:	bf00      	nop
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <SX126xSetSyncWord>:

uint8_t SX126xSetSyncWord( uint8_t *syncWord )
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b082      	sub	sp, #8
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
    SX126xWriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8005f0a:	2208      	movs	r2, #8
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8005f12:	f7fe fdaf 	bl	8004a74 <SX126xWriteRegisters>
    return 0;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3708      	adds	r7, #8
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <SX126xSetCrcSeed>:

void SX126xSetCrcSeed( uint16_t seed )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	4603      	mov	r3, r0
 8005f28:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8005f2a:	88fb      	ldrh	r3, [r7, #6]
 8005f2c:	0a1b      	lsrs	r3, r3, #8
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8005f34:	88fb      	ldrh	r3, [r7, #6]
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	737b      	strb	r3, [r7, #13]

    switch( SX126xGetPacketType( ) )
 8005f3a:	f000 fb05 	bl	8006548 <SX126xGetPacketType>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d108      	bne.n	8005f56 <SX126xSetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SX126xWriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8005f44:	f107 030c 	add.w	r3, r7, #12
 8005f48:	2202      	movs	r2, #2
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8005f50:	f7fe fd90 	bl	8004a74 <SX126xWriteRegisters>
            break;
 8005f54:	e000      	b.n	8005f58 <SX126xSetCrcSeed+0x38>

        default:
            break;
 8005f56:	bf00      	nop
    }
}
 8005f58:	bf00      	nop
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <SX126xSetCrcPolynomial>:

void SX126xSetCrcPolynomial( uint16_t polynomial )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	4603      	mov	r3, r0
 8005f68:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8005f6a:	88fb      	ldrh	r3, [r7, #6]
 8005f6c:	0a1b      	lsrs	r3, r3, #8
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8005f74:	88fb      	ldrh	r3, [r7, #6]
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	737b      	strb	r3, [r7, #13]

    switch( SX126xGetPacketType( ) )
 8005f7a:	f000 fae5 	bl	8006548 <SX126xGetPacketType>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d108      	bne.n	8005f96 <SX126xSetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SX126xWriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8005f84:	f107 030c 	add.w	r3, r7, #12
 8005f88:	2202      	movs	r2, #2
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	f240 60be 	movw	r0, #1726	; 0x6be
 8005f90:	f7fe fd70 	bl	8004a74 <SX126xWriteRegisters>
            break;
 8005f94:	e000      	b.n	8005f98 <SX126xSetCrcPolynomial+0x38>

        default:
            break;
 8005f96:	bf00      	nop
    }
}
 8005f98:	bf00      	nop
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <SX126xSetWhiteningSeed>:

void SX126xSetWhiteningSeed( uint16_t seed )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8005faa:	2300      	movs	r3, #0
 8005fac:	73fb      	strb	r3, [r7, #15]
    
    switch( SX126xGetPacketType( ) )
 8005fae:	f000 facb 	bl	8006548 <SX126xGetPacketType>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d121      	bne.n	8005ffc <SX126xSetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SX126xReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8005fb8:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8005fbc:	f7fe fdea 	bl	8004b94 <SX126xReadRegister>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	f023 0301 	bic.w	r3, r3, #1
 8005fc6:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8005fc8:	88fb      	ldrh	r3, [r7, #6]
 8005fca:	0a1b      	lsrs	r3, r3, #8
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	b25b      	sxtb	r3, r3
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	b25a      	sxtb	r2, r3
 8005fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	b25b      	sxtb	r3, r3
 8005fde:	73fb      	strb	r3, [r7, #15]
            SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8005fe0:	7bfb      	ldrb	r3, [r7, #15]
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8005fe8:	f7fe fd82 	bl	8004af0 <SX126xWriteRegister>
            SX126xWriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, ( uint8_t )seed );
 8005fec:	88fb      	ldrh	r3, [r7, #6]
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8005ff6:	f7fe fd7b 	bl	8004af0 <SX126xWriteRegister>
            break;
 8005ffa:	e000      	b.n	8005ffe <SX126xSetWhiteningSeed+0x5e>

        default:
            break;
 8005ffc:	bf00      	nop
    }
}
 8005ffe:	bf00      	nop
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <SX126xGetRandom>:

uint32_t SX126xGetRandom( void )
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b082      	sub	sp, #8
 800600a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800600c:	2300      	movs	r3, #0
 800600e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8006010:	2300      	movs	r3, #0
 8006012:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SX126xReadRegister( REG_ANA_LNA );
 8006018:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800601c:	f7fe fdba 	bl	8004b94 <SX126xReadRegister>
 8006020:	4603      	mov	r3, r0
 8006022:	71fb      	strb	r3, [r7, #7]
    SX126xWriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8006024:	79fb      	ldrb	r3, [r7, #7]
 8006026:	f023 0301 	bic.w	r3, r3, #1
 800602a:	b2db      	uxtb	r3, r3
 800602c:	4619      	mov	r1, r3
 800602e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006032:	f7fe fd5d 	bl	8004af0 <SX126xWriteRegister>

    regAnaMixer = SX126xReadRegister( REG_ANA_MIXER );
 8006036:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800603a:	f7fe fdab 	bl	8004b94 <SX126xReadRegister>
 800603e:	4603      	mov	r3, r0
 8006040:	71bb      	strb	r3, [r7, #6]
    SX126xWriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8006042:	79bb      	ldrb	r3, [r7, #6]
 8006044:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006048:	b2db      	uxtb	r3, r3
 800604a:	4619      	mov	r1, r3
 800604c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006050:	f7fe fd4e 	bl	8004af0 <SX126xWriteRegister>

    // Set radio in continuous reception
    SX126xSetRx( 0xFFFFFF ); // Rx Continuous
 8006054:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8006058:	f000 f888 	bl	800616c <SX126xSetRx>

    SX126xReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800605c:	463b      	mov	r3, r7
 800605e:	2204      	movs	r2, #4
 8006060:	4619      	mov	r1, r3
 8006062:	f640 0019 	movw	r0, #2073	; 0x819
 8006066:	f7fe fd55 	bl	8004b14 <SX126xReadRegisters>

    SX126xSetStandby( STDBY_RC );
 800606a:	2000      	movs	r0, #0
 800606c:	f000 f848 	bl	8006100 <SX126xSetStandby>

    SX126xWriteRegister( REG_ANA_LNA, regAnaLna );
 8006070:	79fb      	ldrb	r3, [r7, #7]
 8006072:	4619      	mov	r1, r3
 8006074:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006078:	f7fe fd3a 	bl	8004af0 <SX126xWriteRegister>
    SX126xWriteRegister( REG_ANA_MIXER, regAnaMixer );
 800607c:	79bb      	ldrb	r3, [r7, #6]
 800607e:	4619      	mov	r1, r3
 8006080:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006084:	f7fe fd34 	bl	8004af0 <SX126xWriteRegister>

    return number;
 8006088:	683b      	ldr	r3, [r7, #0]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3708      	adds	r7, #8
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
	...

08006094 <SX126xSetSleep>:

void SX126xSetSleep( SleepParams_t sleepConfig )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	7138      	strb	r0, [r7, #4]
    SX126xAntSwOff( );
 800609c:	f7fe fe28 	bl	8004cf0 <SX126xAntSwOff>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80060a0:	793b      	ldrb	r3, [r7, #4]
 80060a2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80060ac:	793b      	ldrb	r3, [r7, #4]
 80060ae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80060b6:	b25b      	sxtb	r3, r3
 80060b8:	4313      	orrs	r3, r2
 80060ba:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 80060bc:	793b      	ldrb	r3, [r7, #4]
 80060be:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80060c6:	4313      	orrs	r3, r2
 80060c8:	b25b      	sxtb	r3, r3
 80060ca:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80060cc:	73fb      	strb	r3, [r7, #15]

    if( sleepConfig.Fields.WarmStart == 0 )
 80060ce:	793b      	ldrb	r3, [r7, #4]
 80060d0:	f003 0304 	and.w	r3, r3, #4
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d102      	bne.n	80060e0 <SX126xSetSleep+0x4c>
    {
        // Force image calibration
        ImageCalibrated = false;
 80060da:	4b08      	ldr	r3, [pc, #32]	; (80060fc <SX126xSetSleep+0x68>)
 80060dc:	2200      	movs	r2, #0
 80060de:	701a      	strb	r2, [r3, #0]
    }
    SX126xWriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80060e0:	f107 030f 	add.w	r3, r7, #15
 80060e4:	2201      	movs	r2, #1
 80060e6:	4619      	mov	r1, r3
 80060e8:	2084      	movs	r0, #132	; 0x84
 80060ea:	f7fe fc57 	bl	800499c <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_SLEEP );
 80060ee:	2000      	movs	r0, #0
 80060f0:	f7fe fc00 	bl	80048f4 <SX126xSetOperatingMode>
}
 80060f4:	bf00      	nop
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	20003eac 	.word	0x20003eac

08006100 <SX126xSetStandby>:

void SX126xSetStandby( RadioStandbyModes_t standbyConfig )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
 8006106:	4603      	mov	r3, r0
 8006108:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800610a:	1dfb      	adds	r3, r7, #7
 800610c:	2201      	movs	r2, #1
 800610e:	4619      	mov	r1, r3
 8006110:	2080      	movs	r0, #128	; 0x80
 8006112:	f7fe fc43 	bl	800499c <SX126xWriteCommand>
    if( standbyConfig == STDBY_RC )
 8006116:	79fb      	ldrb	r3, [r7, #7]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d103      	bne.n	8006124 <SX126xSetStandby+0x24>
    {
        SX126xSetOperatingMode( MODE_STDBY_RC );
 800611c:	2001      	movs	r0, #1
 800611e:	f7fe fbe9 	bl	80048f4 <SX126xSetOperatingMode>
    }
    else
    {
        SX126xSetOperatingMode( MODE_STDBY_XOSC );
    }
}
 8006122:	e002      	b.n	800612a <SX126xSetStandby+0x2a>
        SX126xSetOperatingMode( MODE_STDBY_XOSC );
 8006124:	2002      	movs	r0, #2
 8006126:	f7fe fbe5 	bl	80048f4 <SX126xSetOperatingMode>
}
 800612a:	bf00      	nop
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <SX126xSetTx>:
    SX126xWriteCommand( RADIO_SET_FS, 0, 0 );
    SX126xSetOperatingMode( MODE_FS );
}

void SX126xSetTx( uint32_t timeout )
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b084      	sub	sp, #16
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_TX );
 800613a:	2004      	movs	r0, #4
 800613c:	f7fe fbda 	bl	80048f4 <SX126xSetOperatingMode>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	0c1b      	lsrs	r3, r3, #16
 8006144:	b2db      	uxtb	r3, r3
 8006146:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	0a1b      	lsrs	r3, r3, #8
 800614c:	b2db      	uxtb	r3, r3
 800614e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	b2db      	uxtb	r3, r3
 8006154:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_TX, buf, 3 );
 8006156:	f107 030c 	add.w	r3, r7, #12
 800615a:	2203      	movs	r2, #3
 800615c:	4619      	mov	r1, r3
 800615e:	2083      	movs	r0, #131	; 0x83
 8006160:	f7fe fc1c 	bl	800499c <SX126xWriteCommand>
}
 8006164:	bf00      	nop
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <SX126xSetRx>:

void SX126xSetRx( uint32_t timeout )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_RX );
 8006174:	2005      	movs	r0, #5
 8006176:	f7fe fbbd 	bl	80048f4 <SX126xSetOperatingMode>

    SX126xWriteRegister( REG_RX_GAIN, 0x94 ); // default gain
 800617a:	2194      	movs	r1, #148	; 0x94
 800617c:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8006180:	f7fe fcb6 	bl	8004af0 <SX126xWriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	0c1b      	lsrs	r3, r3, #16
 8006188:	b2db      	uxtb	r3, r3
 800618a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	0a1b      	lsrs	r3, r3, #8
 8006190:	b2db      	uxtb	r3, r3
 8006192:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	b2db      	uxtb	r3, r3
 8006198:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_RX, buf, 3 );
 800619a:	f107 030c 	add.w	r3, r7, #12
 800619e:	2203      	movs	r2, #3
 80061a0:	4619      	mov	r1, r3
 80061a2:	2082      	movs	r0, #130	; 0x82
 80061a4:	f7fe fbfa 	bl	800499c <SX126xWriteCommand>
}
 80061a8:	bf00      	nop
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <SX126xSetRxBoosted>:

void SX126xSetRxBoosted( uint32_t timeout )
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    SX126xSetOperatingMode( MODE_RX );
 80061b8:	2005      	movs	r0, #5
 80061ba:	f7fe fb9b 	bl	80048f4 <SX126xSetOperatingMode>

    SX126xWriteRegister( REG_RX_GAIN, 0x96 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 80061be:	2196      	movs	r1, #150	; 0x96
 80061c0:	f640 00ac 	movw	r0, #2220	; 0x8ac
 80061c4:	f7fe fc94 	bl	8004af0 <SX126xWriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	0c1b      	lsrs	r3, r3, #16
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	73bb      	strb	r3, [r7, #14]
    SX126xWriteCommand( RADIO_SET_RX, buf, 3 );
 80061de:	f107 030c 	add.w	r3, r7, #12
 80061e2:	2203      	movs	r2, #3
 80061e4:	4619      	mov	r1, r3
 80061e6:	2082      	movs	r0, #130	; 0x82
 80061e8:	f7fe fbd8 	bl	800499c <SX126xWriteCommand>
}
 80061ec:	bf00      	nop
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <SX126xSetRxDutyCycle>:

void SX126xSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	0c1b      	lsrs	r3, r3, #16
 8006202:	b2db      	uxtb	r3, r3
 8006204:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	0a1b      	lsrs	r3, r3, #8
 800620a:	b2db      	uxtb	r3, r3
 800620c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	b2db      	uxtb	r3, r3
 8006212:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	0c1b      	lsrs	r3, r3, #16
 8006218:	b2db      	uxtb	r3, r3
 800621a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	0a1b      	lsrs	r3, r3, #8
 8006220:	b2db      	uxtb	r3, r3
 8006222:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	b2db      	uxtb	r3, r3
 8006228:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800622a:	f107 0308 	add.w	r3, r7, #8
 800622e:	2206      	movs	r2, #6
 8006230:	4619      	mov	r1, r3
 8006232:	2094      	movs	r0, #148	; 0x94
 8006234:	f7fe fbb2 	bl	800499c <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_RX_DC );
 8006238:	2006      	movs	r0, #6
 800623a:	f7fe fb5b 	bl	80048f4 <SX126xSetOperatingMode>
}
 800623e:	bf00      	nop
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <SX126xSetCad>:

void SX126xSetCad( void )
{
 8006246:	b580      	push	{r7, lr}
 8006248:	af00      	add	r7, sp, #0
    SX126xWriteCommand( RADIO_SET_CAD, 0, 0 );
 800624a:	2200      	movs	r2, #0
 800624c:	2100      	movs	r1, #0
 800624e:	20c5      	movs	r0, #197	; 0xc5
 8006250:	f7fe fba4 	bl	800499c <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_CAD );
 8006254:	2007      	movs	r0, #7
 8006256:	f7fe fb4d 	bl	80048f4 <SX126xSetOperatingMode>
}
 800625a:	bf00      	nop
 800625c:	bd80      	pop	{r7, pc}

0800625e <SX126xSetTxContinuousWave>:

void SX126xSetTxContinuousWave( void )
{
 800625e:	b580      	push	{r7, lr}
 8006260:	af00      	add	r7, sp, #0
    SX126xWriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8006262:	2200      	movs	r2, #0
 8006264:	2100      	movs	r1, #0
 8006266:	20d1      	movs	r0, #209	; 0xd1
 8006268:	f7fe fb98 	bl	800499c <SX126xWriteCommand>
    SX126xSetOperatingMode( MODE_TX );
 800626c:	2004      	movs	r0, #4
 800626e:	f7fe fb41 	bl	80048f4 <SX126xSetOperatingMode>
}
 8006272:	bf00      	nop
 8006274:	bd80      	pop	{r7, pc}

08006276 <SX126xSetStopRxTimerOnPreambleDetect>:
    SX126xWriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
    SX126xSetOperatingMode( MODE_TX );
}

void SX126xSetStopRxTimerOnPreambleDetect( bool enable )
{
 8006276:	b580      	push	{r7, lr}
 8006278:	b082      	sub	sp, #8
 800627a:	af00      	add	r7, sp, #0
 800627c:	4603      	mov	r3, r0
 800627e:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8006280:	1dfb      	adds	r3, r7, #7
 8006282:	2201      	movs	r2, #1
 8006284:	4619      	mov	r1, r3
 8006286:	209f      	movs	r0, #159	; 0x9f
 8006288:	f7fe fb88 	bl	800499c <SX126xWriteCommand>
}
 800628c:	bf00      	nop
 800628e:	3708      	adds	r7, #8
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <SX126xSetLoRaSymbNumTimeout>:

void SX126xSetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	4603      	mov	r3, r0
 800629c:	71fb      	strb	r3, [r7, #7]
    uint8_t mant = ( ( ( symbNum > SX126X_MAX_LORA_SYMB_NUM_TIMEOUT ) ?
                       SX126X_MAX_LORA_SYMB_NUM_TIMEOUT : 
 800629e:	79fb      	ldrb	r3, [r7, #7]
 80062a0:	2bf8      	cmp	r3, #248	; 0xf8
 80062a2:	bf28      	it	cs
 80062a4:	23f8      	movcs	r3, #248	; 0xf8
 80062a6:	b2db      	uxtb	r3, r3
                       symbNum ) + 1 ) >> 1;
 80062a8:	3301      	adds	r3, #1
 80062aa:	105b      	asrs	r3, r3, #1
    uint8_t mant = ( ( ( symbNum > SX126X_MAX_LORA_SYMB_NUM_TIMEOUT ) ?
 80062ac:	73fb      	strb	r3, [r7, #15]
    uint8_t exp  = 0;
 80062ae:	2300      	movs	r3, #0
 80062b0:	73bb      	strb	r3, [r7, #14]
    uint8_t reg  = 0;
 80062b2:	2300      	movs	r3, #0
 80062b4:	737b      	strb	r3, [r7, #13]

    while( mant > 31 )
 80062b6:	e006      	b.n	80062c6 <SX126xSetLoRaSymbNumTimeout+0x32>
    {
        mant = ( mant + 3 ) >> 2;
 80062b8:	7bfb      	ldrb	r3, [r7, #15]
 80062ba:	3303      	adds	r3, #3
 80062bc:	109b      	asrs	r3, r3, #2
 80062be:	73fb      	strb	r3, [r7, #15]
        exp++;
 80062c0:	7bbb      	ldrb	r3, [r7, #14]
 80062c2:	3301      	adds	r3, #1
 80062c4:	73bb      	strb	r3, [r7, #14]
    while( mant > 31 )
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
 80062c8:	2b1f      	cmp	r3, #31
 80062ca:	d8f5      	bhi.n	80062b8 <SX126xSetLoRaSymbNumTimeout+0x24>
    }

    reg = mant << ( 2 * exp + 1 );
 80062cc:	7bfa      	ldrb	r2, [r7, #15]
 80062ce:	7bbb      	ldrb	r3, [r7, #14]
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	3301      	adds	r3, #1
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_LORASYMBTIMEOUT, &reg, 1 );
 80062dc:	f107 030d 	add.w	r3, r7, #13
 80062e0:	2201      	movs	r2, #1
 80062e2:	4619      	mov	r1, r3
 80062e4:	20a0      	movs	r0, #160	; 0xa0
 80062e6:	f7fe fb59 	bl	800499c <SX126xWriteCommand>

    if( symbNum != 0 )
 80062ea:	79fb      	ldrb	r3, [r7, #7]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00c      	beq.n	800630a <SX126xSetLoRaSymbNumTimeout+0x76>
    {
        reg = exp + ( mant << 3 );
 80062f0:	7bfb      	ldrb	r3, [r7, #15]
 80062f2:	00db      	lsls	r3, r3, #3
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	7bbb      	ldrb	r3, [r7, #14]
 80062f8:	4413      	add	r3, r2
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	737b      	strb	r3, [r7, #13]
        SX126xWriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80062fe:	7b7b      	ldrb	r3, [r7, #13]
 8006300:	4619      	mov	r1, r3
 8006302:	f240 7006 	movw	r0, #1798	; 0x706
 8006306:	f7fe fbf3 	bl	8004af0 <SX126xWriteRegister>
    }
}
 800630a:	bf00      	nop
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <SX126xSetRegulatorMode>:

void SX126xSetRegulatorMode( RadioRegulatorMode_t mode )
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b082      	sub	sp, #8
 8006316:	af00      	add	r7, sp, #0
 8006318:	4603      	mov	r3, r0
 800631a:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800631c:	1dfb      	adds	r3, r7, #7
 800631e:	2201      	movs	r2, #1
 8006320:	4619      	mov	r1, r3
 8006322:	2096      	movs	r0, #150	; 0x96
 8006324:	f7fe fb3a 	bl	800499c <SX126xWriteCommand>
}
 8006328:	bf00      	nop
 800632a:	3708      	adds	r7, #8
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <SX126xCalibrateImage>:

    SX126xWriteCommand( RADIO_CALIBRATE, &value, 1 );
}

void SX126xCalibrateImage( uint32_t freq )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a1b      	ldr	r2, [pc, #108]	; (80063a8 <SX126xCalibrateImage+0x78>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d904      	bls.n	800634a <SX126xCalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8006340:	23e1      	movs	r3, #225	; 0xe1
 8006342:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8006344:	23e9      	movs	r3, #233	; 0xe9
 8006346:	737b      	strb	r3, [r7, #13]
 8006348:	e022      	b.n	8006390 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a17      	ldr	r2, [pc, #92]	; (80063ac <SX126xCalibrateImage+0x7c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d904      	bls.n	800635c <SX126xCalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8006352:	23d7      	movs	r3, #215	; 0xd7
 8006354:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8006356:	23db      	movs	r3, #219	; 0xdb
 8006358:	737b      	strb	r3, [r7, #13]
 800635a:	e019      	b.n	8006390 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a14      	ldr	r2, [pc, #80]	; (80063b0 <SX126xCalibrateImage+0x80>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d904      	bls.n	800636e <SX126xCalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8006364:	23c1      	movs	r3, #193	; 0xc1
 8006366:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8006368:	23c5      	movs	r3, #197	; 0xc5
 800636a:	737b      	strb	r3, [r7, #13]
 800636c:	e010      	b.n	8006390 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a10      	ldr	r2, [pc, #64]	; (80063b4 <SX126xCalibrateImage+0x84>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d904      	bls.n	8006380 <SX126xCalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8006376:	2375      	movs	r3, #117	; 0x75
 8006378:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800637a:	2381      	movs	r3, #129	; 0x81
 800637c:	737b      	strb	r3, [r7, #13]
 800637e:	e007      	b.n	8006390 <SX126xCalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a0d      	ldr	r2, [pc, #52]	; (80063b8 <SX126xCalibrateImage+0x88>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d903      	bls.n	8006390 <SX126xCalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8006388:	236b      	movs	r3, #107	; 0x6b
 800638a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800638c:	236f      	movs	r3, #111	; 0x6f
 800638e:	737b      	strb	r3, [r7, #13]
    }
    SX126xWriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8006390:	f107 030c 	add.w	r3, r7, #12
 8006394:	2202      	movs	r2, #2
 8006396:	4619      	mov	r1, r3
 8006398:	2098      	movs	r0, #152	; 0x98
 800639a:	f7fe faff 	bl	800499c <SX126xWriteCommand>
}
 800639e:	bf00      	nop
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	35a4e900 	.word	0x35a4e900
 80063ac:	32a9f880 	.word	0x32a9f880
 80063b0:	2de54480 	.word	0x2de54480
 80063b4:	1b6b0b00 	.word	0x1b6b0b00
 80063b8:	1954fc40 	.word	0x1954fc40

080063bc <SX126xSetPaConfig>:

void SX126xSetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80063bc:	b590      	push	{r4, r7, lr}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4604      	mov	r4, r0
 80063c4:	4608      	mov	r0, r1
 80063c6:	4611      	mov	r1, r2
 80063c8:	461a      	mov	r2, r3
 80063ca:	4623      	mov	r3, r4
 80063cc:	71fb      	strb	r3, [r7, #7]
 80063ce:	4603      	mov	r3, r0
 80063d0:	71bb      	strb	r3, [r7, #6]
 80063d2:	460b      	mov	r3, r1
 80063d4:	717b      	strb	r3, [r7, #5]
 80063d6:	4613      	mov	r3, r2
 80063d8:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 80063da:	79fb      	ldrb	r3, [r7, #7]
 80063dc:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 80063de:	79bb      	ldrb	r3, [r7, #6]
 80063e0:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 80063e2:	797b      	ldrb	r3, [r7, #5]
 80063e4:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 80063e6:	793b      	ldrb	r3, [r7, #4]
 80063e8:	73fb      	strb	r3, [r7, #15]
    SX126xWriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80063ea:	f107 030c 	add.w	r3, r7, #12
 80063ee:	2204      	movs	r2, #4
 80063f0:	4619      	mov	r1, r3
 80063f2:	2095      	movs	r0, #149	; 0x95
 80063f4:	f7fe fad2 	bl	800499c <SX126xWriteCommand>
}
 80063f8:	bf00      	nop
 80063fa:	3714      	adds	r7, #20
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd90      	pop	{r4, r7, pc}

08006400 <SX126xSetDioIrqParams>:
{
    SX126xWriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SX126xSetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8006400:	b590      	push	{r4, r7, lr}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	4604      	mov	r4, r0
 8006408:	4608      	mov	r0, r1
 800640a:	4611      	mov	r1, r2
 800640c:	461a      	mov	r2, r3
 800640e:	4623      	mov	r3, r4
 8006410:	80fb      	strh	r3, [r7, #6]
 8006412:	4603      	mov	r3, r0
 8006414:	80bb      	strh	r3, [r7, #4]
 8006416:	460b      	mov	r3, r1
 8006418:	807b      	strh	r3, [r7, #2]
 800641a:	4613      	mov	r3, r2
 800641c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800641e:	88fb      	ldrh	r3, [r7, #6]
 8006420:	0a1b      	lsrs	r3, r3, #8
 8006422:	b29b      	uxth	r3, r3
 8006424:	b2db      	uxtb	r3, r3
 8006426:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8006428:	88fb      	ldrh	r3, [r7, #6]
 800642a:	b2db      	uxtb	r3, r3
 800642c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800642e:	88bb      	ldrh	r3, [r7, #4]
 8006430:	0a1b      	lsrs	r3, r3, #8
 8006432:	b29b      	uxth	r3, r3
 8006434:	b2db      	uxtb	r3, r3
 8006436:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8006438:	88bb      	ldrh	r3, [r7, #4]
 800643a:	b2db      	uxtb	r3, r3
 800643c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800643e:	887b      	ldrh	r3, [r7, #2]
 8006440:	0a1b      	lsrs	r3, r3, #8
 8006442:	b29b      	uxth	r3, r3
 8006444:	b2db      	uxtb	r3, r3
 8006446:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8006448:	887b      	ldrh	r3, [r7, #2]
 800644a:	b2db      	uxtb	r3, r3
 800644c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800644e:	883b      	ldrh	r3, [r7, #0]
 8006450:	0a1b      	lsrs	r3, r3, #8
 8006452:	b29b      	uxth	r3, r3
 8006454:	b2db      	uxtb	r3, r3
 8006456:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8006458:	883b      	ldrh	r3, [r7, #0]
 800645a:	b2db      	uxtb	r3, r3
 800645c:	73fb      	strb	r3, [r7, #15]
    SX126xWriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800645e:	f107 0308 	add.w	r3, r7, #8
 8006462:	2208      	movs	r2, #8
 8006464:	4619      	mov	r1, r3
 8006466:	2008      	movs	r0, #8
 8006468:	f7fe fa98 	bl	800499c <SX126xWriteCommand>
}
 800646c:	bf00      	nop
 800646e:	3714      	adds	r7, #20
 8006470:	46bd      	mov	sp, r7
 8006472:	bd90      	pop	{r4, r7, pc}

08006474 <SX126xGetIrqStatus>:

uint16_t SX126xGetIrqStatus( void )
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
    uint8_t irqStatus[2];

    SX126xReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 800647a:	1d3b      	adds	r3, r7, #4
 800647c:	2202      	movs	r2, #2
 800647e:	4619      	mov	r1, r3
 8006480:	2012      	movs	r0, #18
 8006482:	f7fe fabd 	bl	8004a00 <SX126xReadCommand>
    return ( irqStatus[0] << 8 ) | irqStatus[1];
 8006486:	793b      	ldrb	r3, [r7, #4]
 8006488:	021b      	lsls	r3, r3, #8
 800648a:	b21a      	sxth	r2, r3
 800648c:	797b      	ldrb	r3, [r7, #5]
 800648e:	b21b      	sxth	r3, r3
 8006490:	4313      	orrs	r3, r2
 8006492:	b21b      	sxth	r3, r3
 8006494:	b29b      	uxth	r3, r3
}
 8006496:	4618      	mov	r0, r3
 8006498:	3708      	adds	r7, #8
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <SX126xSetDio2AsRfSwitchCtrl>:

void SX126xSetDio2AsRfSwitchCtrl( uint8_t enable )
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b082      	sub	sp, #8
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	4603      	mov	r3, r0
 80064a6:	71fb      	strb	r3, [r7, #7]
    SX126xWriteCommand( RADIO_SET_RFSWITCHMODE, &enable, 1 );
 80064a8:	1dfb      	adds	r3, r7, #7
 80064aa:	2201      	movs	r2, #1
 80064ac:	4619      	mov	r1, r3
 80064ae:	209d      	movs	r0, #157	; 0x9d
 80064b0:	f7fe fa74 	bl	800499c <SX126xWriteCommand>
}
 80064b4:	bf00      	nop
 80064b6:	3708      	adds	r7, #8
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <SX126xSetRfFrequency>:

    SX126xWriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
}

void SX126xSetRfFrequency( uint32_t frequency )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];

    if( ImageCalibrated == false )
 80064c4:	4b15      	ldr	r3, [pc, #84]	; (800651c <SX126xSetRfFrequency+0x60>)
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	f083 0301 	eor.w	r3, r3, #1
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <SX126xSetRfFrequency+0x22>
    {
        SX126xCalibrateImage( frequency );
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7ff ff2c 	bl	8006330 <SX126xCalibrateImage>
        ImageCalibrated = true;
 80064d8:	4b10      	ldr	r3, [pc, #64]	; (800651c <SX126xSetRfFrequency+0x60>)
 80064da:	2201      	movs	r2, #1
 80064dc:	701a      	strb	r2, [r3, #0]
    }

    uint32_t freqInPllSteps = SX126xConvertFreqInHzToPllStep( frequency );
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fa5c 	bl	800699c <SX126xConvertFreqInHzToPllStep>
 80064e4:	60f8      	str	r0, [r7, #12]

    buf[0] = ( uint8_t )( ( freqInPllSteps >> 24 ) & 0xFF );
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	0e1b      	lsrs	r3, r3, #24
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF );
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	0c1b      	lsrs	r3, r3, #16
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF );
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	0a1b      	lsrs	r3, r3, #8
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freqInPllSteps & 0xFF );
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	b2db      	uxtb	r3, r3
 8006502:	72fb      	strb	r3, [r7, #11]
    SX126xWriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8006504:	f107 0308 	add.w	r3, r7, #8
 8006508:	2204      	movs	r2, #4
 800650a:	4619      	mov	r1, r3
 800650c:	2086      	movs	r0, #134	; 0x86
 800650e:	f7fe fa45 	bl	800499c <SX126xWriteCommand>
}
 8006512:	bf00      	nop
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	20003eac 	.word	0x20003eac

08006520 <SX126xSetPacketType>:

void SX126xSetPacketType( RadioPacketTypes_t packetType )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	4603      	mov	r3, r0
 8006528:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800652a:	79fa      	ldrb	r2, [r7, #7]
 800652c:	4b05      	ldr	r3, [pc, #20]	; (8006544 <SX126xSetPacketType+0x24>)
 800652e:	701a      	strb	r2, [r3, #0]
    SX126xWriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8006530:	1dfb      	adds	r3, r7, #7
 8006532:	2201      	movs	r2, #1
 8006534:	4619      	mov	r1, r3
 8006536:	208a      	movs	r0, #138	; 0x8a
 8006538:	f7fe fa30 	bl	800499c <SX126xWriteCommand>
}
 800653c:	bf00      	nop
 800653e:	3708      	adds	r7, #8
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	20003ea4 	.word	0x20003ea4

08006548 <SX126xGetPacketType>:

RadioPacketTypes_t SX126xGetPacketType( void )
{
 8006548:	b480      	push	{r7}
 800654a:	af00      	add	r7, sp, #0
    return PacketType;
 800654c:	4b02      	ldr	r3, [pc, #8]	; (8006558 <SX126xGetPacketType+0x10>)
 800654e:	781b      	ldrb	r3, [r3, #0]
}
 8006550:	4618      	mov	r0, r3
 8006552:	46bd      	mov	sp, r7
 8006554:	bc80      	pop	{r7}
 8006556:	4770      	bx	lr
 8006558:	20003ea4 	.word	0x20003ea4

0800655c <SX126xSetTxParams>:

void SX126xSetTxParams( int8_t power, RadioRampTimes_t rampTime )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	460a      	mov	r2, r1
 8006566:	71fb      	strb	r3, [r7, #7]
 8006568:	4613      	mov	r3, r2
 800656a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    if( SX126xGetDeviceId( ) == SX1261 )
 800656c:	f7fe fba4 	bl	8004cb8 <SX126xGetDeviceId>
 8006570:	4603      	mov	r3, r0
 8006572:	2b01      	cmp	r3, #1
 8006574:	d11f      	bne.n	80065b6 <SX126xSetTxParams+0x5a>
    {
        if( power == 15 )
 8006576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800657a:	2b0f      	cmp	r3, #15
 800657c:	d106      	bne.n	800658c <SX126xSetTxParams+0x30>
        {
            SX126xSetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800657e:	2301      	movs	r3, #1
 8006580:	2201      	movs	r2, #1
 8006582:	2100      	movs	r1, #0
 8006584:	2006      	movs	r0, #6
 8006586:	f7ff ff19 	bl	80063bc <SX126xSetPaConfig>
 800658a:	e005      	b.n	8006598 <SX126xSetTxParams+0x3c>
        }
        else
        {
            SX126xSetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800658c:	2301      	movs	r3, #1
 800658e:	2201      	movs	r2, #1
 8006590:	2100      	movs	r1, #0
 8006592:	2004      	movs	r0, #4
 8006594:	f7ff ff12 	bl	80063bc <SX126xSetPaConfig>
        }
        if( power >= 14 )
 8006598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800659c:	2b0d      	cmp	r3, #13
 800659e:	dd02      	ble.n	80065a6 <SX126xSetTxParams+0x4a>
        {
            power = 14;
 80065a0:	230e      	movs	r3, #14
 80065a2:	71fb      	strb	r3, [r7, #7]
 80065a4:	e028      	b.n	80065f8 <SX126xSetTxParams+0x9c>
        }
        else if( power < -17 )
 80065a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065aa:	f113 0f11 	cmn.w	r3, #17
 80065ae:	da23      	bge.n	80065f8 <SX126xSetTxParams+0x9c>
        {
            power = -17;
 80065b0:	23ef      	movs	r3, #239	; 0xef
 80065b2:	71fb      	strb	r3, [r7, #7]
 80065b4:	e020      	b.n	80065f8 <SX126xSetTxParams+0x9c>
        }
    }
    else // sx1262
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        SX126xWriteRegister( REG_TX_CLAMP_CFG, SX126xReadRegister( REG_TX_CLAMP_CFG ) | ( 0x0F << 1 ) );
 80065b6:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80065ba:	f7fe faeb 	bl	8004b94 <SX126xReadRegister>
 80065be:	4603      	mov	r3, r0
 80065c0:	f043 031e 	orr.w	r3, r3, #30
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	4619      	mov	r1, r3
 80065c8:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80065cc:	f7fe fa90 	bl	8004af0 <SX126xWriteRegister>
        // WORKAROUND END

        SX126xSetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 80065d0:	2301      	movs	r3, #1
 80065d2:	2200      	movs	r2, #0
 80065d4:	2107      	movs	r1, #7
 80065d6:	2004      	movs	r0, #4
 80065d8:	f7ff fef0 	bl	80063bc <SX126xSetPaConfig>
        if( power > 22 )
 80065dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065e0:	2b16      	cmp	r3, #22
 80065e2:	dd02      	ble.n	80065ea <SX126xSetTxParams+0x8e>
        {
            power = 22;
 80065e4:	2316      	movs	r3, #22
 80065e6:	71fb      	strb	r3, [r7, #7]
 80065e8:	e006      	b.n	80065f8 <SX126xSetTxParams+0x9c>
        }
        else if( power < -9 )
 80065ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065ee:	f113 0f09 	cmn.w	r3, #9
 80065f2:	da01      	bge.n	80065f8 <SX126xSetTxParams+0x9c>
        {
            power = -9;
 80065f4:	23f7      	movs	r3, #247	; 0xf7
 80065f6:	71fb      	strb	r3, [r7, #7]
        }
    }
    buf[0] = power;
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 80065fc:	79bb      	ldrb	r3, [r7, #6]
 80065fe:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8006600:	f107 030c 	add.w	r3, r7, #12
 8006604:	2202      	movs	r2, #2
 8006606:	4619      	mov	r1, r3
 8006608:	208e      	movs	r0, #142	; 0x8e
 800660a:	f7fe f9c7 	bl	800499c <SX126xWriteCommand>
}
 800660e:	bf00      	nop
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <SX126xSetModulationParams>:

void SX126xSetModulationParams( ModulationParams_t *modulationParams )
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8006620:	2300      	movs	r3, #0
 8006622:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8006624:	4a32      	ldr	r2, [pc, #200]	; (80066f0 <SX126xSetModulationParams+0xd8>)
 8006626:	f107 0308 	add.w	r3, r7, #8
 800662a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800662e:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	781a      	ldrb	r2, [r3, #0]
 8006636:	4b2f      	ldr	r3, [pc, #188]	; (80066f4 <SX126xSetModulationParams+0xdc>)
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	429a      	cmp	r2, r3
 800663c:	d004      	beq.n	8006648 <SX126xSetModulationParams+0x30>
    {
        SX126xSetPacketType( modulationParams->PacketType );
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	4618      	mov	r0, r3
 8006644:	f7ff ff6c 	bl	8006520 <SX126xSetPacketType>
    }

    switch( modulationParams->PacketType )
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <SX126xSetModulationParams+0x3e>
 8006650:	2b01      	cmp	r3, #1
 8006652:	d033      	beq.n	80066bc <SX126xSetModulationParams+0xa4>
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );

        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 8006654:	e049      	b.n	80066ea <SX126xSetModulationParams+0xd2>
        n = 8;
 8006656:	2308      	movs	r3, #8
 8006658:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )( 32 * SX126X_XTAL_FREQ / modulationParams->Params.Gfsk.BitRate );
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	4a26      	ldr	r2, [pc, #152]	; (80066f8 <SX126xSetModulationParams+0xe0>)
 8006660:	fbb2 f3f3 	udiv	r3, r2, r3
 8006664:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	b2db      	uxtb	r3, r3
 800666c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	0a1b      	lsrs	r3, r3, #8
 8006672:	b2db      	uxtb	r3, r3
 8006674:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	7b1b      	ldrb	r3, [r3, #12]
 8006680:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	7b5b      	ldrb	r3, [r3, #13]
 8006686:	733b      	strb	r3, [r7, #12]
        tempVal = SX126xConvertFreqInHzToPllStep( modulationParams->Params.Gfsk.Fdev );
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	4618      	mov	r0, r3
 800668e:	f000 f985 	bl	800699c <SX126xConvertFreqInHzToPllStep>
 8006692:	6178      	str	r0, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	0c1b      	lsrs	r3, r3, #16
 8006698:	b2db      	uxtb	r3, r3
 800669a:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	0a1b      	lsrs	r3, r3, #8
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	73fb      	strb	r3, [r7, #15]
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80066aa:	7cfb      	ldrb	r3, [r7, #19]
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	f107 0308 	add.w	r3, r7, #8
 80066b2:	4619      	mov	r1, r3
 80066b4:	208b      	movs	r0, #139	; 0x8b
 80066b6:	f7fe f971 	bl	800499c <SX126xWriteCommand>
        break;
 80066ba:	e016      	b.n	80066ea <SX126xSetModulationParams+0xd2>
        n = 4;
 80066bc:	2304      	movs	r3, #4
 80066be:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	7c1b      	ldrb	r3, [r3, #16]
 80066c4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	7c5b      	ldrb	r3, [r3, #17]
 80066ca:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	7c9b      	ldrb	r3, [r3, #18]
 80066d0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	7cdb      	ldrb	r3, [r3, #19]
 80066d6:	72fb      	strb	r3, [r7, #11]
        SX126xWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80066d8:	7cfb      	ldrb	r3, [r7, #19]
 80066da:	b29a      	uxth	r2, r3
 80066dc:	f107 0308 	add.w	r3, r7, #8
 80066e0:	4619      	mov	r1, r3
 80066e2:	208b      	movs	r0, #139	; 0x8b
 80066e4:	f7fe f95a 	bl	800499c <SX126xWriteCommand>
        break;
 80066e8:	bf00      	nop
    }
}
 80066ea:	3718      	adds	r7, #24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	08009d94 	.word	0x08009d94
 80066f4:	20003ea4 	.word	0x20003ea4
 80066f8:	3d090000 	.word	0x3d090000

080066fc <SX126xSetPacketParams>:

void SX126xSetPacketParams( PacketParams_t *packetParams )
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8006704:	2300      	movs	r3, #0
 8006706:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8006708:	4a40      	ldr	r2, [pc, #256]	; (800680c <SX126xSetPacketParams+0x110>)
 800670a:	f107 030c 	add.w	r3, r7, #12
 800670e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006710:	c303      	stmia	r3!, {r0, r1}
 8006712:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	781a      	ldrb	r2, [r3, #0]
 8006718:	4b3d      	ldr	r3, [pc, #244]	; (8006810 <SX126xSetPacketParams+0x114>)
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	429a      	cmp	r2, r3
 800671e:	d004      	beq.n	800672a <SX126xSetPacketParams+0x2e>
    {
        SX126xSetPacketType( packetParams->PacketType );
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	4618      	mov	r0, r3
 8006726:	f7ff fefb 	bl	8006520 <SX126xSetPacketType>
    }

    switch( packetParams->PacketType )
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d002      	beq.n	8006738 <SX126xSetPacketParams+0x3c>
 8006732:	2b01      	cmp	r3, #1
 8006734:	d042      	beq.n	80067bc <SX126xSetPacketParams+0xc0>
        buf[4] = packetParams->Params.LoRa.CrcMode;
        buf[5] = packetParams->Params.LoRa.InvertIQ;
        break;
    default:
    case PACKET_TYPE_NONE:
        return;
 8006736:	e066      	b.n	8006806 <SX126xSetPacketParams+0x10a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	7a5b      	ldrb	r3, [r3, #9]
 800673c:	2bf1      	cmp	r3, #241	; 0xf1
 800673e:	d10a      	bne.n	8006756 <SX126xSetPacketParams+0x5a>
            SX126xSetCrcSeed( CRC_IBM_SEED );
 8006740:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006744:	f7ff fbec 	bl	8005f20 <SX126xSetCrcSeed>
            SX126xSetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8006748:	f248 0005 	movw	r0, #32773	; 0x8005
 800674c:	f7ff fc08 	bl	8005f60 <SX126xSetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8006750:	2302      	movs	r3, #2
 8006752:	75bb      	strb	r3, [r7, #22]
 8006754:	e011      	b.n	800677a <SX126xSetPacketParams+0x7e>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	7a5b      	ldrb	r3, [r3, #9]
 800675a:	2bf2      	cmp	r3, #242	; 0xf2
 800675c:	d10a      	bne.n	8006774 <SX126xSetPacketParams+0x78>
            SX126xSetCrcSeed( CRC_CCITT_SEED );
 800675e:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8006762:	f7ff fbdd 	bl	8005f20 <SX126xSetCrcSeed>
            SX126xSetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8006766:	f241 0021 	movw	r0, #4129	; 0x1021
 800676a:	f7ff fbf9 	bl	8005f60 <SX126xSetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800676e:	2306      	movs	r3, #6
 8006770:	75bb      	strb	r3, [r7, #22]
 8006772:	e002      	b.n	800677a <SX126xSetPacketParams+0x7e>
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	7a5b      	ldrb	r3, [r3, #9]
 8006778:	75bb      	strb	r3, [r7, #22]
        n = 9;
 800677a:	2309      	movs	r3, #9
 800677c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	885b      	ldrh	r3, [r3, #2]
 8006782:	0a1b      	lsrs	r3, r3, #8
 8006784:	b29b      	uxth	r3, r3
 8006786:	b2db      	uxtb	r3, r3
 8006788:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	885b      	ldrh	r3, [r3, #2]
 800678e:	b2db      	uxtb	r3, r3
 8006790:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	791b      	ldrb	r3, [r3, #4]
 8006796:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	795b      	ldrb	r3, [r3, #5]
 800679c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	799b      	ldrb	r3, [r3, #6]
 80067a2:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	79db      	ldrb	r3, [r3, #7]
 80067a8:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	7a1b      	ldrb	r3, [r3, #8]
 80067ae:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80067b0:	7dbb      	ldrb	r3, [r7, #22]
 80067b2:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	7a9b      	ldrb	r3, [r3, #10]
 80067b8:	753b      	strb	r3, [r7, #20]
        break;
 80067ba:	e01c      	b.n	80067f6 <SX126xSetPacketParams+0xfa>
        n = 6;
 80067bc:	2306      	movs	r3, #6
 80067be:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	899b      	ldrh	r3, [r3, #12]
 80067c4:	0a1b      	lsrs	r3, r3, #8
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	899b      	ldrh	r3, [r3, #12]
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	7b9a      	ldrb	r2, [r3, #14]
 80067d8:	4b0e      	ldr	r3, [pc, #56]	; (8006814 <SX126xSetPacketParams+0x118>)
 80067da:	4611      	mov	r1, r2
 80067dc:	7019      	strb	r1, [r3, #0]
 80067de:	4613      	mov	r3, r2
 80067e0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	7bdb      	ldrb	r3, [r3, #15]
 80067e6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	7c1b      	ldrb	r3, [r3, #16]
 80067ec:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	7c5b      	ldrb	r3, [r3, #17]
 80067f2:	747b      	strb	r3, [r7, #17]
        break;
 80067f4:	bf00      	nop
    }
    SX126xWriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80067f6:	7dfb      	ldrb	r3, [r7, #23]
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	f107 030c 	add.w	r3, r7, #12
 80067fe:	4619      	mov	r1, r3
 8006800:	208c      	movs	r0, #140	; 0x8c
 8006802:	f7fe f8cb 	bl	800499c <SX126xWriteCommand>
}
 8006806:	3718      	adds	r7, #24
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	08009d9c 	.word	0x08009d9c
 8006810:	20003ea4 	.word	0x20003ea4
 8006814:	20003ea5 	.word	0x20003ea5

08006818 <SX126xSetBufferBaseAddress>:
    SX126xWriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    SX126xSetOperatingMode( MODE_CAD );
}

void SX126xSetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	4603      	mov	r3, r0
 8006820:	460a      	mov	r2, r1
 8006822:	71fb      	strb	r3, [r7, #7]
 8006824:	4613      	mov	r3, r2
 8006826:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8006828:	79fb      	ldrb	r3, [r7, #7]
 800682a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800682c:	79bb      	ldrb	r3, [r7, #6]
 800682e:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8006830:	f107 030c 	add.w	r3, r7, #12
 8006834:	2202      	movs	r2, #2
 8006836:	4619      	mov	r1, r3
 8006838:	208f      	movs	r0, #143	; 0x8f
 800683a:	f7fe f8af 	bl	800499c <SX126xWriteCommand>
}
 800683e:	bf00      	nop
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <SX126xGetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SX126xGetRssiInst( void )
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b082      	sub	sp, #8
 800684a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800684c:	2300      	movs	r3, #0
 800684e:	71fb      	strb	r3, [r7, #7]

    SX126xReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8006850:	1d3b      	adds	r3, r7, #4
 8006852:	2201      	movs	r2, #1
 8006854:	4619      	mov	r1, r3
 8006856:	2015      	movs	r0, #21
 8006858:	f7fe f8d2 	bl	8004a00 <SX126xReadCommand>
    rssi = -buf[0] >> 1;
 800685c:	793b      	ldrb	r3, [r7, #4]
 800685e:	425b      	negs	r3, r3
 8006860:	105b      	asrs	r3, r3, #1
 8006862:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8006864:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <SX126xGetRxBufferStatus>:

void SX126xGetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SX126xReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800687a:	f107 030c 	add.w	r3, r7, #12
 800687e:	2202      	movs	r2, #2
 8006880:	4619      	mov	r1, r3
 8006882:	2013      	movs	r0, #19
 8006884:	f7fe f8bc 	bl	8004a00 <SX126xReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SX126xGetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8006888:	f7ff fe5e 	bl	8006548 <SX126xGetPacketType>
 800688c:	4603      	mov	r3, r0
 800688e:	2b01      	cmp	r3, #1
 8006890:	d10d      	bne.n	80068ae <SX126xGetRxBufferStatus+0x3e>
 8006892:	4b0c      	ldr	r3, [pc, #48]	; (80068c4 <SX126xGetRxBufferStatus+0x54>)
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b01      	cmp	r3, #1
 800689a:	d108      	bne.n	80068ae <SX126xGetRxBufferStatus+0x3e>
    {
        *payloadLength = SX126xReadRegister( REG_LR_PAYLOADLENGTH );
 800689c:	f240 7002 	movw	r0, #1794	; 0x702
 80068a0:	f7fe f978 	bl	8004b94 <SX126xReadRegister>
 80068a4:	4603      	mov	r3, r0
 80068a6:	461a      	mov	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	701a      	strb	r2, [r3, #0]
 80068ac:	e002      	b.n	80068b4 <SX126xGetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 80068ae:	7b3a      	ldrb	r2, [r7, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 80068b4:	7b7a      	ldrb	r2, [r7, #13]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	701a      	strb	r2, [r3, #0]
}
 80068ba:	bf00      	nop
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	20003ea5 	.word	0x20003ea5

080068c8 <SX126xGetPacketStatus>:

void SX126xGetPacketStatus( PacketStatus_t *pktStatus )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SX126xReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80068d0:	f107 030c 	add.w	r3, r7, #12
 80068d4:	2203      	movs	r2, #3
 80068d6:	4619      	mov	r1, r3
 80068d8:	2014      	movs	r0, #20
 80068da:	f7fe f891 	bl	8004a00 <SX126xReadCommand>

    pktStatus->packetType = SX126xGetPacketType( );
 80068de:	f7ff fe33 	bl	8006548 <SX126xGetPacketType>
 80068e2:	4603      	mov	r3, r0
 80068e4:	461a      	mov	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d002      	beq.n	80068f8 <SX126xGetPacketStatus+0x30>
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d013      	beq.n	800691e <SX126xGetPacketStatus+0x56>
 80068f6:	e02a      	b.n	800694e <SX126xGetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 80068f8:	7b3a      	ldrb	r2, [r7, #12]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 80068fe:	7b7b      	ldrb	r3, [r7, #13]
 8006900:	425b      	negs	r3, r3
 8006902:	105b      	asrs	r3, r3, #1
 8006904:	b25a      	sxtb	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800690a:	7bbb      	ldrb	r3, [r7, #14]
 800690c:	425b      	negs	r3, r3
 800690e:	105b      	asrs	r3, r3, #1
 8006910:	b25a      	sxtb	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	609a      	str	r2, [r3, #8]
            break;
 800691c:	e020      	b.n	8006960 <SX126xGetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800691e:	7b3b      	ldrb	r3, [r7, #12]
 8006920:	425b      	negs	r3, r3
 8006922:	105b      	asrs	r3, r3, #1
 8006924:	b25a      	sxtb	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800692a:	7b7b      	ldrb	r3, [r7, #13]
 800692c:	b25b      	sxtb	r3, r3
 800692e:	3302      	adds	r3, #2
 8006930:	109b      	asrs	r3, r3, #2
 8006932:	b25a      	sxtb	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	425b      	negs	r3, r3
 800693c:	105b      	asrs	r3, r3, #1
 800693e:	b25a      	sxtb	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8006944:	4b08      	ldr	r3, [pc, #32]	; (8006968 <SX126xGetPacketStatus+0xa0>)
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	611a      	str	r2, [r3, #16]
            break;
 800694c:	e008      	b.n	8006960 <SX126xGetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            memset( pktStatus, 0, sizeof( PacketStatus_t ) );
 800694e:	2214      	movs	r2, #20
 8006950:	2100      	movs	r1, #0
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f880 	bl	8006a58 <memset>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	220f      	movs	r2, #15
 800695c:	701a      	strb	r2, [r3, #0]
            break;
 800695e:	bf00      	nop
    }
}
 8006960:	bf00      	nop
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	20003ea8 	.word	0x20003ea8

0800696c <SX126xClearIrqStatus>:
    uint8_t buf[2] = { 0x00, 0x00 };
    SX126xWriteCommand( RADIO_CLR_ERROR, buf, 2 );
}

void SX126xClearIrqStatus( uint16_t irq )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	4603      	mov	r3, r0
 8006974:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 8006976:	88fb      	ldrh	r3, [r7, #6]
 8006978:	0a1b      	lsrs	r3, r3, #8
 800697a:	b29b      	uxth	r3, r3
 800697c:	b2db      	uxtb	r3, r3
 800697e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 8006980:	88fb      	ldrh	r3, [r7, #6]
 8006982:	b2db      	uxtb	r3, r3
 8006984:	737b      	strb	r3, [r7, #13]
    SX126xWriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 8006986:	f107 030c 	add.w	r3, r7, #12
 800698a:	2202      	movs	r2, #2
 800698c:	4619      	mov	r1, r3
 800698e:	2002      	movs	r0, #2
 8006990:	f7fe f804 	bl	800499c <SX126xWriteCommand>
}
 8006994:	bf00      	nop
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <SX126xConvertFreqInHzToPllStep>:

static uint32_t SX126xConvertFreqInHzToPllStep( uint32_t freqInHz )
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
    uint32_t stepsInt;
    uint32_t stepsFrac;

    // pllSteps = freqInHz / (SX126X_XTAL_FREQ / 2^19 )
    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    stepsInt = freqInHz / SX126X_PLL_STEP_SCALED;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a0f      	ldr	r2, [pc, #60]	; (80069e4 <SX126xConvertFreqInHzToPllStep+0x48>)
 80069a8:	fba2 2303 	umull	r2, r3, r2, r3
 80069ac:	0b1b      	lsrs	r3, r3, #12
 80069ae:	60fb      	str	r3, [r7, #12]
    stepsFrac = freqInHz - ( stepsInt * SX126X_PLL_STEP_SCALED );
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f643 5209 	movw	r2, #15625	; 0x3d09
 80069b6:	fb02 f303 	mul.w	r3, r2, r3
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	60bb      	str	r3, [r7, #8]
    
    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( stepsInt << SX126X_PLL_STEP_SHIFT_AMOUNT ) + 
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	039a      	lsls	r2, r3, #14
           ( ( ( stepsFrac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	039b      	lsls	r3, r3, #14
 80069c8:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 80069cc:	3304      	adds	r3, #4
 80069ce:	4905      	ldr	r1, [pc, #20]	; (80069e4 <SX126xConvertFreqInHzToPllStep+0x48>)
 80069d0:	fba1 1303 	umull	r1, r3, r1, r3
 80069d4:	0b1b      	lsrs	r3, r3, #12
    return ( stepsInt << SX126X_PLL_STEP_SHIFT_AMOUNT ) + 
 80069d6:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	bc80      	pop	{r7}
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	431bde83 	.word	0x431bde83

080069e8 <__errno>:
 80069e8:	4b01      	ldr	r3, [pc, #4]	; (80069f0 <__errno+0x8>)
 80069ea:	6818      	ldr	r0, [r3, #0]
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	20000040 	.word	0x20000040

080069f4 <__libc_init_array>:
 80069f4:	b570      	push	{r4, r5, r6, lr}
 80069f6:	2600      	movs	r6, #0
 80069f8:	4d0c      	ldr	r5, [pc, #48]	; (8006a2c <__libc_init_array+0x38>)
 80069fa:	4c0d      	ldr	r4, [pc, #52]	; (8006a30 <__libc_init_array+0x3c>)
 80069fc:	1b64      	subs	r4, r4, r5
 80069fe:	10a4      	asrs	r4, r4, #2
 8006a00:	42a6      	cmp	r6, r4
 8006a02:	d109      	bne.n	8006a18 <__libc_init_array+0x24>
 8006a04:	f002 ff9e 	bl	8009944 <_init>
 8006a08:	2600      	movs	r6, #0
 8006a0a:	4d0a      	ldr	r5, [pc, #40]	; (8006a34 <__libc_init_array+0x40>)
 8006a0c:	4c0a      	ldr	r4, [pc, #40]	; (8006a38 <__libc_init_array+0x44>)
 8006a0e:	1b64      	subs	r4, r4, r5
 8006a10:	10a4      	asrs	r4, r4, #2
 8006a12:	42a6      	cmp	r6, r4
 8006a14:	d105      	bne.n	8006a22 <__libc_init_array+0x2e>
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a1c:	4798      	blx	r3
 8006a1e:	3601      	adds	r6, #1
 8006a20:	e7ee      	b.n	8006a00 <__libc_init_array+0xc>
 8006a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a26:	4798      	blx	r3
 8006a28:	3601      	adds	r6, #1
 8006a2a:	e7f2      	b.n	8006a12 <__libc_init_array+0x1e>
 8006a2c:	0800a2cc 	.word	0x0800a2cc
 8006a30:	0800a2cc 	.word	0x0800a2cc
 8006a34:	0800a2cc 	.word	0x0800a2cc
 8006a38:	0800a2d0 	.word	0x0800a2d0

08006a3c <memcpy>:
 8006a3c:	440a      	add	r2, r1
 8006a3e:	4291      	cmp	r1, r2
 8006a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a44:	d100      	bne.n	8006a48 <memcpy+0xc>
 8006a46:	4770      	bx	lr
 8006a48:	b510      	push	{r4, lr}
 8006a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a4e:	4291      	cmp	r1, r2
 8006a50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a54:	d1f9      	bne.n	8006a4a <memcpy+0xe>
 8006a56:	bd10      	pop	{r4, pc}

08006a58 <memset>:
 8006a58:	4603      	mov	r3, r0
 8006a5a:	4402      	add	r2, r0
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d100      	bne.n	8006a62 <memset+0xa>
 8006a60:	4770      	bx	lr
 8006a62:	f803 1b01 	strb.w	r1, [r3], #1
 8006a66:	e7f9      	b.n	8006a5c <memset+0x4>

08006a68 <__cvt>:
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a6e:	461f      	mov	r7, r3
 8006a70:	bfbb      	ittet	lt
 8006a72:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006a76:	461f      	movlt	r7, r3
 8006a78:	2300      	movge	r3, #0
 8006a7a:	232d      	movlt	r3, #45	; 0x2d
 8006a7c:	b088      	sub	sp, #32
 8006a7e:	4614      	mov	r4, r2
 8006a80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a82:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006a84:	7013      	strb	r3, [r2, #0]
 8006a86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a88:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006a8c:	f023 0820 	bic.w	r8, r3, #32
 8006a90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a94:	d005      	beq.n	8006aa2 <__cvt+0x3a>
 8006a96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a9a:	d100      	bne.n	8006a9e <__cvt+0x36>
 8006a9c:	3501      	adds	r5, #1
 8006a9e:	2302      	movs	r3, #2
 8006aa0:	e000      	b.n	8006aa4 <__cvt+0x3c>
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	aa07      	add	r2, sp, #28
 8006aa6:	9204      	str	r2, [sp, #16]
 8006aa8:	aa06      	add	r2, sp, #24
 8006aaa:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006aae:	e9cd 3500 	strd	r3, r5, [sp]
 8006ab2:	4622      	mov	r2, r4
 8006ab4:	463b      	mov	r3, r7
 8006ab6:	f000 fe47 	bl	8007748 <_dtoa_r>
 8006aba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006abe:	4606      	mov	r6, r0
 8006ac0:	d102      	bne.n	8006ac8 <__cvt+0x60>
 8006ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ac4:	07db      	lsls	r3, r3, #31
 8006ac6:	d522      	bpl.n	8006b0e <__cvt+0xa6>
 8006ac8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006acc:	eb06 0905 	add.w	r9, r6, r5
 8006ad0:	d110      	bne.n	8006af4 <__cvt+0x8c>
 8006ad2:	7833      	ldrb	r3, [r6, #0]
 8006ad4:	2b30      	cmp	r3, #48	; 0x30
 8006ad6:	d10a      	bne.n	8006aee <__cvt+0x86>
 8006ad8:	2200      	movs	r2, #0
 8006ada:	2300      	movs	r3, #0
 8006adc:	4620      	mov	r0, r4
 8006ade:	4639      	mov	r1, r7
 8006ae0:	f7f9 ff84 	bl	80009ec <__aeabi_dcmpeq>
 8006ae4:	b918      	cbnz	r0, 8006aee <__cvt+0x86>
 8006ae6:	f1c5 0501 	rsb	r5, r5, #1
 8006aea:	f8ca 5000 	str.w	r5, [sl]
 8006aee:	f8da 3000 	ldr.w	r3, [sl]
 8006af2:	4499      	add	r9, r3
 8006af4:	2200      	movs	r2, #0
 8006af6:	2300      	movs	r3, #0
 8006af8:	4620      	mov	r0, r4
 8006afa:	4639      	mov	r1, r7
 8006afc:	f7f9 ff76 	bl	80009ec <__aeabi_dcmpeq>
 8006b00:	b108      	cbz	r0, 8006b06 <__cvt+0x9e>
 8006b02:	f8cd 901c 	str.w	r9, [sp, #28]
 8006b06:	2230      	movs	r2, #48	; 0x30
 8006b08:	9b07      	ldr	r3, [sp, #28]
 8006b0a:	454b      	cmp	r3, r9
 8006b0c:	d307      	bcc.n	8006b1e <__cvt+0xb6>
 8006b0e:	4630      	mov	r0, r6
 8006b10:	9b07      	ldr	r3, [sp, #28]
 8006b12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b14:	1b9b      	subs	r3, r3, r6
 8006b16:	6013      	str	r3, [r2, #0]
 8006b18:	b008      	add	sp, #32
 8006b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b1e:	1c59      	adds	r1, r3, #1
 8006b20:	9107      	str	r1, [sp, #28]
 8006b22:	701a      	strb	r2, [r3, #0]
 8006b24:	e7f0      	b.n	8006b08 <__cvt+0xa0>

08006b26 <__exponent>:
 8006b26:	4603      	mov	r3, r0
 8006b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b2a:	2900      	cmp	r1, #0
 8006b2c:	f803 2b02 	strb.w	r2, [r3], #2
 8006b30:	bfb6      	itet	lt
 8006b32:	222d      	movlt	r2, #45	; 0x2d
 8006b34:	222b      	movge	r2, #43	; 0x2b
 8006b36:	4249      	neglt	r1, r1
 8006b38:	2909      	cmp	r1, #9
 8006b3a:	7042      	strb	r2, [r0, #1]
 8006b3c:	dd2b      	ble.n	8006b96 <__exponent+0x70>
 8006b3e:	f10d 0407 	add.w	r4, sp, #7
 8006b42:	46a4      	mov	ip, r4
 8006b44:	270a      	movs	r7, #10
 8006b46:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b4a:	460a      	mov	r2, r1
 8006b4c:	46a6      	mov	lr, r4
 8006b4e:	fb07 1516 	mls	r5, r7, r6, r1
 8006b52:	2a63      	cmp	r2, #99	; 0x63
 8006b54:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006b58:	4631      	mov	r1, r6
 8006b5a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b62:	dcf0      	bgt.n	8006b46 <__exponent+0x20>
 8006b64:	3130      	adds	r1, #48	; 0x30
 8006b66:	f1ae 0502 	sub.w	r5, lr, #2
 8006b6a:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b6e:	4629      	mov	r1, r5
 8006b70:	1c44      	adds	r4, r0, #1
 8006b72:	4561      	cmp	r1, ip
 8006b74:	d30a      	bcc.n	8006b8c <__exponent+0x66>
 8006b76:	f10d 0209 	add.w	r2, sp, #9
 8006b7a:	eba2 020e 	sub.w	r2, r2, lr
 8006b7e:	4565      	cmp	r5, ip
 8006b80:	bf88      	it	hi
 8006b82:	2200      	movhi	r2, #0
 8006b84:	4413      	add	r3, r2
 8006b86:	1a18      	subs	r0, r3, r0
 8006b88:	b003      	add	sp, #12
 8006b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b90:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b94:	e7ed      	b.n	8006b72 <__exponent+0x4c>
 8006b96:	2330      	movs	r3, #48	; 0x30
 8006b98:	3130      	adds	r1, #48	; 0x30
 8006b9a:	7083      	strb	r3, [r0, #2]
 8006b9c:	70c1      	strb	r1, [r0, #3]
 8006b9e:	1d03      	adds	r3, r0, #4
 8006ba0:	e7f1      	b.n	8006b86 <__exponent+0x60>
	...

08006ba4 <_printf_float>:
 8006ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba8:	b091      	sub	sp, #68	; 0x44
 8006baa:	460c      	mov	r4, r1
 8006bac:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	461f      	mov	r7, r3
 8006bb4:	4605      	mov	r5, r0
 8006bb6:	f001 fd69 	bl	800868c <_localeconv_r>
 8006bba:	6803      	ldr	r3, [r0, #0]
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8006bc0:	f7f9 fae8 	bl	8000194 <strlen>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	930e      	str	r3, [sp, #56]	; 0x38
 8006bc8:	f8d8 3000 	ldr.w	r3, [r8]
 8006bcc:	900a      	str	r0, [sp, #40]	; 0x28
 8006bce:	3307      	adds	r3, #7
 8006bd0:	f023 0307 	bic.w	r3, r3, #7
 8006bd4:	f103 0208 	add.w	r2, r3, #8
 8006bd8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006bdc:	f8d4 b000 	ldr.w	fp, [r4]
 8006be0:	f8c8 2000 	str.w	r2, [r8]
 8006be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006bec:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006bf0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006bf4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bfa:	4640      	mov	r0, r8
 8006bfc:	4b9c      	ldr	r3, [pc, #624]	; (8006e70 <_printf_float+0x2cc>)
 8006bfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c00:	f7f9 ff26 	bl	8000a50 <__aeabi_dcmpun>
 8006c04:	bb70      	cbnz	r0, 8006c64 <_printf_float+0xc0>
 8006c06:	f04f 32ff 	mov.w	r2, #4294967295
 8006c0a:	4640      	mov	r0, r8
 8006c0c:	4b98      	ldr	r3, [pc, #608]	; (8006e70 <_printf_float+0x2cc>)
 8006c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c10:	f7f9 ff00 	bl	8000a14 <__aeabi_dcmple>
 8006c14:	bb30      	cbnz	r0, 8006c64 <_printf_float+0xc0>
 8006c16:	2200      	movs	r2, #0
 8006c18:	2300      	movs	r3, #0
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	4651      	mov	r1, sl
 8006c1e:	f7f9 feef 	bl	8000a00 <__aeabi_dcmplt>
 8006c22:	b110      	cbz	r0, 8006c2a <_printf_float+0x86>
 8006c24:	232d      	movs	r3, #45	; 0x2d
 8006c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c2a:	4b92      	ldr	r3, [pc, #584]	; (8006e74 <_printf_float+0x2d0>)
 8006c2c:	4892      	ldr	r0, [pc, #584]	; (8006e78 <_printf_float+0x2d4>)
 8006c2e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006c32:	bf94      	ite	ls
 8006c34:	4698      	movls	r8, r3
 8006c36:	4680      	movhi	r8, r0
 8006c38:	2303      	movs	r3, #3
 8006c3a:	f04f 0a00 	mov.w	sl, #0
 8006c3e:	6123      	str	r3, [r4, #16]
 8006c40:	f02b 0304 	bic.w	r3, fp, #4
 8006c44:	6023      	str	r3, [r4, #0]
 8006c46:	4633      	mov	r3, r6
 8006c48:	4621      	mov	r1, r4
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	9700      	str	r7, [sp, #0]
 8006c4e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006c50:	f000 f9d4 	bl	8006ffc <_printf_common>
 8006c54:	3001      	adds	r0, #1
 8006c56:	f040 8090 	bne.w	8006d7a <_printf_float+0x1d6>
 8006c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5e:	b011      	add	sp, #68	; 0x44
 8006c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c64:	4642      	mov	r2, r8
 8006c66:	4653      	mov	r3, sl
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4651      	mov	r1, sl
 8006c6c:	f7f9 fef0 	bl	8000a50 <__aeabi_dcmpun>
 8006c70:	b148      	cbz	r0, 8006c86 <_printf_float+0xe2>
 8006c72:	f1ba 0f00 	cmp.w	sl, #0
 8006c76:	bfb8      	it	lt
 8006c78:	232d      	movlt	r3, #45	; 0x2d
 8006c7a:	4880      	ldr	r0, [pc, #512]	; (8006e7c <_printf_float+0x2d8>)
 8006c7c:	bfb8      	it	lt
 8006c7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c82:	4b7f      	ldr	r3, [pc, #508]	; (8006e80 <_printf_float+0x2dc>)
 8006c84:	e7d3      	b.n	8006c2e <_printf_float+0x8a>
 8006c86:	6863      	ldr	r3, [r4, #4]
 8006c88:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006c8c:	1c5a      	adds	r2, r3, #1
 8006c8e:	d142      	bne.n	8006d16 <_printf_float+0x172>
 8006c90:	2306      	movs	r3, #6
 8006c92:	6063      	str	r3, [r4, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	9206      	str	r2, [sp, #24]
 8006c98:	aa0e      	add	r2, sp, #56	; 0x38
 8006c9a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006c9e:	aa0d      	add	r2, sp, #52	; 0x34
 8006ca0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006ca4:	9203      	str	r2, [sp, #12]
 8006ca6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006caa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006cae:	6023      	str	r3, [r4, #0]
 8006cb0:	6863      	ldr	r3, [r4, #4]
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	4653      	mov	r3, sl
 8006cba:	910b      	str	r1, [sp, #44]	; 0x2c
 8006cbc:	f7ff fed4 	bl	8006a68 <__cvt>
 8006cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cc2:	4680      	mov	r8, r0
 8006cc4:	2947      	cmp	r1, #71	; 0x47
 8006cc6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006cc8:	d108      	bne.n	8006cdc <_printf_float+0x138>
 8006cca:	1cc8      	adds	r0, r1, #3
 8006ccc:	db02      	blt.n	8006cd4 <_printf_float+0x130>
 8006cce:	6863      	ldr	r3, [r4, #4]
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	dd40      	ble.n	8006d56 <_printf_float+0x1b2>
 8006cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8006cd8:	fa5f f989 	uxtb.w	r9, r9
 8006cdc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006ce0:	d81f      	bhi.n	8006d22 <_printf_float+0x17e>
 8006ce2:	464a      	mov	r2, r9
 8006ce4:	3901      	subs	r1, #1
 8006ce6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006cea:	910d      	str	r1, [sp, #52]	; 0x34
 8006cec:	f7ff ff1b 	bl	8006b26 <__exponent>
 8006cf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cf2:	4682      	mov	sl, r0
 8006cf4:	1813      	adds	r3, r2, r0
 8006cf6:	2a01      	cmp	r2, #1
 8006cf8:	6123      	str	r3, [r4, #16]
 8006cfa:	dc02      	bgt.n	8006d02 <_printf_float+0x15e>
 8006cfc:	6822      	ldr	r2, [r4, #0]
 8006cfe:	07d2      	lsls	r2, r2, #31
 8006d00:	d501      	bpl.n	8006d06 <_printf_float+0x162>
 8006d02:	3301      	adds	r3, #1
 8006d04:	6123      	str	r3, [r4, #16]
 8006d06:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d09b      	beq.n	8006c46 <_printf_float+0xa2>
 8006d0e:	232d      	movs	r3, #45	; 0x2d
 8006d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d14:	e797      	b.n	8006c46 <_printf_float+0xa2>
 8006d16:	2947      	cmp	r1, #71	; 0x47
 8006d18:	d1bc      	bne.n	8006c94 <_printf_float+0xf0>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1ba      	bne.n	8006c94 <_printf_float+0xf0>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e7b7      	b.n	8006c92 <_printf_float+0xee>
 8006d22:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006d26:	d118      	bne.n	8006d5a <_printf_float+0x1b6>
 8006d28:	2900      	cmp	r1, #0
 8006d2a:	6863      	ldr	r3, [r4, #4]
 8006d2c:	dd0b      	ble.n	8006d46 <_printf_float+0x1a2>
 8006d2e:	6121      	str	r1, [r4, #16]
 8006d30:	b913      	cbnz	r3, 8006d38 <_printf_float+0x194>
 8006d32:	6822      	ldr	r2, [r4, #0]
 8006d34:	07d0      	lsls	r0, r2, #31
 8006d36:	d502      	bpl.n	8006d3e <_printf_float+0x19a>
 8006d38:	3301      	adds	r3, #1
 8006d3a:	440b      	add	r3, r1
 8006d3c:	6123      	str	r3, [r4, #16]
 8006d3e:	f04f 0a00 	mov.w	sl, #0
 8006d42:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d44:	e7df      	b.n	8006d06 <_printf_float+0x162>
 8006d46:	b913      	cbnz	r3, 8006d4e <_printf_float+0x1aa>
 8006d48:	6822      	ldr	r2, [r4, #0]
 8006d4a:	07d2      	lsls	r2, r2, #31
 8006d4c:	d501      	bpl.n	8006d52 <_printf_float+0x1ae>
 8006d4e:	3302      	adds	r3, #2
 8006d50:	e7f4      	b.n	8006d3c <_printf_float+0x198>
 8006d52:	2301      	movs	r3, #1
 8006d54:	e7f2      	b.n	8006d3c <_printf_float+0x198>
 8006d56:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d5c:	4299      	cmp	r1, r3
 8006d5e:	db05      	blt.n	8006d6c <_printf_float+0x1c8>
 8006d60:	6823      	ldr	r3, [r4, #0]
 8006d62:	6121      	str	r1, [r4, #16]
 8006d64:	07d8      	lsls	r0, r3, #31
 8006d66:	d5ea      	bpl.n	8006d3e <_printf_float+0x19a>
 8006d68:	1c4b      	adds	r3, r1, #1
 8006d6a:	e7e7      	b.n	8006d3c <_printf_float+0x198>
 8006d6c:	2900      	cmp	r1, #0
 8006d6e:	bfcc      	ite	gt
 8006d70:	2201      	movgt	r2, #1
 8006d72:	f1c1 0202 	rsble	r2, r1, #2
 8006d76:	4413      	add	r3, r2
 8006d78:	e7e0      	b.n	8006d3c <_printf_float+0x198>
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	055a      	lsls	r2, r3, #21
 8006d7e:	d407      	bmi.n	8006d90 <_printf_float+0x1ec>
 8006d80:	6923      	ldr	r3, [r4, #16]
 8006d82:	4642      	mov	r2, r8
 8006d84:	4631      	mov	r1, r6
 8006d86:	4628      	mov	r0, r5
 8006d88:	47b8      	blx	r7
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	d12b      	bne.n	8006de6 <_printf_float+0x242>
 8006d8e:	e764      	b.n	8006c5a <_printf_float+0xb6>
 8006d90:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d94:	f240 80dd 	bls.w	8006f52 <_printf_float+0x3ae>
 8006d98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	2300      	movs	r3, #0
 8006da0:	f7f9 fe24 	bl	80009ec <__aeabi_dcmpeq>
 8006da4:	2800      	cmp	r0, #0
 8006da6:	d033      	beq.n	8006e10 <_printf_float+0x26c>
 8006da8:	2301      	movs	r3, #1
 8006daa:	4631      	mov	r1, r6
 8006dac:	4628      	mov	r0, r5
 8006dae:	4a35      	ldr	r2, [pc, #212]	; (8006e84 <_printf_float+0x2e0>)
 8006db0:	47b8      	blx	r7
 8006db2:	3001      	adds	r0, #1
 8006db4:	f43f af51 	beq.w	8006c5a <_printf_float+0xb6>
 8006db8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	db02      	blt.n	8006dc6 <_printf_float+0x222>
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	07d8      	lsls	r0, r3, #31
 8006dc4:	d50f      	bpl.n	8006de6 <_printf_float+0x242>
 8006dc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f43f af42 	beq.w	8006c5a <_printf_float+0xb6>
 8006dd6:	f04f 0800 	mov.w	r8, #0
 8006dda:	f104 091a 	add.w	r9, r4, #26
 8006dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006de0:	3b01      	subs	r3, #1
 8006de2:	4543      	cmp	r3, r8
 8006de4:	dc09      	bgt.n	8006dfa <_printf_float+0x256>
 8006de6:	6823      	ldr	r3, [r4, #0]
 8006de8:	079b      	lsls	r3, r3, #30
 8006dea:	f100 8102 	bmi.w	8006ff2 <_printf_float+0x44e>
 8006dee:	68e0      	ldr	r0, [r4, #12]
 8006df0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006df2:	4298      	cmp	r0, r3
 8006df4:	bfb8      	it	lt
 8006df6:	4618      	movlt	r0, r3
 8006df8:	e731      	b.n	8006c5e <_printf_float+0xba>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	464a      	mov	r2, r9
 8006dfe:	4631      	mov	r1, r6
 8006e00:	4628      	mov	r0, r5
 8006e02:	47b8      	blx	r7
 8006e04:	3001      	adds	r0, #1
 8006e06:	f43f af28 	beq.w	8006c5a <_printf_float+0xb6>
 8006e0a:	f108 0801 	add.w	r8, r8, #1
 8006e0e:	e7e6      	b.n	8006dde <_printf_float+0x23a>
 8006e10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	dc38      	bgt.n	8006e88 <_printf_float+0x2e4>
 8006e16:	2301      	movs	r3, #1
 8006e18:	4631      	mov	r1, r6
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	4a19      	ldr	r2, [pc, #100]	; (8006e84 <_printf_float+0x2e0>)
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	f43f af1a 	beq.w	8006c5a <_printf_float+0xb6>
 8006e26:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	d102      	bne.n	8006e34 <_printf_float+0x290>
 8006e2e:	6823      	ldr	r3, [r4, #0]
 8006e30:	07d9      	lsls	r1, r3, #31
 8006e32:	d5d8      	bpl.n	8006de6 <_printf_float+0x242>
 8006e34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	47b8      	blx	r7
 8006e3e:	3001      	adds	r0, #1
 8006e40:	f43f af0b 	beq.w	8006c5a <_printf_float+0xb6>
 8006e44:	f04f 0900 	mov.w	r9, #0
 8006e48:	f104 0a1a 	add.w	sl, r4, #26
 8006e4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e4e:	425b      	negs	r3, r3
 8006e50:	454b      	cmp	r3, r9
 8006e52:	dc01      	bgt.n	8006e58 <_printf_float+0x2b4>
 8006e54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e56:	e794      	b.n	8006d82 <_printf_float+0x1de>
 8006e58:	2301      	movs	r3, #1
 8006e5a:	4652      	mov	r2, sl
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4628      	mov	r0, r5
 8006e60:	47b8      	blx	r7
 8006e62:	3001      	adds	r0, #1
 8006e64:	f43f aef9 	beq.w	8006c5a <_printf_float+0xb6>
 8006e68:	f109 0901 	add.w	r9, r9, #1
 8006e6c:	e7ee      	b.n	8006e4c <_printf_float+0x2a8>
 8006e6e:	bf00      	nop
 8006e70:	7fefffff 	.word	0x7fefffff
 8006e74:	08009ef0 	.word	0x08009ef0
 8006e78:	08009ef4 	.word	0x08009ef4
 8006e7c:	08009efc 	.word	0x08009efc
 8006e80:	08009ef8 	.word	0x08009ef8
 8006e84:	08009f00 	.word	0x08009f00
 8006e88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	bfa8      	it	ge
 8006e90:	461a      	movge	r2, r3
 8006e92:	2a00      	cmp	r2, #0
 8006e94:	4691      	mov	r9, r2
 8006e96:	dc37      	bgt.n	8006f08 <_printf_float+0x364>
 8006e98:	f04f 0b00 	mov.w	fp, #0
 8006e9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ea0:	f104 021a 	add.w	r2, r4, #26
 8006ea4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006ea8:	ebaa 0309 	sub.w	r3, sl, r9
 8006eac:	455b      	cmp	r3, fp
 8006eae:	dc33      	bgt.n	8006f18 <_printf_float+0x374>
 8006eb0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	db3b      	blt.n	8006f30 <_printf_float+0x38c>
 8006eb8:	6823      	ldr	r3, [r4, #0]
 8006eba:	07da      	lsls	r2, r3, #31
 8006ebc:	d438      	bmi.n	8006f30 <_printf_float+0x38c>
 8006ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ec0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006ec2:	eba3 020a 	sub.w	r2, r3, sl
 8006ec6:	eba3 0901 	sub.w	r9, r3, r1
 8006eca:	4591      	cmp	r9, r2
 8006ecc:	bfa8      	it	ge
 8006ece:	4691      	movge	r9, r2
 8006ed0:	f1b9 0f00 	cmp.w	r9, #0
 8006ed4:	dc34      	bgt.n	8006f40 <_printf_float+0x39c>
 8006ed6:	f04f 0800 	mov.w	r8, #0
 8006eda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ede:	f104 0a1a 	add.w	sl, r4, #26
 8006ee2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006ee6:	1a9b      	subs	r3, r3, r2
 8006ee8:	eba3 0309 	sub.w	r3, r3, r9
 8006eec:	4543      	cmp	r3, r8
 8006eee:	f77f af7a 	ble.w	8006de6 <_printf_float+0x242>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	4652      	mov	r2, sl
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	4628      	mov	r0, r5
 8006efa:	47b8      	blx	r7
 8006efc:	3001      	adds	r0, #1
 8006efe:	f43f aeac 	beq.w	8006c5a <_printf_float+0xb6>
 8006f02:	f108 0801 	add.w	r8, r8, #1
 8006f06:	e7ec      	b.n	8006ee2 <_printf_float+0x33e>
 8006f08:	4613      	mov	r3, r2
 8006f0a:	4631      	mov	r1, r6
 8006f0c:	4642      	mov	r2, r8
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b8      	blx	r7
 8006f12:	3001      	adds	r0, #1
 8006f14:	d1c0      	bne.n	8006e98 <_printf_float+0x2f4>
 8006f16:	e6a0      	b.n	8006c5a <_printf_float+0xb6>
 8006f18:	2301      	movs	r3, #1
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f20:	47b8      	blx	r7
 8006f22:	3001      	adds	r0, #1
 8006f24:	f43f ae99 	beq.w	8006c5a <_printf_float+0xb6>
 8006f28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f2a:	f10b 0b01 	add.w	fp, fp, #1
 8006f2e:	e7b9      	b.n	8006ea4 <_printf_float+0x300>
 8006f30:	4631      	mov	r1, r6
 8006f32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f36:	4628      	mov	r0, r5
 8006f38:	47b8      	blx	r7
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	d1bf      	bne.n	8006ebe <_printf_float+0x31a>
 8006f3e:	e68c      	b.n	8006c5a <_printf_float+0xb6>
 8006f40:	464b      	mov	r3, r9
 8006f42:	4631      	mov	r1, r6
 8006f44:	4628      	mov	r0, r5
 8006f46:	eb08 020a 	add.w	r2, r8, sl
 8006f4a:	47b8      	blx	r7
 8006f4c:	3001      	adds	r0, #1
 8006f4e:	d1c2      	bne.n	8006ed6 <_printf_float+0x332>
 8006f50:	e683      	b.n	8006c5a <_printf_float+0xb6>
 8006f52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f54:	2a01      	cmp	r2, #1
 8006f56:	dc01      	bgt.n	8006f5c <_printf_float+0x3b8>
 8006f58:	07db      	lsls	r3, r3, #31
 8006f5a:	d537      	bpl.n	8006fcc <_printf_float+0x428>
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	4642      	mov	r2, r8
 8006f60:	4631      	mov	r1, r6
 8006f62:	4628      	mov	r0, r5
 8006f64:	47b8      	blx	r7
 8006f66:	3001      	adds	r0, #1
 8006f68:	f43f ae77 	beq.w	8006c5a <_printf_float+0xb6>
 8006f6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f70:	4631      	mov	r1, r6
 8006f72:	4628      	mov	r0, r5
 8006f74:	47b8      	blx	r7
 8006f76:	3001      	adds	r0, #1
 8006f78:	f43f ae6f 	beq.w	8006c5a <_printf_float+0xb6>
 8006f7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f80:	2200      	movs	r2, #0
 8006f82:	2300      	movs	r3, #0
 8006f84:	f7f9 fd32 	bl	80009ec <__aeabi_dcmpeq>
 8006f88:	b9d8      	cbnz	r0, 8006fc2 <_printf_float+0x41e>
 8006f8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f8c:	f108 0201 	add.w	r2, r8, #1
 8006f90:	3b01      	subs	r3, #1
 8006f92:	4631      	mov	r1, r6
 8006f94:	4628      	mov	r0, r5
 8006f96:	47b8      	blx	r7
 8006f98:	3001      	adds	r0, #1
 8006f9a:	d10e      	bne.n	8006fba <_printf_float+0x416>
 8006f9c:	e65d      	b.n	8006c5a <_printf_float+0xb6>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	464a      	mov	r2, r9
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	47b8      	blx	r7
 8006fa8:	3001      	adds	r0, #1
 8006faa:	f43f ae56 	beq.w	8006c5a <_printf_float+0xb6>
 8006fae:	f108 0801 	add.w	r8, r8, #1
 8006fb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	4543      	cmp	r3, r8
 8006fb8:	dcf1      	bgt.n	8006f9e <_printf_float+0x3fa>
 8006fba:	4653      	mov	r3, sl
 8006fbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006fc0:	e6e0      	b.n	8006d84 <_printf_float+0x1e0>
 8006fc2:	f04f 0800 	mov.w	r8, #0
 8006fc6:	f104 091a 	add.w	r9, r4, #26
 8006fca:	e7f2      	b.n	8006fb2 <_printf_float+0x40e>
 8006fcc:	2301      	movs	r3, #1
 8006fce:	4642      	mov	r2, r8
 8006fd0:	e7df      	b.n	8006f92 <_printf_float+0x3ee>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	464a      	mov	r2, r9
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	4628      	mov	r0, r5
 8006fda:	47b8      	blx	r7
 8006fdc:	3001      	adds	r0, #1
 8006fde:	f43f ae3c 	beq.w	8006c5a <_printf_float+0xb6>
 8006fe2:	f108 0801 	add.w	r8, r8, #1
 8006fe6:	68e3      	ldr	r3, [r4, #12]
 8006fe8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006fea:	1a5b      	subs	r3, r3, r1
 8006fec:	4543      	cmp	r3, r8
 8006fee:	dcf0      	bgt.n	8006fd2 <_printf_float+0x42e>
 8006ff0:	e6fd      	b.n	8006dee <_printf_float+0x24a>
 8006ff2:	f04f 0800 	mov.w	r8, #0
 8006ff6:	f104 0919 	add.w	r9, r4, #25
 8006ffa:	e7f4      	b.n	8006fe6 <_printf_float+0x442>

08006ffc <_printf_common>:
 8006ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007000:	4616      	mov	r6, r2
 8007002:	4699      	mov	r9, r3
 8007004:	688a      	ldr	r2, [r1, #8]
 8007006:	690b      	ldr	r3, [r1, #16]
 8007008:	4607      	mov	r7, r0
 800700a:	4293      	cmp	r3, r2
 800700c:	bfb8      	it	lt
 800700e:	4613      	movlt	r3, r2
 8007010:	6033      	str	r3, [r6, #0]
 8007012:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007016:	460c      	mov	r4, r1
 8007018:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800701c:	b10a      	cbz	r2, 8007022 <_printf_common+0x26>
 800701e:	3301      	adds	r3, #1
 8007020:	6033      	str	r3, [r6, #0]
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	0699      	lsls	r1, r3, #26
 8007026:	bf42      	ittt	mi
 8007028:	6833      	ldrmi	r3, [r6, #0]
 800702a:	3302      	addmi	r3, #2
 800702c:	6033      	strmi	r3, [r6, #0]
 800702e:	6825      	ldr	r5, [r4, #0]
 8007030:	f015 0506 	ands.w	r5, r5, #6
 8007034:	d106      	bne.n	8007044 <_printf_common+0x48>
 8007036:	f104 0a19 	add.w	sl, r4, #25
 800703a:	68e3      	ldr	r3, [r4, #12]
 800703c:	6832      	ldr	r2, [r6, #0]
 800703e:	1a9b      	subs	r3, r3, r2
 8007040:	42ab      	cmp	r3, r5
 8007042:	dc28      	bgt.n	8007096 <_printf_common+0x9a>
 8007044:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007048:	1e13      	subs	r3, r2, #0
 800704a:	6822      	ldr	r2, [r4, #0]
 800704c:	bf18      	it	ne
 800704e:	2301      	movne	r3, #1
 8007050:	0692      	lsls	r2, r2, #26
 8007052:	d42d      	bmi.n	80070b0 <_printf_common+0xb4>
 8007054:	4649      	mov	r1, r9
 8007056:	4638      	mov	r0, r7
 8007058:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800705c:	47c0      	blx	r8
 800705e:	3001      	adds	r0, #1
 8007060:	d020      	beq.n	80070a4 <_printf_common+0xa8>
 8007062:	6823      	ldr	r3, [r4, #0]
 8007064:	68e5      	ldr	r5, [r4, #12]
 8007066:	f003 0306 	and.w	r3, r3, #6
 800706a:	2b04      	cmp	r3, #4
 800706c:	bf18      	it	ne
 800706e:	2500      	movne	r5, #0
 8007070:	6832      	ldr	r2, [r6, #0]
 8007072:	f04f 0600 	mov.w	r6, #0
 8007076:	68a3      	ldr	r3, [r4, #8]
 8007078:	bf08      	it	eq
 800707a:	1aad      	subeq	r5, r5, r2
 800707c:	6922      	ldr	r2, [r4, #16]
 800707e:	bf08      	it	eq
 8007080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007084:	4293      	cmp	r3, r2
 8007086:	bfc4      	itt	gt
 8007088:	1a9b      	subgt	r3, r3, r2
 800708a:	18ed      	addgt	r5, r5, r3
 800708c:	341a      	adds	r4, #26
 800708e:	42b5      	cmp	r5, r6
 8007090:	d11a      	bne.n	80070c8 <_printf_common+0xcc>
 8007092:	2000      	movs	r0, #0
 8007094:	e008      	b.n	80070a8 <_printf_common+0xac>
 8007096:	2301      	movs	r3, #1
 8007098:	4652      	mov	r2, sl
 800709a:	4649      	mov	r1, r9
 800709c:	4638      	mov	r0, r7
 800709e:	47c0      	blx	r8
 80070a0:	3001      	adds	r0, #1
 80070a2:	d103      	bne.n	80070ac <_printf_common+0xb0>
 80070a4:	f04f 30ff 	mov.w	r0, #4294967295
 80070a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ac:	3501      	adds	r5, #1
 80070ae:	e7c4      	b.n	800703a <_printf_common+0x3e>
 80070b0:	2030      	movs	r0, #48	; 0x30
 80070b2:	18e1      	adds	r1, r4, r3
 80070b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070b8:	1c5a      	adds	r2, r3, #1
 80070ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070be:	4422      	add	r2, r4
 80070c0:	3302      	adds	r3, #2
 80070c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070c6:	e7c5      	b.n	8007054 <_printf_common+0x58>
 80070c8:	2301      	movs	r3, #1
 80070ca:	4622      	mov	r2, r4
 80070cc:	4649      	mov	r1, r9
 80070ce:	4638      	mov	r0, r7
 80070d0:	47c0      	blx	r8
 80070d2:	3001      	adds	r0, #1
 80070d4:	d0e6      	beq.n	80070a4 <_printf_common+0xa8>
 80070d6:	3601      	adds	r6, #1
 80070d8:	e7d9      	b.n	800708e <_printf_common+0x92>
	...

080070dc <_printf_i>:
 80070dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070e0:	7e0f      	ldrb	r7, [r1, #24]
 80070e2:	4691      	mov	r9, r2
 80070e4:	2f78      	cmp	r7, #120	; 0x78
 80070e6:	4680      	mov	r8, r0
 80070e8:	460c      	mov	r4, r1
 80070ea:	469a      	mov	sl, r3
 80070ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80070ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80070f2:	d807      	bhi.n	8007104 <_printf_i+0x28>
 80070f4:	2f62      	cmp	r7, #98	; 0x62
 80070f6:	d80a      	bhi.n	800710e <_printf_i+0x32>
 80070f8:	2f00      	cmp	r7, #0
 80070fa:	f000 80d9 	beq.w	80072b0 <_printf_i+0x1d4>
 80070fe:	2f58      	cmp	r7, #88	; 0x58
 8007100:	f000 80a4 	beq.w	800724c <_printf_i+0x170>
 8007104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007108:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800710c:	e03a      	b.n	8007184 <_printf_i+0xa8>
 800710e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007112:	2b15      	cmp	r3, #21
 8007114:	d8f6      	bhi.n	8007104 <_printf_i+0x28>
 8007116:	a101      	add	r1, pc, #4	; (adr r1, 800711c <_printf_i+0x40>)
 8007118:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800711c:	08007175 	.word	0x08007175
 8007120:	08007189 	.word	0x08007189
 8007124:	08007105 	.word	0x08007105
 8007128:	08007105 	.word	0x08007105
 800712c:	08007105 	.word	0x08007105
 8007130:	08007105 	.word	0x08007105
 8007134:	08007189 	.word	0x08007189
 8007138:	08007105 	.word	0x08007105
 800713c:	08007105 	.word	0x08007105
 8007140:	08007105 	.word	0x08007105
 8007144:	08007105 	.word	0x08007105
 8007148:	08007297 	.word	0x08007297
 800714c:	080071b9 	.word	0x080071b9
 8007150:	08007279 	.word	0x08007279
 8007154:	08007105 	.word	0x08007105
 8007158:	08007105 	.word	0x08007105
 800715c:	080072b9 	.word	0x080072b9
 8007160:	08007105 	.word	0x08007105
 8007164:	080071b9 	.word	0x080071b9
 8007168:	08007105 	.word	0x08007105
 800716c:	08007105 	.word	0x08007105
 8007170:	08007281 	.word	0x08007281
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	1d1a      	adds	r2, r3, #4
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	602a      	str	r2, [r5, #0]
 800717c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007180:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007184:	2301      	movs	r3, #1
 8007186:	e0a4      	b.n	80072d2 <_printf_i+0x1f6>
 8007188:	6820      	ldr	r0, [r4, #0]
 800718a:	6829      	ldr	r1, [r5, #0]
 800718c:	0606      	lsls	r6, r0, #24
 800718e:	f101 0304 	add.w	r3, r1, #4
 8007192:	d50a      	bpl.n	80071aa <_printf_i+0xce>
 8007194:	680e      	ldr	r6, [r1, #0]
 8007196:	602b      	str	r3, [r5, #0]
 8007198:	2e00      	cmp	r6, #0
 800719a:	da03      	bge.n	80071a4 <_printf_i+0xc8>
 800719c:	232d      	movs	r3, #45	; 0x2d
 800719e:	4276      	negs	r6, r6
 80071a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071a4:	230a      	movs	r3, #10
 80071a6:	485e      	ldr	r0, [pc, #376]	; (8007320 <_printf_i+0x244>)
 80071a8:	e019      	b.n	80071de <_printf_i+0x102>
 80071aa:	680e      	ldr	r6, [r1, #0]
 80071ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80071b0:	602b      	str	r3, [r5, #0]
 80071b2:	bf18      	it	ne
 80071b4:	b236      	sxthne	r6, r6
 80071b6:	e7ef      	b.n	8007198 <_printf_i+0xbc>
 80071b8:	682b      	ldr	r3, [r5, #0]
 80071ba:	6820      	ldr	r0, [r4, #0]
 80071bc:	1d19      	adds	r1, r3, #4
 80071be:	6029      	str	r1, [r5, #0]
 80071c0:	0601      	lsls	r1, r0, #24
 80071c2:	d501      	bpl.n	80071c8 <_printf_i+0xec>
 80071c4:	681e      	ldr	r6, [r3, #0]
 80071c6:	e002      	b.n	80071ce <_printf_i+0xf2>
 80071c8:	0646      	lsls	r6, r0, #25
 80071ca:	d5fb      	bpl.n	80071c4 <_printf_i+0xe8>
 80071cc:	881e      	ldrh	r6, [r3, #0]
 80071ce:	2f6f      	cmp	r7, #111	; 0x6f
 80071d0:	bf0c      	ite	eq
 80071d2:	2308      	moveq	r3, #8
 80071d4:	230a      	movne	r3, #10
 80071d6:	4852      	ldr	r0, [pc, #328]	; (8007320 <_printf_i+0x244>)
 80071d8:	2100      	movs	r1, #0
 80071da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071de:	6865      	ldr	r5, [r4, #4]
 80071e0:	2d00      	cmp	r5, #0
 80071e2:	bfa8      	it	ge
 80071e4:	6821      	ldrge	r1, [r4, #0]
 80071e6:	60a5      	str	r5, [r4, #8]
 80071e8:	bfa4      	itt	ge
 80071ea:	f021 0104 	bicge.w	r1, r1, #4
 80071ee:	6021      	strge	r1, [r4, #0]
 80071f0:	b90e      	cbnz	r6, 80071f6 <_printf_i+0x11a>
 80071f2:	2d00      	cmp	r5, #0
 80071f4:	d04d      	beq.n	8007292 <_printf_i+0x1b6>
 80071f6:	4615      	mov	r5, r2
 80071f8:	fbb6 f1f3 	udiv	r1, r6, r3
 80071fc:	fb03 6711 	mls	r7, r3, r1, r6
 8007200:	5dc7      	ldrb	r7, [r0, r7]
 8007202:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007206:	4637      	mov	r7, r6
 8007208:	42bb      	cmp	r3, r7
 800720a:	460e      	mov	r6, r1
 800720c:	d9f4      	bls.n	80071f8 <_printf_i+0x11c>
 800720e:	2b08      	cmp	r3, #8
 8007210:	d10b      	bne.n	800722a <_printf_i+0x14e>
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	07de      	lsls	r6, r3, #31
 8007216:	d508      	bpl.n	800722a <_printf_i+0x14e>
 8007218:	6923      	ldr	r3, [r4, #16]
 800721a:	6861      	ldr	r1, [r4, #4]
 800721c:	4299      	cmp	r1, r3
 800721e:	bfde      	ittt	le
 8007220:	2330      	movle	r3, #48	; 0x30
 8007222:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007226:	f105 35ff 	addle.w	r5, r5, #4294967295
 800722a:	1b52      	subs	r2, r2, r5
 800722c:	6122      	str	r2, [r4, #16]
 800722e:	464b      	mov	r3, r9
 8007230:	4621      	mov	r1, r4
 8007232:	4640      	mov	r0, r8
 8007234:	f8cd a000 	str.w	sl, [sp]
 8007238:	aa03      	add	r2, sp, #12
 800723a:	f7ff fedf 	bl	8006ffc <_printf_common>
 800723e:	3001      	adds	r0, #1
 8007240:	d14c      	bne.n	80072dc <_printf_i+0x200>
 8007242:	f04f 30ff 	mov.w	r0, #4294967295
 8007246:	b004      	add	sp, #16
 8007248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724c:	4834      	ldr	r0, [pc, #208]	; (8007320 <_printf_i+0x244>)
 800724e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007252:	6829      	ldr	r1, [r5, #0]
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	f851 6b04 	ldr.w	r6, [r1], #4
 800725a:	6029      	str	r1, [r5, #0]
 800725c:	061d      	lsls	r5, r3, #24
 800725e:	d514      	bpl.n	800728a <_printf_i+0x1ae>
 8007260:	07df      	lsls	r7, r3, #31
 8007262:	bf44      	itt	mi
 8007264:	f043 0320 	orrmi.w	r3, r3, #32
 8007268:	6023      	strmi	r3, [r4, #0]
 800726a:	b91e      	cbnz	r6, 8007274 <_printf_i+0x198>
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	f023 0320 	bic.w	r3, r3, #32
 8007272:	6023      	str	r3, [r4, #0]
 8007274:	2310      	movs	r3, #16
 8007276:	e7af      	b.n	80071d8 <_printf_i+0xfc>
 8007278:	6823      	ldr	r3, [r4, #0]
 800727a:	f043 0320 	orr.w	r3, r3, #32
 800727e:	6023      	str	r3, [r4, #0]
 8007280:	2378      	movs	r3, #120	; 0x78
 8007282:	4828      	ldr	r0, [pc, #160]	; (8007324 <_printf_i+0x248>)
 8007284:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007288:	e7e3      	b.n	8007252 <_printf_i+0x176>
 800728a:	0659      	lsls	r1, r3, #25
 800728c:	bf48      	it	mi
 800728e:	b2b6      	uxthmi	r6, r6
 8007290:	e7e6      	b.n	8007260 <_printf_i+0x184>
 8007292:	4615      	mov	r5, r2
 8007294:	e7bb      	b.n	800720e <_printf_i+0x132>
 8007296:	682b      	ldr	r3, [r5, #0]
 8007298:	6826      	ldr	r6, [r4, #0]
 800729a:	1d18      	adds	r0, r3, #4
 800729c:	6961      	ldr	r1, [r4, #20]
 800729e:	6028      	str	r0, [r5, #0]
 80072a0:	0635      	lsls	r5, r6, #24
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	d501      	bpl.n	80072aa <_printf_i+0x1ce>
 80072a6:	6019      	str	r1, [r3, #0]
 80072a8:	e002      	b.n	80072b0 <_printf_i+0x1d4>
 80072aa:	0670      	lsls	r0, r6, #25
 80072ac:	d5fb      	bpl.n	80072a6 <_printf_i+0x1ca>
 80072ae:	8019      	strh	r1, [r3, #0]
 80072b0:	2300      	movs	r3, #0
 80072b2:	4615      	mov	r5, r2
 80072b4:	6123      	str	r3, [r4, #16]
 80072b6:	e7ba      	b.n	800722e <_printf_i+0x152>
 80072b8:	682b      	ldr	r3, [r5, #0]
 80072ba:	2100      	movs	r1, #0
 80072bc:	1d1a      	adds	r2, r3, #4
 80072be:	602a      	str	r2, [r5, #0]
 80072c0:	681d      	ldr	r5, [r3, #0]
 80072c2:	6862      	ldr	r2, [r4, #4]
 80072c4:	4628      	mov	r0, r5
 80072c6:	f001 fa55 	bl	8008774 <memchr>
 80072ca:	b108      	cbz	r0, 80072d0 <_printf_i+0x1f4>
 80072cc:	1b40      	subs	r0, r0, r5
 80072ce:	6060      	str	r0, [r4, #4]
 80072d0:	6863      	ldr	r3, [r4, #4]
 80072d2:	6123      	str	r3, [r4, #16]
 80072d4:	2300      	movs	r3, #0
 80072d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072da:	e7a8      	b.n	800722e <_printf_i+0x152>
 80072dc:	462a      	mov	r2, r5
 80072de:	4649      	mov	r1, r9
 80072e0:	4640      	mov	r0, r8
 80072e2:	6923      	ldr	r3, [r4, #16]
 80072e4:	47d0      	blx	sl
 80072e6:	3001      	adds	r0, #1
 80072e8:	d0ab      	beq.n	8007242 <_printf_i+0x166>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	079b      	lsls	r3, r3, #30
 80072ee:	d413      	bmi.n	8007318 <_printf_i+0x23c>
 80072f0:	68e0      	ldr	r0, [r4, #12]
 80072f2:	9b03      	ldr	r3, [sp, #12]
 80072f4:	4298      	cmp	r0, r3
 80072f6:	bfb8      	it	lt
 80072f8:	4618      	movlt	r0, r3
 80072fa:	e7a4      	b.n	8007246 <_printf_i+0x16a>
 80072fc:	2301      	movs	r3, #1
 80072fe:	4632      	mov	r2, r6
 8007300:	4649      	mov	r1, r9
 8007302:	4640      	mov	r0, r8
 8007304:	47d0      	blx	sl
 8007306:	3001      	adds	r0, #1
 8007308:	d09b      	beq.n	8007242 <_printf_i+0x166>
 800730a:	3501      	adds	r5, #1
 800730c:	68e3      	ldr	r3, [r4, #12]
 800730e:	9903      	ldr	r1, [sp, #12]
 8007310:	1a5b      	subs	r3, r3, r1
 8007312:	42ab      	cmp	r3, r5
 8007314:	dcf2      	bgt.n	80072fc <_printf_i+0x220>
 8007316:	e7eb      	b.n	80072f0 <_printf_i+0x214>
 8007318:	2500      	movs	r5, #0
 800731a:	f104 0619 	add.w	r6, r4, #25
 800731e:	e7f5      	b.n	800730c <_printf_i+0x230>
 8007320:	08009f02 	.word	0x08009f02
 8007324:	08009f13 	.word	0x08009f13

08007328 <iprintf>:
 8007328:	b40f      	push	{r0, r1, r2, r3}
 800732a:	4b0a      	ldr	r3, [pc, #40]	; (8007354 <iprintf+0x2c>)
 800732c:	b513      	push	{r0, r1, r4, lr}
 800732e:	681c      	ldr	r4, [r3, #0]
 8007330:	b124      	cbz	r4, 800733c <iprintf+0x14>
 8007332:	69a3      	ldr	r3, [r4, #24]
 8007334:	b913      	cbnz	r3, 800733c <iprintf+0x14>
 8007336:	4620      	mov	r0, r4
 8007338:	f001 f90a 	bl	8008550 <__sinit>
 800733c:	ab05      	add	r3, sp, #20
 800733e:	4620      	mov	r0, r4
 8007340:	9a04      	ldr	r2, [sp, #16]
 8007342:	68a1      	ldr	r1, [r4, #8]
 8007344:	9301      	str	r3, [sp, #4]
 8007346:	f002 f819 	bl	800937c <_vfiprintf_r>
 800734a:	b002      	add	sp, #8
 800734c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007350:	b004      	add	sp, #16
 8007352:	4770      	bx	lr
 8007354:	20000040 	.word	0x20000040

08007358 <_puts_r>:
 8007358:	b570      	push	{r4, r5, r6, lr}
 800735a:	460e      	mov	r6, r1
 800735c:	4605      	mov	r5, r0
 800735e:	b118      	cbz	r0, 8007368 <_puts_r+0x10>
 8007360:	6983      	ldr	r3, [r0, #24]
 8007362:	b90b      	cbnz	r3, 8007368 <_puts_r+0x10>
 8007364:	f001 f8f4 	bl	8008550 <__sinit>
 8007368:	69ab      	ldr	r3, [r5, #24]
 800736a:	68ac      	ldr	r4, [r5, #8]
 800736c:	b913      	cbnz	r3, 8007374 <_puts_r+0x1c>
 800736e:	4628      	mov	r0, r5
 8007370:	f001 f8ee 	bl	8008550 <__sinit>
 8007374:	4b2c      	ldr	r3, [pc, #176]	; (8007428 <_puts_r+0xd0>)
 8007376:	429c      	cmp	r4, r3
 8007378:	d120      	bne.n	80073bc <_puts_r+0x64>
 800737a:	686c      	ldr	r4, [r5, #4]
 800737c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800737e:	07db      	lsls	r3, r3, #31
 8007380:	d405      	bmi.n	800738e <_puts_r+0x36>
 8007382:	89a3      	ldrh	r3, [r4, #12]
 8007384:	0598      	lsls	r0, r3, #22
 8007386:	d402      	bmi.n	800738e <_puts_r+0x36>
 8007388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800738a:	f001 f984 	bl	8008696 <__retarget_lock_acquire_recursive>
 800738e:	89a3      	ldrh	r3, [r4, #12]
 8007390:	0719      	lsls	r1, r3, #28
 8007392:	d51d      	bpl.n	80073d0 <_puts_r+0x78>
 8007394:	6923      	ldr	r3, [r4, #16]
 8007396:	b1db      	cbz	r3, 80073d0 <_puts_r+0x78>
 8007398:	3e01      	subs	r6, #1
 800739a:	68a3      	ldr	r3, [r4, #8]
 800739c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073a0:	3b01      	subs	r3, #1
 80073a2:	60a3      	str	r3, [r4, #8]
 80073a4:	bb39      	cbnz	r1, 80073f6 <_puts_r+0x9e>
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	da38      	bge.n	800741c <_puts_r+0xc4>
 80073aa:	4622      	mov	r2, r4
 80073ac:	210a      	movs	r1, #10
 80073ae:	4628      	mov	r0, r5
 80073b0:	f000 f87c 	bl	80074ac <__swbuf_r>
 80073b4:	3001      	adds	r0, #1
 80073b6:	d011      	beq.n	80073dc <_puts_r+0x84>
 80073b8:	250a      	movs	r5, #10
 80073ba:	e011      	b.n	80073e0 <_puts_r+0x88>
 80073bc:	4b1b      	ldr	r3, [pc, #108]	; (800742c <_puts_r+0xd4>)
 80073be:	429c      	cmp	r4, r3
 80073c0:	d101      	bne.n	80073c6 <_puts_r+0x6e>
 80073c2:	68ac      	ldr	r4, [r5, #8]
 80073c4:	e7da      	b.n	800737c <_puts_r+0x24>
 80073c6:	4b1a      	ldr	r3, [pc, #104]	; (8007430 <_puts_r+0xd8>)
 80073c8:	429c      	cmp	r4, r3
 80073ca:	bf08      	it	eq
 80073cc:	68ec      	ldreq	r4, [r5, #12]
 80073ce:	e7d5      	b.n	800737c <_puts_r+0x24>
 80073d0:	4621      	mov	r1, r4
 80073d2:	4628      	mov	r0, r5
 80073d4:	f000 f8bc 	bl	8007550 <__swsetup_r>
 80073d8:	2800      	cmp	r0, #0
 80073da:	d0dd      	beq.n	8007398 <_puts_r+0x40>
 80073dc:	f04f 35ff 	mov.w	r5, #4294967295
 80073e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073e2:	07da      	lsls	r2, r3, #31
 80073e4:	d405      	bmi.n	80073f2 <_puts_r+0x9a>
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	059b      	lsls	r3, r3, #22
 80073ea:	d402      	bmi.n	80073f2 <_puts_r+0x9a>
 80073ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073ee:	f001 f953 	bl	8008698 <__retarget_lock_release_recursive>
 80073f2:	4628      	mov	r0, r5
 80073f4:	bd70      	pop	{r4, r5, r6, pc}
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	da04      	bge.n	8007404 <_puts_r+0xac>
 80073fa:	69a2      	ldr	r2, [r4, #24]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	dc06      	bgt.n	800740e <_puts_r+0xb6>
 8007400:	290a      	cmp	r1, #10
 8007402:	d004      	beq.n	800740e <_puts_r+0xb6>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	6022      	str	r2, [r4, #0]
 800740a:	7019      	strb	r1, [r3, #0]
 800740c:	e7c5      	b.n	800739a <_puts_r+0x42>
 800740e:	4622      	mov	r2, r4
 8007410:	4628      	mov	r0, r5
 8007412:	f000 f84b 	bl	80074ac <__swbuf_r>
 8007416:	3001      	adds	r0, #1
 8007418:	d1bf      	bne.n	800739a <_puts_r+0x42>
 800741a:	e7df      	b.n	80073dc <_puts_r+0x84>
 800741c:	250a      	movs	r5, #10
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	6022      	str	r2, [r4, #0]
 8007424:	701d      	strb	r5, [r3, #0]
 8007426:	e7db      	b.n	80073e0 <_puts_r+0x88>
 8007428:	08009fd4 	.word	0x08009fd4
 800742c:	08009ff4 	.word	0x08009ff4
 8007430:	08009fb4 	.word	0x08009fb4

08007434 <puts>:
 8007434:	4b02      	ldr	r3, [pc, #8]	; (8007440 <puts+0xc>)
 8007436:	4601      	mov	r1, r0
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	f7ff bf8d 	b.w	8007358 <_puts_r>
 800743e:	bf00      	nop
 8007440:	20000040 	.word	0x20000040

08007444 <siprintf>:
 8007444:	b40e      	push	{r1, r2, r3}
 8007446:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800744a:	b500      	push	{lr}
 800744c:	b09c      	sub	sp, #112	; 0x70
 800744e:	ab1d      	add	r3, sp, #116	; 0x74
 8007450:	9002      	str	r0, [sp, #8]
 8007452:	9006      	str	r0, [sp, #24]
 8007454:	9107      	str	r1, [sp, #28]
 8007456:	9104      	str	r1, [sp, #16]
 8007458:	4808      	ldr	r0, [pc, #32]	; (800747c <siprintf+0x38>)
 800745a:	4909      	ldr	r1, [pc, #36]	; (8007480 <siprintf+0x3c>)
 800745c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007460:	9105      	str	r1, [sp, #20]
 8007462:	6800      	ldr	r0, [r0, #0]
 8007464:	a902      	add	r1, sp, #8
 8007466:	9301      	str	r3, [sp, #4]
 8007468:	f001 fe60 	bl	800912c <_svfiprintf_r>
 800746c:	2200      	movs	r2, #0
 800746e:	9b02      	ldr	r3, [sp, #8]
 8007470:	701a      	strb	r2, [r3, #0]
 8007472:	b01c      	add	sp, #112	; 0x70
 8007474:	f85d eb04 	ldr.w	lr, [sp], #4
 8007478:	b003      	add	sp, #12
 800747a:	4770      	bx	lr
 800747c:	20000040 	.word	0x20000040
 8007480:	ffff0208 	.word	0xffff0208

08007484 <strncpy>:
 8007484:	4603      	mov	r3, r0
 8007486:	b510      	push	{r4, lr}
 8007488:	3901      	subs	r1, #1
 800748a:	b132      	cbz	r2, 800749a <strncpy+0x16>
 800748c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007490:	3a01      	subs	r2, #1
 8007492:	f803 4b01 	strb.w	r4, [r3], #1
 8007496:	2c00      	cmp	r4, #0
 8007498:	d1f7      	bne.n	800748a <strncpy+0x6>
 800749a:	2100      	movs	r1, #0
 800749c:	441a      	add	r2, r3
 800749e:	4293      	cmp	r3, r2
 80074a0:	d100      	bne.n	80074a4 <strncpy+0x20>
 80074a2:	bd10      	pop	{r4, pc}
 80074a4:	f803 1b01 	strb.w	r1, [r3], #1
 80074a8:	e7f9      	b.n	800749e <strncpy+0x1a>
	...

080074ac <__swbuf_r>:
 80074ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ae:	460e      	mov	r6, r1
 80074b0:	4614      	mov	r4, r2
 80074b2:	4605      	mov	r5, r0
 80074b4:	b118      	cbz	r0, 80074be <__swbuf_r+0x12>
 80074b6:	6983      	ldr	r3, [r0, #24]
 80074b8:	b90b      	cbnz	r3, 80074be <__swbuf_r+0x12>
 80074ba:	f001 f849 	bl	8008550 <__sinit>
 80074be:	4b21      	ldr	r3, [pc, #132]	; (8007544 <__swbuf_r+0x98>)
 80074c0:	429c      	cmp	r4, r3
 80074c2:	d12b      	bne.n	800751c <__swbuf_r+0x70>
 80074c4:	686c      	ldr	r4, [r5, #4]
 80074c6:	69a3      	ldr	r3, [r4, #24]
 80074c8:	60a3      	str	r3, [r4, #8]
 80074ca:	89a3      	ldrh	r3, [r4, #12]
 80074cc:	071a      	lsls	r2, r3, #28
 80074ce:	d52f      	bpl.n	8007530 <__swbuf_r+0x84>
 80074d0:	6923      	ldr	r3, [r4, #16]
 80074d2:	b36b      	cbz	r3, 8007530 <__swbuf_r+0x84>
 80074d4:	6923      	ldr	r3, [r4, #16]
 80074d6:	6820      	ldr	r0, [r4, #0]
 80074d8:	b2f6      	uxtb	r6, r6
 80074da:	1ac0      	subs	r0, r0, r3
 80074dc:	6963      	ldr	r3, [r4, #20]
 80074de:	4637      	mov	r7, r6
 80074e0:	4283      	cmp	r3, r0
 80074e2:	dc04      	bgt.n	80074ee <__swbuf_r+0x42>
 80074e4:	4621      	mov	r1, r4
 80074e6:	4628      	mov	r0, r5
 80074e8:	f000 ff9e 	bl	8008428 <_fflush_r>
 80074ec:	bb30      	cbnz	r0, 800753c <__swbuf_r+0x90>
 80074ee:	68a3      	ldr	r3, [r4, #8]
 80074f0:	3001      	adds	r0, #1
 80074f2:	3b01      	subs	r3, #1
 80074f4:	60a3      	str	r3, [r4, #8]
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	6022      	str	r2, [r4, #0]
 80074fc:	701e      	strb	r6, [r3, #0]
 80074fe:	6963      	ldr	r3, [r4, #20]
 8007500:	4283      	cmp	r3, r0
 8007502:	d004      	beq.n	800750e <__swbuf_r+0x62>
 8007504:	89a3      	ldrh	r3, [r4, #12]
 8007506:	07db      	lsls	r3, r3, #31
 8007508:	d506      	bpl.n	8007518 <__swbuf_r+0x6c>
 800750a:	2e0a      	cmp	r6, #10
 800750c:	d104      	bne.n	8007518 <__swbuf_r+0x6c>
 800750e:	4621      	mov	r1, r4
 8007510:	4628      	mov	r0, r5
 8007512:	f000 ff89 	bl	8008428 <_fflush_r>
 8007516:	b988      	cbnz	r0, 800753c <__swbuf_r+0x90>
 8007518:	4638      	mov	r0, r7
 800751a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800751c:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <__swbuf_r+0x9c>)
 800751e:	429c      	cmp	r4, r3
 8007520:	d101      	bne.n	8007526 <__swbuf_r+0x7a>
 8007522:	68ac      	ldr	r4, [r5, #8]
 8007524:	e7cf      	b.n	80074c6 <__swbuf_r+0x1a>
 8007526:	4b09      	ldr	r3, [pc, #36]	; (800754c <__swbuf_r+0xa0>)
 8007528:	429c      	cmp	r4, r3
 800752a:	bf08      	it	eq
 800752c:	68ec      	ldreq	r4, [r5, #12]
 800752e:	e7ca      	b.n	80074c6 <__swbuf_r+0x1a>
 8007530:	4621      	mov	r1, r4
 8007532:	4628      	mov	r0, r5
 8007534:	f000 f80c 	bl	8007550 <__swsetup_r>
 8007538:	2800      	cmp	r0, #0
 800753a:	d0cb      	beq.n	80074d4 <__swbuf_r+0x28>
 800753c:	f04f 37ff 	mov.w	r7, #4294967295
 8007540:	e7ea      	b.n	8007518 <__swbuf_r+0x6c>
 8007542:	bf00      	nop
 8007544:	08009fd4 	.word	0x08009fd4
 8007548:	08009ff4 	.word	0x08009ff4
 800754c:	08009fb4 	.word	0x08009fb4

08007550 <__swsetup_r>:
 8007550:	4b32      	ldr	r3, [pc, #200]	; (800761c <__swsetup_r+0xcc>)
 8007552:	b570      	push	{r4, r5, r6, lr}
 8007554:	681d      	ldr	r5, [r3, #0]
 8007556:	4606      	mov	r6, r0
 8007558:	460c      	mov	r4, r1
 800755a:	b125      	cbz	r5, 8007566 <__swsetup_r+0x16>
 800755c:	69ab      	ldr	r3, [r5, #24]
 800755e:	b913      	cbnz	r3, 8007566 <__swsetup_r+0x16>
 8007560:	4628      	mov	r0, r5
 8007562:	f000 fff5 	bl	8008550 <__sinit>
 8007566:	4b2e      	ldr	r3, [pc, #184]	; (8007620 <__swsetup_r+0xd0>)
 8007568:	429c      	cmp	r4, r3
 800756a:	d10f      	bne.n	800758c <__swsetup_r+0x3c>
 800756c:	686c      	ldr	r4, [r5, #4]
 800756e:	89a3      	ldrh	r3, [r4, #12]
 8007570:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007574:	0719      	lsls	r1, r3, #28
 8007576:	d42c      	bmi.n	80075d2 <__swsetup_r+0x82>
 8007578:	06dd      	lsls	r5, r3, #27
 800757a:	d411      	bmi.n	80075a0 <__swsetup_r+0x50>
 800757c:	2309      	movs	r3, #9
 800757e:	6033      	str	r3, [r6, #0]
 8007580:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	81a3      	strh	r3, [r4, #12]
 800758a:	e03e      	b.n	800760a <__swsetup_r+0xba>
 800758c:	4b25      	ldr	r3, [pc, #148]	; (8007624 <__swsetup_r+0xd4>)
 800758e:	429c      	cmp	r4, r3
 8007590:	d101      	bne.n	8007596 <__swsetup_r+0x46>
 8007592:	68ac      	ldr	r4, [r5, #8]
 8007594:	e7eb      	b.n	800756e <__swsetup_r+0x1e>
 8007596:	4b24      	ldr	r3, [pc, #144]	; (8007628 <__swsetup_r+0xd8>)
 8007598:	429c      	cmp	r4, r3
 800759a:	bf08      	it	eq
 800759c:	68ec      	ldreq	r4, [r5, #12]
 800759e:	e7e6      	b.n	800756e <__swsetup_r+0x1e>
 80075a0:	0758      	lsls	r0, r3, #29
 80075a2:	d512      	bpl.n	80075ca <__swsetup_r+0x7a>
 80075a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075a6:	b141      	cbz	r1, 80075ba <__swsetup_r+0x6a>
 80075a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075ac:	4299      	cmp	r1, r3
 80075ae:	d002      	beq.n	80075b6 <__swsetup_r+0x66>
 80075b0:	4630      	mov	r0, r6
 80075b2:	f001 fc83 	bl	8008ebc <_free_r>
 80075b6:	2300      	movs	r3, #0
 80075b8:	6363      	str	r3, [r4, #52]	; 0x34
 80075ba:	89a3      	ldrh	r3, [r4, #12]
 80075bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80075c0:	81a3      	strh	r3, [r4, #12]
 80075c2:	2300      	movs	r3, #0
 80075c4:	6063      	str	r3, [r4, #4]
 80075c6:	6923      	ldr	r3, [r4, #16]
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	f043 0308 	orr.w	r3, r3, #8
 80075d0:	81a3      	strh	r3, [r4, #12]
 80075d2:	6923      	ldr	r3, [r4, #16]
 80075d4:	b94b      	cbnz	r3, 80075ea <__swsetup_r+0x9a>
 80075d6:	89a3      	ldrh	r3, [r4, #12]
 80075d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075e0:	d003      	beq.n	80075ea <__swsetup_r+0x9a>
 80075e2:	4621      	mov	r1, r4
 80075e4:	4630      	mov	r0, r6
 80075e6:	f001 f87d 	bl	80086e4 <__smakebuf_r>
 80075ea:	89a0      	ldrh	r0, [r4, #12]
 80075ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075f0:	f010 0301 	ands.w	r3, r0, #1
 80075f4:	d00a      	beq.n	800760c <__swsetup_r+0xbc>
 80075f6:	2300      	movs	r3, #0
 80075f8:	60a3      	str	r3, [r4, #8]
 80075fa:	6963      	ldr	r3, [r4, #20]
 80075fc:	425b      	negs	r3, r3
 80075fe:	61a3      	str	r3, [r4, #24]
 8007600:	6923      	ldr	r3, [r4, #16]
 8007602:	b943      	cbnz	r3, 8007616 <__swsetup_r+0xc6>
 8007604:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007608:	d1ba      	bne.n	8007580 <__swsetup_r+0x30>
 800760a:	bd70      	pop	{r4, r5, r6, pc}
 800760c:	0781      	lsls	r1, r0, #30
 800760e:	bf58      	it	pl
 8007610:	6963      	ldrpl	r3, [r4, #20]
 8007612:	60a3      	str	r3, [r4, #8]
 8007614:	e7f4      	b.n	8007600 <__swsetup_r+0xb0>
 8007616:	2000      	movs	r0, #0
 8007618:	e7f7      	b.n	800760a <__swsetup_r+0xba>
 800761a:	bf00      	nop
 800761c:	20000040 	.word	0x20000040
 8007620:	08009fd4 	.word	0x08009fd4
 8007624:	08009ff4 	.word	0x08009ff4
 8007628:	08009fb4 	.word	0x08009fb4

0800762c <quorem>:
 800762c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007630:	6903      	ldr	r3, [r0, #16]
 8007632:	690c      	ldr	r4, [r1, #16]
 8007634:	4607      	mov	r7, r0
 8007636:	42a3      	cmp	r3, r4
 8007638:	f2c0 8082 	blt.w	8007740 <quorem+0x114>
 800763c:	3c01      	subs	r4, #1
 800763e:	f100 0514 	add.w	r5, r0, #20
 8007642:	f101 0814 	add.w	r8, r1, #20
 8007646:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800764a:	9301      	str	r3, [sp, #4]
 800764c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007650:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007654:	3301      	adds	r3, #1
 8007656:	429a      	cmp	r2, r3
 8007658:	fbb2 f6f3 	udiv	r6, r2, r3
 800765c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007660:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007664:	d331      	bcc.n	80076ca <quorem+0x9e>
 8007666:	f04f 0e00 	mov.w	lr, #0
 800766a:	4640      	mov	r0, r8
 800766c:	46ac      	mov	ip, r5
 800766e:	46f2      	mov	sl, lr
 8007670:	f850 2b04 	ldr.w	r2, [r0], #4
 8007674:	b293      	uxth	r3, r2
 8007676:	fb06 e303 	mla	r3, r6, r3, lr
 800767a:	0c12      	lsrs	r2, r2, #16
 800767c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007680:	b29b      	uxth	r3, r3
 8007682:	fb06 e202 	mla	r2, r6, r2, lr
 8007686:	ebaa 0303 	sub.w	r3, sl, r3
 800768a:	f8dc a000 	ldr.w	sl, [ip]
 800768e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007692:	fa1f fa8a 	uxth.w	sl, sl
 8007696:	4453      	add	r3, sl
 8007698:	f8dc a000 	ldr.w	sl, [ip]
 800769c:	b292      	uxth	r2, r2
 800769e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80076a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076ac:	4581      	cmp	r9, r0
 80076ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80076b2:	f84c 3b04 	str.w	r3, [ip], #4
 80076b6:	d2db      	bcs.n	8007670 <quorem+0x44>
 80076b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80076bc:	b92b      	cbnz	r3, 80076ca <quorem+0x9e>
 80076be:	9b01      	ldr	r3, [sp, #4]
 80076c0:	3b04      	subs	r3, #4
 80076c2:	429d      	cmp	r5, r3
 80076c4:	461a      	mov	r2, r3
 80076c6:	d32f      	bcc.n	8007728 <quorem+0xfc>
 80076c8:	613c      	str	r4, [r7, #16]
 80076ca:	4638      	mov	r0, r7
 80076cc:	f001 fade 	bl	8008c8c <__mcmp>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	db25      	blt.n	8007720 <quorem+0xf4>
 80076d4:	4628      	mov	r0, r5
 80076d6:	f04f 0c00 	mov.w	ip, #0
 80076da:	3601      	adds	r6, #1
 80076dc:	f858 1b04 	ldr.w	r1, [r8], #4
 80076e0:	f8d0 e000 	ldr.w	lr, [r0]
 80076e4:	b28b      	uxth	r3, r1
 80076e6:	ebac 0303 	sub.w	r3, ip, r3
 80076ea:	fa1f f28e 	uxth.w	r2, lr
 80076ee:	4413      	add	r3, r2
 80076f0:	0c0a      	lsrs	r2, r1, #16
 80076f2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80076f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007700:	45c1      	cmp	r9, r8
 8007702:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007706:	f840 3b04 	str.w	r3, [r0], #4
 800770a:	d2e7      	bcs.n	80076dc <quorem+0xb0>
 800770c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007710:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007714:	b922      	cbnz	r2, 8007720 <quorem+0xf4>
 8007716:	3b04      	subs	r3, #4
 8007718:	429d      	cmp	r5, r3
 800771a:	461a      	mov	r2, r3
 800771c:	d30a      	bcc.n	8007734 <quorem+0x108>
 800771e:	613c      	str	r4, [r7, #16]
 8007720:	4630      	mov	r0, r6
 8007722:	b003      	add	sp, #12
 8007724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007728:	6812      	ldr	r2, [r2, #0]
 800772a:	3b04      	subs	r3, #4
 800772c:	2a00      	cmp	r2, #0
 800772e:	d1cb      	bne.n	80076c8 <quorem+0x9c>
 8007730:	3c01      	subs	r4, #1
 8007732:	e7c6      	b.n	80076c2 <quorem+0x96>
 8007734:	6812      	ldr	r2, [r2, #0]
 8007736:	3b04      	subs	r3, #4
 8007738:	2a00      	cmp	r2, #0
 800773a:	d1f0      	bne.n	800771e <quorem+0xf2>
 800773c:	3c01      	subs	r4, #1
 800773e:	e7eb      	b.n	8007718 <quorem+0xec>
 8007740:	2000      	movs	r0, #0
 8007742:	e7ee      	b.n	8007722 <quorem+0xf6>
 8007744:	0000      	movs	r0, r0
	...

08007748 <_dtoa_r>:
 8007748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774c:	4616      	mov	r6, r2
 800774e:	461f      	mov	r7, r3
 8007750:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007752:	b099      	sub	sp, #100	; 0x64
 8007754:	4605      	mov	r5, r0
 8007756:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800775a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800775e:	b974      	cbnz	r4, 800777e <_dtoa_r+0x36>
 8007760:	2010      	movs	r0, #16
 8007762:	f000 ffff 	bl	8008764 <malloc>
 8007766:	4602      	mov	r2, r0
 8007768:	6268      	str	r0, [r5, #36]	; 0x24
 800776a:	b920      	cbnz	r0, 8007776 <_dtoa_r+0x2e>
 800776c:	21ea      	movs	r1, #234	; 0xea
 800776e:	4ba8      	ldr	r3, [pc, #672]	; (8007a10 <_dtoa_r+0x2c8>)
 8007770:	48a8      	ldr	r0, [pc, #672]	; (8007a14 <_dtoa_r+0x2cc>)
 8007772:	f001 ff99 	bl	80096a8 <__assert_func>
 8007776:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800777a:	6004      	str	r4, [r0, #0]
 800777c:	60c4      	str	r4, [r0, #12]
 800777e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007780:	6819      	ldr	r1, [r3, #0]
 8007782:	b151      	cbz	r1, 800779a <_dtoa_r+0x52>
 8007784:	685a      	ldr	r2, [r3, #4]
 8007786:	2301      	movs	r3, #1
 8007788:	4093      	lsls	r3, r2
 800778a:	604a      	str	r2, [r1, #4]
 800778c:	608b      	str	r3, [r1, #8]
 800778e:	4628      	mov	r0, r5
 8007790:	f001 f83e 	bl	8008810 <_Bfree>
 8007794:	2200      	movs	r2, #0
 8007796:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007798:	601a      	str	r2, [r3, #0]
 800779a:	1e3b      	subs	r3, r7, #0
 800779c:	bfaf      	iteee	ge
 800779e:	2300      	movge	r3, #0
 80077a0:	2201      	movlt	r2, #1
 80077a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80077a6:	9305      	strlt	r3, [sp, #20]
 80077a8:	bfa8      	it	ge
 80077aa:	f8c8 3000 	strge.w	r3, [r8]
 80077ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80077b2:	4b99      	ldr	r3, [pc, #612]	; (8007a18 <_dtoa_r+0x2d0>)
 80077b4:	bfb8      	it	lt
 80077b6:	f8c8 2000 	strlt.w	r2, [r8]
 80077ba:	ea33 0309 	bics.w	r3, r3, r9
 80077be:	d119      	bne.n	80077f4 <_dtoa_r+0xac>
 80077c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80077c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80077c6:	6013      	str	r3, [r2, #0]
 80077c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077cc:	4333      	orrs	r3, r6
 80077ce:	f000 857f 	beq.w	80082d0 <_dtoa_r+0xb88>
 80077d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80077d4:	b953      	cbnz	r3, 80077ec <_dtoa_r+0xa4>
 80077d6:	4b91      	ldr	r3, [pc, #580]	; (8007a1c <_dtoa_r+0x2d4>)
 80077d8:	e022      	b.n	8007820 <_dtoa_r+0xd8>
 80077da:	4b91      	ldr	r3, [pc, #580]	; (8007a20 <_dtoa_r+0x2d8>)
 80077dc:	9303      	str	r3, [sp, #12]
 80077de:	3308      	adds	r3, #8
 80077e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	9803      	ldr	r0, [sp, #12]
 80077e6:	b019      	add	sp, #100	; 0x64
 80077e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ec:	4b8b      	ldr	r3, [pc, #556]	; (8007a1c <_dtoa_r+0x2d4>)
 80077ee:	9303      	str	r3, [sp, #12]
 80077f0:	3303      	adds	r3, #3
 80077f2:	e7f5      	b.n	80077e0 <_dtoa_r+0x98>
 80077f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80077f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80077fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007800:	2200      	movs	r2, #0
 8007802:	2300      	movs	r3, #0
 8007804:	f7f9 f8f2 	bl	80009ec <__aeabi_dcmpeq>
 8007808:	4680      	mov	r8, r0
 800780a:	b158      	cbz	r0, 8007824 <_dtoa_r+0xdc>
 800780c:	2301      	movs	r3, #1
 800780e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007810:	6013      	str	r3, [r2, #0]
 8007812:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 8558 	beq.w	80082ca <_dtoa_r+0xb82>
 800781a:	4882      	ldr	r0, [pc, #520]	; (8007a24 <_dtoa_r+0x2dc>)
 800781c:	6018      	str	r0, [r3, #0]
 800781e:	1e43      	subs	r3, r0, #1
 8007820:	9303      	str	r3, [sp, #12]
 8007822:	e7df      	b.n	80077e4 <_dtoa_r+0x9c>
 8007824:	ab16      	add	r3, sp, #88	; 0x58
 8007826:	9301      	str	r3, [sp, #4]
 8007828:	ab17      	add	r3, sp, #92	; 0x5c
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	4628      	mov	r0, r5
 800782e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007832:	f001 fad3 	bl	8008ddc <__d2b>
 8007836:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800783a:	4683      	mov	fp, r0
 800783c:	2c00      	cmp	r4, #0
 800783e:	d07f      	beq.n	8007940 <_dtoa_r+0x1f8>
 8007840:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007846:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800784a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800784e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007852:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007856:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800785a:	2200      	movs	r2, #0
 800785c:	4b72      	ldr	r3, [pc, #456]	; (8007a28 <_dtoa_r+0x2e0>)
 800785e:	f7f8 fca5 	bl	80001ac <__aeabi_dsub>
 8007862:	a365      	add	r3, pc, #404	; (adr r3, 80079f8 <_dtoa_r+0x2b0>)
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	f7f8 fe58 	bl	800051c <__aeabi_dmul>
 800786c:	a364      	add	r3, pc, #400	; (adr r3, 8007a00 <_dtoa_r+0x2b8>)
 800786e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007872:	f7f8 fc9d 	bl	80001b0 <__adddf3>
 8007876:	4606      	mov	r6, r0
 8007878:	4620      	mov	r0, r4
 800787a:	460f      	mov	r7, r1
 800787c:	f7f8 fde4 	bl	8000448 <__aeabi_i2d>
 8007880:	a361      	add	r3, pc, #388	; (adr r3, 8007a08 <_dtoa_r+0x2c0>)
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	f7f8 fe49 	bl	800051c <__aeabi_dmul>
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	4630      	mov	r0, r6
 8007890:	4639      	mov	r1, r7
 8007892:	f7f8 fc8d 	bl	80001b0 <__adddf3>
 8007896:	4606      	mov	r6, r0
 8007898:	460f      	mov	r7, r1
 800789a:	f7f9 f8ef 	bl	8000a7c <__aeabi_d2iz>
 800789e:	2200      	movs	r2, #0
 80078a0:	4682      	mov	sl, r0
 80078a2:	2300      	movs	r3, #0
 80078a4:	4630      	mov	r0, r6
 80078a6:	4639      	mov	r1, r7
 80078a8:	f7f9 f8aa 	bl	8000a00 <__aeabi_dcmplt>
 80078ac:	b148      	cbz	r0, 80078c2 <_dtoa_r+0x17a>
 80078ae:	4650      	mov	r0, sl
 80078b0:	f7f8 fdca 	bl	8000448 <__aeabi_i2d>
 80078b4:	4632      	mov	r2, r6
 80078b6:	463b      	mov	r3, r7
 80078b8:	f7f9 f898 	bl	80009ec <__aeabi_dcmpeq>
 80078bc:	b908      	cbnz	r0, 80078c2 <_dtoa_r+0x17a>
 80078be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078c2:	f1ba 0f16 	cmp.w	sl, #22
 80078c6:	d858      	bhi.n	800797a <_dtoa_r+0x232>
 80078c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80078cc:	4b57      	ldr	r3, [pc, #348]	; (8007a2c <_dtoa_r+0x2e4>)
 80078ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f7f9 f893 	bl	8000a00 <__aeabi_dcmplt>
 80078da:	2800      	cmp	r0, #0
 80078dc:	d04f      	beq.n	800797e <_dtoa_r+0x236>
 80078de:	2300      	movs	r3, #0
 80078e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80078e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80078e8:	1b1c      	subs	r4, r3, r4
 80078ea:	1e63      	subs	r3, r4, #1
 80078ec:	9309      	str	r3, [sp, #36]	; 0x24
 80078ee:	bf49      	itett	mi
 80078f0:	f1c4 0301 	rsbmi	r3, r4, #1
 80078f4:	2300      	movpl	r3, #0
 80078f6:	9306      	strmi	r3, [sp, #24]
 80078f8:	2300      	movmi	r3, #0
 80078fa:	bf54      	ite	pl
 80078fc:	9306      	strpl	r3, [sp, #24]
 80078fe:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007900:	f1ba 0f00 	cmp.w	sl, #0
 8007904:	db3d      	blt.n	8007982 <_dtoa_r+0x23a>
 8007906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007908:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800790c:	4453      	add	r3, sl
 800790e:	9309      	str	r3, [sp, #36]	; 0x24
 8007910:	2300      	movs	r3, #0
 8007912:	930a      	str	r3, [sp, #40]	; 0x28
 8007914:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007916:	2b09      	cmp	r3, #9
 8007918:	f200 808c 	bhi.w	8007a34 <_dtoa_r+0x2ec>
 800791c:	2b05      	cmp	r3, #5
 800791e:	bfc4      	itt	gt
 8007920:	3b04      	subgt	r3, #4
 8007922:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007924:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007926:	bfc8      	it	gt
 8007928:	2400      	movgt	r4, #0
 800792a:	f1a3 0302 	sub.w	r3, r3, #2
 800792e:	bfd8      	it	le
 8007930:	2401      	movle	r4, #1
 8007932:	2b03      	cmp	r3, #3
 8007934:	f200 808a 	bhi.w	8007a4c <_dtoa_r+0x304>
 8007938:	e8df f003 	tbb	[pc, r3]
 800793c:	5b4d4f2d 	.word	0x5b4d4f2d
 8007940:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007944:	441c      	add	r4, r3
 8007946:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800794a:	2b20      	cmp	r3, #32
 800794c:	bfc3      	ittte	gt
 800794e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007952:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007956:	fa09 f303 	lslgt.w	r3, r9, r3
 800795a:	f1c3 0320 	rsble	r3, r3, #32
 800795e:	bfc6      	itte	gt
 8007960:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007964:	4318      	orrgt	r0, r3
 8007966:	fa06 f003 	lslle.w	r0, r6, r3
 800796a:	f7f8 fd5d 	bl	8000428 <__aeabi_ui2d>
 800796e:	2301      	movs	r3, #1
 8007970:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007974:	3c01      	subs	r4, #1
 8007976:	9313      	str	r3, [sp, #76]	; 0x4c
 8007978:	e76f      	b.n	800785a <_dtoa_r+0x112>
 800797a:	2301      	movs	r3, #1
 800797c:	e7b2      	b.n	80078e4 <_dtoa_r+0x19c>
 800797e:	900f      	str	r0, [sp, #60]	; 0x3c
 8007980:	e7b1      	b.n	80078e6 <_dtoa_r+0x19e>
 8007982:	9b06      	ldr	r3, [sp, #24]
 8007984:	eba3 030a 	sub.w	r3, r3, sl
 8007988:	9306      	str	r3, [sp, #24]
 800798a:	f1ca 0300 	rsb	r3, sl, #0
 800798e:	930a      	str	r3, [sp, #40]	; 0x28
 8007990:	2300      	movs	r3, #0
 8007992:	930e      	str	r3, [sp, #56]	; 0x38
 8007994:	e7be      	b.n	8007914 <_dtoa_r+0x1cc>
 8007996:	2300      	movs	r3, #0
 8007998:	930b      	str	r3, [sp, #44]	; 0x2c
 800799a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800799c:	2b00      	cmp	r3, #0
 800799e:	dc58      	bgt.n	8007a52 <_dtoa_r+0x30a>
 80079a0:	f04f 0901 	mov.w	r9, #1
 80079a4:	464b      	mov	r3, r9
 80079a6:	f8cd 9020 	str.w	r9, [sp, #32]
 80079aa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80079ae:	2200      	movs	r2, #0
 80079b0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80079b2:	6042      	str	r2, [r0, #4]
 80079b4:	2204      	movs	r2, #4
 80079b6:	f102 0614 	add.w	r6, r2, #20
 80079ba:	429e      	cmp	r6, r3
 80079bc:	6841      	ldr	r1, [r0, #4]
 80079be:	d94e      	bls.n	8007a5e <_dtoa_r+0x316>
 80079c0:	4628      	mov	r0, r5
 80079c2:	f000 fee5 	bl	8008790 <_Balloc>
 80079c6:	9003      	str	r0, [sp, #12]
 80079c8:	2800      	cmp	r0, #0
 80079ca:	d14c      	bne.n	8007a66 <_dtoa_r+0x31e>
 80079cc:	4602      	mov	r2, r0
 80079ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80079d2:	4b17      	ldr	r3, [pc, #92]	; (8007a30 <_dtoa_r+0x2e8>)
 80079d4:	e6cc      	b.n	8007770 <_dtoa_r+0x28>
 80079d6:	2301      	movs	r3, #1
 80079d8:	e7de      	b.n	8007998 <_dtoa_r+0x250>
 80079da:	2300      	movs	r3, #0
 80079dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80079de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80079e0:	eb0a 0903 	add.w	r9, sl, r3
 80079e4:	f109 0301 	add.w	r3, r9, #1
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	9308      	str	r3, [sp, #32]
 80079ec:	bfb8      	it	lt
 80079ee:	2301      	movlt	r3, #1
 80079f0:	e7dd      	b.n	80079ae <_dtoa_r+0x266>
 80079f2:	2301      	movs	r3, #1
 80079f4:	e7f2      	b.n	80079dc <_dtoa_r+0x294>
 80079f6:	bf00      	nop
 80079f8:	636f4361 	.word	0x636f4361
 80079fc:	3fd287a7 	.word	0x3fd287a7
 8007a00:	8b60c8b3 	.word	0x8b60c8b3
 8007a04:	3fc68a28 	.word	0x3fc68a28
 8007a08:	509f79fb 	.word	0x509f79fb
 8007a0c:	3fd34413 	.word	0x3fd34413
 8007a10:	08009f31 	.word	0x08009f31
 8007a14:	08009f48 	.word	0x08009f48
 8007a18:	7ff00000 	.word	0x7ff00000
 8007a1c:	08009f2d 	.word	0x08009f2d
 8007a20:	08009f24 	.word	0x08009f24
 8007a24:	08009f01 	.word	0x08009f01
 8007a28:	3ff80000 	.word	0x3ff80000
 8007a2c:	0800a098 	.word	0x0800a098
 8007a30:	08009fa3 	.word	0x08009fa3
 8007a34:	2401      	movs	r4, #1
 8007a36:	2300      	movs	r3, #0
 8007a38:	940b      	str	r4, [sp, #44]	; 0x2c
 8007a3a:	9322      	str	r3, [sp, #136]	; 0x88
 8007a3c:	f04f 39ff 	mov.w	r9, #4294967295
 8007a40:	2200      	movs	r2, #0
 8007a42:	2312      	movs	r3, #18
 8007a44:	f8cd 9020 	str.w	r9, [sp, #32]
 8007a48:	9223      	str	r2, [sp, #140]	; 0x8c
 8007a4a:	e7b0      	b.n	80079ae <_dtoa_r+0x266>
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a50:	e7f4      	b.n	8007a3c <_dtoa_r+0x2f4>
 8007a52:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007a56:	464b      	mov	r3, r9
 8007a58:	f8cd 9020 	str.w	r9, [sp, #32]
 8007a5c:	e7a7      	b.n	80079ae <_dtoa_r+0x266>
 8007a5e:	3101      	adds	r1, #1
 8007a60:	6041      	str	r1, [r0, #4]
 8007a62:	0052      	lsls	r2, r2, #1
 8007a64:	e7a7      	b.n	80079b6 <_dtoa_r+0x26e>
 8007a66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a68:	9a03      	ldr	r2, [sp, #12]
 8007a6a:	601a      	str	r2, [r3, #0]
 8007a6c:	9b08      	ldr	r3, [sp, #32]
 8007a6e:	2b0e      	cmp	r3, #14
 8007a70:	f200 80a8 	bhi.w	8007bc4 <_dtoa_r+0x47c>
 8007a74:	2c00      	cmp	r4, #0
 8007a76:	f000 80a5 	beq.w	8007bc4 <_dtoa_r+0x47c>
 8007a7a:	f1ba 0f00 	cmp.w	sl, #0
 8007a7e:	dd34      	ble.n	8007aea <_dtoa_r+0x3a2>
 8007a80:	4a9a      	ldr	r2, [pc, #616]	; (8007cec <_dtoa_r+0x5a4>)
 8007a82:	f00a 030f 	and.w	r3, sl, #15
 8007a86:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007a8a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007a8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a92:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007a96:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007a9a:	d016      	beq.n	8007aca <_dtoa_r+0x382>
 8007a9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007aa0:	4b93      	ldr	r3, [pc, #588]	; (8007cf0 <_dtoa_r+0x5a8>)
 8007aa2:	2703      	movs	r7, #3
 8007aa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007aa8:	f7f8 fe62 	bl	8000770 <__aeabi_ddiv>
 8007aac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ab0:	f004 040f 	and.w	r4, r4, #15
 8007ab4:	4e8e      	ldr	r6, [pc, #568]	; (8007cf0 <_dtoa_r+0x5a8>)
 8007ab6:	b954      	cbnz	r4, 8007ace <_dtoa_r+0x386>
 8007ab8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007abc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ac0:	f7f8 fe56 	bl	8000770 <__aeabi_ddiv>
 8007ac4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ac8:	e029      	b.n	8007b1e <_dtoa_r+0x3d6>
 8007aca:	2702      	movs	r7, #2
 8007acc:	e7f2      	b.n	8007ab4 <_dtoa_r+0x36c>
 8007ace:	07e1      	lsls	r1, r4, #31
 8007ad0:	d508      	bpl.n	8007ae4 <_dtoa_r+0x39c>
 8007ad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ad6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ada:	f7f8 fd1f 	bl	800051c <__aeabi_dmul>
 8007ade:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ae2:	3701      	adds	r7, #1
 8007ae4:	1064      	asrs	r4, r4, #1
 8007ae6:	3608      	adds	r6, #8
 8007ae8:	e7e5      	b.n	8007ab6 <_dtoa_r+0x36e>
 8007aea:	f000 80a5 	beq.w	8007c38 <_dtoa_r+0x4f0>
 8007aee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007af2:	f1ca 0400 	rsb	r4, sl, #0
 8007af6:	4b7d      	ldr	r3, [pc, #500]	; (8007cec <_dtoa_r+0x5a4>)
 8007af8:	f004 020f 	and.w	r2, r4, #15
 8007afc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b04:	f7f8 fd0a 	bl	800051c <__aeabi_dmul>
 8007b08:	2702      	movs	r7, #2
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b10:	4e77      	ldr	r6, [pc, #476]	; (8007cf0 <_dtoa_r+0x5a8>)
 8007b12:	1124      	asrs	r4, r4, #4
 8007b14:	2c00      	cmp	r4, #0
 8007b16:	f040 8084 	bne.w	8007c22 <_dtoa_r+0x4da>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1d2      	bne.n	8007ac4 <_dtoa_r+0x37c>
 8007b1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f000 808b 	beq.w	8007c3c <_dtoa_r+0x4f4>
 8007b26:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007b2a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007b2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b32:	2200      	movs	r2, #0
 8007b34:	4b6f      	ldr	r3, [pc, #444]	; (8007cf4 <_dtoa_r+0x5ac>)
 8007b36:	f7f8 ff63 	bl	8000a00 <__aeabi_dcmplt>
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	d07e      	beq.n	8007c3c <_dtoa_r+0x4f4>
 8007b3e:	9b08      	ldr	r3, [sp, #32]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d07b      	beq.n	8007c3c <_dtoa_r+0x4f4>
 8007b44:	f1b9 0f00 	cmp.w	r9, #0
 8007b48:	dd38      	ble.n	8007bbc <_dtoa_r+0x474>
 8007b4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b4e:	2200      	movs	r2, #0
 8007b50:	4b69      	ldr	r3, [pc, #420]	; (8007cf8 <_dtoa_r+0x5b0>)
 8007b52:	f7f8 fce3 	bl	800051c <__aeabi_dmul>
 8007b56:	464c      	mov	r4, r9
 8007b58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b5c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007b60:	3701      	adds	r7, #1
 8007b62:	4638      	mov	r0, r7
 8007b64:	f7f8 fc70 	bl	8000448 <__aeabi_i2d>
 8007b68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b6c:	f7f8 fcd6 	bl	800051c <__aeabi_dmul>
 8007b70:	2200      	movs	r2, #0
 8007b72:	4b62      	ldr	r3, [pc, #392]	; (8007cfc <_dtoa_r+0x5b4>)
 8007b74:	f7f8 fb1c 	bl	80001b0 <__adddf3>
 8007b78:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007b7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b80:	9611      	str	r6, [sp, #68]	; 0x44
 8007b82:	2c00      	cmp	r4, #0
 8007b84:	d15d      	bne.n	8007c42 <_dtoa_r+0x4fa>
 8007b86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	4b5c      	ldr	r3, [pc, #368]	; (8007d00 <_dtoa_r+0x5b8>)
 8007b8e:	f7f8 fb0d 	bl	80001ac <__aeabi_dsub>
 8007b92:	4602      	mov	r2, r0
 8007b94:	460b      	mov	r3, r1
 8007b96:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b9a:	4633      	mov	r3, r6
 8007b9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007b9e:	f7f8 ff4d 	bl	8000a3c <__aeabi_dcmpgt>
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	f040 829c 	bne.w	80080e0 <_dtoa_r+0x998>
 8007ba8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007bb2:	f7f8 ff25 	bl	8000a00 <__aeabi_dcmplt>
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	f040 8290 	bne.w	80080dc <_dtoa_r+0x994>
 8007bbc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007bc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007bc4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f2c0 8152 	blt.w	8007e70 <_dtoa_r+0x728>
 8007bcc:	f1ba 0f0e 	cmp.w	sl, #14
 8007bd0:	f300 814e 	bgt.w	8007e70 <_dtoa_r+0x728>
 8007bd4:	4b45      	ldr	r3, [pc, #276]	; (8007cec <_dtoa_r+0x5a4>)
 8007bd6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007bda:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007bde:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007be2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f280 80db 	bge.w	8007da0 <_dtoa_r+0x658>
 8007bea:	9b08      	ldr	r3, [sp, #32]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f300 80d7 	bgt.w	8007da0 <_dtoa_r+0x658>
 8007bf2:	f040 8272 	bne.w	80080da <_dtoa_r+0x992>
 8007bf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	4b40      	ldr	r3, [pc, #256]	; (8007d00 <_dtoa_r+0x5b8>)
 8007bfe:	f7f8 fc8d 	bl	800051c <__aeabi_dmul>
 8007c02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c06:	f7f8 ff0f 	bl	8000a28 <__aeabi_dcmpge>
 8007c0a:	9c08      	ldr	r4, [sp, #32]
 8007c0c:	4626      	mov	r6, r4
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	f040 8248 	bne.w	80080a4 <_dtoa_r+0x95c>
 8007c14:	2331      	movs	r3, #49	; 0x31
 8007c16:	9f03      	ldr	r7, [sp, #12]
 8007c18:	f10a 0a01 	add.w	sl, sl, #1
 8007c1c:	f807 3b01 	strb.w	r3, [r7], #1
 8007c20:	e244      	b.n	80080ac <_dtoa_r+0x964>
 8007c22:	07e2      	lsls	r2, r4, #31
 8007c24:	d505      	bpl.n	8007c32 <_dtoa_r+0x4ea>
 8007c26:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c2a:	f7f8 fc77 	bl	800051c <__aeabi_dmul>
 8007c2e:	2301      	movs	r3, #1
 8007c30:	3701      	adds	r7, #1
 8007c32:	1064      	asrs	r4, r4, #1
 8007c34:	3608      	adds	r6, #8
 8007c36:	e76d      	b.n	8007b14 <_dtoa_r+0x3cc>
 8007c38:	2702      	movs	r7, #2
 8007c3a:	e770      	b.n	8007b1e <_dtoa_r+0x3d6>
 8007c3c:	46d0      	mov	r8, sl
 8007c3e:	9c08      	ldr	r4, [sp, #32]
 8007c40:	e78f      	b.n	8007b62 <_dtoa_r+0x41a>
 8007c42:	9903      	ldr	r1, [sp, #12]
 8007c44:	4b29      	ldr	r3, [pc, #164]	; (8007cec <_dtoa_r+0x5a4>)
 8007c46:	4421      	add	r1, r4
 8007c48:	9112      	str	r1, [sp, #72]	; 0x48
 8007c4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c50:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007c54:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c58:	2900      	cmp	r1, #0
 8007c5a:	d055      	beq.n	8007d08 <_dtoa_r+0x5c0>
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	4929      	ldr	r1, [pc, #164]	; (8007d04 <_dtoa_r+0x5bc>)
 8007c60:	f7f8 fd86 	bl	8000770 <__aeabi_ddiv>
 8007c64:	463b      	mov	r3, r7
 8007c66:	4632      	mov	r2, r6
 8007c68:	f7f8 faa0 	bl	80001ac <__aeabi_dsub>
 8007c6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007c70:	9f03      	ldr	r7, [sp, #12]
 8007c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c76:	f7f8 ff01 	bl	8000a7c <__aeabi_d2iz>
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	f7f8 fbe4 	bl	8000448 <__aeabi_i2d>
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c88:	f7f8 fa90 	bl	80001ac <__aeabi_dsub>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	460b      	mov	r3, r1
 8007c90:	3430      	adds	r4, #48	; 0x30
 8007c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c9a:	f807 4b01 	strb.w	r4, [r7], #1
 8007c9e:	f7f8 feaf 	bl	8000a00 <__aeabi_dcmplt>
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	d174      	bne.n	8007d90 <_dtoa_r+0x648>
 8007ca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007caa:	2000      	movs	r0, #0
 8007cac:	4911      	ldr	r1, [pc, #68]	; (8007cf4 <_dtoa_r+0x5ac>)
 8007cae:	f7f8 fa7d 	bl	80001ac <__aeabi_dsub>
 8007cb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007cb6:	f7f8 fea3 	bl	8000a00 <__aeabi_dcmplt>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	f040 80b7 	bne.w	8007e2e <_dtoa_r+0x6e6>
 8007cc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cc2:	429f      	cmp	r7, r3
 8007cc4:	f43f af7a 	beq.w	8007bbc <_dtoa_r+0x474>
 8007cc8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ccc:	2200      	movs	r2, #0
 8007cce:	4b0a      	ldr	r3, [pc, #40]	; (8007cf8 <_dtoa_r+0x5b0>)
 8007cd0:	f7f8 fc24 	bl	800051c <__aeabi_dmul>
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007cda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cde:	4b06      	ldr	r3, [pc, #24]	; (8007cf8 <_dtoa_r+0x5b0>)
 8007ce0:	f7f8 fc1c 	bl	800051c <__aeabi_dmul>
 8007ce4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ce8:	e7c3      	b.n	8007c72 <_dtoa_r+0x52a>
 8007cea:	bf00      	nop
 8007cec:	0800a098 	.word	0x0800a098
 8007cf0:	0800a070 	.word	0x0800a070
 8007cf4:	3ff00000 	.word	0x3ff00000
 8007cf8:	40240000 	.word	0x40240000
 8007cfc:	401c0000 	.word	0x401c0000
 8007d00:	40140000 	.word	0x40140000
 8007d04:	3fe00000 	.word	0x3fe00000
 8007d08:	4630      	mov	r0, r6
 8007d0a:	4639      	mov	r1, r7
 8007d0c:	f7f8 fc06 	bl	800051c <__aeabi_dmul>
 8007d10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d16:	9c03      	ldr	r4, [sp, #12]
 8007d18:	9314      	str	r3, [sp, #80]	; 0x50
 8007d1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d1e:	f7f8 fead 	bl	8000a7c <__aeabi_d2iz>
 8007d22:	9015      	str	r0, [sp, #84]	; 0x54
 8007d24:	f7f8 fb90 	bl	8000448 <__aeabi_i2d>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d30:	f7f8 fa3c 	bl	80001ac <__aeabi_dsub>
 8007d34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d36:	4606      	mov	r6, r0
 8007d38:	3330      	adds	r3, #48	; 0x30
 8007d3a:	f804 3b01 	strb.w	r3, [r4], #1
 8007d3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d40:	460f      	mov	r7, r1
 8007d42:	429c      	cmp	r4, r3
 8007d44:	f04f 0200 	mov.w	r2, #0
 8007d48:	d124      	bne.n	8007d94 <_dtoa_r+0x64c>
 8007d4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d4e:	4bb0      	ldr	r3, [pc, #704]	; (8008010 <_dtoa_r+0x8c8>)
 8007d50:	f7f8 fa2e 	bl	80001b0 <__adddf3>
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	4630      	mov	r0, r6
 8007d5a:	4639      	mov	r1, r7
 8007d5c:	f7f8 fe6e 	bl	8000a3c <__aeabi_dcmpgt>
 8007d60:	2800      	cmp	r0, #0
 8007d62:	d163      	bne.n	8007e2c <_dtoa_r+0x6e4>
 8007d64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d68:	2000      	movs	r0, #0
 8007d6a:	49a9      	ldr	r1, [pc, #676]	; (8008010 <_dtoa_r+0x8c8>)
 8007d6c:	f7f8 fa1e 	bl	80001ac <__aeabi_dsub>
 8007d70:	4602      	mov	r2, r0
 8007d72:	460b      	mov	r3, r1
 8007d74:	4630      	mov	r0, r6
 8007d76:	4639      	mov	r1, r7
 8007d78:	f7f8 fe42 	bl	8000a00 <__aeabi_dcmplt>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f43f af1d 	beq.w	8007bbc <_dtoa_r+0x474>
 8007d82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007d84:	1e7b      	subs	r3, r7, #1
 8007d86:	9314      	str	r3, [sp, #80]	; 0x50
 8007d88:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007d8c:	2b30      	cmp	r3, #48	; 0x30
 8007d8e:	d0f8      	beq.n	8007d82 <_dtoa_r+0x63a>
 8007d90:	46c2      	mov	sl, r8
 8007d92:	e03b      	b.n	8007e0c <_dtoa_r+0x6c4>
 8007d94:	4b9f      	ldr	r3, [pc, #636]	; (8008014 <_dtoa_r+0x8cc>)
 8007d96:	f7f8 fbc1 	bl	800051c <__aeabi_dmul>
 8007d9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d9e:	e7bc      	b.n	8007d1a <_dtoa_r+0x5d2>
 8007da0:	9f03      	ldr	r7, [sp, #12]
 8007da2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007da6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007daa:	4640      	mov	r0, r8
 8007dac:	4649      	mov	r1, r9
 8007dae:	f7f8 fcdf 	bl	8000770 <__aeabi_ddiv>
 8007db2:	f7f8 fe63 	bl	8000a7c <__aeabi_d2iz>
 8007db6:	4604      	mov	r4, r0
 8007db8:	f7f8 fb46 	bl	8000448 <__aeabi_i2d>
 8007dbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007dc0:	f7f8 fbac 	bl	800051c <__aeabi_dmul>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4640      	mov	r0, r8
 8007dca:	4649      	mov	r1, r9
 8007dcc:	f7f8 f9ee 	bl	80001ac <__aeabi_dsub>
 8007dd0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007dd4:	f807 6b01 	strb.w	r6, [r7], #1
 8007dd8:	9e03      	ldr	r6, [sp, #12]
 8007dda:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007dde:	1bbe      	subs	r6, r7, r6
 8007de0:	45b4      	cmp	ip, r6
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	d136      	bne.n	8007e56 <_dtoa_r+0x70e>
 8007de8:	f7f8 f9e2 	bl	80001b0 <__adddf3>
 8007dec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007df0:	4680      	mov	r8, r0
 8007df2:	4689      	mov	r9, r1
 8007df4:	f7f8 fe22 	bl	8000a3c <__aeabi_dcmpgt>
 8007df8:	bb58      	cbnz	r0, 8007e52 <_dtoa_r+0x70a>
 8007dfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007dfe:	4640      	mov	r0, r8
 8007e00:	4649      	mov	r1, r9
 8007e02:	f7f8 fdf3 	bl	80009ec <__aeabi_dcmpeq>
 8007e06:	b108      	cbz	r0, 8007e0c <_dtoa_r+0x6c4>
 8007e08:	07e1      	lsls	r1, r4, #31
 8007e0a:	d422      	bmi.n	8007e52 <_dtoa_r+0x70a>
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	4659      	mov	r1, fp
 8007e10:	f000 fcfe 	bl	8008810 <_Bfree>
 8007e14:	2300      	movs	r3, #0
 8007e16:	703b      	strb	r3, [r7, #0]
 8007e18:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e1a:	f10a 0001 	add.w	r0, sl, #1
 8007e1e:	6018      	str	r0, [r3, #0]
 8007e20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f43f acde 	beq.w	80077e4 <_dtoa_r+0x9c>
 8007e28:	601f      	str	r7, [r3, #0]
 8007e2a:	e4db      	b.n	80077e4 <_dtoa_r+0x9c>
 8007e2c:	4627      	mov	r7, r4
 8007e2e:	463b      	mov	r3, r7
 8007e30:	461f      	mov	r7, r3
 8007e32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e36:	2a39      	cmp	r2, #57	; 0x39
 8007e38:	d107      	bne.n	8007e4a <_dtoa_r+0x702>
 8007e3a:	9a03      	ldr	r2, [sp, #12]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d1f7      	bne.n	8007e30 <_dtoa_r+0x6e8>
 8007e40:	2230      	movs	r2, #48	; 0x30
 8007e42:	9903      	ldr	r1, [sp, #12]
 8007e44:	f108 0801 	add.w	r8, r8, #1
 8007e48:	700a      	strb	r2, [r1, #0]
 8007e4a:	781a      	ldrb	r2, [r3, #0]
 8007e4c:	3201      	adds	r2, #1
 8007e4e:	701a      	strb	r2, [r3, #0]
 8007e50:	e79e      	b.n	8007d90 <_dtoa_r+0x648>
 8007e52:	46d0      	mov	r8, sl
 8007e54:	e7eb      	b.n	8007e2e <_dtoa_r+0x6e6>
 8007e56:	2200      	movs	r2, #0
 8007e58:	4b6e      	ldr	r3, [pc, #440]	; (8008014 <_dtoa_r+0x8cc>)
 8007e5a:	f7f8 fb5f 	bl	800051c <__aeabi_dmul>
 8007e5e:	2200      	movs	r2, #0
 8007e60:	2300      	movs	r3, #0
 8007e62:	4680      	mov	r8, r0
 8007e64:	4689      	mov	r9, r1
 8007e66:	f7f8 fdc1 	bl	80009ec <__aeabi_dcmpeq>
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d09b      	beq.n	8007da6 <_dtoa_r+0x65e>
 8007e6e:	e7cd      	b.n	8007e0c <_dtoa_r+0x6c4>
 8007e70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e72:	2a00      	cmp	r2, #0
 8007e74:	f000 80d0 	beq.w	8008018 <_dtoa_r+0x8d0>
 8007e78:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e7a:	2a01      	cmp	r2, #1
 8007e7c:	f300 80ae 	bgt.w	8007fdc <_dtoa_r+0x894>
 8007e80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e82:	2a00      	cmp	r2, #0
 8007e84:	f000 80a6 	beq.w	8007fd4 <_dtoa_r+0x88c>
 8007e88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007e8c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e8e:	9f06      	ldr	r7, [sp, #24]
 8007e90:	9a06      	ldr	r2, [sp, #24]
 8007e92:	2101      	movs	r1, #1
 8007e94:	441a      	add	r2, r3
 8007e96:	9206      	str	r2, [sp, #24]
 8007e98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	441a      	add	r2, r3
 8007e9e:	9209      	str	r2, [sp, #36]	; 0x24
 8007ea0:	f000 fd6c 	bl	800897c <__i2b>
 8007ea4:	4606      	mov	r6, r0
 8007ea6:	2f00      	cmp	r7, #0
 8007ea8:	dd0c      	ble.n	8007ec4 <_dtoa_r+0x77c>
 8007eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	dd09      	ble.n	8007ec4 <_dtoa_r+0x77c>
 8007eb0:	42bb      	cmp	r3, r7
 8007eb2:	bfa8      	it	ge
 8007eb4:	463b      	movge	r3, r7
 8007eb6:	9a06      	ldr	r2, [sp, #24]
 8007eb8:	1aff      	subs	r7, r7, r3
 8007eba:	1ad2      	subs	r2, r2, r3
 8007ebc:	9206      	str	r2, [sp, #24]
 8007ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	9309      	str	r3, [sp, #36]	; 0x24
 8007ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ec6:	b1f3      	cbz	r3, 8007f06 <_dtoa_r+0x7be>
 8007ec8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f000 80a8 	beq.w	8008020 <_dtoa_r+0x8d8>
 8007ed0:	2c00      	cmp	r4, #0
 8007ed2:	dd10      	ble.n	8007ef6 <_dtoa_r+0x7ae>
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	4622      	mov	r2, r4
 8007ed8:	4628      	mov	r0, r5
 8007eda:	f000 fe0d 	bl	8008af8 <__pow5mult>
 8007ede:	465a      	mov	r2, fp
 8007ee0:	4601      	mov	r1, r0
 8007ee2:	4606      	mov	r6, r0
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	f000 fd5f 	bl	80089a8 <__multiply>
 8007eea:	4680      	mov	r8, r0
 8007eec:	4659      	mov	r1, fp
 8007eee:	4628      	mov	r0, r5
 8007ef0:	f000 fc8e 	bl	8008810 <_Bfree>
 8007ef4:	46c3      	mov	fp, r8
 8007ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ef8:	1b1a      	subs	r2, r3, r4
 8007efa:	d004      	beq.n	8007f06 <_dtoa_r+0x7be>
 8007efc:	4659      	mov	r1, fp
 8007efe:	4628      	mov	r0, r5
 8007f00:	f000 fdfa 	bl	8008af8 <__pow5mult>
 8007f04:	4683      	mov	fp, r0
 8007f06:	2101      	movs	r1, #1
 8007f08:	4628      	mov	r0, r5
 8007f0a:	f000 fd37 	bl	800897c <__i2b>
 8007f0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f10:	4604      	mov	r4, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f340 8086 	ble.w	8008024 <_dtoa_r+0x8dc>
 8007f18:	461a      	mov	r2, r3
 8007f1a:	4601      	mov	r1, r0
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	f000 fdeb 	bl	8008af8 <__pow5mult>
 8007f22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f24:	4604      	mov	r4, r0
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	dd7f      	ble.n	800802a <_dtoa_r+0x8e2>
 8007f2a:	f04f 0800 	mov.w	r8, #0
 8007f2e:	6923      	ldr	r3, [r4, #16]
 8007f30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f34:	6918      	ldr	r0, [r3, #16]
 8007f36:	f000 fcd3 	bl	80088e0 <__hi0bits>
 8007f3a:	f1c0 0020 	rsb	r0, r0, #32
 8007f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f40:	4418      	add	r0, r3
 8007f42:	f010 001f 	ands.w	r0, r0, #31
 8007f46:	f000 8092 	beq.w	800806e <_dtoa_r+0x926>
 8007f4a:	f1c0 0320 	rsb	r3, r0, #32
 8007f4e:	2b04      	cmp	r3, #4
 8007f50:	f340 808a 	ble.w	8008068 <_dtoa_r+0x920>
 8007f54:	f1c0 001c 	rsb	r0, r0, #28
 8007f58:	9b06      	ldr	r3, [sp, #24]
 8007f5a:	4407      	add	r7, r0
 8007f5c:	4403      	add	r3, r0
 8007f5e:	9306      	str	r3, [sp, #24]
 8007f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f62:	4403      	add	r3, r0
 8007f64:	9309      	str	r3, [sp, #36]	; 0x24
 8007f66:	9b06      	ldr	r3, [sp, #24]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	dd05      	ble.n	8007f78 <_dtoa_r+0x830>
 8007f6c:	4659      	mov	r1, fp
 8007f6e:	461a      	mov	r2, r3
 8007f70:	4628      	mov	r0, r5
 8007f72:	f000 fe1b 	bl	8008bac <__lshift>
 8007f76:	4683      	mov	fp, r0
 8007f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	dd05      	ble.n	8007f8a <_dtoa_r+0x842>
 8007f7e:	4621      	mov	r1, r4
 8007f80:	461a      	mov	r2, r3
 8007f82:	4628      	mov	r0, r5
 8007f84:	f000 fe12 	bl	8008bac <__lshift>
 8007f88:	4604      	mov	r4, r0
 8007f8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d070      	beq.n	8008072 <_dtoa_r+0x92a>
 8007f90:	4621      	mov	r1, r4
 8007f92:	4658      	mov	r0, fp
 8007f94:	f000 fe7a 	bl	8008c8c <__mcmp>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	da6a      	bge.n	8008072 <_dtoa_r+0x92a>
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	4659      	mov	r1, fp
 8007fa0:	220a      	movs	r2, #10
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	f000 fc56 	bl	8008854 <__multadd>
 8007fa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007faa:	4683      	mov	fp, r0
 8007fac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f000 8194 	beq.w	80082de <_dtoa_r+0xb96>
 8007fb6:	4631      	mov	r1, r6
 8007fb8:	2300      	movs	r3, #0
 8007fba:	220a      	movs	r2, #10
 8007fbc:	4628      	mov	r0, r5
 8007fbe:	f000 fc49 	bl	8008854 <__multadd>
 8007fc2:	f1b9 0f00 	cmp.w	r9, #0
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	f300 8093 	bgt.w	80080f2 <_dtoa_r+0x9aa>
 8007fcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	dc57      	bgt.n	8008082 <_dtoa_r+0x93a>
 8007fd2:	e08e      	b.n	80080f2 <_dtoa_r+0x9aa>
 8007fd4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007fd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007fda:	e757      	b.n	8007e8c <_dtoa_r+0x744>
 8007fdc:	9b08      	ldr	r3, [sp, #32]
 8007fde:	1e5c      	subs	r4, r3, #1
 8007fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fe2:	42a3      	cmp	r3, r4
 8007fe4:	bfb7      	itett	lt
 8007fe6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007fe8:	1b1c      	subge	r4, r3, r4
 8007fea:	1ae2      	sublt	r2, r4, r3
 8007fec:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007fee:	bfbe      	ittt	lt
 8007ff0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007ff2:	189b      	addlt	r3, r3, r2
 8007ff4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007ff6:	9b08      	ldr	r3, [sp, #32]
 8007ff8:	bfb8      	it	lt
 8007ffa:	2400      	movlt	r4, #0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	bfbb      	ittet	lt
 8008000:	9b06      	ldrlt	r3, [sp, #24]
 8008002:	9a08      	ldrlt	r2, [sp, #32]
 8008004:	9f06      	ldrge	r7, [sp, #24]
 8008006:	1a9f      	sublt	r7, r3, r2
 8008008:	bfac      	ite	ge
 800800a:	9b08      	ldrge	r3, [sp, #32]
 800800c:	2300      	movlt	r3, #0
 800800e:	e73f      	b.n	8007e90 <_dtoa_r+0x748>
 8008010:	3fe00000 	.word	0x3fe00000
 8008014:	40240000 	.word	0x40240000
 8008018:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800801a:	9f06      	ldr	r7, [sp, #24]
 800801c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800801e:	e742      	b.n	8007ea6 <_dtoa_r+0x75e>
 8008020:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008022:	e76b      	b.n	8007efc <_dtoa_r+0x7b4>
 8008024:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008026:	2b01      	cmp	r3, #1
 8008028:	dc19      	bgt.n	800805e <_dtoa_r+0x916>
 800802a:	9b04      	ldr	r3, [sp, #16]
 800802c:	b9bb      	cbnz	r3, 800805e <_dtoa_r+0x916>
 800802e:	9b05      	ldr	r3, [sp, #20]
 8008030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008034:	b99b      	cbnz	r3, 800805e <_dtoa_r+0x916>
 8008036:	9b05      	ldr	r3, [sp, #20]
 8008038:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800803c:	0d1b      	lsrs	r3, r3, #20
 800803e:	051b      	lsls	r3, r3, #20
 8008040:	b183      	cbz	r3, 8008064 <_dtoa_r+0x91c>
 8008042:	f04f 0801 	mov.w	r8, #1
 8008046:	9b06      	ldr	r3, [sp, #24]
 8008048:	3301      	adds	r3, #1
 800804a:	9306      	str	r3, [sp, #24]
 800804c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800804e:	3301      	adds	r3, #1
 8008050:	9309      	str	r3, [sp, #36]	; 0x24
 8008052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008054:	2b00      	cmp	r3, #0
 8008056:	f47f af6a 	bne.w	8007f2e <_dtoa_r+0x7e6>
 800805a:	2001      	movs	r0, #1
 800805c:	e76f      	b.n	8007f3e <_dtoa_r+0x7f6>
 800805e:	f04f 0800 	mov.w	r8, #0
 8008062:	e7f6      	b.n	8008052 <_dtoa_r+0x90a>
 8008064:	4698      	mov	r8, r3
 8008066:	e7f4      	b.n	8008052 <_dtoa_r+0x90a>
 8008068:	f43f af7d 	beq.w	8007f66 <_dtoa_r+0x81e>
 800806c:	4618      	mov	r0, r3
 800806e:	301c      	adds	r0, #28
 8008070:	e772      	b.n	8007f58 <_dtoa_r+0x810>
 8008072:	9b08      	ldr	r3, [sp, #32]
 8008074:	2b00      	cmp	r3, #0
 8008076:	dc36      	bgt.n	80080e6 <_dtoa_r+0x99e>
 8008078:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800807a:	2b02      	cmp	r3, #2
 800807c:	dd33      	ble.n	80080e6 <_dtoa_r+0x99e>
 800807e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008082:	f1b9 0f00 	cmp.w	r9, #0
 8008086:	d10d      	bne.n	80080a4 <_dtoa_r+0x95c>
 8008088:	4621      	mov	r1, r4
 800808a:	464b      	mov	r3, r9
 800808c:	2205      	movs	r2, #5
 800808e:	4628      	mov	r0, r5
 8008090:	f000 fbe0 	bl	8008854 <__multadd>
 8008094:	4601      	mov	r1, r0
 8008096:	4604      	mov	r4, r0
 8008098:	4658      	mov	r0, fp
 800809a:	f000 fdf7 	bl	8008c8c <__mcmp>
 800809e:	2800      	cmp	r0, #0
 80080a0:	f73f adb8 	bgt.w	8007c14 <_dtoa_r+0x4cc>
 80080a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080a6:	9f03      	ldr	r7, [sp, #12]
 80080a8:	ea6f 0a03 	mvn.w	sl, r3
 80080ac:	f04f 0800 	mov.w	r8, #0
 80080b0:	4621      	mov	r1, r4
 80080b2:	4628      	mov	r0, r5
 80080b4:	f000 fbac 	bl	8008810 <_Bfree>
 80080b8:	2e00      	cmp	r6, #0
 80080ba:	f43f aea7 	beq.w	8007e0c <_dtoa_r+0x6c4>
 80080be:	f1b8 0f00 	cmp.w	r8, #0
 80080c2:	d005      	beq.n	80080d0 <_dtoa_r+0x988>
 80080c4:	45b0      	cmp	r8, r6
 80080c6:	d003      	beq.n	80080d0 <_dtoa_r+0x988>
 80080c8:	4641      	mov	r1, r8
 80080ca:	4628      	mov	r0, r5
 80080cc:	f000 fba0 	bl	8008810 <_Bfree>
 80080d0:	4631      	mov	r1, r6
 80080d2:	4628      	mov	r0, r5
 80080d4:	f000 fb9c 	bl	8008810 <_Bfree>
 80080d8:	e698      	b.n	8007e0c <_dtoa_r+0x6c4>
 80080da:	2400      	movs	r4, #0
 80080dc:	4626      	mov	r6, r4
 80080de:	e7e1      	b.n	80080a4 <_dtoa_r+0x95c>
 80080e0:	46c2      	mov	sl, r8
 80080e2:	4626      	mov	r6, r4
 80080e4:	e596      	b.n	8007c14 <_dtoa_r+0x4cc>
 80080e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 80fd 	beq.w	80082ec <_dtoa_r+0xba4>
 80080f2:	2f00      	cmp	r7, #0
 80080f4:	dd05      	ble.n	8008102 <_dtoa_r+0x9ba>
 80080f6:	4631      	mov	r1, r6
 80080f8:	463a      	mov	r2, r7
 80080fa:	4628      	mov	r0, r5
 80080fc:	f000 fd56 	bl	8008bac <__lshift>
 8008100:	4606      	mov	r6, r0
 8008102:	f1b8 0f00 	cmp.w	r8, #0
 8008106:	d05c      	beq.n	80081c2 <_dtoa_r+0xa7a>
 8008108:	4628      	mov	r0, r5
 800810a:	6871      	ldr	r1, [r6, #4]
 800810c:	f000 fb40 	bl	8008790 <_Balloc>
 8008110:	4607      	mov	r7, r0
 8008112:	b928      	cbnz	r0, 8008120 <_dtoa_r+0x9d8>
 8008114:	4602      	mov	r2, r0
 8008116:	f240 21ea 	movw	r1, #746	; 0x2ea
 800811a:	4b7f      	ldr	r3, [pc, #508]	; (8008318 <_dtoa_r+0xbd0>)
 800811c:	f7ff bb28 	b.w	8007770 <_dtoa_r+0x28>
 8008120:	6932      	ldr	r2, [r6, #16]
 8008122:	f106 010c 	add.w	r1, r6, #12
 8008126:	3202      	adds	r2, #2
 8008128:	0092      	lsls	r2, r2, #2
 800812a:	300c      	adds	r0, #12
 800812c:	f7fe fc86 	bl	8006a3c <memcpy>
 8008130:	2201      	movs	r2, #1
 8008132:	4639      	mov	r1, r7
 8008134:	4628      	mov	r0, r5
 8008136:	f000 fd39 	bl	8008bac <__lshift>
 800813a:	46b0      	mov	r8, r6
 800813c:	4606      	mov	r6, r0
 800813e:	9b03      	ldr	r3, [sp, #12]
 8008140:	3301      	adds	r3, #1
 8008142:	9308      	str	r3, [sp, #32]
 8008144:	9b03      	ldr	r3, [sp, #12]
 8008146:	444b      	add	r3, r9
 8008148:	930a      	str	r3, [sp, #40]	; 0x28
 800814a:	9b04      	ldr	r3, [sp, #16]
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	9309      	str	r3, [sp, #36]	; 0x24
 8008152:	9b08      	ldr	r3, [sp, #32]
 8008154:	4621      	mov	r1, r4
 8008156:	3b01      	subs	r3, #1
 8008158:	4658      	mov	r0, fp
 800815a:	9304      	str	r3, [sp, #16]
 800815c:	f7ff fa66 	bl	800762c <quorem>
 8008160:	4603      	mov	r3, r0
 8008162:	4641      	mov	r1, r8
 8008164:	3330      	adds	r3, #48	; 0x30
 8008166:	9006      	str	r0, [sp, #24]
 8008168:	4658      	mov	r0, fp
 800816a:	930b      	str	r3, [sp, #44]	; 0x2c
 800816c:	f000 fd8e 	bl	8008c8c <__mcmp>
 8008170:	4632      	mov	r2, r6
 8008172:	4681      	mov	r9, r0
 8008174:	4621      	mov	r1, r4
 8008176:	4628      	mov	r0, r5
 8008178:	f000 fda4 	bl	8008cc4 <__mdiff>
 800817c:	68c2      	ldr	r2, [r0, #12]
 800817e:	4607      	mov	r7, r0
 8008180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008182:	bb02      	cbnz	r2, 80081c6 <_dtoa_r+0xa7e>
 8008184:	4601      	mov	r1, r0
 8008186:	4658      	mov	r0, fp
 8008188:	f000 fd80 	bl	8008c8c <__mcmp>
 800818c:	4602      	mov	r2, r0
 800818e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008190:	4639      	mov	r1, r7
 8008192:	4628      	mov	r0, r5
 8008194:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008198:	f000 fb3a 	bl	8008810 <_Bfree>
 800819c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800819e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081a0:	9f08      	ldr	r7, [sp, #32]
 80081a2:	ea43 0102 	orr.w	r1, r3, r2
 80081a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081a8:	430b      	orrs	r3, r1
 80081aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081ac:	d10d      	bne.n	80081ca <_dtoa_r+0xa82>
 80081ae:	2b39      	cmp	r3, #57	; 0x39
 80081b0:	d029      	beq.n	8008206 <_dtoa_r+0xabe>
 80081b2:	f1b9 0f00 	cmp.w	r9, #0
 80081b6:	dd01      	ble.n	80081bc <_dtoa_r+0xa74>
 80081b8:	9b06      	ldr	r3, [sp, #24]
 80081ba:	3331      	adds	r3, #49	; 0x31
 80081bc:	9a04      	ldr	r2, [sp, #16]
 80081be:	7013      	strb	r3, [r2, #0]
 80081c0:	e776      	b.n	80080b0 <_dtoa_r+0x968>
 80081c2:	4630      	mov	r0, r6
 80081c4:	e7b9      	b.n	800813a <_dtoa_r+0x9f2>
 80081c6:	2201      	movs	r2, #1
 80081c8:	e7e2      	b.n	8008190 <_dtoa_r+0xa48>
 80081ca:	f1b9 0f00 	cmp.w	r9, #0
 80081ce:	db06      	blt.n	80081de <_dtoa_r+0xa96>
 80081d0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80081d2:	ea41 0909 	orr.w	r9, r1, r9
 80081d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081d8:	ea59 0101 	orrs.w	r1, r9, r1
 80081dc:	d120      	bne.n	8008220 <_dtoa_r+0xad8>
 80081de:	2a00      	cmp	r2, #0
 80081e0:	ddec      	ble.n	80081bc <_dtoa_r+0xa74>
 80081e2:	4659      	mov	r1, fp
 80081e4:	2201      	movs	r2, #1
 80081e6:	4628      	mov	r0, r5
 80081e8:	9308      	str	r3, [sp, #32]
 80081ea:	f000 fcdf 	bl	8008bac <__lshift>
 80081ee:	4621      	mov	r1, r4
 80081f0:	4683      	mov	fp, r0
 80081f2:	f000 fd4b 	bl	8008c8c <__mcmp>
 80081f6:	2800      	cmp	r0, #0
 80081f8:	9b08      	ldr	r3, [sp, #32]
 80081fa:	dc02      	bgt.n	8008202 <_dtoa_r+0xaba>
 80081fc:	d1de      	bne.n	80081bc <_dtoa_r+0xa74>
 80081fe:	07da      	lsls	r2, r3, #31
 8008200:	d5dc      	bpl.n	80081bc <_dtoa_r+0xa74>
 8008202:	2b39      	cmp	r3, #57	; 0x39
 8008204:	d1d8      	bne.n	80081b8 <_dtoa_r+0xa70>
 8008206:	2339      	movs	r3, #57	; 0x39
 8008208:	9a04      	ldr	r2, [sp, #16]
 800820a:	7013      	strb	r3, [r2, #0]
 800820c:	463b      	mov	r3, r7
 800820e:	461f      	mov	r7, r3
 8008210:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008214:	3b01      	subs	r3, #1
 8008216:	2a39      	cmp	r2, #57	; 0x39
 8008218:	d050      	beq.n	80082bc <_dtoa_r+0xb74>
 800821a:	3201      	adds	r2, #1
 800821c:	701a      	strb	r2, [r3, #0]
 800821e:	e747      	b.n	80080b0 <_dtoa_r+0x968>
 8008220:	2a00      	cmp	r2, #0
 8008222:	dd03      	ble.n	800822c <_dtoa_r+0xae4>
 8008224:	2b39      	cmp	r3, #57	; 0x39
 8008226:	d0ee      	beq.n	8008206 <_dtoa_r+0xabe>
 8008228:	3301      	adds	r3, #1
 800822a:	e7c7      	b.n	80081bc <_dtoa_r+0xa74>
 800822c:	9a08      	ldr	r2, [sp, #32]
 800822e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008230:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008234:	428a      	cmp	r2, r1
 8008236:	d02a      	beq.n	800828e <_dtoa_r+0xb46>
 8008238:	4659      	mov	r1, fp
 800823a:	2300      	movs	r3, #0
 800823c:	220a      	movs	r2, #10
 800823e:	4628      	mov	r0, r5
 8008240:	f000 fb08 	bl	8008854 <__multadd>
 8008244:	45b0      	cmp	r8, r6
 8008246:	4683      	mov	fp, r0
 8008248:	f04f 0300 	mov.w	r3, #0
 800824c:	f04f 020a 	mov.w	r2, #10
 8008250:	4641      	mov	r1, r8
 8008252:	4628      	mov	r0, r5
 8008254:	d107      	bne.n	8008266 <_dtoa_r+0xb1e>
 8008256:	f000 fafd 	bl	8008854 <__multadd>
 800825a:	4680      	mov	r8, r0
 800825c:	4606      	mov	r6, r0
 800825e:	9b08      	ldr	r3, [sp, #32]
 8008260:	3301      	adds	r3, #1
 8008262:	9308      	str	r3, [sp, #32]
 8008264:	e775      	b.n	8008152 <_dtoa_r+0xa0a>
 8008266:	f000 faf5 	bl	8008854 <__multadd>
 800826a:	4631      	mov	r1, r6
 800826c:	4680      	mov	r8, r0
 800826e:	2300      	movs	r3, #0
 8008270:	220a      	movs	r2, #10
 8008272:	4628      	mov	r0, r5
 8008274:	f000 faee 	bl	8008854 <__multadd>
 8008278:	4606      	mov	r6, r0
 800827a:	e7f0      	b.n	800825e <_dtoa_r+0xb16>
 800827c:	f1b9 0f00 	cmp.w	r9, #0
 8008280:	bfcc      	ite	gt
 8008282:	464f      	movgt	r7, r9
 8008284:	2701      	movle	r7, #1
 8008286:	f04f 0800 	mov.w	r8, #0
 800828a:	9a03      	ldr	r2, [sp, #12]
 800828c:	4417      	add	r7, r2
 800828e:	4659      	mov	r1, fp
 8008290:	2201      	movs	r2, #1
 8008292:	4628      	mov	r0, r5
 8008294:	9308      	str	r3, [sp, #32]
 8008296:	f000 fc89 	bl	8008bac <__lshift>
 800829a:	4621      	mov	r1, r4
 800829c:	4683      	mov	fp, r0
 800829e:	f000 fcf5 	bl	8008c8c <__mcmp>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	dcb2      	bgt.n	800820c <_dtoa_r+0xac4>
 80082a6:	d102      	bne.n	80082ae <_dtoa_r+0xb66>
 80082a8:	9b08      	ldr	r3, [sp, #32]
 80082aa:	07db      	lsls	r3, r3, #31
 80082ac:	d4ae      	bmi.n	800820c <_dtoa_r+0xac4>
 80082ae:	463b      	mov	r3, r7
 80082b0:	461f      	mov	r7, r3
 80082b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082b6:	2a30      	cmp	r2, #48	; 0x30
 80082b8:	d0fa      	beq.n	80082b0 <_dtoa_r+0xb68>
 80082ba:	e6f9      	b.n	80080b0 <_dtoa_r+0x968>
 80082bc:	9a03      	ldr	r2, [sp, #12]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d1a5      	bne.n	800820e <_dtoa_r+0xac6>
 80082c2:	2331      	movs	r3, #49	; 0x31
 80082c4:	f10a 0a01 	add.w	sl, sl, #1
 80082c8:	e779      	b.n	80081be <_dtoa_r+0xa76>
 80082ca:	4b14      	ldr	r3, [pc, #80]	; (800831c <_dtoa_r+0xbd4>)
 80082cc:	f7ff baa8 	b.w	8007820 <_dtoa_r+0xd8>
 80082d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f47f aa81 	bne.w	80077da <_dtoa_r+0x92>
 80082d8:	4b11      	ldr	r3, [pc, #68]	; (8008320 <_dtoa_r+0xbd8>)
 80082da:	f7ff baa1 	b.w	8007820 <_dtoa_r+0xd8>
 80082de:	f1b9 0f00 	cmp.w	r9, #0
 80082e2:	dc03      	bgt.n	80082ec <_dtoa_r+0xba4>
 80082e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	f73f aecb 	bgt.w	8008082 <_dtoa_r+0x93a>
 80082ec:	9f03      	ldr	r7, [sp, #12]
 80082ee:	4621      	mov	r1, r4
 80082f0:	4658      	mov	r0, fp
 80082f2:	f7ff f99b 	bl	800762c <quorem>
 80082f6:	9a03      	ldr	r2, [sp, #12]
 80082f8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80082fc:	f807 3b01 	strb.w	r3, [r7], #1
 8008300:	1aba      	subs	r2, r7, r2
 8008302:	4591      	cmp	r9, r2
 8008304:	ddba      	ble.n	800827c <_dtoa_r+0xb34>
 8008306:	4659      	mov	r1, fp
 8008308:	2300      	movs	r3, #0
 800830a:	220a      	movs	r2, #10
 800830c:	4628      	mov	r0, r5
 800830e:	f000 faa1 	bl	8008854 <__multadd>
 8008312:	4683      	mov	fp, r0
 8008314:	e7eb      	b.n	80082ee <_dtoa_r+0xba6>
 8008316:	bf00      	nop
 8008318:	08009fa3 	.word	0x08009fa3
 800831c:	08009f00 	.word	0x08009f00
 8008320:	08009f24 	.word	0x08009f24

08008324 <__sflush_r>:
 8008324:	898a      	ldrh	r2, [r1, #12]
 8008326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008328:	4605      	mov	r5, r0
 800832a:	0710      	lsls	r0, r2, #28
 800832c:	460c      	mov	r4, r1
 800832e:	d457      	bmi.n	80083e0 <__sflush_r+0xbc>
 8008330:	684b      	ldr	r3, [r1, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	dc04      	bgt.n	8008340 <__sflush_r+0x1c>
 8008336:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008338:	2b00      	cmp	r3, #0
 800833a:	dc01      	bgt.n	8008340 <__sflush_r+0x1c>
 800833c:	2000      	movs	r0, #0
 800833e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008340:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008342:	2e00      	cmp	r6, #0
 8008344:	d0fa      	beq.n	800833c <__sflush_r+0x18>
 8008346:	2300      	movs	r3, #0
 8008348:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800834c:	682f      	ldr	r7, [r5, #0]
 800834e:	602b      	str	r3, [r5, #0]
 8008350:	d032      	beq.n	80083b8 <__sflush_r+0x94>
 8008352:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008354:	89a3      	ldrh	r3, [r4, #12]
 8008356:	075a      	lsls	r2, r3, #29
 8008358:	d505      	bpl.n	8008366 <__sflush_r+0x42>
 800835a:	6863      	ldr	r3, [r4, #4]
 800835c:	1ac0      	subs	r0, r0, r3
 800835e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008360:	b10b      	cbz	r3, 8008366 <__sflush_r+0x42>
 8008362:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008364:	1ac0      	subs	r0, r0, r3
 8008366:	2300      	movs	r3, #0
 8008368:	4602      	mov	r2, r0
 800836a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800836c:	4628      	mov	r0, r5
 800836e:	6a21      	ldr	r1, [r4, #32]
 8008370:	47b0      	blx	r6
 8008372:	1c43      	adds	r3, r0, #1
 8008374:	89a3      	ldrh	r3, [r4, #12]
 8008376:	d106      	bne.n	8008386 <__sflush_r+0x62>
 8008378:	6829      	ldr	r1, [r5, #0]
 800837a:	291d      	cmp	r1, #29
 800837c:	d82c      	bhi.n	80083d8 <__sflush_r+0xb4>
 800837e:	4a29      	ldr	r2, [pc, #164]	; (8008424 <__sflush_r+0x100>)
 8008380:	40ca      	lsrs	r2, r1
 8008382:	07d6      	lsls	r6, r2, #31
 8008384:	d528      	bpl.n	80083d8 <__sflush_r+0xb4>
 8008386:	2200      	movs	r2, #0
 8008388:	6062      	str	r2, [r4, #4]
 800838a:	6922      	ldr	r2, [r4, #16]
 800838c:	04d9      	lsls	r1, r3, #19
 800838e:	6022      	str	r2, [r4, #0]
 8008390:	d504      	bpl.n	800839c <__sflush_r+0x78>
 8008392:	1c42      	adds	r2, r0, #1
 8008394:	d101      	bne.n	800839a <__sflush_r+0x76>
 8008396:	682b      	ldr	r3, [r5, #0]
 8008398:	b903      	cbnz	r3, 800839c <__sflush_r+0x78>
 800839a:	6560      	str	r0, [r4, #84]	; 0x54
 800839c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800839e:	602f      	str	r7, [r5, #0]
 80083a0:	2900      	cmp	r1, #0
 80083a2:	d0cb      	beq.n	800833c <__sflush_r+0x18>
 80083a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083a8:	4299      	cmp	r1, r3
 80083aa:	d002      	beq.n	80083b2 <__sflush_r+0x8e>
 80083ac:	4628      	mov	r0, r5
 80083ae:	f000 fd85 	bl	8008ebc <_free_r>
 80083b2:	2000      	movs	r0, #0
 80083b4:	6360      	str	r0, [r4, #52]	; 0x34
 80083b6:	e7c2      	b.n	800833e <__sflush_r+0x1a>
 80083b8:	6a21      	ldr	r1, [r4, #32]
 80083ba:	2301      	movs	r3, #1
 80083bc:	4628      	mov	r0, r5
 80083be:	47b0      	blx	r6
 80083c0:	1c41      	adds	r1, r0, #1
 80083c2:	d1c7      	bne.n	8008354 <__sflush_r+0x30>
 80083c4:	682b      	ldr	r3, [r5, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d0c4      	beq.n	8008354 <__sflush_r+0x30>
 80083ca:	2b1d      	cmp	r3, #29
 80083cc:	d001      	beq.n	80083d2 <__sflush_r+0xae>
 80083ce:	2b16      	cmp	r3, #22
 80083d0:	d101      	bne.n	80083d6 <__sflush_r+0xb2>
 80083d2:	602f      	str	r7, [r5, #0]
 80083d4:	e7b2      	b.n	800833c <__sflush_r+0x18>
 80083d6:	89a3      	ldrh	r3, [r4, #12]
 80083d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083dc:	81a3      	strh	r3, [r4, #12]
 80083de:	e7ae      	b.n	800833e <__sflush_r+0x1a>
 80083e0:	690f      	ldr	r7, [r1, #16]
 80083e2:	2f00      	cmp	r7, #0
 80083e4:	d0aa      	beq.n	800833c <__sflush_r+0x18>
 80083e6:	0793      	lsls	r3, r2, #30
 80083e8:	bf18      	it	ne
 80083ea:	2300      	movne	r3, #0
 80083ec:	680e      	ldr	r6, [r1, #0]
 80083ee:	bf08      	it	eq
 80083f0:	694b      	ldreq	r3, [r1, #20]
 80083f2:	1bf6      	subs	r6, r6, r7
 80083f4:	600f      	str	r7, [r1, #0]
 80083f6:	608b      	str	r3, [r1, #8]
 80083f8:	2e00      	cmp	r6, #0
 80083fa:	dd9f      	ble.n	800833c <__sflush_r+0x18>
 80083fc:	4633      	mov	r3, r6
 80083fe:	463a      	mov	r2, r7
 8008400:	4628      	mov	r0, r5
 8008402:	6a21      	ldr	r1, [r4, #32]
 8008404:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008408:	47e0      	blx	ip
 800840a:	2800      	cmp	r0, #0
 800840c:	dc06      	bgt.n	800841c <__sflush_r+0xf8>
 800840e:	89a3      	ldrh	r3, [r4, #12]
 8008410:	f04f 30ff 	mov.w	r0, #4294967295
 8008414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008418:	81a3      	strh	r3, [r4, #12]
 800841a:	e790      	b.n	800833e <__sflush_r+0x1a>
 800841c:	4407      	add	r7, r0
 800841e:	1a36      	subs	r6, r6, r0
 8008420:	e7ea      	b.n	80083f8 <__sflush_r+0xd4>
 8008422:	bf00      	nop
 8008424:	20400001 	.word	0x20400001

08008428 <_fflush_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	690b      	ldr	r3, [r1, #16]
 800842c:	4605      	mov	r5, r0
 800842e:	460c      	mov	r4, r1
 8008430:	b913      	cbnz	r3, 8008438 <_fflush_r+0x10>
 8008432:	2500      	movs	r5, #0
 8008434:	4628      	mov	r0, r5
 8008436:	bd38      	pop	{r3, r4, r5, pc}
 8008438:	b118      	cbz	r0, 8008442 <_fflush_r+0x1a>
 800843a:	6983      	ldr	r3, [r0, #24]
 800843c:	b90b      	cbnz	r3, 8008442 <_fflush_r+0x1a>
 800843e:	f000 f887 	bl	8008550 <__sinit>
 8008442:	4b14      	ldr	r3, [pc, #80]	; (8008494 <_fflush_r+0x6c>)
 8008444:	429c      	cmp	r4, r3
 8008446:	d11b      	bne.n	8008480 <_fflush_r+0x58>
 8008448:	686c      	ldr	r4, [r5, #4]
 800844a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0ef      	beq.n	8008432 <_fflush_r+0xa>
 8008452:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008454:	07d0      	lsls	r0, r2, #31
 8008456:	d404      	bmi.n	8008462 <_fflush_r+0x3a>
 8008458:	0599      	lsls	r1, r3, #22
 800845a:	d402      	bmi.n	8008462 <_fflush_r+0x3a>
 800845c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800845e:	f000 f91a 	bl	8008696 <__retarget_lock_acquire_recursive>
 8008462:	4628      	mov	r0, r5
 8008464:	4621      	mov	r1, r4
 8008466:	f7ff ff5d 	bl	8008324 <__sflush_r>
 800846a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800846c:	4605      	mov	r5, r0
 800846e:	07da      	lsls	r2, r3, #31
 8008470:	d4e0      	bmi.n	8008434 <_fflush_r+0xc>
 8008472:	89a3      	ldrh	r3, [r4, #12]
 8008474:	059b      	lsls	r3, r3, #22
 8008476:	d4dd      	bmi.n	8008434 <_fflush_r+0xc>
 8008478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800847a:	f000 f90d 	bl	8008698 <__retarget_lock_release_recursive>
 800847e:	e7d9      	b.n	8008434 <_fflush_r+0xc>
 8008480:	4b05      	ldr	r3, [pc, #20]	; (8008498 <_fflush_r+0x70>)
 8008482:	429c      	cmp	r4, r3
 8008484:	d101      	bne.n	800848a <_fflush_r+0x62>
 8008486:	68ac      	ldr	r4, [r5, #8]
 8008488:	e7df      	b.n	800844a <_fflush_r+0x22>
 800848a:	4b04      	ldr	r3, [pc, #16]	; (800849c <_fflush_r+0x74>)
 800848c:	429c      	cmp	r4, r3
 800848e:	bf08      	it	eq
 8008490:	68ec      	ldreq	r4, [r5, #12]
 8008492:	e7da      	b.n	800844a <_fflush_r+0x22>
 8008494:	08009fd4 	.word	0x08009fd4
 8008498:	08009ff4 	.word	0x08009ff4
 800849c:	08009fb4 	.word	0x08009fb4

080084a0 <std>:
 80084a0:	2300      	movs	r3, #0
 80084a2:	b510      	push	{r4, lr}
 80084a4:	4604      	mov	r4, r0
 80084a6:	e9c0 3300 	strd	r3, r3, [r0]
 80084aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084ae:	6083      	str	r3, [r0, #8]
 80084b0:	8181      	strh	r1, [r0, #12]
 80084b2:	6643      	str	r3, [r0, #100]	; 0x64
 80084b4:	81c2      	strh	r2, [r0, #14]
 80084b6:	6183      	str	r3, [r0, #24]
 80084b8:	4619      	mov	r1, r3
 80084ba:	2208      	movs	r2, #8
 80084bc:	305c      	adds	r0, #92	; 0x5c
 80084be:	f7fe facb 	bl	8006a58 <memset>
 80084c2:	4b05      	ldr	r3, [pc, #20]	; (80084d8 <std+0x38>)
 80084c4:	6224      	str	r4, [r4, #32]
 80084c6:	6263      	str	r3, [r4, #36]	; 0x24
 80084c8:	4b04      	ldr	r3, [pc, #16]	; (80084dc <std+0x3c>)
 80084ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80084cc:	4b04      	ldr	r3, [pc, #16]	; (80084e0 <std+0x40>)
 80084ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084d0:	4b04      	ldr	r3, [pc, #16]	; (80084e4 <std+0x44>)
 80084d2:	6323      	str	r3, [r4, #48]	; 0x30
 80084d4:	bd10      	pop	{r4, pc}
 80084d6:	bf00      	nop
 80084d8:	080095fd 	.word	0x080095fd
 80084dc:	0800961f 	.word	0x0800961f
 80084e0:	08009657 	.word	0x08009657
 80084e4:	0800967b 	.word	0x0800967b

080084e8 <_cleanup_r>:
 80084e8:	4901      	ldr	r1, [pc, #4]	; (80084f0 <_cleanup_r+0x8>)
 80084ea:	f000 b8af 	b.w	800864c <_fwalk_reent>
 80084ee:	bf00      	nop
 80084f0:	08008429 	.word	0x08008429

080084f4 <__sfmoreglue>:
 80084f4:	2268      	movs	r2, #104	; 0x68
 80084f6:	b570      	push	{r4, r5, r6, lr}
 80084f8:	1e4d      	subs	r5, r1, #1
 80084fa:	4355      	muls	r5, r2
 80084fc:	460e      	mov	r6, r1
 80084fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008502:	f000 fd43 	bl	8008f8c <_malloc_r>
 8008506:	4604      	mov	r4, r0
 8008508:	b140      	cbz	r0, 800851c <__sfmoreglue+0x28>
 800850a:	2100      	movs	r1, #0
 800850c:	e9c0 1600 	strd	r1, r6, [r0]
 8008510:	300c      	adds	r0, #12
 8008512:	60a0      	str	r0, [r4, #8]
 8008514:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008518:	f7fe fa9e 	bl	8006a58 <memset>
 800851c:	4620      	mov	r0, r4
 800851e:	bd70      	pop	{r4, r5, r6, pc}

08008520 <__sfp_lock_acquire>:
 8008520:	4801      	ldr	r0, [pc, #4]	; (8008528 <__sfp_lock_acquire+0x8>)
 8008522:	f000 b8b8 	b.w	8008696 <__retarget_lock_acquire_recursive>
 8008526:	bf00      	nop
 8008528:	20003eae 	.word	0x20003eae

0800852c <__sfp_lock_release>:
 800852c:	4801      	ldr	r0, [pc, #4]	; (8008534 <__sfp_lock_release+0x8>)
 800852e:	f000 b8b3 	b.w	8008698 <__retarget_lock_release_recursive>
 8008532:	bf00      	nop
 8008534:	20003eae 	.word	0x20003eae

08008538 <__sinit_lock_acquire>:
 8008538:	4801      	ldr	r0, [pc, #4]	; (8008540 <__sinit_lock_acquire+0x8>)
 800853a:	f000 b8ac 	b.w	8008696 <__retarget_lock_acquire_recursive>
 800853e:	bf00      	nop
 8008540:	20003eaf 	.word	0x20003eaf

08008544 <__sinit_lock_release>:
 8008544:	4801      	ldr	r0, [pc, #4]	; (800854c <__sinit_lock_release+0x8>)
 8008546:	f000 b8a7 	b.w	8008698 <__retarget_lock_release_recursive>
 800854a:	bf00      	nop
 800854c:	20003eaf 	.word	0x20003eaf

08008550 <__sinit>:
 8008550:	b510      	push	{r4, lr}
 8008552:	4604      	mov	r4, r0
 8008554:	f7ff fff0 	bl	8008538 <__sinit_lock_acquire>
 8008558:	69a3      	ldr	r3, [r4, #24]
 800855a:	b11b      	cbz	r3, 8008564 <__sinit+0x14>
 800855c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008560:	f7ff bff0 	b.w	8008544 <__sinit_lock_release>
 8008564:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008568:	6523      	str	r3, [r4, #80]	; 0x50
 800856a:	4b13      	ldr	r3, [pc, #76]	; (80085b8 <__sinit+0x68>)
 800856c:	4a13      	ldr	r2, [pc, #76]	; (80085bc <__sinit+0x6c>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	62a2      	str	r2, [r4, #40]	; 0x28
 8008572:	42a3      	cmp	r3, r4
 8008574:	bf08      	it	eq
 8008576:	2301      	moveq	r3, #1
 8008578:	4620      	mov	r0, r4
 800857a:	bf08      	it	eq
 800857c:	61a3      	streq	r3, [r4, #24]
 800857e:	f000 f81f 	bl	80085c0 <__sfp>
 8008582:	6060      	str	r0, [r4, #4]
 8008584:	4620      	mov	r0, r4
 8008586:	f000 f81b 	bl	80085c0 <__sfp>
 800858a:	60a0      	str	r0, [r4, #8]
 800858c:	4620      	mov	r0, r4
 800858e:	f000 f817 	bl	80085c0 <__sfp>
 8008592:	2200      	movs	r2, #0
 8008594:	2104      	movs	r1, #4
 8008596:	60e0      	str	r0, [r4, #12]
 8008598:	6860      	ldr	r0, [r4, #4]
 800859a:	f7ff ff81 	bl	80084a0 <std>
 800859e:	2201      	movs	r2, #1
 80085a0:	2109      	movs	r1, #9
 80085a2:	68a0      	ldr	r0, [r4, #8]
 80085a4:	f7ff ff7c 	bl	80084a0 <std>
 80085a8:	2202      	movs	r2, #2
 80085aa:	2112      	movs	r1, #18
 80085ac:	68e0      	ldr	r0, [r4, #12]
 80085ae:	f7ff ff77 	bl	80084a0 <std>
 80085b2:	2301      	movs	r3, #1
 80085b4:	61a3      	str	r3, [r4, #24]
 80085b6:	e7d1      	b.n	800855c <__sinit+0xc>
 80085b8:	08009eec 	.word	0x08009eec
 80085bc:	080084e9 	.word	0x080084e9

080085c0 <__sfp>:
 80085c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c2:	4607      	mov	r7, r0
 80085c4:	f7ff ffac 	bl	8008520 <__sfp_lock_acquire>
 80085c8:	4b1e      	ldr	r3, [pc, #120]	; (8008644 <__sfp+0x84>)
 80085ca:	681e      	ldr	r6, [r3, #0]
 80085cc:	69b3      	ldr	r3, [r6, #24]
 80085ce:	b913      	cbnz	r3, 80085d6 <__sfp+0x16>
 80085d0:	4630      	mov	r0, r6
 80085d2:	f7ff ffbd 	bl	8008550 <__sinit>
 80085d6:	3648      	adds	r6, #72	; 0x48
 80085d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80085dc:	3b01      	subs	r3, #1
 80085de:	d503      	bpl.n	80085e8 <__sfp+0x28>
 80085e0:	6833      	ldr	r3, [r6, #0]
 80085e2:	b30b      	cbz	r3, 8008628 <__sfp+0x68>
 80085e4:	6836      	ldr	r6, [r6, #0]
 80085e6:	e7f7      	b.n	80085d8 <__sfp+0x18>
 80085e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80085ec:	b9d5      	cbnz	r5, 8008624 <__sfp+0x64>
 80085ee:	4b16      	ldr	r3, [pc, #88]	; (8008648 <__sfp+0x88>)
 80085f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085f4:	60e3      	str	r3, [r4, #12]
 80085f6:	6665      	str	r5, [r4, #100]	; 0x64
 80085f8:	f000 f84c 	bl	8008694 <__retarget_lock_init_recursive>
 80085fc:	f7ff ff96 	bl	800852c <__sfp_lock_release>
 8008600:	2208      	movs	r2, #8
 8008602:	4629      	mov	r1, r5
 8008604:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008608:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800860c:	6025      	str	r5, [r4, #0]
 800860e:	61a5      	str	r5, [r4, #24]
 8008610:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008614:	f7fe fa20 	bl	8006a58 <memset>
 8008618:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800861c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008620:	4620      	mov	r0, r4
 8008622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008624:	3468      	adds	r4, #104	; 0x68
 8008626:	e7d9      	b.n	80085dc <__sfp+0x1c>
 8008628:	2104      	movs	r1, #4
 800862a:	4638      	mov	r0, r7
 800862c:	f7ff ff62 	bl	80084f4 <__sfmoreglue>
 8008630:	4604      	mov	r4, r0
 8008632:	6030      	str	r0, [r6, #0]
 8008634:	2800      	cmp	r0, #0
 8008636:	d1d5      	bne.n	80085e4 <__sfp+0x24>
 8008638:	f7ff ff78 	bl	800852c <__sfp_lock_release>
 800863c:	230c      	movs	r3, #12
 800863e:	603b      	str	r3, [r7, #0]
 8008640:	e7ee      	b.n	8008620 <__sfp+0x60>
 8008642:	bf00      	nop
 8008644:	08009eec 	.word	0x08009eec
 8008648:	ffff0001 	.word	0xffff0001

0800864c <_fwalk_reent>:
 800864c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008650:	4606      	mov	r6, r0
 8008652:	4688      	mov	r8, r1
 8008654:	2700      	movs	r7, #0
 8008656:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800865a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800865e:	f1b9 0901 	subs.w	r9, r9, #1
 8008662:	d505      	bpl.n	8008670 <_fwalk_reent+0x24>
 8008664:	6824      	ldr	r4, [r4, #0]
 8008666:	2c00      	cmp	r4, #0
 8008668:	d1f7      	bne.n	800865a <_fwalk_reent+0xe>
 800866a:	4638      	mov	r0, r7
 800866c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008670:	89ab      	ldrh	r3, [r5, #12]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d907      	bls.n	8008686 <_fwalk_reent+0x3a>
 8008676:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800867a:	3301      	adds	r3, #1
 800867c:	d003      	beq.n	8008686 <_fwalk_reent+0x3a>
 800867e:	4629      	mov	r1, r5
 8008680:	4630      	mov	r0, r6
 8008682:	47c0      	blx	r8
 8008684:	4307      	orrs	r7, r0
 8008686:	3568      	adds	r5, #104	; 0x68
 8008688:	e7e9      	b.n	800865e <_fwalk_reent+0x12>
	...

0800868c <_localeconv_r>:
 800868c:	4800      	ldr	r0, [pc, #0]	; (8008690 <_localeconv_r+0x4>)
 800868e:	4770      	bx	lr
 8008690:	20000194 	.word	0x20000194

08008694 <__retarget_lock_init_recursive>:
 8008694:	4770      	bx	lr

08008696 <__retarget_lock_acquire_recursive>:
 8008696:	4770      	bx	lr

08008698 <__retarget_lock_release_recursive>:
 8008698:	4770      	bx	lr

0800869a <__swhatbuf_r>:
 800869a:	b570      	push	{r4, r5, r6, lr}
 800869c:	460e      	mov	r6, r1
 800869e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086a2:	4614      	mov	r4, r2
 80086a4:	2900      	cmp	r1, #0
 80086a6:	461d      	mov	r5, r3
 80086a8:	b096      	sub	sp, #88	; 0x58
 80086aa:	da08      	bge.n	80086be <__swhatbuf_r+0x24>
 80086ac:	2200      	movs	r2, #0
 80086ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80086b2:	602a      	str	r2, [r5, #0]
 80086b4:	061a      	lsls	r2, r3, #24
 80086b6:	d410      	bmi.n	80086da <__swhatbuf_r+0x40>
 80086b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086bc:	e00e      	b.n	80086dc <__swhatbuf_r+0x42>
 80086be:	466a      	mov	r2, sp
 80086c0:	f001 f832 	bl	8009728 <_fstat_r>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	dbf1      	blt.n	80086ac <__swhatbuf_r+0x12>
 80086c8:	9a01      	ldr	r2, [sp, #4]
 80086ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80086ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80086d2:	425a      	negs	r2, r3
 80086d4:	415a      	adcs	r2, r3
 80086d6:	602a      	str	r2, [r5, #0]
 80086d8:	e7ee      	b.n	80086b8 <__swhatbuf_r+0x1e>
 80086da:	2340      	movs	r3, #64	; 0x40
 80086dc:	2000      	movs	r0, #0
 80086de:	6023      	str	r3, [r4, #0]
 80086e0:	b016      	add	sp, #88	; 0x58
 80086e2:	bd70      	pop	{r4, r5, r6, pc}

080086e4 <__smakebuf_r>:
 80086e4:	898b      	ldrh	r3, [r1, #12]
 80086e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086e8:	079d      	lsls	r5, r3, #30
 80086ea:	4606      	mov	r6, r0
 80086ec:	460c      	mov	r4, r1
 80086ee:	d507      	bpl.n	8008700 <__smakebuf_r+0x1c>
 80086f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	6123      	str	r3, [r4, #16]
 80086f8:	2301      	movs	r3, #1
 80086fa:	6163      	str	r3, [r4, #20]
 80086fc:	b002      	add	sp, #8
 80086fe:	bd70      	pop	{r4, r5, r6, pc}
 8008700:	466a      	mov	r2, sp
 8008702:	ab01      	add	r3, sp, #4
 8008704:	f7ff ffc9 	bl	800869a <__swhatbuf_r>
 8008708:	9900      	ldr	r1, [sp, #0]
 800870a:	4605      	mov	r5, r0
 800870c:	4630      	mov	r0, r6
 800870e:	f000 fc3d 	bl	8008f8c <_malloc_r>
 8008712:	b948      	cbnz	r0, 8008728 <__smakebuf_r+0x44>
 8008714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008718:	059a      	lsls	r2, r3, #22
 800871a:	d4ef      	bmi.n	80086fc <__smakebuf_r+0x18>
 800871c:	f023 0303 	bic.w	r3, r3, #3
 8008720:	f043 0302 	orr.w	r3, r3, #2
 8008724:	81a3      	strh	r3, [r4, #12]
 8008726:	e7e3      	b.n	80086f0 <__smakebuf_r+0xc>
 8008728:	4b0d      	ldr	r3, [pc, #52]	; (8008760 <__smakebuf_r+0x7c>)
 800872a:	62b3      	str	r3, [r6, #40]	; 0x28
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	6020      	str	r0, [r4, #0]
 8008730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008734:	81a3      	strh	r3, [r4, #12]
 8008736:	9b00      	ldr	r3, [sp, #0]
 8008738:	6120      	str	r0, [r4, #16]
 800873a:	6163      	str	r3, [r4, #20]
 800873c:	9b01      	ldr	r3, [sp, #4]
 800873e:	b15b      	cbz	r3, 8008758 <__smakebuf_r+0x74>
 8008740:	4630      	mov	r0, r6
 8008742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008746:	f001 f801 	bl	800974c <_isatty_r>
 800874a:	b128      	cbz	r0, 8008758 <__smakebuf_r+0x74>
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	f023 0303 	bic.w	r3, r3, #3
 8008752:	f043 0301 	orr.w	r3, r3, #1
 8008756:	81a3      	strh	r3, [r4, #12]
 8008758:	89a0      	ldrh	r0, [r4, #12]
 800875a:	4305      	orrs	r5, r0
 800875c:	81a5      	strh	r5, [r4, #12]
 800875e:	e7cd      	b.n	80086fc <__smakebuf_r+0x18>
 8008760:	080084e9 	.word	0x080084e9

08008764 <malloc>:
 8008764:	4b02      	ldr	r3, [pc, #8]	; (8008770 <malloc+0xc>)
 8008766:	4601      	mov	r1, r0
 8008768:	6818      	ldr	r0, [r3, #0]
 800876a:	f000 bc0f 	b.w	8008f8c <_malloc_r>
 800876e:	bf00      	nop
 8008770:	20000040 	.word	0x20000040

08008774 <memchr>:
 8008774:	4603      	mov	r3, r0
 8008776:	b510      	push	{r4, lr}
 8008778:	b2c9      	uxtb	r1, r1
 800877a:	4402      	add	r2, r0
 800877c:	4293      	cmp	r3, r2
 800877e:	4618      	mov	r0, r3
 8008780:	d101      	bne.n	8008786 <memchr+0x12>
 8008782:	2000      	movs	r0, #0
 8008784:	e003      	b.n	800878e <memchr+0x1a>
 8008786:	7804      	ldrb	r4, [r0, #0]
 8008788:	3301      	adds	r3, #1
 800878a:	428c      	cmp	r4, r1
 800878c:	d1f6      	bne.n	800877c <memchr+0x8>
 800878e:	bd10      	pop	{r4, pc}

08008790 <_Balloc>:
 8008790:	b570      	push	{r4, r5, r6, lr}
 8008792:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008794:	4604      	mov	r4, r0
 8008796:	460d      	mov	r5, r1
 8008798:	b976      	cbnz	r6, 80087b8 <_Balloc+0x28>
 800879a:	2010      	movs	r0, #16
 800879c:	f7ff ffe2 	bl	8008764 <malloc>
 80087a0:	4602      	mov	r2, r0
 80087a2:	6260      	str	r0, [r4, #36]	; 0x24
 80087a4:	b920      	cbnz	r0, 80087b0 <_Balloc+0x20>
 80087a6:	2166      	movs	r1, #102	; 0x66
 80087a8:	4b17      	ldr	r3, [pc, #92]	; (8008808 <_Balloc+0x78>)
 80087aa:	4818      	ldr	r0, [pc, #96]	; (800880c <_Balloc+0x7c>)
 80087ac:	f000 ff7c 	bl	80096a8 <__assert_func>
 80087b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087b4:	6006      	str	r6, [r0, #0]
 80087b6:	60c6      	str	r6, [r0, #12]
 80087b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80087ba:	68f3      	ldr	r3, [r6, #12]
 80087bc:	b183      	cbz	r3, 80087e0 <_Balloc+0x50>
 80087be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80087c6:	b9b8      	cbnz	r0, 80087f8 <_Balloc+0x68>
 80087c8:	2101      	movs	r1, #1
 80087ca:	fa01 f605 	lsl.w	r6, r1, r5
 80087ce:	1d72      	adds	r2, r6, #5
 80087d0:	4620      	mov	r0, r4
 80087d2:	0092      	lsls	r2, r2, #2
 80087d4:	f000 fb5e 	bl	8008e94 <_calloc_r>
 80087d8:	b160      	cbz	r0, 80087f4 <_Balloc+0x64>
 80087da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80087de:	e00e      	b.n	80087fe <_Balloc+0x6e>
 80087e0:	2221      	movs	r2, #33	; 0x21
 80087e2:	2104      	movs	r1, #4
 80087e4:	4620      	mov	r0, r4
 80087e6:	f000 fb55 	bl	8008e94 <_calloc_r>
 80087ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087ec:	60f0      	str	r0, [r6, #12]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d1e4      	bne.n	80087be <_Balloc+0x2e>
 80087f4:	2000      	movs	r0, #0
 80087f6:	bd70      	pop	{r4, r5, r6, pc}
 80087f8:	6802      	ldr	r2, [r0, #0]
 80087fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80087fe:	2300      	movs	r3, #0
 8008800:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008804:	e7f7      	b.n	80087f6 <_Balloc+0x66>
 8008806:	bf00      	nop
 8008808:	08009f31 	.word	0x08009f31
 800880c:	0800a014 	.word	0x0800a014

08008810 <_Bfree>:
 8008810:	b570      	push	{r4, r5, r6, lr}
 8008812:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008814:	4605      	mov	r5, r0
 8008816:	460c      	mov	r4, r1
 8008818:	b976      	cbnz	r6, 8008838 <_Bfree+0x28>
 800881a:	2010      	movs	r0, #16
 800881c:	f7ff ffa2 	bl	8008764 <malloc>
 8008820:	4602      	mov	r2, r0
 8008822:	6268      	str	r0, [r5, #36]	; 0x24
 8008824:	b920      	cbnz	r0, 8008830 <_Bfree+0x20>
 8008826:	218a      	movs	r1, #138	; 0x8a
 8008828:	4b08      	ldr	r3, [pc, #32]	; (800884c <_Bfree+0x3c>)
 800882a:	4809      	ldr	r0, [pc, #36]	; (8008850 <_Bfree+0x40>)
 800882c:	f000 ff3c 	bl	80096a8 <__assert_func>
 8008830:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008834:	6006      	str	r6, [r0, #0]
 8008836:	60c6      	str	r6, [r0, #12]
 8008838:	b13c      	cbz	r4, 800884a <_Bfree+0x3a>
 800883a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800883c:	6862      	ldr	r2, [r4, #4]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008844:	6021      	str	r1, [r4, #0]
 8008846:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800884a:	bd70      	pop	{r4, r5, r6, pc}
 800884c:	08009f31 	.word	0x08009f31
 8008850:	0800a014 	.word	0x0800a014

08008854 <__multadd>:
 8008854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008858:	4607      	mov	r7, r0
 800885a:	460c      	mov	r4, r1
 800885c:	461e      	mov	r6, r3
 800885e:	2000      	movs	r0, #0
 8008860:	690d      	ldr	r5, [r1, #16]
 8008862:	f101 0c14 	add.w	ip, r1, #20
 8008866:	f8dc 3000 	ldr.w	r3, [ip]
 800886a:	3001      	adds	r0, #1
 800886c:	b299      	uxth	r1, r3
 800886e:	fb02 6101 	mla	r1, r2, r1, r6
 8008872:	0c1e      	lsrs	r6, r3, #16
 8008874:	0c0b      	lsrs	r3, r1, #16
 8008876:	fb02 3306 	mla	r3, r2, r6, r3
 800887a:	b289      	uxth	r1, r1
 800887c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008880:	4285      	cmp	r5, r0
 8008882:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008886:	f84c 1b04 	str.w	r1, [ip], #4
 800888a:	dcec      	bgt.n	8008866 <__multadd+0x12>
 800888c:	b30e      	cbz	r6, 80088d2 <__multadd+0x7e>
 800888e:	68a3      	ldr	r3, [r4, #8]
 8008890:	42ab      	cmp	r3, r5
 8008892:	dc19      	bgt.n	80088c8 <__multadd+0x74>
 8008894:	6861      	ldr	r1, [r4, #4]
 8008896:	4638      	mov	r0, r7
 8008898:	3101      	adds	r1, #1
 800889a:	f7ff ff79 	bl	8008790 <_Balloc>
 800889e:	4680      	mov	r8, r0
 80088a0:	b928      	cbnz	r0, 80088ae <__multadd+0x5a>
 80088a2:	4602      	mov	r2, r0
 80088a4:	21b5      	movs	r1, #181	; 0xb5
 80088a6:	4b0c      	ldr	r3, [pc, #48]	; (80088d8 <__multadd+0x84>)
 80088a8:	480c      	ldr	r0, [pc, #48]	; (80088dc <__multadd+0x88>)
 80088aa:	f000 fefd 	bl	80096a8 <__assert_func>
 80088ae:	6922      	ldr	r2, [r4, #16]
 80088b0:	f104 010c 	add.w	r1, r4, #12
 80088b4:	3202      	adds	r2, #2
 80088b6:	0092      	lsls	r2, r2, #2
 80088b8:	300c      	adds	r0, #12
 80088ba:	f7fe f8bf 	bl	8006a3c <memcpy>
 80088be:	4621      	mov	r1, r4
 80088c0:	4638      	mov	r0, r7
 80088c2:	f7ff ffa5 	bl	8008810 <_Bfree>
 80088c6:	4644      	mov	r4, r8
 80088c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80088cc:	3501      	adds	r5, #1
 80088ce:	615e      	str	r6, [r3, #20]
 80088d0:	6125      	str	r5, [r4, #16]
 80088d2:	4620      	mov	r0, r4
 80088d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d8:	08009fa3 	.word	0x08009fa3
 80088dc:	0800a014 	.word	0x0800a014

080088e0 <__hi0bits>:
 80088e0:	0c02      	lsrs	r2, r0, #16
 80088e2:	0412      	lsls	r2, r2, #16
 80088e4:	4603      	mov	r3, r0
 80088e6:	b9ca      	cbnz	r2, 800891c <__hi0bits+0x3c>
 80088e8:	0403      	lsls	r3, r0, #16
 80088ea:	2010      	movs	r0, #16
 80088ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80088f0:	bf04      	itt	eq
 80088f2:	021b      	lsleq	r3, r3, #8
 80088f4:	3008      	addeq	r0, #8
 80088f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80088fa:	bf04      	itt	eq
 80088fc:	011b      	lsleq	r3, r3, #4
 80088fe:	3004      	addeq	r0, #4
 8008900:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008904:	bf04      	itt	eq
 8008906:	009b      	lsleq	r3, r3, #2
 8008908:	3002      	addeq	r0, #2
 800890a:	2b00      	cmp	r3, #0
 800890c:	db05      	blt.n	800891a <__hi0bits+0x3a>
 800890e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008912:	f100 0001 	add.w	r0, r0, #1
 8008916:	bf08      	it	eq
 8008918:	2020      	moveq	r0, #32
 800891a:	4770      	bx	lr
 800891c:	2000      	movs	r0, #0
 800891e:	e7e5      	b.n	80088ec <__hi0bits+0xc>

08008920 <__lo0bits>:
 8008920:	6803      	ldr	r3, [r0, #0]
 8008922:	4602      	mov	r2, r0
 8008924:	f013 0007 	ands.w	r0, r3, #7
 8008928:	d00b      	beq.n	8008942 <__lo0bits+0x22>
 800892a:	07d9      	lsls	r1, r3, #31
 800892c:	d421      	bmi.n	8008972 <__lo0bits+0x52>
 800892e:	0798      	lsls	r0, r3, #30
 8008930:	bf49      	itett	mi
 8008932:	085b      	lsrmi	r3, r3, #1
 8008934:	089b      	lsrpl	r3, r3, #2
 8008936:	2001      	movmi	r0, #1
 8008938:	6013      	strmi	r3, [r2, #0]
 800893a:	bf5c      	itt	pl
 800893c:	2002      	movpl	r0, #2
 800893e:	6013      	strpl	r3, [r2, #0]
 8008940:	4770      	bx	lr
 8008942:	b299      	uxth	r1, r3
 8008944:	b909      	cbnz	r1, 800894a <__lo0bits+0x2a>
 8008946:	2010      	movs	r0, #16
 8008948:	0c1b      	lsrs	r3, r3, #16
 800894a:	b2d9      	uxtb	r1, r3
 800894c:	b909      	cbnz	r1, 8008952 <__lo0bits+0x32>
 800894e:	3008      	adds	r0, #8
 8008950:	0a1b      	lsrs	r3, r3, #8
 8008952:	0719      	lsls	r1, r3, #28
 8008954:	bf04      	itt	eq
 8008956:	091b      	lsreq	r3, r3, #4
 8008958:	3004      	addeq	r0, #4
 800895a:	0799      	lsls	r1, r3, #30
 800895c:	bf04      	itt	eq
 800895e:	089b      	lsreq	r3, r3, #2
 8008960:	3002      	addeq	r0, #2
 8008962:	07d9      	lsls	r1, r3, #31
 8008964:	d403      	bmi.n	800896e <__lo0bits+0x4e>
 8008966:	085b      	lsrs	r3, r3, #1
 8008968:	f100 0001 	add.w	r0, r0, #1
 800896c:	d003      	beq.n	8008976 <__lo0bits+0x56>
 800896e:	6013      	str	r3, [r2, #0]
 8008970:	4770      	bx	lr
 8008972:	2000      	movs	r0, #0
 8008974:	4770      	bx	lr
 8008976:	2020      	movs	r0, #32
 8008978:	4770      	bx	lr
	...

0800897c <__i2b>:
 800897c:	b510      	push	{r4, lr}
 800897e:	460c      	mov	r4, r1
 8008980:	2101      	movs	r1, #1
 8008982:	f7ff ff05 	bl	8008790 <_Balloc>
 8008986:	4602      	mov	r2, r0
 8008988:	b928      	cbnz	r0, 8008996 <__i2b+0x1a>
 800898a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800898e:	4b04      	ldr	r3, [pc, #16]	; (80089a0 <__i2b+0x24>)
 8008990:	4804      	ldr	r0, [pc, #16]	; (80089a4 <__i2b+0x28>)
 8008992:	f000 fe89 	bl	80096a8 <__assert_func>
 8008996:	2301      	movs	r3, #1
 8008998:	6144      	str	r4, [r0, #20]
 800899a:	6103      	str	r3, [r0, #16]
 800899c:	bd10      	pop	{r4, pc}
 800899e:	bf00      	nop
 80089a0:	08009fa3 	.word	0x08009fa3
 80089a4:	0800a014 	.word	0x0800a014

080089a8 <__multiply>:
 80089a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ac:	4691      	mov	r9, r2
 80089ae:	690a      	ldr	r2, [r1, #16]
 80089b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80089b4:	460c      	mov	r4, r1
 80089b6:	429a      	cmp	r2, r3
 80089b8:	bfbe      	ittt	lt
 80089ba:	460b      	movlt	r3, r1
 80089bc:	464c      	movlt	r4, r9
 80089be:	4699      	movlt	r9, r3
 80089c0:	6927      	ldr	r7, [r4, #16]
 80089c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80089c6:	68a3      	ldr	r3, [r4, #8]
 80089c8:	6861      	ldr	r1, [r4, #4]
 80089ca:	eb07 060a 	add.w	r6, r7, sl
 80089ce:	42b3      	cmp	r3, r6
 80089d0:	b085      	sub	sp, #20
 80089d2:	bfb8      	it	lt
 80089d4:	3101      	addlt	r1, #1
 80089d6:	f7ff fedb 	bl	8008790 <_Balloc>
 80089da:	b930      	cbnz	r0, 80089ea <__multiply+0x42>
 80089dc:	4602      	mov	r2, r0
 80089de:	f240 115d 	movw	r1, #349	; 0x15d
 80089e2:	4b43      	ldr	r3, [pc, #268]	; (8008af0 <__multiply+0x148>)
 80089e4:	4843      	ldr	r0, [pc, #268]	; (8008af4 <__multiply+0x14c>)
 80089e6:	f000 fe5f 	bl	80096a8 <__assert_func>
 80089ea:	f100 0514 	add.w	r5, r0, #20
 80089ee:	462b      	mov	r3, r5
 80089f0:	2200      	movs	r2, #0
 80089f2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80089f6:	4543      	cmp	r3, r8
 80089f8:	d321      	bcc.n	8008a3e <__multiply+0x96>
 80089fa:	f104 0314 	add.w	r3, r4, #20
 80089fe:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008a02:	f109 0314 	add.w	r3, r9, #20
 8008a06:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008a0a:	9202      	str	r2, [sp, #8]
 8008a0c:	1b3a      	subs	r2, r7, r4
 8008a0e:	3a15      	subs	r2, #21
 8008a10:	f022 0203 	bic.w	r2, r2, #3
 8008a14:	3204      	adds	r2, #4
 8008a16:	f104 0115 	add.w	r1, r4, #21
 8008a1a:	428f      	cmp	r7, r1
 8008a1c:	bf38      	it	cc
 8008a1e:	2204      	movcc	r2, #4
 8008a20:	9201      	str	r2, [sp, #4]
 8008a22:	9a02      	ldr	r2, [sp, #8]
 8008a24:	9303      	str	r3, [sp, #12]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d80c      	bhi.n	8008a44 <__multiply+0x9c>
 8008a2a:	2e00      	cmp	r6, #0
 8008a2c:	dd03      	ble.n	8008a36 <__multiply+0x8e>
 8008a2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d059      	beq.n	8008aea <__multiply+0x142>
 8008a36:	6106      	str	r6, [r0, #16]
 8008a38:	b005      	add	sp, #20
 8008a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3e:	f843 2b04 	str.w	r2, [r3], #4
 8008a42:	e7d8      	b.n	80089f6 <__multiply+0x4e>
 8008a44:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a48:	f1ba 0f00 	cmp.w	sl, #0
 8008a4c:	d023      	beq.n	8008a96 <__multiply+0xee>
 8008a4e:	46a9      	mov	r9, r5
 8008a50:	f04f 0c00 	mov.w	ip, #0
 8008a54:	f104 0e14 	add.w	lr, r4, #20
 8008a58:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008a5c:	f8d9 1000 	ldr.w	r1, [r9]
 8008a60:	fa1f fb82 	uxth.w	fp, r2
 8008a64:	b289      	uxth	r1, r1
 8008a66:	fb0a 110b 	mla	r1, sl, fp, r1
 8008a6a:	4461      	add	r1, ip
 8008a6c:	f8d9 c000 	ldr.w	ip, [r9]
 8008a70:	0c12      	lsrs	r2, r2, #16
 8008a72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008a76:	fb0a c202 	mla	r2, sl, r2, ip
 8008a7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008a7e:	b289      	uxth	r1, r1
 8008a80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a84:	4577      	cmp	r7, lr
 8008a86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a8a:	f849 1b04 	str.w	r1, [r9], #4
 8008a8e:	d8e3      	bhi.n	8008a58 <__multiply+0xb0>
 8008a90:	9a01      	ldr	r2, [sp, #4]
 8008a92:	f845 c002 	str.w	ip, [r5, r2]
 8008a96:	9a03      	ldr	r2, [sp, #12]
 8008a98:	3304      	adds	r3, #4
 8008a9a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008a9e:	f1b9 0f00 	cmp.w	r9, #0
 8008aa2:	d020      	beq.n	8008ae6 <__multiply+0x13e>
 8008aa4:	46ae      	mov	lr, r5
 8008aa6:	f04f 0a00 	mov.w	sl, #0
 8008aaa:	6829      	ldr	r1, [r5, #0]
 8008aac:	f104 0c14 	add.w	ip, r4, #20
 8008ab0:	f8bc b000 	ldrh.w	fp, [ip]
 8008ab4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ab8:	b289      	uxth	r1, r1
 8008aba:	fb09 220b 	mla	r2, r9, fp, r2
 8008abe:	4492      	add	sl, r2
 8008ac0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ac4:	f84e 1b04 	str.w	r1, [lr], #4
 8008ac8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008acc:	f8be 1000 	ldrh.w	r1, [lr]
 8008ad0:	0c12      	lsrs	r2, r2, #16
 8008ad2:	fb09 1102 	mla	r1, r9, r2, r1
 8008ad6:	4567      	cmp	r7, ip
 8008ad8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008adc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ae0:	d8e6      	bhi.n	8008ab0 <__multiply+0x108>
 8008ae2:	9a01      	ldr	r2, [sp, #4]
 8008ae4:	50a9      	str	r1, [r5, r2]
 8008ae6:	3504      	adds	r5, #4
 8008ae8:	e79b      	b.n	8008a22 <__multiply+0x7a>
 8008aea:	3e01      	subs	r6, #1
 8008aec:	e79d      	b.n	8008a2a <__multiply+0x82>
 8008aee:	bf00      	nop
 8008af0:	08009fa3 	.word	0x08009fa3
 8008af4:	0800a014 	.word	0x0800a014

08008af8 <__pow5mult>:
 8008af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008afc:	4615      	mov	r5, r2
 8008afe:	f012 0203 	ands.w	r2, r2, #3
 8008b02:	4606      	mov	r6, r0
 8008b04:	460f      	mov	r7, r1
 8008b06:	d007      	beq.n	8008b18 <__pow5mult+0x20>
 8008b08:	4c25      	ldr	r4, [pc, #148]	; (8008ba0 <__pow5mult+0xa8>)
 8008b0a:	3a01      	subs	r2, #1
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b12:	f7ff fe9f 	bl	8008854 <__multadd>
 8008b16:	4607      	mov	r7, r0
 8008b18:	10ad      	asrs	r5, r5, #2
 8008b1a:	d03d      	beq.n	8008b98 <__pow5mult+0xa0>
 8008b1c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b1e:	b97c      	cbnz	r4, 8008b40 <__pow5mult+0x48>
 8008b20:	2010      	movs	r0, #16
 8008b22:	f7ff fe1f 	bl	8008764 <malloc>
 8008b26:	4602      	mov	r2, r0
 8008b28:	6270      	str	r0, [r6, #36]	; 0x24
 8008b2a:	b928      	cbnz	r0, 8008b38 <__pow5mult+0x40>
 8008b2c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b30:	4b1c      	ldr	r3, [pc, #112]	; (8008ba4 <__pow5mult+0xac>)
 8008b32:	481d      	ldr	r0, [pc, #116]	; (8008ba8 <__pow5mult+0xb0>)
 8008b34:	f000 fdb8 	bl	80096a8 <__assert_func>
 8008b38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b3c:	6004      	str	r4, [r0, #0]
 8008b3e:	60c4      	str	r4, [r0, #12]
 8008b40:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b48:	b94c      	cbnz	r4, 8008b5e <__pow5mult+0x66>
 8008b4a:	f240 2171 	movw	r1, #625	; 0x271
 8008b4e:	4630      	mov	r0, r6
 8008b50:	f7ff ff14 	bl	800897c <__i2b>
 8008b54:	2300      	movs	r3, #0
 8008b56:	4604      	mov	r4, r0
 8008b58:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b5c:	6003      	str	r3, [r0, #0]
 8008b5e:	f04f 0900 	mov.w	r9, #0
 8008b62:	07eb      	lsls	r3, r5, #31
 8008b64:	d50a      	bpl.n	8008b7c <__pow5mult+0x84>
 8008b66:	4639      	mov	r1, r7
 8008b68:	4622      	mov	r2, r4
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	f7ff ff1c 	bl	80089a8 <__multiply>
 8008b70:	4680      	mov	r8, r0
 8008b72:	4639      	mov	r1, r7
 8008b74:	4630      	mov	r0, r6
 8008b76:	f7ff fe4b 	bl	8008810 <_Bfree>
 8008b7a:	4647      	mov	r7, r8
 8008b7c:	106d      	asrs	r5, r5, #1
 8008b7e:	d00b      	beq.n	8008b98 <__pow5mult+0xa0>
 8008b80:	6820      	ldr	r0, [r4, #0]
 8008b82:	b938      	cbnz	r0, 8008b94 <__pow5mult+0x9c>
 8008b84:	4622      	mov	r2, r4
 8008b86:	4621      	mov	r1, r4
 8008b88:	4630      	mov	r0, r6
 8008b8a:	f7ff ff0d 	bl	80089a8 <__multiply>
 8008b8e:	6020      	str	r0, [r4, #0]
 8008b90:	f8c0 9000 	str.w	r9, [r0]
 8008b94:	4604      	mov	r4, r0
 8008b96:	e7e4      	b.n	8008b62 <__pow5mult+0x6a>
 8008b98:	4638      	mov	r0, r7
 8008b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b9e:	bf00      	nop
 8008ba0:	0800a160 	.word	0x0800a160
 8008ba4:	08009f31 	.word	0x08009f31
 8008ba8:	0800a014 	.word	0x0800a014

08008bac <__lshift>:
 8008bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	460c      	mov	r4, r1
 8008bb2:	4607      	mov	r7, r0
 8008bb4:	4691      	mov	r9, r2
 8008bb6:	6923      	ldr	r3, [r4, #16]
 8008bb8:	6849      	ldr	r1, [r1, #4]
 8008bba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bbe:	68a3      	ldr	r3, [r4, #8]
 8008bc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bc4:	f108 0601 	add.w	r6, r8, #1
 8008bc8:	42b3      	cmp	r3, r6
 8008bca:	db0b      	blt.n	8008be4 <__lshift+0x38>
 8008bcc:	4638      	mov	r0, r7
 8008bce:	f7ff fddf 	bl	8008790 <_Balloc>
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	b948      	cbnz	r0, 8008bea <__lshift+0x3e>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008bdc:	4b29      	ldr	r3, [pc, #164]	; (8008c84 <__lshift+0xd8>)
 8008bde:	482a      	ldr	r0, [pc, #168]	; (8008c88 <__lshift+0xdc>)
 8008be0:	f000 fd62 	bl	80096a8 <__assert_func>
 8008be4:	3101      	adds	r1, #1
 8008be6:	005b      	lsls	r3, r3, #1
 8008be8:	e7ee      	b.n	8008bc8 <__lshift+0x1c>
 8008bea:	2300      	movs	r3, #0
 8008bec:	f100 0114 	add.w	r1, r0, #20
 8008bf0:	f100 0210 	add.w	r2, r0, #16
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	4553      	cmp	r3, sl
 8008bf8:	db37      	blt.n	8008c6a <__lshift+0xbe>
 8008bfa:	6920      	ldr	r0, [r4, #16]
 8008bfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c00:	f104 0314 	add.w	r3, r4, #20
 8008c04:	f019 091f 	ands.w	r9, r9, #31
 8008c08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008c10:	d02f      	beq.n	8008c72 <__lshift+0xc6>
 8008c12:	468a      	mov	sl, r1
 8008c14:	f04f 0c00 	mov.w	ip, #0
 8008c18:	f1c9 0e20 	rsb	lr, r9, #32
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	fa02 f209 	lsl.w	r2, r2, r9
 8008c22:	ea42 020c 	orr.w	r2, r2, ip
 8008c26:	f84a 2b04 	str.w	r2, [sl], #4
 8008c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c2e:	4298      	cmp	r0, r3
 8008c30:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008c34:	d8f2      	bhi.n	8008c1c <__lshift+0x70>
 8008c36:	1b03      	subs	r3, r0, r4
 8008c38:	3b15      	subs	r3, #21
 8008c3a:	f023 0303 	bic.w	r3, r3, #3
 8008c3e:	3304      	adds	r3, #4
 8008c40:	f104 0215 	add.w	r2, r4, #21
 8008c44:	4290      	cmp	r0, r2
 8008c46:	bf38      	it	cc
 8008c48:	2304      	movcc	r3, #4
 8008c4a:	f841 c003 	str.w	ip, [r1, r3]
 8008c4e:	f1bc 0f00 	cmp.w	ip, #0
 8008c52:	d001      	beq.n	8008c58 <__lshift+0xac>
 8008c54:	f108 0602 	add.w	r6, r8, #2
 8008c58:	3e01      	subs	r6, #1
 8008c5a:	4638      	mov	r0, r7
 8008c5c:	4621      	mov	r1, r4
 8008c5e:	612e      	str	r6, [r5, #16]
 8008c60:	f7ff fdd6 	bl	8008810 <_Bfree>
 8008c64:	4628      	mov	r0, r5
 8008c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c6e:	3301      	adds	r3, #1
 8008c70:	e7c1      	b.n	8008bf6 <__lshift+0x4a>
 8008c72:	3904      	subs	r1, #4
 8008c74:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c78:	4298      	cmp	r0, r3
 8008c7a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c7e:	d8f9      	bhi.n	8008c74 <__lshift+0xc8>
 8008c80:	e7ea      	b.n	8008c58 <__lshift+0xac>
 8008c82:	bf00      	nop
 8008c84:	08009fa3 	.word	0x08009fa3
 8008c88:	0800a014 	.word	0x0800a014

08008c8c <__mcmp>:
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	690a      	ldr	r2, [r1, #16]
 8008c90:	6900      	ldr	r0, [r0, #16]
 8008c92:	b530      	push	{r4, r5, lr}
 8008c94:	1a80      	subs	r0, r0, r2
 8008c96:	d10d      	bne.n	8008cb4 <__mcmp+0x28>
 8008c98:	3314      	adds	r3, #20
 8008c9a:	3114      	adds	r1, #20
 8008c9c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ca0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008ca4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ca8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008cac:	4295      	cmp	r5, r2
 8008cae:	d002      	beq.n	8008cb6 <__mcmp+0x2a>
 8008cb0:	d304      	bcc.n	8008cbc <__mcmp+0x30>
 8008cb2:	2001      	movs	r0, #1
 8008cb4:	bd30      	pop	{r4, r5, pc}
 8008cb6:	42a3      	cmp	r3, r4
 8008cb8:	d3f4      	bcc.n	8008ca4 <__mcmp+0x18>
 8008cba:	e7fb      	b.n	8008cb4 <__mcmp+0x28>
 8008cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc0:	e7f8      	b.n	8008cb4 <__mcmp+0x28>
	...

08008cc4 <__mdiff>:
 8008cc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	460d      	mov	r5, r1
 8008cca:	4607      	mov	r7, r0
 8008ccc:	4611      	mov	r1, r2
 8008cce:	4628      	mov	r0, r5
 8008cd0:	4614      	mov	r4, r2
 8008cd2:	f7ff ffdb 	bl	8008c8c <__mcmp>
 8008cd6:	1e06      	subs	r6, r0, #0
 8008cd8:	d111      	bne.n	8008cfe <__mdiff+0x3a>
 8008cda:	4631      	mov	r1, r6
 8008cdc:	4638      	mov	r0, r7
 8008cde:	f7ff fd57 	bl	8008790 <_Balloc>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	b928      	cbnz	r0, 8008cf2 <__mdiff+0x2e>
 8008ce6:	f240 2132 	movw	r1, #562	; 0x232
 8008cea:	4b3a      	ldr	r3, [pc, #232]	; (8008dd4 <__mdiff+0x110>)
 8008cec:	483a      	ldr	r0, [pc, #232]	; (8008dd8 <__mdiff+0x114>)
 8008cee:	f000 fcdb 	bl	80096a8 <__assert_func>
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfe:	bfa4      	itt	ge
 8008d00:	4623      	movge	r3, r4
 8008d02:	462c      	movge	r4, r5
 8008d04:	4638      	mov	r0, r7
 8008d06:	6861      	ldr	r1, [r4, #4]
 8008d08:	bfa6      	itte	ge
 8008d0a:	461d      	movge	r5, r3
 8008d0c:	2600      	movge	r6, #0
 8008d0e:	2601      	movlt	r6, #1
 8008d10:	f7ff fd3e 	bl	8008790 <_Balloc>
 8008d14:	4602      	mov	r2, r0
 8008d16:	b918      	cbnz	r0, 8008d20 <__mdiff+0x5c>
 8008d18:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d1c:	4b2d      	ldr	r3, [pc, #180]	; (8008dd4 <__mdiff+0x110>)
 8008d1e:	e7e5      	b.n	8008cec <__mdiff+0x28>
 8008d20:	f102 0814 	add.w	r8, r2, #20
 8008d24:	46c2      	mov	sl, r8
 8008d26:	f04f 0c00 	mov.w	ip, #0
 8008d2a:	6927      	ldr	r7, [r4, #16]
 8008d2c:	60c6      	str	r6, [r0, #12]
 8008d2e:	692e      	ldr	r6, [r5, #16]
 8008d30:	f104 0014 	add.w	r0, r4, #20
 8008d34:	f105 0914 	add.w	r9, r5, #20
 8008d38:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008d3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008d40:	3410      	adds	r4, #16
 8008d42:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008d46:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d4a:	fa1f f18b 	uxth.w	r1, fp
 8008d4e:	448c      	add	ip, r1
 8008d50:	b299      	uxth	r1, r3
 8008d52:	0c1b      	lsrs	r3, r3, #16
 8008d54:	ebac 0101 	sub.w	r1, ip, r1
 8008d58:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008d5c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008d60:	b289      	uxth	r1, r1
 8008d62:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008d66:	454e      	cmp	r6, r9
 8008d68:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008d6c:	f84a 3b04 	str.w	r3, [sl], #4
 8008d70:	d8e7      	bhi.n	8008d42 <__mdiff+0x7e>
 8008d72:	1b73      	subs	r3, r6, r5
 8008d74:	3b15      	subs	r3, #21
 8008d76:	f023 0303 	bic.w	r3, r3, #3
 8008d7a:	3515      	adds	r5, #21
 8008d7c:	3304      	adds	r3, #4
 8008d7e:	42ae      	cmp	r6, r5
 8008d80:	bf38      	it	cc
 8008d82:	2304      	movcc	r3, #4
 8008d84:	4418      	add	r0, r3
 8008d86:	4443      	add	r3, r8
 8008d88:	461e      	mov	r6, r3
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	4575      	cmp	r5, lr
 8008d8e:	d30e      	bcc.n	8008dae <__mdiff+0xea>
 8008d90:	f10e 0103 	add.w	r1, lr, #3
 8008d94:	1a09      	subs	r1, r1, r0
 8008d96:	f021 0103 	bic.w	r1, r1, #3
 8008d9a:	3803      	subs	r0, #3
 8008d9c:	4586      	cmp	lr, r0
 8008d9e:	bf38      	it	cc
 8008da0:	2100      	movcc	r1, #0
 8008da2:	4419      	add	r1, r3
 8008da4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008da8:	b18b      	cbz	r3, 8008dce <__mdiff+0x10a>
 8008daa:	6117      	str	r7, [r2, #16]
 8008dac:	e7a4      	b.n	8008cf8 <__mdiff+0x34>
 8008dae:	f855 8b04 	ldr.w	r8, [r5], #4
 8008db2:	fa1f f188 	uxth.w	r1, r8
 8008db6:	4461      	add	r1, ip
 8008db8:	140c      	asrs	r4, r1, #16
 8008dba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008dbe:	b289      	uxth	r1, r1
 8008dc0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008dc4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008dc8:	f846 1b04 	str.w	r1, [r6], #4
 8008dcc:	e7de      	b.n	8008d8c <__mdiff+0xc8>
 8008dce:	3f01      	subs	r7, #1
 8008dd0:	e7e8      	b.n	8008da4 <__mdiff+0xe0>
 8008dd2:	bf00      	nop
 8008dd4:	08009fa3 	.word	0x08009fa3
 8008dd8:	0800a014 	.word	0x0800a014

08008ddc <__d2b>:
 8008ddc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008de0:	2101      	movs	r1, #1
 8008de2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008de6:	4690      	mov	r8, r2
 8008de8:	461d      	mov	r5, r3
 8008dea:	f7ff fcd1 	bl	8008790 <_Balloc>
 8008dee:	4604      	mov	r4, r0
 8008df0:	b930      	cbnz	r0, 8008e00 <__d2b+0x24>
 8008df2:	4602      	mov	r2, r0
 8008df4:	f240 310a 	movw	r1, #778	; 0x30a
 8008df8:	4b24      	ldr	r3, [pc, #144]	; (8008e8c <__d2b+0xb0>)
 8008dfa:	4825      	ldr	r0, [pc, #148]	; (8008e90 <__d2b+0xb4>)
 8008dfc:	f000 fc54 	bl	80096a8 <__assert_func>
 8008e00:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008e04:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008e08:	bb2d      	cbnz	r5, 8008e56 <__d2b+0x7a>
 8008e0a:	9301      	str	r3, [sp, #4]
 8008e0c:	f1b8 0300 	subs.w	r3, r8, #0
 8008e10:	d026      	beq.n	8008e60 <__d2b+0x84>
 8008e12:	4668      	mov	r0, sp
 8008e14:	9300      	str	r3, [sp, #0]
 8008e16:	f7ff fd83 	bl	8008920 <__lo0bits>
 8008e1a:	9900      	ldr	r1, [sp, #0]
 8008e1c:	b1f0      	cbz	r0, 8008e5c <__d2b+0x80>
 8008e1e:	9a01      	ldr	r2, [sp, #4]
 8008e20:	f1c0 0320 	rsb	r3, r0, #32
 8008e24:	fa02 f303 	lsl.w	r3, r2, r3
 8008e28:	430b      	orrs	r3, r1
 8008e2a:	40c2      	lsrs	r2, r0
 8008e2c:	6163      	str	r3, [r4, #20]
 8008e2e:	9201      	str	r2, [sp, #4]
 8008e30:	9b01      	ldr	r3, [sp, #4]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	bf14      	ite	ne
 8008e36:	2102      	movne	r1, #2
 8008e38:	2101      	moveq	r1, #1
 8008e3a:	61a3      	str	r3, [r4, #24]
 8008e3c:	6121      	str	r1, [r4, #16]
 8008e3e:	b1c5      	cbz	r5, 8008e72 <__d2b+0x96>
 8008e40:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008e44:	4405      	add	r5, r0
 8008e46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e4a:	603d      	str	r5, [r7, #0]
 8008e4c:	6030      	str	r0, [r6, #0]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	b002      	add	sp, #8
 8008e52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e5a:	e7d6      	b.n	8008e0a <__d2b+0x2e>
 8008e5c:	6161      	str	r1, [r4, #20]
 8008e5e:	e7e7      	b.n	8008e30 <__d2b+0x54>
 8008e60:	a801      	add	r0, sp, #4
 8008e62:	f7ff fd5d 	bl	8008920 <__lo0bits>
 8008e66:	2101      	movs	r1, #1
 8008e68:	9b01      	ldr	r3, [sp, #4]
 8008e6a:	6121      	str	r1, [r4, #16]
 8008e6c:	6163      	str	r3, [r4, #20]
 8008e6e:	3020      	adds	r0, #32
 8008e70:	e7e5      	b.n	8008e3e <__d2b+0x62>
 8008e72:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008e76:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008e7a:	6038      	str	r0, [r7, #0]
 8008e7c:	6918      	ldr	r0, [r3, #16]
 8008e7e:	f7ff fd2f 	bl	80088e0 <__hi0bits>
 8008e82:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008e86:	6031      	str	r1, [r6, #0]
 8008e88:	e7e1      	b.n	8008e4e <__d2b+0x72>
 8008e8a:	bf00      	nop
 8008e8c:	08009fa3 	.word	0x08009fa3
 8008e90:	0800a014 	.word	0x0800a014

08008e94 <_calloc_r>:
 8008e94:	b570      	push	{r4, r5, r6, lr}
 8008e96:	fba1 5402 	umull	r5, r4, r1, r2
 8008e9a:	b934      	cbnz	r4, 8008eaa <_calloc_r+0x16>
 8008e9c:	4629      	mov	r1, r5
 8008e9e:	f000 f875 	bl	8008f8c <_malloc_r>
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	b928      	cbnz	r0, 8008eb2 <_calloc_r+0x1e>
 8008ea6:	4630      	mov	r0, r6
 8008ea8:	bd70      	pop	{r4, r5, r6, pc}
 8008eaa:	220c      	movs	r2, #12
 8008eac:	2600      	movs	r6, #0
 8008eae:	6002      	str	r2, [r0, #0]
 8008eb0:	e7f9      	b.n	8008ea6 <_calloc_r+0x12>
 8008eb2:	462a      	mov	r2, r5
 8008eb4:	4621      	mov	r1, r4
 8008eb6:	f7fd fdcf 	bl	8006a58 <memset>
 8008eba:	e7f4      	b.n	8008ea6 <_calloc_r+0x12>

08008ebc <_free_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	4605      	mov	r5, r0
 8008ec0:	2900      	cmp	r1, #0
 8008ec2:	d040      	beq.n	8008f46 <_free_r+0x8a>
 8008ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ec8:	1f0c      	subs	r4, r1, #4
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	bfb8      	it	lt
 8008ece:	18e4      	addlt	r4, r4, r3
 8008ed0:	f000 fc8a 	bl	80097e8 <__malloc_lock>
 8008ed4:	4a1c      	ldr	r2, [pc, #112]	; (8008f48 <_free_r+0x8c>)
 8008ed6:	6813      	ldr	r3, [r2, #0]
 8008ed8:	b933      	cbnz	r3, 8008ee8 <_free_r+0x2c>
 8008eda:	6063      	str	r3, [r4, #4]
 8008edc:	6014      	str	r4, [r2, #0]
 8008ede:	4628      	mov	r0, r5
 8008ee0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ee4:	f000 bc86 	b.w	80097f4 <__malloc_unlock>
 8008ee8:	42a3      	cmp	r3, r4
 8008eea:	d908      	bls.n	8008efe <_free_r+0x42>
 8008eec:	6820      	ldr	r0, [r4, #0]
 8008eee:	1821      	adds	r1, r4, r0
 8008ef0:	428b      	cmp	r3, r1
 8008ef2:	bf01      	itttt	eq
 8008ef4:	6819      	ldreq	r1, [r3, #0]
 8008ef6:	685b      	ldreq	r3, [r3, #4]
 8008ef8:	1809      	addeq	r1, r1, r0
 8008efa:	6021      	streq	r1, [r4, #0]
 8008efc:	e7ed      	b.n	8008eda <_free_r+0x1e>
 8008efe:	461a      	mov	r2, r3
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	b10b      	cbz	r3, 8008f08 <_free_r+0x4c>
 8008f04:	42a3      	cmp	r3, r4
 8008f06:	d9fa      	bls.n	8008efe <_free_r+0x42>
 8008f08:	6811      	ldr	r1, [r2, #0]
 8008f0a:	1850      	adds	r0, r2, r1
 8008f0c:	42a0      	cmp	r0, r4
 8008f0e:	d10b      	bne.n	8008f28 <_free_r+0x6c>
 8008f10:	6820      	ldr	r0, [r4, #0]
 8008f12:	4401      	add	r1, r0
 8008f14:	1850      	adds	r0, r2, r1
 8008f16:	4283      	cmp	r3, r0
 8008f18:	6011      	str	r1, [r2, #0]
 8008f1a:	d1e0      	bne.n	8008ede <_free_r+0x22>
 8008f1c:	6818      	ldr	r0, [r3, #0]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	4401      	add	r1, r0
 8008f22:	6011      	str	r1, [r2, #0]
 8008f24:	6053      	str	r3, [r2, #4]
 8008f26:	e7da      	b.n	8008ede <_free_r+0x22>
 8008f28:	d902      	bls.n	8008f30 <_free_r+0x74>
 8008f2a:	230c      	movs	r3, #12
 8008f2c:	602b      	str	r3, [r5, #0]
 8008f2e:	e7d6      	b.n	8008ede <_free_r+0x22>
 8008f30:	6820      	ldr	r0, [r4, #0]
 8008f32:	1821      	adds	r1, r4, r0
 8008f34:	428b      	cmp	r3, r1
 8008f36:	bf01      	itttt	eq
 8008f38:	6819      	ldreq	r1, [r3, #0]
 8008f3a:	685b      	ldreq	r3, [r3, #4]
 8008f3c:	1809      	addeq	r1, r1, r0
 8008f3e:	6021      	streq	r1, [r4, #0]
 8008f40:	6063      	str	r3, [r4, #4]
 8008f42:	6054      	str	r4, [r2, #4]
 8008f44:	e7cb      	b.n	8008ede <_free_r+0x22>
 8008f46:	bd38      	pop	{r3, r4, r5, pc}
 8008f48:	20003eb0 	.word	0x20003eb0

08008f4c <sbrk_aligned>:
 8008f4c:	b570      	push	{r4, r5, r6, lr}
 8008f4e:	4e0e      	ldr	r6, [pc, #56]	; (8008f88 <sbrk_aligned+0x3c>)
 8008f50:	460c      	mov	r4, r1
 8008f52:	6831      	ldr	r1, [r6, #0]
 8008f54:	4605      	mov	r5, r0
 8008f56:	b911      	cbnz	r1, 8008f5e <sbrk_aligned+0x12>
 8008f58:	f000 fb40 	bl	80095dc <_sbrk_r>
 8008f5c:	6030      	str	r0, [r6, #0]
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4628      	mov	r0, r5
 8008f62:	f000 fb3b 	bl	80095dc <_sbrk_r>
 8008f66:	1c43      	adds	r3, r0, #1
 8008f68:	d00a      	beq.n	8008f80 <sbrk_aligned+0x34>
 8008f6a:	1cc4      	adds	r4, r0, #3
 8008f6c:	f024 0403 	bic.w	r4, r4, #3
 8008f70:	42a0      	cmp	r0, r4
 8008f72:	d007      	beq.n	8008f84 <sbrk_aligned+0x38>
 8008f74:	1a21      	subs	r1, r4, r0
 8008f76:	4628      	mov	r0, r5
 8008f78:	f000 fb30 	bl	80095dc <_sbrk_r>
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	d101      	bne.n	8008f84 <sbrk_aligned+0x38>
 8008f80:	f04f 34ff 	mov.w	r4, #4294967295
 8008f84:	4620      	mov	r0, r4
 8008f86:	bd70      	pop	{r4, r5, r6, pc}
 8008f88:	20003eb4 	.word	0x20003eb4

08008f8c <_malloc_r>:
 8008f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f90:	1ccd      	adds	r5, r1, #3
 8008f92:	f025 0503 	bic.w	r5, r5, #3
 8008f96:	3508      	adds	r5, #8
 8008f98:	2d0c      	cmp	r5, #12
 8008f9a:	bf38      	it	cc
 8008f9c:	250c      	movcc	r5, #12
 8008f9e:	2d00      	cmp	r5, #0
 8008fa0:	4607      	mov	r7, r0
 8008fa2:	db01      	blt.n	8008fa8 <_malloc_r+0x1c>
 8008fa4:	42a9      	cmp	r1, r5
 8008fa6:	d905      	bls.n	8008fb4 <_malloc_r+0x28>
 8008fa8:	230c      	movs	r3, #12
 8008faa:	2600      	movs	r6, #0
 8008fac:	603b      	str	r3, [r7, #0]
 8008fae:	4630      	mov	r0, r6
 8008fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb4:	4e2e      	ldr	r6, [pc, #184]	; (8009070 <_malloc_r+0xe4>)
 8008fb6:	f000 fc17 	bl	80097e8 <__malloc_lock>
 8008fba:	6833      	ldr	r3, [r6, #0]
 8008fbc:	461c      	mov	r4, r3
 8008fbe:	bb34      	cbnz	r4, 800900e <_malloc_r+0x82>
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	4638      	mov	r0, r7
 8008fc4:	f7ff ffc2 	bl	8008f4c <sbrk_aligned>
 8008fc8:	1c43      	adds	r3, r0, #1
 8008fca:	4604      	mov	r4, r0
 8008fcc:	d14d      	bne.n	800906a <_malloc_r+0xde>
 8008fce:	6834      	ldr	r4, [r6, #0]
 8008fd0:	4626      	mov	r6, r4
 8008fd2:	2e00      	cmp	r6, #0
 8008fd4:	d140      	bne.n	8009058 <_malloc_r+0xcc>
 8008fd6:	6823      	ldr	r3, [r4, #0]
 8008fd8:	4631      	mov	r1, r6
 8008fda:	4638      	mov	r0, r7
 8008fdc:	eb04 0803 	add.w	r8, r4, r3
 8008fe0:	f000 fafc 	bl	80095dc <_sbrk_r>
 8008fe4:	4580      	cmp	r8, r0
 8008fe6:	d13a      	bne.n	800905e <_malloc_r+0xd2>
 8008fe8:	6821      	ldr	r1, [r4, #0]
 8008fea:	3503      	adds	r5, #3
 8008fec:	1a6d      	subs	r5, r5, r1
 8008fee:	f025 0503 	bic.w	r5, r5, #3
 8008ff2:	3508      	adds	r5, #8
 8008ff4:	2d0c      	cmp	r5, #12
 8008ff6:	bf38      	it	cc
 8008ff8:	250c      	movcc	r5, #12
 8008ffa:	4638      	mov	r0, r7
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	f7ff ffa5 	bl	8008f4c <sbrk_aligned>
 8009002:	3001      	adds	r0, #1
 8009004:	d02b      	beq.n	800905e <_malloc_r+0xd2>
 8009006:	6823      	ldr	r3, [r4, #0]
 8009008:	442b      	add	r3, r5
 800900a:	6023      	str	r3, [r4, #0]
 800900c:	e00e      	b.n	800902c <_malloc_r+0xa0>
 800900e:	6822      	ldr	r2, [r4, #0]
 8009010:	1b52      	subs	r2, r2, r5
 8009012:	d41e      	bmi.n	8009052 <_malloc_r+0xc6>
 8009014:	2a0b      	cmp	r2, #11
 8009016:	d916      	bls.n	8009046 <_malloc_r+0xba>
 8009018:	1961      	adds	r1, r4, r5
 800901a:	42a3      	cmp	r3, r4
 800901c:	6025      	str	r5, [r4, #0]
 800901e:	bf18      	it	ne
 8009020:	6059      	strne	r1, [r3, #4]
 8009022:	6863      	ldr	r3, [r4, #4]
 8009024:	bf08      	it	eq
 8009026:	6031      	streq	r1, [r6, #0]
 8009028:	5162      	str	r2, [r4, r5]
 800902a:	604b      	str	r3, [r1, #4]
 800902c:	4638      	mov	r0, r7
 800902e:	f104 060b 	add.w	r6, r4, #11
 8009032:	f000 fbdf 	bl	80097f4 <__malloc_unlock>
 8009036:	f026 0607 	bic.w	r6, r6, #7
 800903a:	1d23      	adds	r3, r4, #4
 800903c:	1af2      	subs	r2, r6, r3
 800903e:	d0b6      	beq.n	8008fae <_malloc_r+0x22>
 8009040:	1b9b      	subs	r3, r3, r6
 8009042:	50a3      	str	r3, [r4, r2]
 8009044:	e7b3      	b.n	8008fae <_malloc_r+0x22>
 8009046:	6862      	ldr	r2, [r4, #4]
 8009048:	42a3      	cmp	r3, r4
 800904a:	bf0c      	ite	eq
 800904c:	6032      	streq	r2, [r6, #0]
 800904e:	605a      	strne	r2, [r3, #4]
 8009050:	e7ec      	b.n	800902c <_malloc_r+0xa0>
 8009052:	4623      	mov	r3, r4
 8009054:	6864      	ldr	r4, [r4, #4]
 8009056:	e7b2      	b.n	8008fbe <_malloc_r+0x32>
 8009058:	4634      	mov	r4, r6
 800905a:	6876      	ldr	r6, [r6, #4]
 800905c:	e7b9      	b.n	8008fd2 <_malloc_r+0x46>
 800905e:	230c      	movs	r3, #12
 8009060:	4638      	mov	r0, r7
 8009062:	603b      	str	r3, [r7, #0]
 8009064:	f000 fbc6 	bl	80097f4 <__malloc_unlock>
 8009068:	e7a1      	b.n	8008fae <_malloc_r+0x22>
 800906a:	6025      	str	r5, [r4, #0]
 800906c:	e7de      	b.n	800902c <_malloc_r+0xa0>
 800906e:	bf00      	nop
 8009070:	20003eb0 	.word	0x20003eb0

08009074 <__ssputs_r>:
 8009074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009078:	688e      	ldr	r6, [r1, #8]
 800907a:	4682      	mov	sl, r0
 800907c:	429e      	cmp	r6, r3
 800907e:	460c      	mov	r4, r1
 8009080:	4690      	mov	r8, r2
 8009082:	461f      	mov	r7, r3
 8009084:	d838      	bhi.n	80090f8 <__ssputs_r+0x84>
 8009086:	898a      	ldrh	r2, [r1, #12]
 8009088:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800908c:	d032      	beq.n	80090f4 <__ssputs_r+0x80>
 800908e:	6825      	ldr	r5, [r4, #0]
 8009090:	6909      	ldr	r1, [r1, #16]
 8009092:	3301      	adds	r3, #1
 8009094:	eba5 0901 	sub.w	r9, r5, r1
 8009098:	6965      	ldr	r5, [r4, #20]
 800909a:	444b      	add	r3, r9
 800909c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80090a4:	106d      	asrs	r5, r5, #1
 80090a6:	429d      	cmp	r5, r3
 80090a8:	bf38      	it	cc
 80090aa:	461d      	movcc	r5, r3
 80090ac:	0553      	lsls	r3, r2, #21
 80090ae:	d531      	bpl.n	8009114 <__ssputs_r+0xa0>
 80090b0:	4629      	mov	r1, r5
 80090b2:	f7ff ff6b 	bl	8008f8c <_malloc_r>
 80090b6:	4606      	mov	r6, r0
 80090b8:	b950      	cbnz	r0, 80090d0 <__ssputs_r+0x5c>
 80090ba:	230c      	movs	r3, #12
 80090bc:	f04f 30ff 	mov.w	r0, #4294967295
 80090c0:	f8ca 3000 	str.w	r3, [sl]
 80090c4:	89a3      	ldrh	r3, [r4, #12]
 80090c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090d0:	464a      	mov	r2, r9
 80090d2:	6921      	ldr	r1, [r4, #16]
 80090d4:	f7fd fcb2 	bl	8006a3c <memcpy>
 80090d8:	89a3      	ldrh	r3, [r4, #12]
 80090da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80090de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090e2:	81a3      	strh	r3, [r4, #12]
 80090e4:	6126      	str	r6, [r4, #16]
 80090e6:	444e      	add	r6, r9
 80090e8:	6026      	str	r6, [r4, #0]
 80090ea:	463e      	mov	r6, r7
 80090ec:	6165      	str	r5, [r4, #20]
 80090ee:	eba5 0509 	sub.w	r5, r5, r9
 80090f2:	60a5      	str	r5, [r4, #8]
 80090f4:	42be      	cmp	r6, r7
 80090f6:	d900      	bls.n	80090fa <__ssputs_r+0x86>
 80090f8:	463e      	mov	r6, r7
 80090fa:	4632      	mov	r2, r6
 80090fc:	4641      	mov	r1, r8
 80090fe:	6820      	ldr	r0, [r4, #0]
 8009100:	f000 fb58 	bl	80097b4 <memmove>
 8009104:	68a3      	ldr	r3, [r4, #8]
 8009106:	2000      	movs	r0, #0
 8009108:	1b9b      	subs	r3, r3, r6
 800910a:	60a3      	str	r3, [r4, #8]
 800910c:	6823      	ldr	r3, [r4, #0]
 800910e:	4433      	add	r3, r6
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	e7db      	b.n	80090cc <__ssputs_r+0x58>
 8009114:	462a      	mov	r2, r5
 8009116:	f000 fb73 	bl	8009800 <_realloc_r>
 800911a:	4606      	mov	r6, r0
 800911c:	2800      	cmp	r0, #0
 800911e:	d1e1      	bne.n	80090e4 <__ssputs_r+0x70>
 8009120:	4650      	mov	r0, sl
 8009122:	6921      	ldr	r1, [r4, #16]
 8009124:	f7ff feca 	bl	8008ebc <_free_r>
 8009128:	e7c7      	b.n	80090ba <__ssputs_r+0x46>
	...

0800912c <_svfiprintf_r>:
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	4698      	mov	r8, r3
 8009132:	898b      	ldrh	r3, [r1, #12]
 8009134:	4607      	mov	r7, r0
 8009136:	061b      	lsls	r3, r3, #24
 8009138:	460d      	mov	r5, r1
 800913a:	4614      	mov	r4, r2
 800913c:	b09d      	sub	sp, #116	; 0x74
 800913e:	d50e      	bpl.n	800915e <_svfiprintf_r+0x32>
 8009140:	690b      	ldr	r3, [r1, #16]
 8009142:	b963      	cbnz	r3, 800915e <_svfiprintf_r+0x32>
 8009144:	2140      	movs	r1, #64	; 0x40
 8009146:	f7ff ff21 	bl	8008f8c <_malloc_r>
 800914a:	6028      	str	r0, [r5, #0]
 800914c:	6128      	str	r0, [r5, #16]
 800914e:	b920      	cbnz	r0, 800915a <_svfiprintf_r+0x2e>
 8009150:	230c      	movs	r3, #12
 8009152:	603b      	str	r3, [r7, #0]
 8009154:	f04f 30ff 	mov.w	r0, #4294967295
 8009158:	e0d1      	b.n	80092fe <_svfiprintf_r+0x1d2>
 800915a:	2340      	movs	r3, #64	; 0x40
 800915c:	616b      	str	r3, [r5, #20]
 800915e:	2300      	movs	r3, #0
 8009160:	9309      	str	r3, [sp, #36]	; 0x24
 8009162:	2320      	movs	r3, #32
 8009164:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009168:	2330      	movs	r3, #48	; 0x30
 800916a:	f04f 0901 	mov.w	r9, #1
 800916e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009172:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009318 <_svfiprintf_r+0x1ec>
 8009176:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800917a:	4623      	mov	r3, r4
 800917c:	469a      	mov	sl, r3
 800917e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009182:	b10a      	cbz	r2, 8009188 <_svfiprintf_r+0x5c>
 8009184:	2a25      	cmp	r2, #37	; 0x25
 8009186:	d1f9      	bne.n	800917c <_svfiprintf_r+0x50>
 8009188:	ebba 0b04 	subs.w	fp, sl, r4
 800918c:	d00b      	beq.n	80091a6 <_svfiprintf_r+0x7a>
 800918e:	465b      	mov	r3, fp
 8009190:	4622      	mov	r2, r4
 8009192:	4629      	mov	r1, r5
 8009194:	4638      	mov	r0, r7
 8009196:	f7ff ff6d 	bl	8009074 <__ssputs_r>
 800919a:	3001      	adds	r0, #1
 800919c:	f000 80aa 	beq.w	80092f4 <_svfiprintf_r+0x1c8>
 80091a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091a2:	445a      	add	r2, fp
 80091a4:	9209      	str	r2, [sp, #36]	; 0x24
 80091a6:	f89a 3000 	ldrb.w	r3, [sl]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f000 80a2 	beq.w	80092f4 <_svfiprintf_r+0x1c8>
 80091b0:	2300      	movs	r3, #0
 80091b2:	f04f 32ff 	mov.w	r2, #4294967295
 80091b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091ba:	f10a 0a01 	add.w	sl, sl, #1
 80091be:	9304      	str	r3, [sp, #16]
 80091c0:	9307      	str	r3, [sp, #28]
 80091c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091c6:	931a      	str	r3, [sp, #104]	; 0x68
 80091c8:	4654      	mov	r4, sl
 80091ca:	2205      	movs	r2, #5
 80091cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091d0:	4851      	ldr	r0, [pc, #324]	; (8009318 <_svfiprintf_r+0x1ec>)
 80091d2:	f7ff facf 	bl	8008774 <memchr>
 80091d6:	9a04      	ldr	r2, [sp, #16]
 80091d8:	b9d8      	cbnz	r0, 8009212 <_svfiprintf_r+0xe6>
 80091da:	06d0      	lsls	r0, r2, #27
 80091dc:	bf44      	itt	mi
 80091de:	2320      	movmi	r3, #32
 80091e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091e4:	0711      	lsls	r1, r2, #28
 80091e6:	bf44      	itt	mi
 80091e8:	232b      	movmi	r3, #43	; 0x2b
 80091ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091ee:	f89a 3000 	ldrb.w	r3, [sl]
 80091f2:	2b2a      	cmp	r3, #42	; 0x2a
 80091f4:	d015      	beq.n	8009222 <_svfiprintf_r+0xf6>
 80091f6:	4654      	mov	r4, sl
 80091f8:	2000      	movs	r0, #0
 80091fa:	f04f 0c0a 	mov.w	ip, #10
 80091fe:	9a07      	ldr	r2, [sp, #28]
 8009200:	4621      	mov	r1, r4
 8009202:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009206:	3b30      	subs	r3, #48	; 0x30
 8009208:	2b09      	cmp	r3, #9
 800920a:	d94e      	bls.n	80092aa <_svfiprintf_r+0x17e>
 800920c:	b1b0      	cbz	r0, 800923c <_svfiprintf_r+0x110>
 800920e:	9207      	str	r2, [sp, #28]
 8009210:	e014      	b.n	800923c <_svfiprintf_r+0x110>
 8009212:	eba0 0308 	sub.w	r3, r0, r8
 8009216:	fa09 f303 	lsl.w	r3, r9, r3
 800921a:	4313      	orrs	r3, r2
 800921c:	46a2      	mov	sl, r4
 800921e:	9304      	str	r3, [sp, #16]
 8009220:	e7d2      	b.n	80091c8 <_svfiprintf_r+0x9c>
 8009222:	9b03      	ldr	r3, [sp, #12]
 8009224:	1d19      	adds	r1, r3, #4
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	9103      	str	r1, [sp, #12]
 800922a:	2b00      	cmp	r3, #0
 800922c:	bfbb      	ittet	lt
 800922e:	425b      	neglt	r3, r3
 8009230:	f042 0202 	orrlt.w	r2, r2, #2
 8009234:	9307      	strge	r3, [sp, #28]
 8009236:	9307      	strlt	r3, [sp, #28]
 8009238:	bfb8      	it	lt
 800923a:	9204      	strlt	r2, [sp, #16]
 800923c:	7823      	ldrb	r3, [r4, #0]
 800923e:	2b2e      	cmp	r3, #46	; 0x2e
 8009240:	d10c      	bne.n	800925c <_svfiprintf_r+0x130>
 8009242:	7863      	ldrb	r3, [r4, #1]
 8009244:	2b2a      	cmp	r3, #42	; 0x2a
 8009246:	d135      	bne.n	80092b4 <_svfiprintf_r+0x188>
 8009248:	9b03      	ldr	r3, [sp, #12]
 800924a:	3402      	adds	r4, #2
 800924c:	1d1a      	adds	r2, r3, #4
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	9203      	str	r2, [sp, #12]
 8009252:	2b00      	cmp	r3, #0
 8009254:	bfb8      	it	lt
 8009256:	f04f 33ff 	movlt.w	r3, #4294967295
 800925a:	9305      	str	r3, [sp, #20]
 800925c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800931c <_svfiprintf_r+0x1f0>
 8009260:	2203      	movs	r2, #3
 8009262:	4650      	mov	r0, sl
 8009264:	7821      	ldrb	r1, [r4, #0]
 8009266:	f7ff fa85 	bl	8008774 <memchr>
 800926a:	b140      	cbz	r0, 800927e <_svfiprintf_r+0x152>
 800926c:	2340      	movs	r3, #64	; 0x40
 800926e:	eba0 000a 	sub.w	r0, r0, sl
 8009272:	fa03 f000 	lsl.w	r0, r3, r0
 8009276:	9b04      	ldr	r3, [sp, #16]
 8009278:	3401      	adds	r4, #1
 800927a:	4303      	orrs	r3, r0
 800927c:	9304      	str	r3, [sp, #16]
 800927e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009282:	2206      	movs	r2, #6
 8009284:	4826      	ldr	r0, [pc, #152]	; (8009320 <_svfiprintf_r+0x1f4>)
 8009286:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800928a:	f7ff fa73 	bl	8008774 <memchr>
 800928e:	2800      	cmp	r0, #0
 8009290:	d038      	beq.n	8009304 <_svfiprintf_r+0x1d8>
 8009292:	4b24      	ldr	r3, [pc, #144]	; (8009324 <_svfiprintf_r+0x1f8>)
 8009294:	bb1b      	cbnz	r3, 80092de <_svfiprintf_r+0x1b2>
 8009296:	9b03      	ldr	r3, [sp, #12]
 8009298:	3307      	adds	r3, #7
 800929a:	f023 0307 	bic.w	r3, r3, #7
 800929e:	3308      	adds	r3, #8
 80092a0:	9303      	str	r3, [sp, #12]
 80092a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a4:	4433      	add	r3, r6
 80092a6:	9309      	str	r3, [sp, #36]	; 0x24
 80092a8:	e767      	b.n	800917a <_svfiprintf_r+0x4e>
 80092aa:	460c      	mov	r4, r1
 80092ac:	2001      	movs	r0, #1
 80092ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80092b2:	e7a5      	b.n	8009200 <_svfiprintf_r+0xd4>
 80092b4:	2300      	movs	r3, #0
 80092b6:	f04f 0c0a 	mov.w	ip, #10
 80092ba:	4619      	mov	r1, r3
 80092bc:	3401      	adds	r4, #1
 80092be:	9305      	str	r3, [sp, #20]
 80092c0:	4620      	mov	r0, r4
 80092c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092c6:	3a30      	subs	r2, #48	; 0x30
 80092c8:	2a09      	cmp	r2, #9
 80092ca:	d903      	bls.n	80092d4 <_svfiprintf_r+0x1a8>
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d0c5      	beq.n	800925c <_svfiprintf_r+0x130>
 80092d0:	9105      	str	r1, [sp, #20]
 80092d2:	e7c3      	b.n	800925c <_svfiprintf_r+0x130>
 80092d4:	4604      	mov	r4, r0
 80092d6:	2301      	movs	r3, #1
 80092d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80092dc:	e7f0      	b.n	80092c0 <_svfiprintf_r+0x194>
 80092de:	ab03      	add	r3, sp, #12
 80092e0:	9300      	str	r3, [sp, #0]
 80092e2:	462a      	mov	r2, r5
 80092e4:	4638      	mov	r0, r7
 80092e6:	4b10      	ldr	r3, [pc, #64]	; (8009328 <_svfiprintf_r+0x1fc>)
 80092e8:	a904      	add	r1, sp, #16
 80092ea:	f7fd fc5b 	bl	8006ba4 <_printf_float>
 80092ee:	1c42      	adds	r2, r0, #1
 80092f0:	4606      	mov	r6, r0
 80092f2:	d1d6      	bne.n	80092a2 <_svfiprintf_r+0x176>
 80092f4:	89ab      	ldrh	r3, [r5, #12]
 80092f6:	065b      	lsls	r3, r3, #25
 80092f8:	f53f af2c 	bmi.w	8009154 <_svfiprintf_r+0x28>
 80092fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092fe:	b01d      	add	sp, #116	; 0x74
 8009300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009304:	ab03      	add	r3, sp, #12
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	462a      	mov	r2, r5
 800930a:	4638      	mov	r0, r7
 800930c:	4b06      	ldr	r3, [pc, #24]	; (8009328 <_svfiprintf_r+0x1fc>)
 800930e:	a904      	add	r1, sp, #16
 8009310:	f7fd fee4 	bl	80070dc <_printf_i>
 8009314:	e7eb      	b.n	80092ee <_svfiprintf_r+0x1c2>
 8009316:	bf00      	nop
 8009318:	0800a16c 	.word	0x0800a16c
 800931c:	0800a172 	.word	0x0800a172
 8009320:	0800a176 	.word	0x0800a176
 8009324:	08006ba5 	.word	0x08006ba5
 8009328:	08009075 	.word	0x08009075

0800932c <__sfputc_r>:
 800932c:	6893      	ldr	r3, [r2, #8]
 800932e:	b410      	push	{r4}
 8009330:	3b01      	subs	r3, #1
 8009332:	2b00      	cmp	r3, #0
 8009334:	6093      	str	r3, [r2, #8]
 8009336:	da07      	bge.n	8009348 <__sfputc_r+0x1c>
 8009338:	6994      	ldr	r4, [r2, #24]
 800933a:	42a3      	cmp	r3, r4
 800933c:	db01      	blt.n	8009342 <__sfputc_r+0x16>
 800933e:	290a      	cmp	r1, #10
 8009340:	d102      	bne.n	8009348 <__sfputc_r+0x1c>
 8009342:	bc10      	pop	{r4}
 8009344:	f7fe b8b2 	b.w	80074ac <__swbuf_r>
 8009348:	6813      	ldr	r3, [r2, #0]
 800934a:	1c58      	adds	r0, r3, #1
 800934c:	6010      	str	r0, [r2, #0]
 800934e:	7019      	strb	r1, [r3, #0]
 8009350:	4608      	mov	r0, r1
 8009352:	bc10      	pop	{r4}
 8009354:	4770      	bx	lr

08009356 <__sfputs_r>:
 8009356:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009358:	4606      	mov	r6, r0
 800935a:	460f      	mov	r7, r1
 800935c:	4614      	mov	r4, r2
 800935e:	18d5      	adds	r5, r2, r3
 8009360:	42ac      	cmp	r4, r5
 8009362:	d101      	bne.n	8009368 <__sfputs_r+0x12>
 8009364:	2000      	movs	r0, #0
 8009366:	e007      	b.n	8009378 <__sfputs_r+0x22>
 8009368:	463a      	mov	r2, r7
 800936a:	4630      	mov	r0, r6
 800936c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009370:	f7ff ffdc 	bl	800932c <__sfputc_r>
 8009374:	1c43      	adds	r3, r0, #1
 8009376:	d1f3      	bne.n	8009360 <__sfputs_r+0xa>
 8009378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800937c <_vfiprintf_r>:
 800937c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009380:	460d      	mov	r5, r1
 8009382:	4614      	mov	r4, r2
 8009384:	4698      	mov	r8, r3
 8009386:	4606      	mov	r6, r0
 8009388:	b09d      	sub	sp, #116	; 0x74
 800938a:	b118      	cbz	r0, 8009394 <_vfiprintf_r+0x18>
 800938c:	6983      	ldr	r3, [r0, #24]
 800938e:	b90b      	cbnz	r3, 8009394 <_vfiprintf_r+0x18>
 8009390:	f7ff f8de 	bl	8008550 <__sinit>
 8009394:	4b89      	ldr	r3, [pc, #548]	; (80095bc <_vfiprintf_r+0x240>)
 8009396:	429d      	cmp	r5, r3
 8009398:	d11b      	bne.n	80093d2 <_vfiprintf_r+0x56>
 800939a:	6875      	ldr	r5, [r6, #4]
 800939c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800939e:	07d9      	lsls	r1, r3, #31
 80093a0:	d405      	bmi.n	80093ae <_vfiprintf_r+0x32>
 80093a2:	89ab      	ldrh	r3, [r5, #12]
 80093a4:	059a      	lsls	r2, r3, #22
 80093a6:	d402      	bmi.n	80093ae <_vfiprintf_r+0x32>
 80093a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093aa:	f7ff f974 	bl	8008696 <__retarget_lock_acquire_recursive>
 80093ae:	89ab      	ldrh	r3, [r5, #12]
 80093b0:	071b      	lsls	r3, r3, #28
 80093b2:	d501      	bpl.n	80093b8 <_vfiprintf_r+0x3c>
 80093b4:	692b      	ldr	r3, [r5, #16]
 80093b6:	b9eb      	cbnz	r3, 80093f4 <_vfiprintf_r+0x78>
 80093b8:	4629      	mov	r1, r5
 80093ba:	4630      	mov	r0, r6
 80093bc:	f7fe f8c8 	bl	8007550 <__swsetup_r>
 80093c0:	b1c0      	cbz	r0, 80093f4 <_vfiprintf_r+0x78>
 80093c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093c4:	07dc      	lsls	r4, r3, #31
 80093c6:	d50e      	bpl.n	80093e6 <_vfiprintf_r+0x6a>
 80093c8:	f04f 30ff 	mov.w	r0, #4294967295
 80093cc:	b01d      	add	sp, #116	; 0x74
 80093ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d2:	4b7b      	ldr	r3, [pc, #492]	; (80095c0 <_vfiprintf_r+0x244>)
 80093d4:	429d      	cmp	r5, r3
 80093d6:	d101      	bne.n	80093dc <_vfiprintf_r+0x60>
 80093d8:	68b5      	ldr	r5, [r6, #8]
 80093da:	e7df      	b.n	800939c <_vfiprintf_r+0x20>
 80093dc:	4b79      	ldr	r3, [pc, #484]	; (80095c4 <_vfiprintf_r+0x248>)
 80093de:	429d      	cmp	r5, r3
 80093e0:	bf08      	it	eq
 80093e2:	68f5      	ldreq	r5, [r6, #12]
 80093e4:	e7da      	b.n	800939c <_vfiprintf_r+0x20>
 80093e6:	89ab      	ldrh	r3, [r5, #12]
 80093e8:	0598      	lsls	r0, r3, #22
 80093ea:	d4ed      	bmi.n	80093c8 <_vfiprintf_r+0x4c>
 80093ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093ee:	f7ff f953 	bl	8008698 <__retarget_lock_release_recursive>
 80093f2:	e7e9      	b.n	80093c8 <_vfiprintf_r+0x4c>
 80093f4:	2300      	movs	r3, #0
 80093f6:	9309      	str	r3, [sp, #36]	; 0x24
 80093f8:	2320      	movs	r3, #32
 80093fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093fe:	2330      	movs	r3, #48	; 0x30
 8009400:	f04f 0901 	mov.w	r9, #1
 8009404:	f8cd 800c 	str.w	r8, [sp, #12]
 8009408:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80095c8 <_vfiprintf_r+0x24c>
 800940c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009410:	4623      	mov	r3, r4
 8009412:	469a      	mov	sl, r3
 8009414:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009418:	b10a      	cbz	r2, 800941e <_vfiprintf_r+0xa2>
 800941a:	2a25      	cmp	r2, #37	; 0x25
 800941c:	d1f9      	bne.n	8009412 <_vfiprintf_r+0x96>
 800941e:	ebba 0b04 	subs.w	fp, sl, r4
 8009422:	d00b      	beq.n	800943c <_vfiprintf_r+0xc0>
 8009424:	465b      	mov	r3, fp
 8009426:	4622      	mov	r2, r4
 8009428:	4629      	mov	r1, r5
 800942a:	4630      	mov	r0, r6
 800942c:	f7ff ff93 	bl	8009356 <__sfputs_r>
 8009430:	3001      	adds	r0, #1
 8009432:	f000 80aa 	beq.w	800958a <_vfiprintf_r+0x20e>
 8009436:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009438:	445a      	add	r2, fp
 800943a:	9209      	str	r2, [sp, #36]	; 0x24
 800943c:	f89a 3000 	ldrb.w	r3, [sl]
 8009440:	2b00      	cmp	r3, #0
 8009442:	f000 80a2 	beq.w	800958a <_vfiprintf_r+0x20e>
 8009446:	2300      	movs	r3, #0
 8009448:	f04f 32ff 	mov.w	r2, #4294967295
 800944c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009450:	f10a 0a01 	add.w	sl, sl, #1
 8009454:	9304      	str	r3, [sp, #16]
 8009456:	9307      	str	r3, [sp, #28]
 8009458:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800945c:	931a      	str	r3, [sp, #104]	; 0x68
 800945e:	4654      	mov	r4, sl
 8009460:	2205      	movs	r2, #5
 8009462:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009466:	4858      	ldr	r0, [pc, #352]	; (80095c8 <_vfiprintf_r+0x24c>)
 8009468:	f7ff f984 	bl	8008774 <memchr>
 800946c:	9a04      	ldr	r2, [sp, #16]
 800946e:	b9d8      	cbnz	r0, 80094a8 <_vfiprintf_r+0x12c>
 8009470:	06d1      	lsls	r1, r2, #27
 8009472:	bf44      	itt	mi
 8009474:	2320      	movmi	r3, #32
 8009476:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800947a:	0713      	lsls	r3, r2, #28
 800947c:	bf44      	itt	mi
 800947e:	232b      	movmi	r3, #43	; 0x2b
 8009480:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009484:	f89a 3000 	ldrb.w	r3, [sl]
 8009488:	2b2a      	cmp	r3, #42	; 0x2a
 800948a:	d015      	beq.n	80094b8 <_vfiprintf_r+0x13c>
 800948c:	4654      	mov	r4, sl
 800948e:	2000      	movs	r0, #0
 8009490:	f04f 0c0a 	mov.w	ip, #10
 8009494:	9a07      	ldr	r2, [sp, #28]
 8009496:	4621      	mov	r1, r4
 8009498:	f811 3b01 	ldrb.w	r3, [r1], #1
 800949c:	3b30      	subs	r3, #48	; 0x30
 800949e:	2b09      	cmp	r3, #9
 80094a0:	d94e      	bls.n	8009540 <_vfiprintf_r+0x1c4>
 80094a2:	b1b0      	cbz	r0, 80094d2 <_vfiprintf_r+0x156>
 80094a4:	9207      	str	r2, [sp, #28]
 80094a6:	e014      	b.n	80094d2 <_vfiprintf_r+0x156>
 80094a8:	eba0 0308 	sub.w	r3, r0, r8
 80094ac:	fa09 f303 	lsl.w	r3, r9, r3
 80094b0:	4313      	orrs	r3, r2
 80094b2:	46a2      	mov	sl, r4
 80094b4:	9304      	str	r3, [sp, #16]
 80094b6:	e7d2      	b.n	800945e <_vfiprintf_r+0xe2>
 80094b8:	9b03      	ldr	r3, [sp, #12]
 80094ba:	1d19      	adds	r1, r3, #4
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	9103      	str	r1, [sp, #12]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	bfbb      	ittet	lt
 80094c4:	425b      	neglt	r3, r3
 80094c6:	f042 0202 	orrlt.w	r2, r2, #2
 80094ca:	9307      	strge	r3, [sp, #28]
 80094cc:	9307      	strlt	r3, [sp, #28]
 80094ce:	bfb8      	it	lt
 80094d0:	9204      	strlt	r2, [sp, #16]
 80094d2:	7823      	ldrb	r3, [r4, #0]
 80094d4:	2b2e      	cmp	r3, #46	; 0x2e
 80094d6:	d10c      	bne.n	80094f2 <_vfiprintf_r+0x176>
 80094d8:	7863      	ldrb	r3, [r4, #1]
 80094da:	2b2a      	cmp	r3, #42	; 0x2a
 80094dc:	d135      	bne.n	800954a <_vfiprintf_r+0x1ce>
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	3402      	adds	r4, #2
 80094e2:	1d1a      	adds	r2, r3, #4
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	9203      	str	r2, [sp, #12]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	bfb8      	it	lt
 80094ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80094f0:	9305      	str	r3, [sp, #20]
 80094f2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80095cc <_vfiprintf_r+0x250>
 80094f6:	2203      	movs	r2, #3
 80094f8:	4650      	mov	r0, sl
 80094fa:	7821      	ldrb	r1, [r4, #0]
 80094fc:	f7ff f93a 	bl	8008774 <memchr>
 8009500:	b140      	cbz	r0, 8009514 <_vfiprintf_r+0x198>
 8009502:	2340      	movs	r3, #64	; 0x40
 8009504:	eba0 000a 	sub.w	r0, r0, sl
 8009508:	fa03 f000 	lsl.w	r0, r3, r0
 800950c:	9b04      	ldr	r3, [sp, #16]
 800950e:	3401      	adds	r4, #1
 8009510:	4303      	orrs	r3, r0
 8009512:	9304      	str	r3, [sp, #16]
 8009514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009518:	2206      	movs	r2, #6
 800951a:	482d      	ldr	r0, [pc, #180]	; (80095d0 <_vfiprintf_r+0x254>)
 800951c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009520:	f7ff f928 	bl	8008774 <memchr>
 8009524:	2800      	cmp	r0, #0
 8009526:	d03f      	beq.n	80095a8 <_vfiprintf_r+0x22c>
 8009528:	4b2a      	ldr	r3, [pc, #168]	; (80095d4 <_vfiprintf_r+0x258>)
 800952a:	bb1b      	cbnz	r3, 8009574 <_vfiprintf_r+0x1f8>
 800952c:	9b03      	ldr	r3, [sp, #12]
 800952e:	3307      	adds	r3, #7
 8009530:	f023 0307 	bic.w	r3, r3, #7
 8009534:	3308      	adds	r3, #8
 8009536:	9303      	str	r3, [sp, #12]
 8009538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800953a:	443b      	add	r3, r7
 800953c:	9309      	str	r3, [sp, #36]	; 0x24
 800953e:	e767      	b.n	8009410 <_vfiprintf_r+0x94>
 8009540:	460c      	mov	r4, r1
 8009542:	2001      	movs	r0, #1
 8009544:	fb0c 3202 	mla	r2, ip, r2, r3
 8009548:	e7a5      	b.n	8009496 <_vfiprintf_r+0x11a>
 800954a:	2300      	movs	r3, #0
 800954c:	f04f 0c0a 	mov.w	ip, #10
 8009550:	4619      	mov	r1, r3
 8009552:	3401      	adds	r4, #1
 8009554:	9305      	str	r3, [sp, #20]
 8009556:	4620      	mov	r0, r4
 8009558:	f810 2b01 	ldrb.w	r2, [r0], #1
 800955c:	3a30      	subs	r2, #48	; 0x30
 800955e:	2a09      	cmp	r2, #9
 8009560:	d903      	bls.n	800956a <_vfiprintf_r+0x1ee>
 8009562:	2b00      	cmp	r3, #0
 8009564:	d0c5      	beq.n	80094f2 <_vfiprintf_r+0x176>
 8009566:	9105      	str	r1, [sp, #20]
 8009568:	e7c3      	b.n	80094f2 <_vfiprintf_r+0x176>
 800956a:	4604      	mov	r4, r0
 800956c:	2301      	movs	r3, #1
 800956e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009572:	e7f0      	b.n	8009556 <_vfiprintf_r+0x1da>
 8009574:	ab03      	add	r3, sp, #12
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	462a      	mov	r2, r5
 800957a:	4630      	mov	r0, r6
 800957c:	4b16      	ldr	r3, [pc, #88]	; (80095d8 <_vfiprintf_r+0x25c>)
 800957e:	a904      	add	r1, sp, #16
 8009580:	f7fd fb10 	bl	8006ba4 <_printf_float>
 8009584:	4607      	mov	r7, r0
 8009586:	1c78      	adds	r0, r7, #1
 8009588:	d1d6      	bne.n	8009538 <_vfiprintf_r+0x1bc>
 800958a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800958c:	07d9      	lsls	r1, r3, #31
 800958e:	d405      	bmi.n	800959c <_vfiprintf_r+0x220>
 8009590:	89ab      	ldrh	r3, [r5, #12]
 8009592:	059a      	lsls	r2, r3, #22
 8009594:	d402      	bmi.n	800959c <_vfiprintf_r+0x220>
 8009596:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009598:	f7ff f87e 	bl	8008698 <__retarget_lock_release_recursive>
 800959c:	89ab      	ldrh	r3, [r5, #12]
 800959e:	065b      	lsls	r3, r3, #25
 80095a0:	f53f af12 	bmi.w	80093c8 <_vfiprintf_r+0x4c>
 80095a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095a6:	e711      	b.n	80093cc <_vfiprintf_r+0x50>
 80095a8:	ab03      	add	r3, sp, #12
 80095aa:	9300      	str	r3, [sp, #0]
 80095ac:	462a      	mov	r2, r5
 80095ae:	4630      	mov	r0, r6
 80095b0:	4b09      	ldr	r3, [pc, #36]	; (80095d8 <_vfiprintf_r+0x25c>)
 80095b2:	a904      	add	r1, sp, #16
 80095b4:	f7fd fd92 	bl	80070dc <_printf_i>
 80095b8:	e7e4      	b.n	8009584 <_vfiprintf_r+0x208>
 80095ba:	bf00      	nop
 80095bc:	08009fd4 	.word	0x08009fd4
 80095c0:	08009ff4 	.word	0x08009ff4
 80095c4:	08009fb4 	.word	0x08009fb4
 80095c8:	0800a16c 	.word	0x0800a16c
 80095cc:	0800a172 	.word	0x0800a172
 80095d0:	0800a176 	.word	0x0800a176
 80095d4:	08006ba5 	.word	0x08006ba5
 80095d8:	08009357 	.word	0x08009357

080095dc <_sbrk_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	2300      	movs	r3, #0
 80095e0:	4d05      	ldr	r5, [pc, #20]	; (80095f8 <_sbrk_r+0x1c>)
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	f7f7 fe56 	bl	8001298 <_sbrk>
 80095ec:	1c43      	adds	r3, r0, #1
 80095ee:	d102      	bne.n	80095f6 <_sbrk_r+0x1a>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	b103      	cbz	r3, 80095f6 <_sbrk_r+0x1a>
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	bd38      	pop	{r3, r4, r5, pc}
 80095f8:	20003eb8 	.word	0x20003eb8

080095fc <__sread>:
 80095fc:	b510      	push	{r4, lr}
 80095fe:	460c      	mov	r4, r1
 8009600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009604:	f000 f92c 	bl	8009860 <_read_r>
 8009608:	2800      	cmp	r0, #0
 800960a:	bfab      	itete	ge
 800960c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800960e:	89a3      	ldrhlt	r3, [r4, #12]
 8009610:	181b      	addge	r3, r3, r0
 8009612:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009616:	bfac      	ite	ge
 8009618:	6563      	strge	r3, [r4, #84]	; 0x54
 800961a:	81a3      	strhlt	r3, [r4, #12]
 800961c:	bd10      	pop	{r4, pc}

0800961e <__swrite>:
 800961e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009622:	461f      	mov	r7, r3
 8009624:	898b      	ldrh	r3, [r1, #12]
 8009626:	4605      	mov	r5, r0
 8009628:	05db      	lsls	r3, r3, #23
 800962a:	460c      	mov	r4, r1
 800962c:	4616      	mov	r6, r2
 800962e:	d505      	bpl.n	800963c <__swrite+0x1e>
 8009630:	2302      	movs	r3, #2
 8009632:	2200      	movs	r2, #0
 8009634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009638:	f000 f898 	bl	800976c <_lseek_r>
 800963c:	89a3      	ldrh	r3, [r4, #12]
 800963e:	4632      	mov	r2, r6
 8009640:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009644:	81a3      	strh	r3, [r4, #12]
 8009646:	4628      	mov	r0, r5
 8009648:	463b      	mov	r3, r7
 800964a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800964e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009652:	f000 b817 	b.w	8009684 <_write_r>

08009656 <__sseek>:
 8009656:	b510      	push	{r4, lr}
 8009658:	460c      	mov	r4, r1
 800965a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800965e:	f000 f885 	bl	800976c <_lseek_r>
 8009662:	1c43      	adds	r3, r0, #1
 8009664:	89a3      	ldrh	r3, [r4, #12]
 8009666:	bf15      	itete	ne
 8009668:	6560      	strne	r0, [r4, #84]	; 0x54
 800966a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800966e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009672:	81a3      	strheq	r3, [r4, #12]
 8009674:	bf18      	it	ne
 8009676:	81a3      	strhne	r3, [r4, #12]
 8009678:	bd10      	pop	{r4, pc}

0800967a <__sclose>:
 800967a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800967e:	f000 b831 	b.w	80096e4 <_close_r>
	...

08009684 <_write_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	4604      	mov	r4, r0
 8009688:	4608      	mov	r0, r1
 800968a:	4611      	mov	r1, r2
 800968c:	2200      	movs	r2, #0
 800968e:	4d05      	ldr	r5, [pc, #20]	; (80096a4 <_write_r+0x20>)
 8009690:	602a      	str	r2, [r5, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	f7f7 fdb4 	bl	8001200 <_write>
 8009698:	1c43      	adds	r3, r0, #1
 800969a:	d102      	bne.n	80096a2 <_write_r+0x1e>
 800969c:	682b      	ldr	r3, [r5, #0]
 800969e:	b103      	cbz	r3, 80096a2 <_write_r+0x1e>
 80096a0:	6023      	str	r3, [r4, #0]
 80096a2:	bd38      	pop	{r3, r4, r5, pc}
 80096a4:	20003eb8 	.word	0x20003eb8

080096a8 <__assert_func>:
 80096a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096aa:	4614      	mov	r4, r2
 80096ac:	461a      	mov	r2, r3
 80096ae:	4b09      	ldr	r3, [pc, #36]	; (80096d4 <__assert_func+0x2c>)
 80096b0:	4605      	mov	r5, r0
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	68d8      	ldr	r0, [r3, #12]
 80096b6:	b14c      	cbz	r4, 80096cc <__assert_func+0x24>
 80096b8:	4b07      	ldr	r3, [pc, #28]	; (80096d8 <__assert_func+0x30>)
 80096ba:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096be:	9100      	str	r1, [sp, #0]
 80096c0:	462b      	mov	r3, r5
 80096c2:	4906      	ldr	r1, [pc, #24]	; (80096dc <__assert_func+0x34>)
 80096c4:	f000 f81e 	bl	8009704 <fiprintf>
 80096c8:	f000 f8e9 	bl	800989e <abort>
 80096cc:	4b04      	ldr	r3, [pc, #16]	; (80096e0 <__assert_func+0x38>)
 80096ce:	461c      	mov	r4, r3
 80096d0:	e7f3      	b.n	80096ba <__assert_func+0x12>
 80096d2:	bf00      	nop
 80096d4:	20000040 	.word	0x20000040
 80096d8:	0800a17d 	.word	0x0800a17d
 80096dc:	0800a18a 	.word	0x0800a18a
 80096e0:	0800a1b8 	.word	0x0800a1b8

080096e4 <_close_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	2300      	movs	r3, #0
 80096e8:	4d05      	ldr	r5, [pc, #20]	; (8009700 <_close_r+0x1c>)
 80096ea:	4604      	mov	r4, r0
 80096ec:	4608      	mov	r0, r1
 80096ee:	602b      	str	r3, [r5, #0]
 80096f0:	f7f7 fda2 	bl	8001238 <_close>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_close_r+0x1a>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_close_r+0x1a>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	20003eb8 	.word	0x20003eb8

08009704 <fiprintf>:
 8009704:	b40e      	push	{r1, r2, r3}
 8009706:	b503      	push	{r0, r1, lr}
 8009708:	4601      	mov	r1, r0
 800970a:	ab03      	add	r3, sp, #12
 800970c:	4805      	ldr	r0, [pc, #20]	; (8009724 <fiprintf+0x20>)
 800970e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009712:	6800      	ldr	r0, [r0, #0]
 8009714:	9301      	str	r3, [sp, #4]
 8009716:	f7ff fe31 	bl	800937c <_vfiprintf_r>
 800971a:	b002      	add	sp, #8
 800971c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009720:	b003      	add	sp, #12
 8009722:	4770      	bx	lr
 8009724:	20000040 	.word	0x20000040

08009728 <_fstat_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	2300      	movs	r3, #0
 800972c:	4d06      	ldr	r5, [pc, #24]	; (8009748 <_fstat_r+0x20>)
 800972e:	4604      	mov	r4, r0
 8009730:	4608      	mov	r0, r1
 8009732:	4611      	mov	r1, r2
 8009734:	602b      	str	r3, [r5, #0]
 8009736:	f7f7 fd8a 	bl	800124e <_fstat>
 800973a:	1c43      	adds	r3, r0, #1
 800973c:	d102      	bne.n	8009744 <_fstat_r+0x1c>
 800973e:	682b      	ldr	r3, [r5, #0]
 8009740:	b103      	cbz	r3, 8009744 <_fstat_r+0x1c>
 8009742:	6023      	str	r3, [r4, #0]
 8009744:	bd38      	pop	{r3, r4, r5, pc}
 8009746:	bf00      	nop
 8009748:	20003eb8 	.word	0x20003eb8

0800974c <_isatty_r>:
 800974c:	b538      	push	{r3, r4, r5, lr}
 800974e:	2300      	movs	r3, #0
 8009750:	4d05      	ldr	r5, [pc, #20]	; (8009768 <_isatty_r+0x1c>)
 8009752:	4604      	mov	r4, r0
 8009754:	4608      	mov	r0, r1
 8009756:	602b      	str	r3, [r5, #0]
 8009758:	f7f7 fd88 	bl	800126c <_isatty>
 800975c:	1c43      	adds	r3, r0, #1
 800975e:	d102      	bne.n	8009766 <_isatty_r+0x1a>
 8009760:	682b      	ldr	r3, [r5, #0]
 8009762:	b103      	cbz	r3, 8009766 <_isatty_r+0x1a>
 8009764:	6023      	str	r3, [r4, #0]
 8009766:	bd38      	pop	{r3, r4, r5, pc}
 8009768:	20003eb8 	.word	0x20003eb8

0800976c <_lseek_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4604      	mov	r4, r0
 8009770:	4608      	mov	r0, r1
 8009772:	4611      	mov	r1, r2
 8009774:	2200      	movs	r2, #0
 8009776:	4d05      	ldr	r5, [pc, #20]	; (800978c <_lseek_r+0x20>)
 8009778:	602a      	str	r2, [r5, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	f7f7 fd80 	bl	8001280 <_lseek>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_lseek_r+0x1e>
 8009784:	682b      	ldr	r3, [r5, #0]
 8009786:	b103      	cbz	r3, 800978a <_lseek_r+0x1e>
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	20003eb8 	.word	0x20003eb8

08009790 <__ascii_mbtowc>:
 8009790:	b082      	sub	sp, #8
 8009792:	b901      	cbnz	r1, 8009796 <__ascii_mbtowc+0x6>
 8009794:	a901      	add	r1, sp, #4
 8009796:	b142      	cbz	r2, 80097aa <__ascii_mbtowc+0x1a>
 8009798:	b14b      	cbz	r3, 80097ae <__ascii_mbtowc+0x1e>
 800979a:	7813      	ldrb	r3, [r2, #0]
 800979c:	600b      	str	r3, [r1, #0]
 800979e:	7812      	ldrb	r2, [r2, #0]
 80097a0:	1e10      	subs	r0, r2, #0
 80097a2:	bf18      	it	ne
 80097a4:	2001      	movne	r0, #1
 80097a6:	b002      	add	sp, #8
 80097a8:	4770      	bx	lr
 80097aa:	4610      	mov	r0, r2
 80097ac:	e7fb      	b.n	80097a6 <__ascii_mbtowc+0x16>
 80097ae:	f06f 0001 	mvn.w	r0, #1
 80097b2:	e7f8      	b.n	80097a6 <__ascii_mbtowc+0x16>

080097b4 <memmove>:
 80097b4:	4288      	cmp	r0, r1
 80097b6:	b510      	push	{r4, lr}
 80097b8:	eb01 0402 	add.w	r4, r1, r2
 80097bc:	d902      	bls.n	80097c4 <memmove+0x10>
 80097be:	4284      	cmp	r4, r0
 80097c0:	4623      	mov	r3, r4
 80097c2:	d807      	bhi.n	80097d4 <memmove+0x20>
 80097c4:	1e43      	subs	r3, r0, #1
 80097c6:	42a1      	cmp	r1, r4
 80097c8:	d008      	beq.n	80097dc <memmove+0x28>
 80097ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097d2:	e7f8      	b.n	80097c6 <memmove+0x12>
 80097d4:	4601      	mov	r1, r0
 80097d6:	4402      	add	r2, r0
 80097d8:	428a      	cmp	r2, r1
 80097da:	d100      	bne.n	80097de <memmove+0x2a>
 80097dc:	bd10      	pop	{r4, pc}
 80097de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097e6:	e7f7      	b.n	80097d8 <memmove+0x24>

080097e8 <__malloc_lock>:
 80097e8:	4801      	ldr	r0, [pc, #4]	; (80097f0 <__malloc_lock+0x8>)
 80097ea:	f7fe bf54 	b.w	8008696 <__retarget_lock_acquire_recursive>
 80097ee:	bf00      	nop
 80097f0:	20003ead 	.word	0x20003ead

080097f4 <__malloc_unlock>:
 80097f4:	4801      	ldr	r0, [pc, #4]	; (80097fc <__malloc_unlock+0x8>)
 80097f6:	f7fe bf4f 	b.w	8008698 <__retarget_lock_release_recursive>
 80097fa:	bf00      	nop
 80097fc:	20003ead 	.word	0x20003ead

08009800 <_realloc_r>:
 8009800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009804:	4680      	mov	r8, r0
 8009806:	4614      	mov	r4, r2
 8009808:	460e      	mov	r6, r1
 800980a:	b921      	cbnz	r1, 8009816 <_realloc_r+0x16>
 800980c:	4611      	mov	r1, r2
 800980e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009812:	f7ff bbbb 	b.w	8008f8c <_malloc_r>
 8009816:	b92a      	cbnz	r2, 8009824 <_realloc_r+0x24>
 8009818:	f7ff fb50 	bl	8008ebc <_free_r>
 800981c:	4625      	mov	r5, r4
 800981e:	4628      	mov	r0, r5
 8009820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009824:	f000 f842 	bl	80098ac <_malloc_usable_size_r>
 8009828:	4284      	cmp	r4, r0
 800982a:	4607      	mov	r7, r0
 800982c:	d802      	bhi.n	8009834 <_realloc_r+0x34>
 800982e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009832:	d812      	bhi.n	800985a <_realloc_r+0x5a>
 8009834:	4621      	mov	r1, r4
 8009836:	4640      	mov	r0, r8
 8009838:	f7ff fba8 	bl	8008f8c <_malloc_r>
 800983c:	4605      	mov	r5, r0
 800983e:	2800      	cmp	r0, #0
 8009840:	d0ed      	beq.n	800981e <_realloc_r+0x1e>
 8009842:	42bc      	cmp	r4, r7
 8009844:	4622      	mov	r2, r4
 8009846:	4631      	mov	r1, r6
 8009848:	bf28      	it	cs
 800984a:	463a      	movcs	r2, r7
 800984c:	f7fd f8f6 	bl	8006a3c <memcpy>
 8009850:	4631      	mov	r1, r6
 8009852:	4640      	mov	r0, r8
 8009854:	f7ff fb32 	bl	8008ebc <_free_r>
 8009858:	e7e1      	b.n	800981e <_realloc_r+0x1e>
 800985a:	4635      	mov	r5, r6
 800985c:	e7df      	b.n	800981e <_realloc_r+0x1e>
	...

08009860 <_read_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	4604      	mov	r4, r0
 8009864:	4608      	mov	r0, r1
 8009866:	4611      	mov	r1, r2
 8009868:	2200      	movs	r2, #0
 800986a:	4d05      	ldr	r5, [pc, #20]	; (8009880 <_read_r+0x20>)
 800986c:	602a      	str	r2, [r5, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	f7f7 fca9 	bl	80011c6 <_read>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_read_r+0x1e>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_read_r+0x1e>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	20003eb8 	.word	0x20003eb8

08009884 <__ascii_wctomb>:
 8009884:	4603      	mov	r3, r0
 8009886:	4608      	mov	r0, r1
 8009888:	b141      	cbz	r1, 800989c <__ascii_wctomb+0x18>
 800988a:	2aff      	cmp	r2, #255	; 0xff
 800988c:	d904      	bls.n	8009898 <__ascii_wctomb+0x14>
 800988e:	228a      	movs	r2, #138	; 0x8a
 8009890:	f04f 30ff 	mov.w	r0, #4294967295
 8009894:	601a      	str	r2, [r3, #0]
 8009896:	4770      	bx	lr
 8009898:	2001      	movs	r0, #1
 800989a:	700a      	strb	r2, [r1, #0]
 800989c:	4770      	bx	lr

0800989e <abort>:
 800989e:	2006      	movs	r0, #6
 80098a0:	b508      	push	{r3, lr}
 80098a2:	f000 f833 	bl	800990c <raise>
 80098a6:	2001      	movs	r0, #1
 80098a8:	f7f7 fc83 	bl	80011b2 <_exit>

080098ac <_malloc_usable_size_r>:
 80098ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098b0:	1f18      	subs	r0, r3, #4
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	bfbc      	itt	lt
 80098b6:	580b      	ldrlt	r3, [r1, r0]
 80098b8:	18c0      	addlt	r0, r0, r3
 80098ba:	4770      	bx	lr

080098bc <_raise_r>:
 80098bc:	291f      	cmp	r1, #31
 80098be:	b538      	push	{r3, r4, r5, lr}
 80098c0:	4604      	mov	r4, r0
 80098c2:	460d      	mov	r5, r1
 80098c4:	d904      	bls.n	80098d0 <_raise_r+0x14>
 80098c6:	2316      	movs	r3, #22
 80098c8:	6003      	str	r3, [r0, #0]
 80098ca:	f04f 30ff 	mov.w	r0, #4294967295
 80098ce:	bd38      	pop	{r3, r4, r5, pc}
 80098d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80098d2:	b112      	cbz	r2, 80098da <_raise_r+0x1e>
 80098d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098d8:	b94b      	cbnz	r3, 80098ee <_raise_r+0x32>
 80098da:	4620      	mov	r0, r4
 80098dc:	f000 f830 	bl	8009940 <_getpid_r>
 80098e0:	462a      	mov	r2, r5
 80098e2:	4601      	mov	r1, r0
 80098e4:	4620      	mov	r0, r4
 80098e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ea:	f000 b817 	b.w	800991c <_kill_r>
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d00a      	beq.n	8009908 <_raise_r+0x4c>
 80098f2:	1c59      	adds	r1, r3, #1
 80098f4:	d103      	bne.n	80098fe <_raise_r+0x42>
 80098f6:	2316      	movs	r3, #22
 80098f8:	6003      	str	r3, [r0, #0]
 80098fa:	2001      	movs	r0, #1
 80098fc:	e7e7      	b.n	80098ce <_raise_r+0x12>
 80098fe:	2400      	movs	r4, #0
 8009900:	4628      	mov	r0, r5
 8009902:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009906:	4798      	blx	r3
 8009908:	2000      	movs	r0, #0
 800990a:	e7e0      	b.n	80098ce <_raise_r+0x12>

0800990c <raise>:
 800990c:	4b02      	ldr	r3, [pc, #8]	; (8009918 <raise+0xc>)
 800990e:	4601      	mov	r1, r0
 8009910:	6818      	ldr	r0, [r3, #0]
 8009912:	f7ff bfd3 	b.w	80098bc <_raise_r>
 8009916:	bf00      	nop
 8009918:	20000040 	.word	0x20000040

0800991c <_kill_r>:
 800991c:	b538      	push	{r3, r4, r5, lr}
 800991e:	2300      	movs	r3, #0
 8009920:	4d06      	ldr	r5, [pc, #24]	; (800993c <_kill_r+0x20>)
 8009922:	4604      	mov	r4, r0
 8009924:	4608      	mov	r0, r1
 8009926:	4611      	mov	r1, r2
 8009928:	602b      	str	r3, [r5, #0]
 800992a:	f7f7 fc32 	bl	8001192 <_kill>
 800992e:	1c43      	adds	r3, r0, #1
 8009930:	d102      	bne.n	8009938 <_kill_r+0x1c>
 8009932:	682b      	ldr	r3, [r5, #0]
 8009934:	b103      	cbz	r3, 8009938 <_kill_r+0x1c>
 8009936:	6023      	str	r3, [r4, #0]
 8009938:	bd38      	pop	{r3, r4, r5, pc}
 800993a:	bf00      	nop
 800993c:	20003eb8 	.word	0x20003eb8

08009940 <_getpid_r>:
 8009940:	f7f7 bc20 	b.w	8001184 <_getpid>

08009944 <_init>:
 8009944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009946:	bf00      	nop
 8009948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800994a:	bc08      	pop	{r3}
 800994c:	469e      	mov	lr, r3
 800994e:	4770      	bx	lr

08009950 <_fini>:
 8009950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009952:	bf00      	nop
 8009954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009956:	bc08      	pop	{r3}
 8009958:	469e      	mov	lr, r3
 800995a:	4770      	bx	lr
