
/*********************************************************************************************
 *
 * INTEL CONFIDENTIAL
 *
 * Copyright (C) 2022 Intel Corporation
 *
 * This software and the related documents ("Material") are Intel copyrighted materials,
 * and your use of them is governed by the express license under which they were provided
 * to you ("License"). Unless the License provides otherwise, you may not use, modify,
 * copy, publish, distribute, disclose or transmit this software or the related documents
 * without Intel's prior written permission.
 * This software and the related documents are provided as is, with no express or implied
 * warranties, other than those that are expressly stated in the License.
 * No license under any patent, copyright, trade secret or other intellectual property
 * right is granted to or conferred upon you by disclosure or delivery of the Materials,
 * either expressly, by implication, inducement, estoppel or otherwise. Any license under
 * such intellectual property rights must be expressed and approved by Intel in writing.
 *
 *********************************************************************************************/
/**
 * @file    vex_jesd_dnrt.c
 * @brief   HOST Configuration code for sending the data from VEX to JESD and receving it back.
 * @details 1. Configuration of VEX, JESD and Common Module for sending data from VEX to JESD
 and receving it back to VEX for all the Sample Rates
 2. Evaluate the result written by VEX for the test case evaluation.
 * @TC Description:
 1. 32K samples (1K vectors) for given data rate will be streamed to JESD from
 configured VEX core.
 2. With JESD NSIP loop back enabled the data looped back at sample interface
 was expected to reach the other VEX core where comparison will be performed.
 4. VEX core on which comparison algo was running will update the comparison result for
 every vector comparison and once the total 1K vector comparison was done HOST will
 read the result.
 5. Host will be waiting on a memory location where VEX will update the number of vectors
 it was processed.
 6. The supported Sample rates are
 0.25IQ, 0.5IQ, 1IQ, 2IQ, 4IQ, 8IQ, 4R, 8R, 16R
 */

/*********************************************************************************************
 * LOCAL INCLUDE STATEMENTS                    *
 *********************************************************************************************/
#define HIVE_MULTIPLE_PROGRAMS
#include "srp.h"
#include <stdio.h>
#include <stdbool.h>
#include <srp_vex.h>
#include "logger.h"

//#include "srp_jesd_nsip_hbi_map_regs.h"
#include "nsip_hbi.h"
#include "ve32_tile_strm2cio.h"
#include "ve32_tile_cio2strm.h"
#include "ve32_cell.h"
//#include "srp_vexa_vexabc_regs.h"
#include "srp_block_ids.h"
#include "cli.h"
#include "init.h"
#include "all_comps.h"
//#include "flow2_common_utils.h"

#include<time.h> 

#include "vex_fw/sim_m64/jesd_tx.map.h"
//test
#define CIO2STRM_OFFSET (VEXABC0_C2S_VE32_TILE_CIO2STRM_BASE - VEXABC0_SC_VE32_CELL_BASE)
#define STRM2CIO_OFFSET (VEXABC0_S2C_VE32_TILE_STRM2CIO_BASE - VEXABC0_SC_VE32_CELL_BASE)

enum jesdUsecasenum{UC5C,UC2B,UC2C,UC3A,UC3B,UC3D,UC7C};

typedef struct jesdConfig_t {
	int jesdUsecase;
	int jesdTxncs;
	int jesdEn;
	int jesdTestmode;
	int jesdFecCrc;
	int jesdBitordertx;
	int jesdBitorderrx;
	int jesdShth;
	int jesdEmbth;
}jesdConfig_t;

struct  flow_params_t {
	int vexCount;
	int nsipCount;
	jesdConfig_t jesdConfig;
}flow_params;

//roshan uncommenting below 2 lines, for testing, 01/12/23
int vexCount = 1;
int nsipCount = 1;

static int vexCountStartIdxTbl_CIO2STRM[2]; //CIO2STRM table 

/***********************************************
 * LOCAL/PRIVATE TYPEDEFS (structs, enums)     *
 ***********************************************/
typedef struct register_config_tbl_s {
	uint32_t offset;
	uint32_t value;
	uint32_t mask;
	char *name;
} register_config_tbl_t;

/***********************************************
 * LOCAL/PRIVATE MACROS AND DEFINES            *
 ***********************************************/

//#define printf LOG_PRINT

#define NUM_TOTAL_VEC_PER_STREAM 64

#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))
#define NUM_OF_ELEMENTS_PER_VEC 32

#define APB_OFFSET_GEN(apb_num) (apb_num * 0x20000)

#define CIO2STRM_INT_EN_VALUE 0x3F
#define CIO2STRM_FIFO_STATUS_CTL_VALUE 0x00000001
#define CIO2STRM_WORD_CNT_CTL_VALUE 0x00000001
#define STRM2CIO_INT_ENABLE_VALUE 0xF
#define STRM2CIO_FIFO_STATUS_CTL_VALUE 0x00000001
#define STRM2CIO_WORD_CNT_CTL_VALUE 0x00000001
#define NSIP_HBI_INT_CSR_INT_VALUE 0xFFFFF
#define FIFO_CONTROL_VALUE 0x00000184
#define CREDIT_CS_VALUE 0x8
#define MISC_CTRL_VALUE 0x0
#define CSR_INT_VALUE 0xFFFFFFFF


/***********************************************
 * GLOBAL DATA DEFINITIONS (consts, vars)      *
 ***********************************************/
// The last entry should be CIO2STRM_STRM_DEST0_OFFSET

//For U_0b which has 2 VEX tables +16 streams +2 ports(40[1st 8 streams] & 41[next 8 streams])
// VEX0 table-1

static register_config_tbl_t g_cio2strm_0_config_tbl[] = {

	// INT Enable
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_OFFSET, CIO2STRM_INT_EN_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_WR_MASK, \
		"CIO2STRM_INT_ENABLE"},
	//VE00 cio2strm
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_OFFSET, CIO2STRM_FIFO_STATUS_CTL_VALUE,
		VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_WR_MASK, "CIO2STRM_FIFO_STATUS_CTL"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_OFFSET, CIO2STRM_WORD_CNT_CTL_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_WR_MASK, \
		"CIO2STRM_WORD_CNT_CTL"},
	/* Enables the single stream from vex core to CRUX*/
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_OFFSET, 0x000000FF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_WR_MASK, \
		"CIO2STRM_RANGE_EN"},

	//MEM_ADDR_LOW[0] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH0_OFFSET, 0x1FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[0]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[0] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST0_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[1] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW1_OFFSET, 0x20000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH1_OFFSET, 0x3FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[1]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET1_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[1] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST1_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[2] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW2_OFFSET, 0x40000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH2_OFFSET, 0x5FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[2]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET2_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[2] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST2_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[3] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW3_OFFSET, 0x60000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH3_OFFSET, 0x7FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[3]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET3_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[3] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST3_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[4] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW4_OFFSET, 0x80000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH4_OFFSET, 0x9FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[4]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET4_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[4] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST4_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[5] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW5_OFFSET, 0xA0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH5_OFFSET, 0xBFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[5]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET5_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[5] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST5_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[6] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW6_OFFSET, 0xC0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH6_OFFSET, 0xDFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[6]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET6_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[6] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST6_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[7] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW7_OFFSET, 0xE0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH7_OFFSET, 0xFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[7]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET7_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[7] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST7_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},
};


// VEX1 table-1
static register_config_tbl_t g_cio2strm_1_config_tbl[] = {
		
	// INT Enable
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_OFFSET, CIO2STRM_INT_EN_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_WR_MASK, \
		"CIO2STRM_INT_ENABLE"},
	//VE00 cio2strm
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_OFFSET, CIO2STRM_FIFO_STATUS_CTL_VALUE,
		VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_WR_MASK, "CIO2STRM_FIFO_STATUS_CTL"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_OFFSET, CIO2STRM_WORD_CNT_CTL_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_WR_MASK, \
		"CIO2STRM_WORD_CNT_CTL"},
	/* Enables the single stream from vex core to CRUX*/
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_OFFSET, 0x000000FF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_WR_MASK, \
		"CIO2STRM_RANGE_EN"},

	//MEM_ADDR_LOW[0] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW0_OFFSET, 0x100000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH0_OFFSET, 0x11FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[0]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[0] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST0_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[1] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW1_OFFSET, 0x120000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH1_OFFSET, 0x13FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[1]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET1_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[1] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST1_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[2] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW2_OFFSET, 0x140000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH2_OFFSET, 0x15FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[2]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET2_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[2] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST2_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[3] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW3_OFFSET, 0x160000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH3_OFFSET, 0x17FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[3]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET3_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[3] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST3_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[4] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW4_OFFSET, 0x180000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH4_OFFSET, 0x19FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[4]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET4_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[4] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST4_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[5] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW5_OFFSET, 0x1A0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH5_OFFSET, 0x1BFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[5]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET5_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[5] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST5_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[6] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW6_OFFSET, 0x1C0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH6_OFFSET, 0x1DFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[6]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET6_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[6] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST6_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},

	//MEM_ADDR_LOW[7] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW7_OFFSET, 0x1E0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW0"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH7_OFFSET, 0x1FFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH0"},
	//MEM_OFFSET[7]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET7_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_DEFAULT, \
		"CIO2STRM_MEM_OFFSET0"},
	//STRM_DEST[7] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST7_OFFSET, 0x00000041, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST0"},
};

//For U_1a/0a which has 1 VEX table + 8 streams(Port 40[1st 4 streams] &41[next 8 streams])
// changing this to 1 port for UC 1a/0a Port 40[All 8 streams] - same can be reused for 5c 
// VEX0 table1
static register_config_tbl_t g_cio2strm_config_tbl[] = {
	
	// INT Enable
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_OFFSET, CIO2STRM_INT_EN_VALUE, \
        VE32_TILE_CIO2STRM_MEM_CIO2STRM_INT_ENABLE_WR_MASK, "CIO2STRM_INT_ENABLE"},

	//VE00 cio2strm
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_OFFSET, CIO2STRM_FIFO_STATUS_CTL_VALUE,
		VE32_TILE_CIO2STRM_MEM_CIO2STRM_FIFO_STATUS_CTL_WR_MASK, "CIO2STRM_FIFO_STATUS_CTL"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_OFFSET, CIO2STRM_WORD_CNT_CTL_VALUE, VE32_TILE_CIO2STRM_MEM_CIO2STRM_WORD_CNT_CTL_WR_MASK, \
		"CIO2STRM_WORD_CNT_CTL"},
	// Enables the single stream from vex core to CRUX -0x1 
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_OFFSET, 0x000000ff, VE32_TILE_CIO2STRM_MEM_CIO2STRM_RANGE_EN_WR_MASK, \
		"CIO2STRM_RANGE_EN"},

	//MEM_ADDR_LOW[0] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW0_OFFSET, 0x00000000, \
        VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, "CIO2STRM_MEM_ADDR_LOW0"},
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH0_OFFSET, 0x1FFFF, \
        VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, "CIO2STRM_MEM_ADDR_HIGH0"},
    //MEM_OFFSET[0]- is in bytes
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET0_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
        "CIO2STRM_MEM_OFFSET0"},
    //STRM_DEST[0] - mapped to JESD_0
    {CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST0_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
        "CIO2STRM_STRM_DEST0"},
	
	
	//MEM_ADDR_LOW[1] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW1_OFFSET, 0x20000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW1"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH1_OFFSET, 0x3FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH1"},
	//MEM_OFFSET[1]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET1_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET1"},
	//STRM_DEST[1] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST1_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST1"},

	//MEM_ADDR_LOW[2] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW2_OFFSET, 0x40000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW2"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH2_OFFSET, 0x5FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH2"},
	//MEM_OFFSET[2]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET2_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET2"},
	//STRM_DEST[2] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST2_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST2"},
		
	//MEM_ADDR_LOW[3] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW3_OFFSET, 0x60000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW3"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH3_OFFSET, 0x7FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH3"},
	//MEM_OFFSET[3]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET3_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET3"},
	//STRM_DEST[3] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST3_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST3"},
		
	//MEM_ADDR_LOW[4] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW4_OFFSET, 0x80000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW4"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH4_OFFSET, 0x9FFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH4"},
	//MEM_OFFSET[4]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET4_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET4"},
	//STRM_DEST[4] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST4_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST4"},
		
	//MEM_ADDR_LOW[5] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW5_OFFSET, 0xA0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW5"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH5_OFFSET, 0xBFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH5"},
	//MEM_OFFSET[5]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET5_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET5"},
	//STRM_DEST[5] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST5_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST5"},
		
	//MEM_ADDR_LOW[6] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW6_OFFSET,  0xC0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW6"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH6_OFFSET, 0xDFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH6"},
	//MEM_OFFSET[6]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET6_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET6"},
	//STRM_DEST[6] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST6_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST6"},
		
	//MEM_ADDR_LOW[7] - [31-17] destination ID,[16-0] bits local address as seen from STRM2CIO
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW7_OFFSET, 0xE0000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_LOW_WR_MASK, \
		"CIO2STRM_MEM_ADDR_LOW7"},
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH7_OFFSET, 0xFFFFF, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_ADDR_HIGH_WR_MASK, \
		"CIO2STRM_MEM_ADDR_HIGH7"},
	//MEM_OFFSET[7]- is in words
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET7_OFFSET, 0x00000000, VE32_TILE_CIO2STRM_MEM_CIO2STRM_MEM_OFFSET_WR_MASK, \
		"CIO2STRM_MEM_OFFSET7"},
	//STRM_DEST[7] - mapped to JESD_Port_0
	{CIO2STRM_OFFSET + VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST7_OFFSET, 0x00000040, VE32_TILE_CIO2STRM_MEM_CIO2STRM_STRM_DEST_WR_MASK, \
		"CIO2STRM_STRM_DEST7"},
	
};


//U-1a==1 VEX entry; U-0b== 2 VEX entries; U-1d==2 VEX entries;U-0a==1 VEX entry;U-1c==1 VEX entry ;U-5c==1 VEX entry
static register_config_tbl_t* vexConfigArray[8] = {	g_cio2strm_config_tbl, g_cio2strm_config_tbl, g_cio2strm_config_tbl,
													g_cio2strm_0_config_tbl, g_cio2strm_1_config_tbl, g_cio2strm_0_config_tbl, g_cio2strm_1_config_tbl,
													g_cio2strm_config_tbl};
static int vexConfigArraySize[8] = {	ARRAY_SIZE(g_cio2strm_config_tbl),ARRAY_SIZE(g_cio2strm_config_tbl),ARRAY_SIZE(g_cio2strm_config_tbl),
										ARRAY_SIZE(g_cio2strm_0_config_tbl),ARRAY_SIZE(g_cio2strm_1_config_tbl),ARRAY_SIZE(g_cio2strm_0_config_tbl),ARRAY_SIZE(g_cio2strm_1_config_tbl),
										ARRAY_SIZE(g_cio2strm_config_tbl)};

static int vexCountStartIdxTbl[2];

//NSIP table-0
static register_config_tbl_t g_cm_0_config_tbl[] = {
	
	
	{JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, "NSIP_HBI_INTR_INT_HIGH_EN"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, "NSIP_HBI_INTR_INT_LOW_EN"},
	
	// B2H Registers
	{JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET, FIFO_CONTROL_VALUE, NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_WR_MASK, "NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET, CREDIT_CS_VALUE, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET"},
	
	//To Check
	//{JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN, MISC_CTRL_VALUE, JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN_WR_MASK, "H2B_BUF_FC_EN"},
	
	// These are for Buffer S0
	{JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET, 0x80000000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE+NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET"},
	
	//Commented by Aditya 27-12-2023
	
	// NSIP Interrupt enable registers
    {JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, \
		"CM_0_INT_HIGH_EN"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, \
		"CM_0_INT_LOW_EN"},

	// B2H Registers
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET, FIFO_CONTROL_VALUE, \
		NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_WR_MASK, "H2B_FIFO_CONTROL"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET, CREDIT_CS_VALUE, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_WR_MASK, \
		"B2H_CREDIT_CS"},	
		//To Check
	//{JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN, MISC_CTRL_VALUE, JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN_WR_MASK, "H2B_BUF_FC_EN"},
	
	
	/*
    // These are for Buffer S0
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET, 0x80000000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	*/
	
	// These are for Buffer S0 //0x80000000 + 0x4000000
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL0_OFFSET, 0x80000000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL0_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S1 //0x80000000 + 0x4000000
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL1_OFFSET, 0x80020000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL1"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL1_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL1"},
	
	// These are for Buffer S2
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL2_OFFSET, 0x80040000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL2"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL2_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL2"},
	
	// These are for Buffer S3
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL3_OFFSET, 0x80060000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL3"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL3_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL3"},
	
	// These are for Buffer S4
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL4_OFFSET, 0x80080000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL4"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL4_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL4"},
	
	// These are for Buffer S5
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL5_OFFSET, 0x800a0000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL5"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL5_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL5"},
	
	// These are for Buffer S6
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL6_OFFSET, 0x800c0000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL6"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL6_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL6"},
	
	// These are for Buffer S7
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL7_OFFSET, 0x800e0000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL7"},
	// Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL7_OFFSET, 0x1FFFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL7"},
	
	//Commented by Aditya till here
	
	/*
    // These are for Buffer S1
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL1_OFFSET, 0x80008000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL1_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S2
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL2_OFFSET, 0x80010000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL2_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S3
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL3_OFFSET, 0x80018000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL3_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	*/
};

// Commented by Aditya
//NSIP table-1 
static register_config_tbl_t g_cm_1_config_tbl[] = {
// NSIP Interrupt enable registers
    {JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, \
		"CM_0_INT_HIGH_EN"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, \
		"CM_0_INT_LOW_EN"},

	// B2H Registers
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_OFFSET, FIFO_CONTROL_VALUE, \
		NSIP_HBI_B2H_FF_B2H_FIFO_CONTROL_WR_MASK, "H2B_FIFO_CONTROL"},
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_OFFSET, CREDIT_CS_VALUE, NSIP_HBI_B2H_CSR_B2H_CREDIT_CS_WR_MASK, \
		"B2H_CREDIT_CS"},	
		//To Check
	//{JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN, MISC_CTRL_VALUE, JESD_NSIP_HBI_MAP_H2B_BUF_FC_EN_WR_MASK, "H2B_BUF_FC_EN"},
	
	/*
    // These are for Buffer S4
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL4_OFFSET, 0x80020000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL4_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},

    // These are for Buffer S5
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL5_OFFSET, 0x80028000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL5_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S6
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL6_OFFSET, 0x80030000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL6_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	
	// These are for Buffer S7
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_TBL7_OFFSET, 0x80038000, NSIP_HBI_B2H_CSR_B2H_ADDR_TBL_WR_MASK, "B2H_ADDR_MAP_TBL0"},
    // Mask was set for total 2K flits in words
	{JESDABC_M0_NSIP_HBI_CSR_BASE + NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL7_OFFSET, 0x7FFF, NSIP_HBI_B2H_CSR_B2H_ADDR_MASK_TBL_WR_MASK, "B2H_ADDR_MASK_TBL0"},
	*/
};

//Add NSIP tables Aditya-Done
//U-1a==2 NSIP entries; U-0b== 2 NSIP entries; U-1d==2 NSIP entries; U-0A==2 NSIP entries ; U-5c==2 NSIP entries;
static register_config_tbl_t* nsipConfigArray[2] = {g_cm_0_config_tbl, g_cm_1_config_tbl};
static int nsipConfigArraySize[2] = {ARRAY_SIZE(g_cm_0_config_tbl),ARRAY_SIZE(g_cm_1_config_tbl)};

//static int nsipConfigArraySize[2] = {ARRAY_SIZE(g_cm_0_config_tbl),ARRAY_SIZE(g_cm_1_config_tbl)};
register_config_tbl_t g_vex_noc_config[] = {
	{0x94, 0, 0, "NOC_CLK_GATE"},
	{0x98, 0, 0, "NOC_SOFT_RESET"}
};

/*
   register_config_tbl_t g_jesd_reset_config[] = {
   {0x184, 0, 0, "JESD_SOFT_RESET"},
   {0x184, 0, 0, "JESD_SOFT_RESET"}
   };
   */

/***********************************************
 * STATIC FUNCTION PROTOTYPES                  *
 ***********************************************/
int configure_jesd_host(int, int [], int, int[], int, int);



/***********************************************
 * STATIC FUNCTION DEFINATIONS                 *
 ***********************************************/
/**
 * @brief           Function for noc reset
 * @param [in]      srp
 * @return          status value
 */

static int release_reset_abc_noc (void *srp)
{
int i, rv = 0, flags = 0;
for (i = 0; i < ARRAY_SIZE(g_vex_noc_config); i++)
{
	rv = srp_dev_block_write32(srp,
			SRP_BLOCK_VEX_CFG_CTRL,
			0,
			g_vex_noc_config[i].offset,
			&g_vex_noc_config[i].value,
			1,
			flags);

	}
	return rv;
}


/***********************************************
 * GLOBAL FUNCTION DEFINITIONS                 *
 ***********************************************/

/**
 * @brief           Function configuring all the required registers from host
 * @param [in]      Vex Id, Jesd Id, APB Id and SYS_RATE_IQ_P5
 * @return          status
 */
// static register_config_tbl_t* ptr;
//Check this Aditya-Done
int configure_jesd_host(int vexCount, int vexId[], int nsipCount, int nsipId[], int apb_num, int cm_num)
{
	int vexIdx,j,k,rv = 0;
	int i=0;
	int nsipIdx = 0;
	
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		for (j = 0; j < vexConfigArraySize[vexIdx]; j++)
		{

			if (rv = write_reg(SRP_BLOCK_VEX_CORE, vexId[vexIdx], vexConfigArray[vexIdx][j].offset, vexConfigArray[vexIdx][j].value, \
						vexConfigArray[vexIdx][j].mask, vexConfigArray[vexIdx][j].name))
				return rv;
		}
		printf("INFO: Vex %d cio2strm configuration completed", vexIdx);
	}
	//Need to uncomment NSIP for Tx, check naming as well Aditya-Done
	printf("###vexcount is = %d\n", vexCount);
	printf("###nsipCount is = %d\n", nsipCount);
	//NSIP table selection -Aditya
	for (nsipIdx = 0; nsipIdx < nsipCount; nsipIdx++)
	{
		printf("nsipId[%d] = %d\n", nsipIdx, nsipId[nsipIdx]);
		printf("nsipConfigArraySize[%d] = %d\n", nsipIdx, nsipConfigArraySize[nsipIdx]);
		for (i = 0; i<nsipConfigArraySize[nsipIdx]; i++)
		{
			printf("looped %d, %d, %d + %d, 0x%x, 0x%x, %s\n", JESDABC_M0_NSIP_HBI_CSR_BASE, nsipConfigArray[nsipIdx][i].offset, nsipConfigArray[nsipIdx][i].value, nsipConfigArray[nsipIdx][i].mask, nsipConfigArray[nsipIdx][i].name);
			if (rv = write_reg_18a((nsipConfigArray[nsipIdx][i].offset), nsipConfigArray[nsipIdx][i].value, \
						nsipConfigArray[nsipIdx][i].mask, nsipConfigArray[nsipIdx][i].name))
			{
				printf("INFO: ### loading jesd0 b2h config done");
				return rv;
				
			}
		}
		printf("INFO: ### JESD0 NSIP %d, nsipIdx DONE completed", nsipIdx);
	}

	return rv;
}

static void delay(unsigned int milliseconds){

	clock_t start = clock();

	while((clock() - start) * 1000 / CLOCKS_PER_SEC < milliseconds);
}

//Modified code Added on 18/10/23
//Commanon parameters & diff parameters added for U-0b,U-1a,U-1d, U-0a
// JESD TX reg
static int program_tx_ip_registers()
{
	int i=0;
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};
	printf("JESD TX IP CONFIG : program_tx_ip_registers \n");
	//for(i=0; i<sizeof(base_address_tx) / sizeof(base_address_tx[0]); i++)
	for(i=0; i<1; i++)
	{ 
		// Common reg config for UC 
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SUBCLASS_OFFSET, JESD_XIP_204C_TX_MEM_TX_SUBCLASS_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SUBCLASS_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SUBCLASS_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SUBCLASS_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_FEC_OFFSET, JESD_XIP_204C_TX_MEM_TX_FEC_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_FEC_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_FEC_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_FEC_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CRC3_EN_OFFSET, JESD_XIP_204C_TX_MEM_TX_CRC3_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CRC3_EN_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CRC3_EN_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CRC3_EN_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CRC12_EN_OFFSET, JESD_XIP_204C_TX_MEM_TX_CRC12_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CRC12_EN_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CRC12_EN_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CRC12_EN_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_OFFSET, JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_BIT_ORDER_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_E_OFFSET, JESD_XIP_204C_TX_MEM_TX_E_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_E_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_E_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_E_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CF_OFFSET, JESD_XIP_204C_TX_MEM_TX_CF_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CF_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CF_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CF_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_HD_OFFSET, JESD_XIP_204C_TX_MEM_TX_HD_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_HD_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_HD_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_HD_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CMD_EN_OFFSET, JESD_XIP_204C_TX_MEM_TX_CMD_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CMD_EN_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CMD_EN_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CMD_EN_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_OFFSET, JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CLK_RATIO_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_S_OFFSET, JESD_XIP_204C_TX_MEM_TX_S_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_S_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_S_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_S_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SONIF_OFFSET, JESD_XIP_204C_TX_MEM_TX_SONIF_REG_DEFAULT, 0x00000100, 0x00000100, JESD_XIP_204C_TX_MEM_TX_SONIF_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SONIF_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SONIF_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_N_OFFSET, JESD_XIP_204C_TX_MEM_TX_N_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_N_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_N_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_N_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_NTOTAL_OFFSET, JESD_XIP_204C_TX_MEM_TX_NTOTAL_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_NTOTAL_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_NTOTAL_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_NTOTAL_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_CS_OFFSET, JESD_XIP_204C_TX_MEM_TX_CS_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_CS_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_CS_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_CS_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_TEST_MODE_OFFSET");

		// UC specific params - LMF reg config
		if (flow_params.jesdConfig.jesdUsecase == UC5C )
   {
		printf("JESD TX path - UC 5C -LMFS -4-16-8-1 - IQ bandwidth -\n");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x00000010, 0x00000010, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		//Aditya check for JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET & JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET for all UCs below
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");

	}
      else if (flow_params.jesdConfig.jesdUsecase == UC2B )
   {
		printf("JESD TX path - UC 2B -LMFS -1-16-32-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000001f, 0x00000001f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x00000010, 0x00000010, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000301, 0x00000301, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	}
      else if (flow_params.jesdConfig.jesdUsecase == UC2C )
   {
		printf("JESD TX path - UC 2C -LMFS -2-32-32-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x00000001f, 0x00000001f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000001f, 0x00000001f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x00000010, 0x00000010, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000301, 0x00000301, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	}
      else if (flow_params.jesdConfig.jesdUsecase == UC3A )
   {
		printf("JESD TX path - UC 3A -LMFS -1-8-16-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	}
         else if (flow_params.jesdConfig.jesdUsecase == UC3B )
   {
		printf("JESD TX path - UC 3B -LMFS -2-16-16-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	}

      else if (flow_params.jesdConfig.jesdUsecase == UC3D )
   {
		printf("JESD TX path - UC 3D -LMFS -4-32-16-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000001f, 0x0000001f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	}
      else if (flow_params.jesdConfig.jesdUsecase == UC7C )
   {
		printf("JESD TX path - UC 7C -LMFS -4-8-4-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_DEFAULT, 0x00000009, 0x00000009, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_TL_LATENCY_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET, JESD_XIP_204C_TX_MEM_TX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_TX_MEM_TX_SCR_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SCR_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SCR_OFFSET");
		
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	} 
	else
	{
		printf("JESD TX path for Default test i.e. - UC 5C -LMFS -4-32-16-1 \n");
					
		printf("JESD TX path -Default UC 5C -LMFS -4-16-8-1 - IQ bandwidth -\n");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_L_OFFSET, JESD_XIP_204C_TX_MEM_TX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_TX_MEM_TX_L_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_L_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_L_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_M_OFFSET, JESD_XIP_204C_TX_MEM_TX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_TX_MEM_TX_M_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_M_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_M_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_F_OFFSET, JESD_XIP_204C_TX_MEM_TX_F_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_TX_MEM_TX_F_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_F_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_F_OFFSET");

		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_DEFAULT, 0x00000101, 0x00000101, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_SAMPLE_REQ_OFFSET");
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_DEFAULT, 0x0000000c, 0x0000000c, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_LMFC_LEMC_DELAY_OFFSET");
	}
	
	}
}
// JESD CMN CSR reg
//For 16G usecases JESD CMN CSR reg == 0xa(U-0B;U-1A;U-0A)
//For 32G usecases JESD CMN CSR reg == 0x5(U-1D)
//18A For 16G usecases JESD CMN CSR reg == 0x6(U-5C)

static int program_cmn_csr_registers()
{
/* uint16_t core_number;

printf("JESD CMN CSR CONFIG : program_cmn_csr_registers \n");
for (core_number=0; core_number <= 1; core_number++)
{
 */	
	int i=0;
	uint32_t base_address_cmn[] = {JESDABC_M0_CMN_CSR_BASE,  JESDABC_M1_CMN_CSR_BASE,  JESDABC_M2_CMN_CSR_BASE,  JESDABC_M3_CMN_CSR_BASE};
	printf("JESD CMN CSR CONFIG : program_cmn_csr_registers \n");
	//for(i=0; i<sizeof(base_address_cmn) / sizeof(base_address_cmn[0]); i++)
	for(i=0; i<1; i++)
	{ 		
	   if (flow_params.jesdConfig.jesdUsecase == UC5C )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	   else if (flow_params.jesdConfig.jesdUsecase == UC2B )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	   	   else if (flow_params.jesdConfig.jesdUsecase == UC2C )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	   	   else if (flow_params.jesdConfig.jesdUsecase == UC3A )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	   else if (flow_params.jesdConfig.jesdUsecase == UC3B )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	   else if (flow_params.jesdConfig.jesdUsecase == UC3D )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	   else if (flow_params.jesdConfig.jesdUsecase == UC7C )
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000005, 0x00000005, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000005, 0x00000005, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }
	  else
	   {
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
			write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000006, 0x00000006, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
	   }

	}
}

// JESD TX glue reg
static int program_tx_glue_registers()
{
	int i=0;
	uint32_t base_address_tx_glue[] = {JESDABC_M0_TX_GLUE_BASE,  JESDABC_M1_TX_GLUE_BASE,  JESDABC_M2_TX_GLUE_BASE,  JESDABC_M3_TX_GLUE_BASE};
	printf("JESD TX GLUE CONFIG : program_tx_glue_registers \n");
	//for(i=0; i<sizeof(base_address_tx_glue) / sizeof(base_address_tx_glue[0]); i++)
	for(i=0; i<1; i++)	
	{ 		
		//taking values from programming guide op5 for 8 streams
		
		//taking values from programming guide op5 for 8 streams 
		/*
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00001000, 0x00001000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00003000, 0x00003000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00005000, 0x00005000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00007000, 0x00007000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
		*/
		
		//write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
		/* write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
		*/
		// changing to 1 memory block/stream 8 streams*4kb - 32kb -> 0x1
		//as per programming guide, for 8 streams config, use 2 blocks per stream, so use 0x2
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_OFFSET, JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_DEFAULT, 0x00000002, 0x00000002, JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_MEM_INST_CNT_OFFSET");
				
		//we are using 2 block/stream, so 8kb x 8(streams) = 64kb,
		//as per programming guide, for this register if using 64kb, value should be 0xffff
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_OFFSET, JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_DEFAULT, 0x000000ff, 0x000000ff, JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_RD_MASK, JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_NUM_BUFFER_SETS_USED_OFFSET");
				
		//Soni =1 , TX_SONI: Specify SonI – 1. Valid values are only:0x0:
		// SMPL_WIDTH: 0= 16-bit, 1= 12-bit 
		// SMPL_SHIFT_SIZE: 512/(32*SonI).16: SonI = 1; 
		// conv dp cfg :0x30
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_CONV_DP_CFG_OFFSET, JESDABC_TX_GLUE_MEM_CONV_DP_CFG_DEFAULT, 0x00000030, 0x00000030, JESDABC_TX_GLUE_MEM_CONV_DP_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_CONV_DP_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_CONV_DP_CFG_OFFSET");
		
		//(Pos+Neg)*(SMPL_SHIFT_SIZE/SonI) – 1 
		//(1+0)*(16/1) -1 = 16 -1 = 0xf
		//write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");

		//Check value for tx datapath en 
		// trig1 - after trig0 , trig 0 -tsb level trigger
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_OFFSET, JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_REG_DEFAULT, 0x00000120, 0x00000120, JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_REG_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_REG_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DATAPATH_EN_OFFSET");
	
		//changing to 0xc0000fff -> fff trig fill level size -4kb, trigger on half full (2kb), trigger en
		//using a value of 0x1fff, since stream id mem size is 0x1fff
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_OFFSET, JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_REG_DEFAULT, 0xc0000fff, 0xc0000fff, JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_REG_RD_MASK, JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_REG_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_TSB_TRIG_EN_OFFSET");
		
		// cfg update - twice ? 
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET");
		
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_OFFSET, JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_RD_MASK, JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_WR_MASK, "JESDABC_TX_GLUE_MEM_PHM_FOVR_EN_OFFSET");
		write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET");
//Aditya check for the values here for UCs
		if (flow_params.jesdConfig.jesdUsecase == UC2B)
		{
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000003f, 0x0000003f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC2C)
		{
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00009000, 0x00009000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000b000, 0x0000b000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000d000, 0x0000d000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000f000, 0x0000f000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");

			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000003f, 0x0000003f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC3A)
		{	   
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i] + JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT,0x0000001f,0x0000001f,JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK,JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK,"JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC3B)
		{	   
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000001f, 0x0000001f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC3D)
		{	   
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00009000, 0x00009000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000b000, 0x0000b000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000d000, 0x0000d000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000f000, 0x0000f000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");

			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE8_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE9_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE10_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE11_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE12_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE13_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE14_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE15_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00000fff, 0x00000fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000001f, 0x0000001f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}

		else if (flow_params.jesdConfig.jesdUsecase == UC5C)
		{	   
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}
		else if (flow_params.jesdConfig.jesdUsecase == UC7C)
		{	   
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}
		else
		{
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00000000, 0x00000000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00002000, 0x00002000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00004000, 0x00004000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00006000, 0x00006000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x00008000, 0x00008000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000a000, 0x0000a000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000c000, 0x0000c000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_DEFAULT, 0x0000e000, 0x0000e000, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_ADDR7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE0_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE1_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE2_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE3_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE4_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE5_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE6_OFFSET");
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_DEFAULT, 0x00001fff, 0x00001fff, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_RD_MASK, JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE_WR_MASK, "JESDABC_TX_GLUE_MEM_STRM_ID_MEM_SIZE7_OFFSET");
			
			write_read_expect_18a(base_address_tx_glue[i]+JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET, JESDABC_TX_GLUE_MEM_RD_CFG_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_TX_GLUE_MEM_RD_CFG_RD_MASK, JESDABC_TX_GLUE_MEM_RD_CFG_WR_MASK, "JESDABC_TX_GLUE_MEM_RD_CFG_OFFSET");
		}	
	}
}

// JESD enable reg
static int program_enable_registers()
{
	
	//18A
	int i,j = 0;
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};
	uint32_t base_address_rx[] = {JESDABC_M0_XIP_204C_RX_BASE,  JESDABC_M1_XIP_204C_RX_BASE,  JESDABC_M2_XIP_204C_RX_BASE,  JESDABC_M3_XIP_204C_RX_BASE};
	printf("JESD ENABLE : program_enable_registers \n");
	//for(i=0; i<sizeof(base_address_tx) / sizeof(base_address_tx[0]); i++)
	for(i=0; i<1; i++)
	{ 
		write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_DEFAULT, 0x1, 0x1, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET");
	}
	//for(j=0; i<sizeof(base_address_rx) / sizeof(base_address_rx[0]); j++)
	for(i=0; i<1; i++)
	{ 
		write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_DEFAULT, 0x1, 0x1, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET");
	}
}

static void configure_jesd_block()
{
	uint32_t tx_gb_empty_reg = 0;
	uint32_t tx_gb_full_reg = 0;
	uint32_t rx_gb_empty_reg = 0;
	uint32_t rx_gb_full_reg = 0;

	// function calls - Reg seq usecase
	program_tx_ip_registers();
	program_cmn_csr_registers();
	program_tx_glue_registers();


	printf("Giving delay of 10 milli seconds \n");
	delay(10);
	//program_enable_registers();

	int i,j=0;
	uint32_t base_address_rx[] = {JESDABC_M0_XIP_204C_RX_BASE,  JESDABC_M1_XIP_204C_RX_BASE,  JESDABC_M2_XIP_204C_RX_BASE,  JESDABC_M3_XIP_204C_RX_BASE};
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};
	
	
	for(i=0; i<1; i++)
	{
		tx_gb_empty_reg = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
		tx_gb_full_reg = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
	}
	for(j=0; j<1; j++)
	{
		rx_gb_empty_reg = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
		rx_gb_full_reg = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
	}

	printf(" Before jesd enable value for JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", tx_gb_empty_reg);
	printf(" Before jesd enable value for JL_N_TX_GB_FULL_REG ---------is 0x%x \n", tx_gb_full_reg);
	printf(" Before jesd enable value for JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", rx_gb_empty_reg);
	printf(" Before jesd enable value for JL_N_RX_GB_FULL_REG ---------is 0x%x \n", rx_gb_full_reg);

	program_enable_registers();
}

#define PARSEBUF 160
///
/**
 * I2C:,rw,bus,address,NBYTES,{DATA}
 * @param parg
 * @param flow_ptr
 * @return
 */
int parseVexCnt( char* parg, struct flow_params_t *flow_ptr )
{
	int result=0;
	int i=0;
	int rr;
	int bus=0;
	int rtype=0;
	srp_uint64_t address;
	srp_uint32_t nBytes;
	srp_uint32_t nBytesRead=0;
	//	int slen=0;
	int vidx=0;
	srp_int32_t val=0x1;
	srp_uint8_t *vals;
	srp_dev_hdl_t devHdl=NULL;
	int ll;
	char *p;
#if(0)
	const char *direction[2];
	direction[0] = "WRITE";
	direction[1] = "READ";
#endif
	char buffer[PARSEBUF];
	/*  ########## VEXCNT ######## */
	for (ll=0;ll<PARSEBUF;ll++)
	{
		buffer[ll]='\0';
	}
	printf("1022\n");
	printf("buffer is %s\n", buffer);
	printf("1024\n");
	printf("parg is %s\n", parg);
	strcpy(buffer, parg);
	p = strtok (buffer, ",");
	printf("1026\n");
	rr = strcmp(p, "VEXCNT:");
	printf("1028\n");
	if ( rr == 0 )
	{
		printf("1027\n");
		while ( p != NULL)
		{
			p = strtok (NULL, ",");

			if ( p != NULL )
			{
				switch (i)
				{
					case 0:
						/* ### rType ### */
						flow_ptr->vexCount=atoi(p);
						if ( rtype >1)
						{
							printf("ERROR:, parseVexCnt,  Mode rtype=%d\n", rtype);
							return 1;
						}

						break;

					default:
						break;
				}
				i++;
			}
		}

#if(0)
		printf("DEBUG:,parseVexCnt, rtype=%s, bus=%d, address=%lx, nBytes=%d,nBytesRead=%d {%d", direction[rtype] ,bus,address, nBytes,nBytesRead,vals[0] );
		for (int ll=1;ll<nBytesRead;ll++)
		{
			printf(",%d", vals[ll]);
		}
		printf("}\n");
#endif
		result=2;
	}
	return result;
}


///
/**
 * I2C:,rw,bus,address,NBYTES,{DATA}
 * @param parg
 * @param flow_ptr
 * @return
 */
int parseNsipCnt( char* parg, struct flow_params_t *flow_ptr )
{
	int result=0;
	int i=0;
	int rr;
	int bus=0;
	int rtype=0;
	srp_uint64_t address;
	srp_uint32_t nBytes;
	srp_uint32_t nBytesRead=0;
	//	int slen=0;
	int nsipidx=0;
	srp_int32_t val=0x1;
	srp_uint8_t *vals;
	srp_dev_hdl_t devHdl=NULL;
#if(0)
	const char *direction[2];
	direction[0] = "WRITE";
	direction[1] = "READ";
#endif
	char buffer[PARSEBUF];
	char *p;
	int ll;
	int vidx=0;

	/*  ########## NSIPCNT ######## */
	for (ll=0;ll<PARSEBUF;ll++)
	{
		buffer[ll]='\0';
	}
	strcpy(buffer, parg);
	p = strtok (buffer, ",");
	rr = strcmp(p, "NSIPCNT:");
	if ( rr == 0 )
	{
		while ( p != NULL)
		{
			p = strtok (NULL, ",");

			if ( p != NULL )
			{
				switch (i)
				{
					case 0:
						/* ### rType ### */
						flow_ptr->nsipCount=atoi(p);
						if ( rtype >1)
						{
							printf("ERROR:, parseNsipCnt,  Mode rtype=%d\n", rtype);
							return 1;
						}

						break;

					default:
						break;
				}
				i++;
			}
		}

#if(0)
		printf("DEBUG:,parseVexCnt, rtype=%s, bus=%d, address=%lx, nBytes=%d,nBytesRead=%d {%d", direction[rtype] ,bus,address, nBytes,nBytesRead,vals[0] );
		for (int ll=1;ll<nBytesRead;ll++)
		{
			printf(",%d", vals[ll]);
		}
		printf("}\n");
#endif
		result=2;
	}
	return result;
}


/**
 * Parse JESD parameters
 * JESD:,
jesdUsecase: 3A,3B,3C,3D,4A,4B,4D,5A
Tx N & CS: 	0 - 160 default
1-  151
2-  142
Tx Rx FB Enable: 	001  	Tx En=0 & Rx En=0 & Fb En=1
010		Tx En=0 & Rx En=1 & Fb En=0	
011		Tx En=0 & Rx En=1 & Fb En=1
100		Tx En=1 & Rx En=0 & Fb En=0
101		Tx En=1 & Rx En=0 & Fb En=1
110		Tx En=1 & Rx En=1 & Fb En=0
111		Tx En=1 & Rx En=1 & Fb En=1

Bit Order=3;

TestMode: 	
0  Tx=0 Rx=0 Fb=0  Test mode off  
1  Tx=0 Rx=1 Fb=0  Short pattern Rx
2  Tx=1 Rx=1 Fb=1  Short Pattern  
3  Tx=1 Rx=0 Fb=1  Short pattern Tx 
4  Tx=3 Rx=0 Fb=3  Long pattern   


FEC & CRC :
00  Tx FEC=1 & CRC12=0  Rx FEC=1 & CRC12=0  - Tx FEC Rx FEC
01 	Tx FEC=0 & CRC12=1  Rx FEC=1 & CRC12=0  - Tx CRC Rx FEC
10	Tx FEC=1 & CRC12=0  Rx FEC=0 & CRC12=1  - Tx FEC Rx CRC
11	Tx FEC=0 & CRC12=1  Rx FEC=0 & CRC12=1  - Tx CRC Rx CRC

SH Error Threshold :
EMB Error Threshold :


 **/
int parseJesd( char* parg, struct flow_params_t *flow_ptr )
{
	int result=0;
	int i = 0;
	int rr;
	char *ucnum;
	char buffer[PARSEBUF];
	int flag=0;
	int ll=0;
	for (ll=0;ll<PARSEBUF;ll++)
	{
		buffer[ll]='\0';
	}
	/*  ########## JESD ######## */
	if ( flow_ptr->jesdConfig.jesdUsecase == 0)
		ucnum = "0B";
	printf("DEBUG:,DEFAULT: Usecase=%s, N_CS=%d, TX_RX_FB En=%d, Testmode=%d, FEC_CRC=%d, Bit_order_Tx=%d, Bit_order_Rx=%d, SHErrTh= %d, EMBErrThr= %d\n", ucnum,  flow_ptr->jesdConfig.jesdTxncs, flow_ptr->jesdConfig.jesdEn, flow_ptr->jesdConfig.jesdTestmode, flow_ptr->jesdConfig.jesdFecCrc, flow_ptr->jesdConfig.jesdBitordertx,flow_ptr->jesdConfig.jesdBitorderrx, flow_ptr->jesdConfig.jesdShth, flow_ptr->jesdConfig.jesdEmbth );
	strcpy(buffer, parg);
	char *p = strtok (buffer, ",");
	char *ptr;
	i=0;
	int actstrlen=0;
	int iManipulate=1;
	rr = strcmp(p, "JESD:");
	int j = 0;
	int count=0;
	int k=0;
	if ( rr == 0 )
	{
		while ( p != NULL)
		{
			actstrlen+=strlen(p);		
			k=0;
			while( ((buffer[actstrlen+k]=='\0') && (buffer[actstrlen+k+1]==',') )
					|| ( (buffer[actstrlen+k]==',') && (buffer[actstrlen+k+1]==',') ) )
			{
				iManipulate++;
				i++;
				k++;
			}
			actstrlen+=iManipulate;
			iManipulate=1;
			p = strtok (NULL, ",");
			if ( p != NULL )
			{
				switch (i)
				{
					// Added for UC-5C;UC-2B;UC-2C;UC-3A;UC-3B;UC-3D;UC-7C;Aditya 16/12/23
                    case 0:
						/* USECASE NUMBER */
						if(strcmp (p, "5C")==0 || strcmp (p, "5c") ==0)
						{  
                  		    printf("Selected Usecase is 5C TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC5C;
							ucnum="5C";
							vexCountStartIdxTbl_CIO2STRM[0]=0;
						}
						else if(strcmp(p, "2B")==0 || strcmp (p, "2b")==0)
						{ 
                  		    printf("Selected Usecase is 2B TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC2B;
							ucnum="2B";
							vexCountStartIdxTbl_CIO2STRM[0]=1;
						}
						
						else if(strcmp (p, "2C")==0 || strcmp (p, "2c") ==0)
						{ 
                  		    printf("Selected Usecase is 2C TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC2C;
							ucnum="2C";
							vexCountStartIdxTbl_CIO2STRM[0]=2;
						}
						else if(strcmp(p, "3A")==0 || strcmp (p, "3a")==0)
						{ 
                  		    printf("Selected Usecase is 3A TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC3A;
							ucnum="3A";
							vexCountStartIdxTbl_CIO2STRM[0]=3;
						}
						else if(strcmp(p, "3B")==0 || strcmp (p, "3b")==0)
						{ 
                  		    printf("Selected Usecase is 3B TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC3B;
							ucnum="3B";
							vexCountStartIdxTbl_CIO2STRM[0]=4;
						}
						else if(strcmp(p, "3D")==0 || strcmp (p, "3d")==0)
						{ 
                  		    printf("Selected Usecase is 3D TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC3D;	
							ucnum="3D";
							vexCountStartIdxTbl_CIO2STRM[0]=5;
						}
						else if(strcmp(p, "7C")==0 || strcmp (p, "7c")==0)
						{ 
                  		    printf("Selected Usecase is 7C TX path\n");
							flow_ptr->jesdConfig.jesdUsecase=UC7C;	
							ucnum="7C";
							vexCountStartIdxTbl_CIO2STRM[0]=6;
						}
						else
						{
							printf("ERROR:, parseJESD. Usecase number value out of range. Usecase number=%s\n",p);
							ucnum = p;
							return 1;
						}
						break;
					case 1:
						/*Value of N & CS*/
						flow_ptr->jesdConfig.jesdTxncs = atoi(p);
						if ( flow_ptr->jesdConfig.jesdTxncs < 0 ||  flow_ptr->jesdConfig.jesdTxncs > 2)
						{
							printf("ERROR:, parseJESD. N_CS value out of range. N_CS=%d\n",flow_ptr->jesdConfig.jesdTxncs);
							return 1;
						}
						break;
					case 2:
						/*Tx,Rx or Fb En*/
						flow_ptr->jesdConfig.jesdEn = atoi(p);
						if ( flow_ptr->jesdConfig.jesdEn == 000)
						{
							printf("ERROR:, parseJESD. Invalid Value of Enable. En=%d\n",flow_ptr->jesdConfig.jesdEn);
							return 1;
						}
						break;
					case 3: 
						/* Test Mode */
						flow_ptr->jesdConfig.jesdTestmode = atoi(p);
						if ( flow_ptr->jesdConfig.jesdTestmode < 0 && flow_ptr->jesdConfig.jesdTestmode > 4)
						{
							printf("ERROR:, parseJESD. Testmode value out of range. Testmode=%d\n",flow_ptr->jesdConfig.jesdTestmode);
							return 1;
						}
						break;
					case 4:
						/* FEC CRC */
						flow_ptr->jesdConfig.jesdFecCrc = atoi(p);
						if ( flow_ptr->jesdConfig.jesdFecCrc != 0 && flow_ptr->jesdConfig.jesdFecCrc != 1 && flow_ptr->jesdConfig.jesdFecCrc != 2 && flow_ptr->jesdConfig.jesdFecCrc != 3)
						{
							printf("ERROR:, parseJESD. FEC_ CRC value out of range. FEC_CRC=%d\n",flow_ptr->jesdConfig.jesdFecCrc);
							return 1;
						}
						break;
					case 5:
						/* Bit Order Tx */
						flow_ptr->jesdConfig.jesdBitordertx = atoi(p);
						if ( flow_ptr->jesdConfig.jesdBitordertx < 0 && flow_ptr->jesdConfig.jesdBitordertx > 7)
						{
							printf("ERROR:, parseJESD. Bit Order Tx value out of range. BitOrdertx=%d\n",flow_ptr->jesdConfig.jesdBitordertx);
							return 1;
						}
						break;
					case 6:
						/* Bit Order Rx */
						flow_ptr->jesdConfig.jesdBitorderrx = atoi(p);
						if ( flow_ptr->jesdConfig.jesdBitorderrx < 0 && flow_ptr->jesdConfig.jesdBitorderrx > 7)
						{
							printf("ERROR:, parseJESD. Bit Order rx value out of range. BitOrderrx=%d\n",flow_ptr->jesdConfig.jesdBitorderrx);
							return 1;
						}
						break;
					case 7:
						/* SH Error Threshold */
						flow_ptr->jesdConfig.jesdShth = atoi(p);
						if ( flow_ptr->jesdConfig.jesdShth == 0 )
						{
							printf("ERROR:, parseJESD. Invalid Value of SH Error Threshold. ShErrThr=%d\n",flow_ptr->jesdConfig.jesdShth);
							return 1;
						}
						break;
					case 8:
						/* EMB Error Threshold */
						flow_ptr->jesdConfig.jesdEmbth = atoi(p);
						if ( flow_ptr->jesdConfig.jesdEmbth == 0 )
						{
							printf("ERROR:, parseJESD. Invalid Value of EMB Error Threshold. EMBErrThr=%d\n",flow_ptr->jesdConfig.jesdEmbth);
							return 1;
						}
						i=-1;
						break;
				}
				flag=1;
				i++;
			}
		}
		printf("DEBUG:,POST: Usecase=%s, N_CS=%d, TX_RX_FB En=%d, Testmode=%d, FEC_CRC=%d, Bit_order_Tx=%d, Bit_order_Rx=%d, SHErrTh= %d, EMBErrThr= %d\n", ucnum, flow_ptr->jesdConfig.jesdTxncs, flow_ptr->jesdConfig.jesdEn, flow_ptr->jesdConfig.jesdTestmode, flow_ptr->jesdConfig.jesdFecCrc, flow_ptr->jesdConfig.jesdBitordertx,flow_ptr->jesdConfig.jesdBitorderrx, flow_ptr->jesdConfig.jesdShth, flow_ptr->jesdConfig.jesdEmbth );
	}
	return result;
}

/**
 * Parse command line options of the form OPT:
 * This is called my main with the command line positional arguments
 * @param carg - Single option
 * @param flow_ptr - Parameters
 * @return
 */
int  parseOpts( char* carg, struct flow_params_t *flow_ptr )
{
	int rr=0;
	printf("parseOpts\n");
	rr=parseVexCnt(  carg, flow_ptr )|rr;
	rr=parseNsipCnt(  carg, flow_ptr )|rr;
	rr=parseJesd(  carg, flow_ptr )|rr;
	if ((rr !=0) && (rr !=2))
	{
		printf("ERROR:, Parsing command line option, {%s}\n",carg);
		rr=-1;
	}
	return rr;
}


void assign_defaults(struct flow_params_t *flow_ptr)
{
	flow_ptr->vexCount = 1;
	flow_ptr->nsipCount = 1;

	/*JESD */
	flow_ptr->jesdConfig.jesdUsecase	=	UC5C;
	flow_ptr->jesdConfig.jesdTxncs		=	0;
	flow_ptr->jesdConfig.jesdEn			=	111;
	flow_ptr->jesdConfig.jesdTestmode	=	0;
	flow_ptr->jesdConfig.jesdFecCrc		=	0;
	flow_ptr->jesdConfig.jesdBitordertx	=	3;
	flow_ptr->jesdConfig.jesdBitorderrx	=	0;
	flow_ptr->jesdConfig.jesdShth		=	16;
	flow_ptr->jesdConfig.jesdEmbth		=	8;
}

int
main(int argc, const char *argv[])
{
	int rv = 0;
	int flags = 0;
	void *vex_hdl;
	srp_vex_config_t vex_params;
	srp_vex_t srp_vex_hdl;
	int lc, i, j;
	int vexId[40], nsipId[2], apb_num, host_flag = 1, cm_num = 0, port_num = 0;
	volatile unsigned int b2h_flit_cnt = 0, h2b_flit_cnt = 0, host_result = 0, host_vec_processed = 0, host_blocks_processed = 0;
	int total_streams_0 = 8;
	int total_streams_1 = 16;
	int dmem_offset = 0x4000;
	//To be modified till 1610 Aditya-Done
	int vex_tx_offset_val[] = {HIVE_ADDR_jesd_tx_g_dest_buffer0_base, HIVE_ADDR_jesd_tx_g_dest_buffer1_base,
									HIVE_ADDR_jesd_tx_g_dest_buffer2_base, HIVE_ADDR_jesd_tx_g_dest_buffer3_base,
									HIVE_ADDR_jesd_tx_g_dest_buffer4_base, HIVE_ADDR_jesd_tx_g_dest_buffer5_base,
									HIVE_ADDR_jesd_tx_g_dest_buffer6_base, HIVE_ADDR_jesd_tx_g_dest_buffer7_base,
									HIVE_ADDR_jesd_tx_g_timeout_cycles};

//Added for U-2B
    unsigned v1_vex_tx_val_kargs[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,8192};
								   
//Added for U-2C
    unsigned v1_vex_tx_val_kargs_1[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,4096};

//Added for U-3A
    unsigned v1_vex_tx_val_kargs1[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,8192};
//Added for U-3B
	unsigned v2_vex_tx_val_kargs[] = {0x00000, 0x20000,
									0x40000, 0x60000,
									0x80000, 0xA0000,
									0xC0000, 0xE0000,4096};

//Added for U-3D
	unsigned vex_tx_val_kargs[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,2048};
								   
//Added for U-5C
    unsigned v0_vex_tx_val_kargs[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,2048};
								   
//Added for U-7C
    unsigned v1_vex_tx_val_kargs2[] = {0x00000, 0x20000,
                                   0x40000, 0x60000,
								   0x80000, 0xA0000,
								   0xC0000, 0xE0000,2048};
								   
								   
	
//Added for U-2B,U-2C,U-3A,U-3B,U-3D,U-5C,U-7C
	unsigned *vex_tx_val_kargs_tbl[8]={ v1_vex_tx_val_kargs, 
										v1_vex_tx_val_kargs1, v1_vex_tx_val_kargs2,
										v2_vex_tx_val_kargs, v1_vex_tx_val_kargs_1, 
										vex_tx_val_kargs, v0_vex_tx_val_kargs}; 


	unsigned vex_tx_buffer_addr[] = {HIVE_ADDR_jesd_tx_vbuffer_0, HIVE_ADDR_jesd_tx_vbuffer_1,
									HIVE_ADDR_jesd_tx_vbuffer_2, HIVE_ADDR_jesd_tx_vbuffer_3,
									HIVE_ADDR_jesd_tx_vbuffer_4, HIVE_ADDR_jesd_tx_vbuffer_5,
									HIVE_ADDR_jesd_tx_vbuffer_6, HIVE_ADDR_jesd_tx_vbuffer_7};
									
	delay(500);
	system("frioPciWrite -F s6b3 -P 0x20000 0xa");
	system("frioPciWrite -F s6b3 -P 0x20000 0xb");
	delay(5000);
	
	unsigned val_inp[NUM_TOTAL_VEC_PER_STREAM][NUM_OF_ELEMENTS_PER_VEC] = {0};
	unsigned int add_val[1];
	
//Added for U-2B,U-2C,U-3A,U-3B,U-3D,U-5C,U-7C
	unsigned int vex_start_stop[8][2]={	{0,8},{0,8},{0,8},
										{0,8},{8,16},{0,8},{8,16},
										{0,8}};
	int rr=0;
	int vexIdx;
	int k=0;

    int vexCount = 1;
	int nsipCount = 1;
    printf("Number of command-line arguments: %d\n", argc);

    printf("Command-line arguments:\n");
    for (i = 0; i < argc-1; i++) {
    	printf("1313\n");
        if (argv[i] != NULL) {
            printf("argv[%d] = %s\n", i, argv[i]);
        } else {
            printf("argv[%d] is NULL\n", i);
        }
    	printf("1319\n");
    }

	assign_defaults(&flow_params);
	optind=0;
	for(; optind < argc-1; optind++)
	{
		rr = parseOpts( argv[optind],  &flow_params )|rr;
	}
	
	if (flow_params.jesdConfig.jesdUsecase == UC7C)
		{
		printf("\n#####giving system clk for UC-7C\n");
		delay(500);
		printf("Before JESD_EN : Enable clock Done for UC-7C\n");
		system("frioPciWrite -F s5a1 -P 0x20000 0x00"); //16G IP
		system("frioPciWrite -F s5b1 -P 0x20000 0x00"); //16G IP
		delay(500);
		}
	else if ((flow_params.jesdConfig.jesdUsecase == UC5C) || (flow_params.jesdConfig.jesdUsecase == UC2B) || (flow_params.jesdConfig.jesdUsecase == UC3A) || (flow_params.jesdConfig.jesdUsecase == UC3B) || (flow_params.jesdConfig.jesdUsecase == UC3D) || (flow_params.jesdConfig.jesdUsecase == UC2C))
		{
		delay(500);
		printf("Before JESD_EN : Enable clock Done\n");
		system("frioPciWrite -F s5a1 -P 0x20000 0x10"); //16G IP
		system("frioPciWrite -F s5b1 -P 0x20000 0x10"); //16G IP
		printf("CLKS for JESD0 Done\n\n");
		delay(100);
		}
		
	else 
		{
		delay(500);
		printf("Before JESD_EN : Enable clock Done\n");
		system("frioPciWrite -F s5a1 -P 0x20000 0x10"); //16G IP
		system("frioPciWrite -F s5b1 -P 0x20000 0x10"); //16G IP
		printf("CLKS for JESD0 Done\n\n");
		delay(100);
		}
		
	init(); /* Initialize the srp*/
	//subsys_reset_cycle();
	//vex_reset_cycle();
	//jesd_reset_cycle();
	//crux_reset_cycle();

	sleep(2);
	//system("source jesd_config.sh"); //vijay

	LOG_PRINT("INFO: logger beginning\n");
	delay(100);
	//=======================================================
	//=======================================================
	//clear vex memory
	printf("\n########Starting to clear vex mem from 0-10\n\n");
	vex_mem_clear(0, srp);
	vex_mem_clear(1, srp);
	vex_mem_clear(2, srp);
	vex_mem_clear(3, srp);
	vex_mem_clear(4, srp);
	vex_mem_clear(5, srp);
	vex_mem_clear(6, srp);
	vex_mem_clear(7, srp);
	vex_mem_clear(8, srp);
	vex_mem_clear(9, srp);
	vex_mem_clear(10, srp);
	printf("\n########Done clearing vex mem from 0-10\n\n");
	//=======================================================
	delay(100);

	//vexCount = 1;
	vexCount = flow_params.vexCount;
	printf("Vex count is %d\n", vexCount);
	//for(i=0; i<vexCount; i++)
	for (j=0, i = vexCountStartIdxTbl[vexCount-1]; i < vexCount+vexCountStartIdxTbl[vexCount-1]; j++, i++)
	{
		// vexId[i] = i - vexCountStartIdxTbl[vexCount-1];
		vexId[i] = j;
	}

	//nsipCount = 2;
    nsipCount = flow_params.nsipCount;
	printf("Nsip count is %d\n", nsipCount);
	for(i=0; i<nsipCount; i++)
	{
		nsipId[i] = i;
	}

	port_num= 0;
	apb_num = 0;
	cm_num = 0;
	printf("vex id: %d , nsipId : %d , apb_num: %d, cm_num: %d\n",vexId[0], nsipId, apb_num, cm_num);

	memset(&vex_params, 0, sizeof(vex_params));
	memset(&srp_vex_hdl, 0, sizeof(srp_vex_hdl));

	//if (rv = o_configure_jesd_host(vexCount, vexId, nsipId, apb_num, cm_num))
	if (rv = configure_jesd_host(vexCount, vexId, nsipCount, nsipId, apb_num, cm_num))
	{
		printf ("ERROR: configure_jesd_host\n");
		return rv;
	}

	vex_hdl = &srp_vex_hdl;

	if ((rv = srp_vex_config(srp, &vex_hdl, &vex_params)))
		return rv;

	/*resetting the VEC NOC*/
	if (rv = release_reset_abc_noc(srp))
	{
		printf("ERROR: reset_abc failed\n");
		return rv;
	}

	printf("Host: start vex tx program load \n");

	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		if ((rv = srp_vex_loader(vex_hdl, vexId[vexIdx], "vex_fw/sim_m64/jesd_tx.fw")))
			return rv;
	}

	printf("Host: vex program load - done\n");


	/* Loading the host parameters to VEX_0  Rx core*/
	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		for (lc = 0; lc < ARRAY_SIZE(vex_tx_offset_val); lc++)
		{
			if ((rv = srp_dev_block_write32(srp,
							SRP_BLOCK_VEX_CORE,
							vexId[vexIdx],
							dmem_offset + vex_tx_offset_val[lc],
							&vex_tx_val_kargs_tbl[vexIdx][lc],
							1,
							flags)))
				return rv;
			//sleep(1);
		}   // for (lc = 0; lc < ARRAY_SIZE(offset_val); lc++) ends
	}

	printf("Vijay 1\n");

	/* Input Vector Generation VEX_1*/
	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		for (lc = vex_start_stop[vexIdx][0]; lc < vex_start_stop[vexIdx][1] ; lc++)
		{
			for (i = 0; i < NUM_TOTAL_VEC_PER_STREAM; i++)
			{
				for (j = 0; j < NUM_OF_ELEMENTS_PER_VEC; j++)
				{
					val_inp[i][j] = (((((i * 2 * NUM_OF_ELEMENTS_PER_VEC) + (j * 2)) + 1) << 16) |((i * 2* NUM_OF_ELEMENTS_PER_VEC) + (j *2)));
					val_inp[i][j] = val_inp[i][j] & 0x0FFF0FFF;
					val_inp[i][j] = val_inp[i][j] | (lc << 28 | lc << 12);
					//val_inp[i][j] = 0xb2b2a5a5;

				}
			}

			if ((rv = srp_vex_memid_store(vex_hdl,
							vexId[vexIdx],
							SRP_VEX_VMEM,
							vex_tx_buffer_addr[lc - vex_start_stop[vexIdx][0]],/*local_addr*/
							val_inp[0],
							(NUM_TOTAL_VEC_PER_STREAM * NUM_OF_ELEMENTS_PER_VEC * sizeof(int)))))
				return rv;
		}

	}

	printf("Vijay 2\n");

	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		printf("Host: vex %d program start\n",vexIdx);
		srp_vex_start(vex_hdl, vexId[vexIdx], 0); // vex_0 start
	}
	configure_jesd_block();

	printf("Host: vex program start - done\n");

	/*Signal VEX_0 to start continuous flow*/

	//for (vexIdx = 0; vexIdx < vexCount; vexIdx++)
	for (vexIdx = vexCountStartIdxTbl[vexCount-1]; vexIdx < vexCount+vexCountStartIdxTbl[vexCount-1]; vexIdx++)
	{
		if ((rv = srp_dev_block_write32(srp,
						SRP_BLOCK_VEX_CORE,
						vexId[vexIdx],
						dmem_offset + HIVE_ADDR_jesd_tx_g_host_indicator,
						&host_flag,
						1,
						flags)))
			return rv;
	}
	/*Signal VEX_1 to start continuous flow*/

	//system("srpRamTest -s 64KB -W 0x63.0.0x30000 0"); // Vijay: Just for testing, remove it
	
	//Added by Aditya for DNRT
	
	if (flow_params.jesdConfig.jesdUsecase == UC7C)
		{
	//enable sysref
	system("frioPciWrite -F s5a3 -P 0x20000 0x02");
	system("frioPciWrite -F s5a1 -P 0x20000 0x80");
	system("frioPciWrite -F s5b1 -P 0x20000 0x80");
	printf("SYSREF Done for UC_7C\n");
	printf("After JESD_EN : SYSREF Done for UC_7C\n");
	delay(1000);
		}
	
	else if ((flow_params.jesdConfig.jesdUsecase == UC5C) || (flow_params.jesdConfig.jesdUsecase == UC2B) || (flow_params.jesdConfig.jesdUsecase == UC3A) || (flow_params.jesdConfig.jesdUsecase == UC3B) || (flow_params.jesdConfig.jesdUsecase == UC3D) || (flow_params.jesdConfig.jesdUsecase == UC2C))
		{
		//enable sysref
		system("frioPciWrite -F s5a3 -P 0x20000 0x02");
		system("frioPciWrite -F s5a1 -P 0x20000 0x90");
		system("frioPciWrite -F s5b1 -P 0x20000 0x90");
		printf("SYSREF Done\n");
		printf("After JESD_EN : SYSREF Done\n");
		delay(1000);
		}
		
	else
		{
		//enable sysref
		system("frioPciWrite -F s5a3 -P 0x20000 0x02");
		system("frioPciWrite -F s5a1 -P 0x20000 0x90");
		system("frioPciWrite -F s5b1 -P 0x20000 0x90");
		printf("SYSREF Done\n");
		printf("After JESD_EN : SYSREF Done\n");
		delay(1000);
		}
	
	int fill_level0 = 0;
	int fill_level1 = 0;
	int fill_level2 = 0;
	int fill_level3 = 0;
	int fill_level4 = 0;
	int fill_level5 = 0;
	int fill_level6 = 0;
	int fill_level7 = 0;
	uint32_t stream0_buffer = 0;
	uint32_t stream1_buffer = 0;
	uint32_t stream2_buffer = 0;
	uint32_t stream3_buffer = 0;
	uint32_t stream4_buffer = 0;
	uint32_t stream5_buffer = 0;
	uint32_t stream6_buffer = 0;
	uint32_t stream7_buffer = 0;
	uint32_t stream8_buffer = 0;
	uint32_t stream9_buffer = 0;
	uint32_t stream10_buffer = 0;
	uint32_t stream11_buffer = 0;
	uint32_t stream12_buffer = 0;
	uint32_t stream13_buffer = 0;
	uint32_t stream14_buffer = 0;
	uint32_t stream15_buffer = 0;
	//i = 0;
	int flit_count = 0;
	
	uint32_t read_value;
	extern void * srp;
	uint32_t error = 0;
	uint32_t write_status = 0;
	uint32_t dev_id =0;
	uint32_t dev_flags = 0;

	uint32_t value24 = 0;
	uint32_t value25 = 0;
	uint32_t value26 = 0;
	uint32_t value27 = 0;
	uint32_t value28 = 0;
	uint32_t value29 = 0;
	uint32_t value30 = 0;
	uint32_t value31 = 0;
	uint32_t value32 = 0;
	uint32_t value33 = 0;
	uint32_t value34 = 0;
	uint32_t value35 = 0;
	uint32_t value36 = 0;
	uint32_t value37 = 0;
	uint32_t value38 = 0;
	uint32_t value39 = 0;
	uint32_t value40 = 0;
	uint32_t value41 = 0;
	uint32_t value42 = 0;
	uint32_t value43 = 0;
	uint32_t value44 = 0;
	uint32_t value45 = 0;
	
	uint32_t value   = 0;
	uint32_t value1   = 0;
	uint32_t value2  = 0;
	uint32_t value3  = 0;
	uint32_t value4  = 0;
	uint32_t value5  = 0;
	uint32_t value6  = 0;
	uint32_t value7  = 0;
	uint32_t value8  = 0;
	uint32_t value9  = 0;
	uint32_t value10 = 0;
	uint32_t value11 = 0;
	uint32_t value12 = 0;
	uint32_t value13 = 0;
	uint32_t value14 = 0;
	uint32_t value15 = 0;
	uint32_t value16 = 0;
	uint32_t value17 = 0;
	uint32_t value18 = 0;
	uint32_t value19 = 0;
	uint32_t value20 = 0;
	uint32_t value21 = 0;
	uint32_t value22 = 0;
	uint32_t value23 = 0;

	uint32_t curr_value  = 0;
	uint32_t curr_value1  = 0;
	uint32_t curr_value2  = 0;
	uint32_t curr_value3  = 0;
	uint32_t curr_value4  = 0;
	uint32_t curr_value5  = 0;
	uint32_t curr_value6  = 0;
	uint32_t curr_value7  = 0;
	uint32_t curr_value8  = 0;
	uint32_t curr_value9  = 0;
	uint32_t curr_value10 = 0;
	uint32_t curr_value11 = 0;
	uint32_t curr_value12 = 0;
	uint32_t curr_value13 = 0;
	uint32_t curr_value14 = 0;
	uint32_t curr_value15 = 0;
	uint32_t curr_value16 = 0;
	uint32_t curr_value17 = 0;
	uint32_t curr_value18 = 0;
	uint32_t curr_value19 = 0;
	uint32_t curr_value20 = 0;
	uint32_t curr_value21 = 0;
	uint32_t curr_value22 = 0;
	uint32_t curr_value23 = 0;
	uint32_t curr_value24 = 0;
	uint32_t curr_value25 = 0;
	uint32_t curr_value26 = 0;
	uint32_t curr_value27 = 0;
	uint32_t curr_value38 = 0;
	uint32_t curr_value39 = 0;
	uint32_t curr_value40 = 0;
	uint32_t curr_value41 = 0;
	uint32_t curr_value42 = 0;
	uint32_t curr_value43 = 0;
	uint32_t curr_value44 = 0;
	uint32_t curr_value45 = 0;

	uint32_t prev_value   = 0;
	uint32_t prev_value1  = 0;
	uint32_t prev_value2  = 0;
	uint32_t prev_value3  = 0;
	uint32_t prev_value4  = 0;
	uint32_t prev_value5  = 0;
	uint32_t prev_value6  = 0;
	uint32_t prev_value7  = 0;
	uint32_t prev_value8  = 0;
	uint32_t prev_value9  = 0;
	uint32_t prev_value10 = 0;
	uint32_t prev_value11 = 0;
	uint32_t prev_value12 = 0;
	uint32_t prev_value13 = 0;
	uint32_t prev_value14 = 0;
	uint32_t prev_value15 = 0;
	uint32_t prev_value16 = 0;
	uint32_t prev_value17 = 0;
	uint32_t prev_value18 = 0;
	uint32_t prev_value19 = 0;
	uint32_t prev_value20 = 0;
	uint32_t prev_value21 = 0;
	uint32_t prev_value22 = 0;
	uint32_t prev_value23 = 0;
	uint32_t prev_value24 = 0;
	uint32_t prev_value25 = 0;
	uint32_t prev_value26 = 0;
	uint32_t prev_value27 = 0;
	uint32_t prev_value38 = 0;
	uint32_t prev_value39 = 0;
	uint32_t prev_value40 = 0;
	uint32_t prev_value41 = 0;
	uint32_t prev_value42 = 0;
	uint32_t prev_value43 = 0;
	uint32_t prev_value44 = 0;
	uint32_t prev_value45 = 0;


	uint32_t print  = 0;
	uint32_t print1  = 0;
	uint32_t print2  = 0;
	uint32_t print3  = 0;
	uint32_t print4  = 0;
	uint32_t print5  = 0;
	uint32_t print6  = 0;
	uint32_t print7  = 0;
	uint32_t print8  = 0;
	uint32_t print9  = 0;
	uint32_t print10 = 0;
	uint32_t print11 = 0;
	uint32_t print12 = 0;
	uint32_t print13 = 0;
	uint32_t print14 = 0;
	uint32_t print15 = 0;
	uint32_t print16 = 0;
	uint32_t print17 = 0;
	uint32_t print18 = 0;
	uint32_t print19 = 0;
	uint32_t print20 = 0;
	uint32_t print21 = 0;
	uint32_t print22 = 0;
	uint32_t print23 = 0;
	uint32_t print24 = 0;
	uint32_t print25 = 0;
	uint32_t print26 = 0;
	uint32_t print27 = 0;
	uint32_t print38 = 0;
	uint32_t print39 = 0;
	uint32_t print40 = 0;
	uint32_t print41 = 0;
	uint32_t print42 = 0;
	uint32_t print43 = 0;
	uint32_t print44 = 0;
	uint32_t print45 = 0;

	uint32_t count = 0;
	
	value38 = 0;
	value38  = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS_OFFSET, "JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS");
	printf("\n#######TSB buffer 0 fill status register value is 0x%x \n", value38);
	fill_level0 = (value38 & 0x02);
	printf("#######JESDABC_TX_GLUE_MEM_TX_TSB_BUF_FILL_STATUS register's buffer full value is 0x%x \n", fill_level0);
	int wr_addr = 0x0;
	
	if(value38 == 0)
	{
		printf("#######buffer is not full\n");
	}
	else
	{
		printf("###############buffer 0 is full\n");
		printf("###TSB buffer0 0-3 flits \n");
		//for(flit_count=0; flit_count<63; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0x0000;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
		
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer1 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0x200;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
		
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer2 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0x400;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
			
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer3 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0x600;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}	
		
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer4 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0x800;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
		
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer5 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0xa00;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
		
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer6 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0xc00;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
		
		flit_count = 0;
		wr_addr = 0x0;
		printf("\n\n###TSB buffer7 0-3 flits \n");
		//for(flit_count=0; flit_count<64; flit_count++)
		for(flit_count=0; flit_count<4; flit_count++)
		{
			wr_addr = flit_count | 0xe00;
			//printf("###flit count is %d\n",flit_count);
			//printf("current offset address is %x\n",wr_addr);
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_DEFAULT, wr_addr, wr_addr, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_ADDR");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_OFFSET, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_DEFAULT, 0x01, 0x01, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_LOAD");
			write_read_expect_18a(JESDABC_M0_TX_GLUE_BASE+JESDABC_TX_GLUE_MEM_TX_CFG_UPD_OFFSET, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_DEFAULT, 0x00000001, 0x00000001, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_RD_MASK, JESDABC_TX_GLUE_MEM_TX_CFG_UPD_WR_MASK, "JESDABC_TX_GLUE_MEM_TX_CFG_UPD");
			stream0_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream1_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA1_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream2_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA2_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream3_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA3_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream4_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA4_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream5_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA5_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream6_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA6_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream7_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA7_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream8_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA8_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream9_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA9_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream10_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA10_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream11_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA11_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream12_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA12_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream13_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA13_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream14_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA14_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET");
			stream15_buffer = read_reg_18a(JESDABC_M0_TX_GLUE_BASE + JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA15_OFFSET, "JESDABC_TX_GLUE_MEM_TX_DEBUG_MEM_RD_DATA0_OFFSET"); 
			printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
		}
	}
		
	
	//===================================================
	
	
	uint32_t base_address_rx[] = {JESDABC_M0_XIP_204C_RX_BASE,  JESDABC_M1_XIP_204C_RX_BASE,  JESDABC_M2_XIP_204C_RX_BASE,  JESDABC_M3_XIP_204C_RX_BASE};
	uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};

	srp_dev_open(dev_id, dev_flags, &srp);
	
//	int i,j=0;
	//uint32_t base_address_rx[] = {JESDABC_M0_XIP_204C_RX_BASE,  JESDABC_M1_XIP_204C_RX_BASE,  JESDABC_M2_XIP_204C_RX_BASE,  JESDABC_M3_XIP_204C_RX_BASE};
	//uint32_t base_address_tx[] = {JESDABC_M0_XIP_204C_TX_BASE,  JESDABC_M1_XIP_204C_TX_BASE,  JESDABC_M2_XIP_204C_TX_BASE,  JESDABC_M3_XIP_204C_TX_BASE};
	uint32_t base_address_rx_glue[] = {JESDABC_M0_RX_GLUE_BASE,  JESDABC_M1_RX_GLUE_BASE,  JESDABC_M2_RX_GLUE_BASE,  JESDABC_M3_RX_GLUE_BASE};
	uint32_t base_address_cmn[] = {JESDABC_M0_CMN_CSR_BASE,  JESDABC_M1_CMN_CSR_BASE,  JESDABC_M2_CMN_CSR_BASE,  JESDABC_M3_CMN_CSR_BASE};

	
	for(i=0; i<1; i++)
	{
		value24 = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
		value25 = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
	}
	for(j=0; j<1; j++)
	{
		value26 = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
		value27 = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
	}
	
	printf("\n\n");
	printf("Before jesd enable value for JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", value24);
	printf("Before jesd enable value for JL_N_TX_GB_FULL_REG ---------is 0x%x \n", value25);
	printf("Before jesd enable value for JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", value26);
	printf("Before jesd enable value for JL_N_RX_GB_FULL_REG ---------is 0x%x \n", value27);

	delay(2000);
	
	while(count < 1)
	{

	value28  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_SH_LOCK_STATUS");
	value32  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_EMB_LOCK_STATUS");
	value36  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_SH_LOCK_LOSS_STATUS");
	value37  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_SH_LOCK_LOSS_STATUS");
	
	value38  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0");
	value39  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1");
	value40  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2");
	value41  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3");
	//INT STATUS -if jesd 204c and rx cfg en  
	value42  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_OFFSET, "JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK");
	value43  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_OFFSET, "JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS");
	//lemc boundary phase TODO: can these be predicted?-if jesd 204c and rx cfg en 
	value44  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_OFFSET, "JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE");
	//Sysref-  One shot sysref / periodic sysre -if jesd 204c and rx cfg en 
	value45  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_OFFSET, "JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS");
	
	printf("Present value of SH lock of Link0 is 0x%x \n",value28);
	printf("Present value of EMB lock of Link0 is 0x%x \n",value32);
	printf("Present value of SH lock loss of Link0 is 0x%x \n",value36);
	printf("Present value of EMB lock loss of Link0 is 0x%x \n",value37);
	
	printf("Present value of RX_ERROR_REPORT_LANE_REG0 of Link0 is 0x%x \n",value38);
	printf("Present value of RX_ERROR_REPORT_LANE_REG1 of Link0 is 0x%x \n",value39);
	printf("Present value of RX_ERROR_REPORT_LANE_REG2 of Link0 is 0x%x \n",value40);
	printf("Present value of RX_ERROR_REPORT_LANE_REG3 of Link0 is 0x%x \n",value41);
	
	printf("Present value of RX_CORE_INTERRUPT_MASK_OFFSET of Link0 is 0x%x \n",value42);
	printf("Present value of RX_CORE_INTERRUPT_STATUS_OFFSET of Link0 is 0x%x \n",value43);

	
	printf("Present value of RX_LEMC_BOUNDARY_PHASE of Link0 is 0x%x \n",value44);
	printf("Present value of RX_SYSREF_COUNTER_STATUS of Link0 is 0x%x \n",value45);
	printf("\n");
	
	i=0;
	j=0;
	for(i=0; i<1; i++)
	{
		value   = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_OFFSET, "ICOUNTER_REPORT_LANE0");
		value1  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_OFFSET, "ICOUNTER_REPORT_LANE1");
		value2  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_OFFSET, "ICOUNTER_REPORT_LANE2");
		value3  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_OFFSET, "ICOUNTER_REPORT_LANE3");
		value4  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_OFFSET, "ICOUNTER_REPORT_LANE4");
		value5  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_OFFSET, "ICOUNTER_REPORT_LANE5");
		value6  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_OFFSET, "ICOUNTER_REPORT_LANE6");
		value7  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_OFFSET, "ICOUNTER_REPORT_LANE7");
		value8  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_OFFSET, "ICOUNTER_REPORT_LANE8");
		value9  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_OFFSET, "ICOUNTER_REPORT_LANE9");
		value10 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_OFFSET, "ICOUNTER_REPORT_LANE10");
		value11 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_OFFSET, "ICOUNTER_REPORT_LANE11");
		value12 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_OFFSET, "ICOUNTER_REPORT_LANE12");
		value13 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_OFFSET, "ICOUNTER_REPORT_LANE13");
		value14 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_OFFSET, "ICOUNTER_REPORT_LANE14");
		value15 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_OFFSET, "ICOUNTER_REPORT_LANE15");
		value16 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_OFFSET, "ICOUNTER_REPORT_LANE16");
		value17 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_OFFSET, "ICOUNTER_REPORT_LANE17");
		value18 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_OFFSET, "ICOUNTER_REPORT_LANE18");
		value19 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_OFFSET, "ICOUNTER_REPORT_LANE19");
		value20 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_OFFSET, "ICOUNTER_REPORT_LANE20");
		value21 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_OFFSET, "ICOUNTER_REPORT_LANE21");
		value22 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_OFFSET, "ICOUNTER_REPORT_LANE22");
		value23 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_OFFSET, "ICOUNTER_REPORT_LANE23");
		value26 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
		value27 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
	}
	int j=0;
	for(j=0; j<1; j++)
	{
		value24 = read_reg_18a(base_address_tx[j] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
		value25 = read_reg_18a(base_address_tx[j] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
	}
	if( count == 0 )
	{
	
		printf("\n");
		printf("\n");
		printf("After Jesd enable value for RX_ERROR_REPORT_LANE_REG0 of Link0 is 0x%x \n",value38);
		printf("After Jesd enable value for RX_ERROR_REPORT_LANE_REG1 of Link0 is 0x%x \n",value39);
		printf("After Jesd enable value for RX_ERROR_REPORT_LANE_REG2 of Link0 is 0x%x \n",value40);
		printf("After Jesd enable value for RX_ERROR_REPORT_LANE_REG3 of Link0 is 0x%x \n",value41);
		
		printf("After Jesd enable value for RX_CORE_INTERRUPT_MASK_OFFSET of Link0 is 0x%x \n",value42);
		printf("After Jesd enable value for RX_CORE_INTERRUPT_STATUS_OFFSET of Link0 is 0x%x \n",value43);

		
		printf("After Jesd enable value forf RX_LEMC_BOUNDARY_PHASE of Link0 is 0x%x \n",value44);
		printf("After Jesd enable value for RX_SYSREF_COUNTER_STATUS of Link0 is 0x%x \n",value45);

		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE0  is 0x%x \n",  value);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE1  is 0x%x \n",  value1);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE2  is 0x%x \n",  value2);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE3  is 0x%x \n",  value3);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE4  is 0x%x \n",  value4);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE5  is 0x%x \n",  value5);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE6  is 0x%x \n",  value6);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE7  is 0x%x \n",  value7);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE8  is 0x%x \n",  value8);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE9  is 0x%x \n",  value9);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE10 is 0x%x \n", value10);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE11 is 0x%x \n", value11);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE12 is 0x%x \n", value12);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE13 is 0x%x \n", value13);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE14 is 0x%x \n", value14);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE15 is 0x%x \n", value15);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE16 is 0x%x \n", value16);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE17 is 0x%x \n", value17);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE18 is 0x%x \n", value18);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE19 is 0x%x \n", value19);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE20 is 0x%x \n", value20);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE21 is 0x%x \n", value21);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE22 is 0x%x \n", value22);
		printf(" After Jesd enable value for ICOUNTER_REPORT_LANE23 is 0x%x \n", value23);
		printf(" After Jesd enable value for JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", value24);
		printf(" After Jesd enable value for JL_N_TX_GB_FULL_REG ---------is 0x%x \n", value25);
		printf(" After Jesd enable value for JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", value26);
		printf(" After Jesd enable value for JL_N_RX_GB_FULL_REG ---------is 0x%x \n", value27);
	}
			if(value)
			{
				curr_value = value;
				if(prev_value != curr_value)
				{
					printf(" \nprevious and current value for ICOUNTER_REPORT_LANE0 are 0x%x, 0x%x\n", prev_value, curr_value);
					print = 1;
					prev_value = curr_value;
				}
			}
			
			if(value1)
			{
				curr_value1 = value1;
				if(prev_value1 != curr_value1)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE1 are 0x%x, 0x%x\n", prev_value1, curr_value1);
					print1 = 1;
					prev_value1 = curr_value1;
				}
			}

			if(value2)
			{
				curr_value2 = value2;
				if(prev_value2 != curr_value2)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE2 are 0x%x, 0x%x\n", prev_value2, curr_value2);
					print2 = 1;
					prev_value2 = curr_value2;
				}
			}

			if(value3)
			{
				curr_value3 = value3;
				if(prev_value3 != curr_value3)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE3 are 0x%x, 0x%x\n", prev_value3, curr_value3);
					print3 = 1;
					prev_value3 = curr_value3;
				}
			}

			if(value4)
			{
				curr_value4 = value4;
				if(prev_value4 != curr_value4)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE4 are 0x%x, 0x%x\n", prev_value4, curr_value4);
					print4 = 1;
					prev_value4 = curr_value4;
				}
			}

			if(value5)
			{
				curr_value5 = value5;
				if(prev_value5 != curr_value5)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE5 are 0x%x, 0x%x\n", prev_value5, curr_value5);
					print5 = 1;
					prev_value5 = curr_value5;
				}
			}

			if(value6)
			{
				curr_value6 = value6;
				if(prev_value6 != curr_value6)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE6 are 0x%x, 0x%x\n", prev_value6, curr_value6);
					print6 = 1;
					prev_value6 = curr_value6;
				}
			}

			if(value7)
			{
				curr_value7 = value7;
				if(prev_value7 != curr_value7)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE7 are 0x%x, 0x%x\n", prev_value7, curr_value7);
					print7 = 1;
					prev_value7 = curr_value7;
				}
			}

			if(value8)
			{
				curr_value8 = value8;
				if(prev_value8 != curr_value8)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE8 are 0x%x, 0x%x\n", prev_value8, curr_value8);
					print8 = 1;
					prev_value8 = curr_value8;
				}
			}
			
			if(value9)
			{
				curr_value9 = value9;
				if(prev_value9 != curr_value9)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE9 are 0x%x, 0x%x\n", prev_value9, curr_value9);
					print9 = 1;
					prev_value9 = curr_value9;
				}
			}

			if(value10)
			{
				curr_value10 = value10;
				if(prev_value10 != curr_value10)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE10 are 0x%x, 0x%x\n", prev_value10, curr_value10);
					print10 = 1;
					prev_value10 = curr_value10;
				}
			}

			if(value11)
			{
				curr_value11 = value11;
				if(prev_value11 != curr_value11)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE11 are 0x%x, 0x%x\n", prev_value11, curr_value11);
					print11 = 1;
					prev_value11 = curr_value11;
				}
			}

			if(value12)
			{
				curr_value12 = value12;
				if(prev_value12 != curr_value12)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE12 are 0x%x, 0x%x\n", prev_value12, curr_value12);
					print12 = 1;
					prev_value12 = curr_value12;
				}
			}

			if(value13)
			{
				curr_value13 = value13;
				if(prev_value13 != curr_value13)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE13 are 0x%x, 0x%x\n", prev_value13, curr_value13);
					print13 = 1;
					prev_value13 = curr_value13;
				}
			}

			if(value14)
			{
				curr_value14 = value14;
				if(prev_value14 != curr_value14)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE14 are 0x%x, 0x%x\n", prev_value14, curr_value14);
					print14 = 1;
					prev_value14 = curr_value14;
				}
			}

			if(value15)
			{
				curr_value15 = value15;
				if(prev_value15 != curr_value15)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE15 are 0x%x, 0x%x\n", prev_value15, curr_value15);
					print15 = 1;
					prev_value15 = curr_value15;
				}
			}

			if(value16)
			{
				curr_value16 = value16;
				if(prev_value16 != curr_value16)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE16 are 0x%x, 0x%x\n", prev_value16, curr_value16);
					print16 = 1;
					prev_value16 = curr_value16;
				}
			}
			
			if(value17)
			{
				curr_value17 = value17;
				if(prev_value17 != curr_value17)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE17 are 0x%x, 0x%x\n", prev_value17, curr_value17);
					print17 = 1;
					prev_value17 = curr_value17;
				}
			}
			
			if(value18)
			{
				curr_value18 = value18;
				if(prev_value18 != curr_value18)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE18 are 0x%x, 0x%x\n", prev_value18, curr_value18);
					print18 = 1;
					prev_value18 = curr_value18;
				}
			}

			if(value19)
			{
				curr_value19 = value19;
				if(prev_value19 != curr_value19)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE19 are 0x%x, 0x%x\n", prev_value19, curr_value19);
					print19 = 1;
					prev_value19 = curr_value19;
				}
			}

			if(value20)
			{
				curr_value20 = value20;
				if(prev_value20 != curr_value20)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE20 are 0x%x, 0x%x\n", prev_value20, curr_value20);
					print20 = 1;
					prev_value20 = curr_value20;
				}
			}

			if(value21)
			{
				curr_value21 = value21;
				if(prev_value21 != curr_value21)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE21 are 0x%x, 0x%x\n", prev_value21, curr_value21);
					print21 = 1;
					prev_value21 = curr_value21;
				}
			}

			if(value22)
			{
				curr_value22 = value22;
				if(prev_value22 != curr_value22)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE22 are 0x%x, 0x%x\n", prev_value22, curr_value22);
					print22 = 1;
					prev_value22 = curr_value22;
				}
			}

			if(value23)
			{
				curr_value23 = value23;
				if(prev_value23 != curr_value23)
				{
				printf(" \nprevious and current value for ICOUNTER_REPORT_LANE23 are 0x%x, 0x%x\n", prev_value23, curr_value23);
					print23 = 1;
					prev_value23 = curr_value23;
				}
			}

			if(value24)
			{
				curr_value24 = value24;
				if(prev_value24 != curr_value24)
				{
				printf(" \nprevious and current value for JL_N_TX_GB_EMPTY_REG are 0x%x, 0x%x\n", prev_value24, curr_value24);
					print24 = 1;
					prev_value24 = curr_value24;
				}
			}

			if(value25)
			{
				curr_value25 = value25;
				if(prev_value25 != curr_value25)
				{
				printf(" \nprevious and current value for JL_N_TX_GB_FULL_REG are 0x%x, 0x%x\n", prev_value25, curr_value25);
					print25 = 1;
					prev_value25 = curr_value25;
				}
			}
			
			if(value26)
			{
				curr_value26 = value26;
				if(prev_value26 != curr_value26)
				{
				printf(" \nprevious and current value for JL_N_RX_GB_EMPTY_REG are 0x%x, 0x%x\n", prev_value26, curr_value26);
					print26 = 1;
					prev_value26 = curr_value26;
				}
			}
			
			if(value27)
			{
				curr_value27 = value27;
				if(prev_value27 != curr_value27)
				{
				printf(" \nprevious and current value for JL_N_RX_GB_FULL_REG are 0x%x, 0x%x\n", prev_value27, curr_value27);
					print27 = 1;
					prev_value27 = curr_value27;
				}
			}

	//----------------Newly added------------------------------------//		
			if(value38)
			{
				curr_value38 = value38;
				if(prev_value38 != curr_value38)
				{
				printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG0 are 0x%x, 0x%x\n", prev_value38, curr_value38);
					print38 = 1;
					prev_value38 = curr_value38;
				}
			}
			
			if(value39)
			{
				curr_value39 = value39;
				if(prev_value39 != curr_value39)
				{
				printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG1 are 0x%x, 0x%x\n", prev_value39, curr_value39);
					print39 = 1;
					prev_value39 = curr_value39;
				}
			}

			if(value40)
			{
				curr_value40 = value40;
				if(prev_value40 != curr_value40)
				{
				printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG2 are 0x%x, 0x%x\n", prev_value40, curr_value40);
					print40 = 1;
					prev_value40 = curr_value40;
				}
			}

			if(value41)
			{
				curr_value41 = value41;
				if(prev_value41 != curr_value41)
				{
				printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG3 are 0x%x, 0x%x\n", prev_value41, curr_value41);
					print41 = 1;
					prev_value41 = curr_value38;
				}
			}

			if(value42)
			{
				curr_value42 = value42;
				if(prev_value42 != curr_value42)
				{
				printf(" \nprevious and current value for RX_CORE_INTERRUPT_MASK_OFFSET are 0x%x, 0x%x\n", prev_value42, curr_value42);
					print42 = 1;
					prev_value42 = curr_value42;
				}
			}

			if(value43)
			{
				curr_value43 = value43;
				if(prev_value43 != curr_value43)
				{
				printf(" \nprevious and current value for RX_CORE_INTERRUPT_STATUS_OFFSET are 0x%x, 0x%x\n", prev_value43, curr_value43);
					print43 = 1;
					prev_value43 = curr_value43;
				}
			}

			if(value44)
			{
				curr_value44 = value44;
				if(prev_value44 != curr_value44)
				{
				printf(" \nprevious and current value for RX_LEMC_BOUNDARY_PHASE are 0x%x, 0x%x\n", prev_value44, curr_value44);
					print44 = 1;
					prev_value44 = curr_value44;
				}
			}

			if(value45)
			{
				curr_value45 = value45;
				if(prev_value45 != curr_value45)
				{
				printf(" \nprevious and current value for RX_CORE_INTERRUPT_STATUS_OFFSET are 0x%x, 0x%x\n", prev_value45, curr_value45);
					print45 = 1;
					prev_value45 = curr_value45;
				}
			}
			
			if((print == 1) || (print1 == 1) || (print2 == 1) || (print3 == 1) || (print4 == 1) || (print5 == 1) || (print6 == 1) || (print7 == 1) || (print8 == 1) || (print9 == 1) || (print10 == 1) || (print11 == 1) || (print12 == 1) || (print13 == 1) || (print14 == 1) || (print15 == 1) || (print16 == 1) || (print17 == 1) || (print18 == 1) || (print19 == 1) || (print20 == 1) || (print21 == 1) || (print22 == 1) || (print23 == 1) || (print24 == 1) || (print25 == 1) || (print26 == 1) || (print27 == 1) || (print38 == 1) || (print39 == 1) || (print40 == 1) || (print41 == 1) || (print42 == 1) || (print43 == 1) || (print44 == 1) || (print45 == 1))
			{
				printf("\n\n");
				printf("\n");
				printf("\n\n");
				print   = 0;
				print1  = 0;
				print2  = 0;
				print3  = 0;
				print4  = 0;
				print5  = 0;
				print6  = 0;
				print7  = 0;
				print8  = 0;
				print9  = 0;
				print10 = 0;
				print11 = 0;
				print12 = 0;
				print13 = 0;
				print14 = 0;
				print15 = 0;
				print16 = 0;
				print17 = 0;
				print18 = 0;
				print19 = 0;
				print20 = 0;
				print21 = 0;
				print22 = 0;
				print23 = 0;
				print24 = 0;
				print25 = 0;
				print26 = 0;
				print27 = 0;
				print38 = 0;
				print39 = 0;
				print40 = 0;
				print41 = 0;
				print42 = 0;
				print43 = 0;
				print44 = 0;
				print45 = 0;
				count   = 1;
			}

			else
			{
				if((count % 3000) == 0)
				printf(" no change in errors and no change in fifo empty or full at both rx and tx \n");
			}

			
			//if((count % 1000) == 0)
			//	printf("########count is %d \n",count);
			//delay(10000);
			delay(5000);
			count = count + 1;
	}
	
	printf("\n");
	printf("\n");
	system("srpRead 0x63.0.0x30000 64");
	printf("\n");
	system("srpRead 0x63.0.0x30200 64");
	printf("\n");
	system("srpRead 0x63.0.0x30400 64");
	printf("\n");
	system("srpRead 0x63.0.0x30600 64");
	printf("\n");
	system("srpRead 0x63.0.0x30800 64");
	printf("\n");
	system("srpRead 0x63.0.0x31000 64");
	printf("\n");
	system("srpRead 0x63.0.0x31200 64");
	printf("\n");
	system("srpRead 0x63.0.0x31400 64");
	
	return rv;
}   // main ends


