
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000127                       # Number of seconds simulated
sim_ticks                                   127351500                       # Number of ticks simulated
final_tick                                  127351500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217203                       # Simulator instruction rate (inst/s)
host_op_rate                                   220494                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25681702                       # Simulator tick rate (ticks/s)
host_mem_usage                                 638860                       # Number of bytes of host memory used
host_seconds                                     4.96                       # Real time elapsed on the host
sim_insts                                     1077068                       # Number of instructions simulated
sim_ops                                       1093389                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          60352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             105216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            91                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 91                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         303035300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         473900975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          25127305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          24122213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826185793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    303035300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     25127305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        328162605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45731695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45731695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45731695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        303035300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        473900975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         25127305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         24122213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            871917488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         91                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       91                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 102208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  105280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     127344000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1645                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   91                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    410.456693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.691513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.538658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           77     30.31%     30.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     20.47%     50.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      7.87%     58.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      6.69%     65.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      4.72%     70.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.54%     73.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      3.54%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.36%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52     20.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          254                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     382.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    157.775930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    560.828182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.201508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     12625000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                42568750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7905.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26655.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       802.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73354.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1602720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   874500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10623600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 272160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              8136960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             52840710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             28584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              102934650                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            824.186000                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     47045500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      73699750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   264600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   144375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1302600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              8136960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             28940895                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             49517250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               88481640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            708.760333                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     82619500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      38484000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  48913                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            46656                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1836                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               45271                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  42200                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.216408                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    892                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  62                       # Number of system calls
system.cpu0.numCycles                          254704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             88920                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        602806                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      48913                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             43092                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       129927                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3807                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    75862                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  633                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            220752                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.812092                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.583100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  131978     59.79%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2325      1.05%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2631      1.19%     62.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     782      0.35%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    3199      1.45%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     692      0.31%     64.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    2385      1.08%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33804     15.31%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   42956     19.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              220752                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.192039                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.366692                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   85493                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                47451                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    84133                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2074                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1601                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 950                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  319                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                613346                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1123                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1601                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   87694                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4999                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7253                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    83924                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                35281                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                604823                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  138                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   246                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   338                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 33988                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             781462                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              2985583                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          984247                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               744576                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   36886                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    11377                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              141996                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              23877                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2288                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             570                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    595456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                286                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   588591                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               58                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          20919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        58166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            77                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       220752                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.666300                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.657005                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              61600     27.90%     27.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              36712     16.63%     44.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               9052      4.10%     48.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              62698     28.40%     77.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               9301      4.21%     81.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               4302      1.95%     83.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3295      1.49%     84.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               3139      1.42%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              30653     13.89%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         220752                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    968      3.13%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 29515     95.41%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   215      0.70%     99.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  237      0.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               324775     55.18%     55.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               99350     16.88%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              141443     24.03%     96.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              23020      3.91%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                588591                       # Type of FU issued
system.cpu0.iq.rate                          2.310882                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      30935                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.052558                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1428866                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           616689                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       582378                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                619493                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             127                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6142                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1513                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          159                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1601                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2323                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 2459                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             595750                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              224                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               141996                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               23877                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               129                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    32                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 2417                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1076                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          555                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1631                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               585970                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               140302                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2621                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                      163149                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   44356                       # Number of branches executed
system.cpu0.iew.exec_stores                     22847                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.300592                       # Inst execution rate
system.cpu0.iew.wb_sent                        582719                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       582406                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   472824                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   687286                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.286599                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.687958                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          20930                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            209                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1534                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       217664                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.640873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.933272                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        63505     29.18%     29.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        66866     30.72%     59.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        10193      4.68%     64.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1893      0.87%     65.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4030      1.85%     67.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        32590     14.97%     82.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2731      1.25%     83.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          412      0.19%     83.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        35444     16.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       217664                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              560302                       # Number of instructions committed
system.cpu0.commit.committedOps                574823                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        158218                       # Number of memory references committed
system.cpu0.commit.loads                       135854                       # Number of loads committed
system.cpu0.commit.membars                        125                       # Number of memory barriers committed
system.cpu0.commit.branches                     43261                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   532111                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 319                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          317378     55.21%     55.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          99224     17.26%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         135854     23.63%     96.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         22364      3.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           574823                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                35444                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      777608                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1194610                       # The number of ROB writes
system.cpu0.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     560302                       # Number of Instructions Simulated
system.cpu0.committedOps                       574823                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.454583                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.454583                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.199816                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.199816                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  946448                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 505023                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2169057                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  248350                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 161698                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              143                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          598.039718                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             150552                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           174.250000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   598.039718                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.584023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.584023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          721                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.704102                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           325276                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          325276                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       139471                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         139471                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10985                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10985                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       150456                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          150456                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       150461                       # number of overall hits
system.cpu0.dcache.overall_hits::total         150461                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          368                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11227                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11227                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11595                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11595                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11596                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11596                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     20727018                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     20727018                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    590933725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    590933725                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    611660743                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    611660743                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    611660743                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    611660743                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       139839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       139839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        22212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       162051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       162051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       162057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       162057                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002632                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002632                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.505448                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.505448                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.071552                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.071552                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.071555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071555                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56323.418478                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56323.418478                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52635.051661                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52635.051661                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52752.112376                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52752.112376                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52747.563211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52747.563211                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu0.dcache.writebacks::total               91                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          177                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10469                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10469                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10646                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10646                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          758                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          950                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11875249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11875249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     38658501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     38658501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     50533750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50533750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     50586000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50586000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.034126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.005856                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005856                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.005862                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005862                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62174.078534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62174.078534                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51000.660950                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51000.660950                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53249.473130                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53249.473130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53248.421053                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53248.421053                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              227                       # number of replacements
system.cpu0.icache.tags.tagsinuse          314.685597                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              75062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              603                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           124.480929                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   314.685597                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.614620                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.614620                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           152327                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          152327                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        75062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          75062                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        75062                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           75062                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        75062                       # number of overall hits
system.cpu0.icache.overall_hits::total          75062                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          800                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          800                       # number of overall misses
system.cpu0.icache.overall_misses::total          800                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43594750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43594750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43594750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43594750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43594750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43594750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        75862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        75862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        75862                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        75862                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        75862                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        75862                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010545                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010545                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010545                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54493.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54493.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54493.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54493.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54493.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54493.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          196                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          196                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          196                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          604                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33691000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33691000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33691000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33691000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33691000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33691000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007962                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007962                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007962                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007962                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55779.801325                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55779.801325                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55779.801325                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55779.801325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55779.801325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55779.801325                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  41782                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            41324                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              949                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               41465                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  37648                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.794646                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    227                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          149982                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             69745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        542819                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      41782                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             37875                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        76686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1983                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    68262                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            147430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.699905                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.756836                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   73307     49.72%     49.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1042      0.71%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     140      0.09%     50.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     284      0.19%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1027      0.70%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     228      0.15%     51.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     198      0.13%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32765     22.22%     73.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   38439     26.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              147430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.278580                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.619228                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   68113                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4998                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    72119                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1237                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   962                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 201                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                542635                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   962                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   69509                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    689                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1702                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    71915                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2652                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                535536                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1356                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  1058                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             722043                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2639219                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          879055                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               698558                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   23482                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     5908                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              139099                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3367                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1969                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             164                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    528881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 86                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   527888                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               11                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          10401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        32643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       147430                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.580601                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.619469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               8982      6.09%      6.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              31876     21.62%     27.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5144      3.49%     31.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              59761     40.54%     71.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               2010      1.36%     73.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               3197      2.17%     75.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               2446      1.66%     76.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               4372      2.97%     79.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29642     20.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         147430                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2139      6.54%      6.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 29961     91.57%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   549      1.68%     99.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   70      0.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               287934     54.54%     54.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               96004     18.19%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              140766     26.67%     99.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3184      0.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                527888                       # Type of FU issued
system.cpu1.iq.rate                          3.519676                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      32719                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.061981                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1235936                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           539380                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       521659                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                560607                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              28                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         3944                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          241                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   962                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    454                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   14                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             528970                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                9                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               139099                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3367                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     6                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           852                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 925                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               526140                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               139909                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1748                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      143080                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   39654                       # Number of branches executed
system.cpu1.iew.exec_stores                      3171                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.508021                       # Inst execution rate
system.cpu1.iew.wb_sent                        521809                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       521659                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   443122                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   603844                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.478144                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.733835                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          10339                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              920                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       146040                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.550849                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.011088                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        10463      7.16%      7.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        62975     43.12%     50.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         4200      2.88%     53.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          987      0.68%     53.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          317      0.22%     54.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        30493     20.88%     74.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          902      0.62%     75.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          539      0.37%     75.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        35164     24.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       146040                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              516766                       # Number of instructions committed
system.cpu1.commit.committedOps                518566                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        138281                       # Number of memory references committed
system.cpu1.commit.loads                       135155                       # Number of loads committed
system.cpu1.commit.membars                         41                       # Number of memory barriers committed
system.cpu1.commit.branches                     39417                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   479322                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 107                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          284282     54.82%     54.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          96003     18.51%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         135155     26.06%     99.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3126      0.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           518566                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                35164                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      639352                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1059272                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      104721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     516766                       # Number of Instructions Simulated
system.cpu1.committedOps                       518566                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.290232                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.290232                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.445520                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.445520                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  862868                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 468797                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1985145                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  233990                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 139880                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          193.741481                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             139719                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              436                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           320.456422                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   193.741481                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.189201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.189201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           282794                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          282794                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       136813                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         136813                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2898                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       139711                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          139711                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       139711                       # number of overall hits
system.cpu1.dcache.overall_hits::total         139711                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1230                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            6                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1452                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1452                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1458                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1458                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     17859500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     17859500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      4504250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4504250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     22363750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     22363750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     22363750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     22363750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       138043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       138043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       141163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       141163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       141169                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       141169                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008910                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.071154                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071154                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010286                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010328                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010328                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14519.918699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14519.918699                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20289.414414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20289.414414                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15402.031680                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15402.031680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15338.648834                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15338.648834                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1363                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              170                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.017647                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          898                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          898                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         1010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1010                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         1010                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1010                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          332                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          110                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          110                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          445                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5376500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5376500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1590500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1590500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       185500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       185500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6967000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6967000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      7152500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      7152500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.003131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.003152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 16194.277108                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16194.277108                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14459.090909                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14459.090909                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 61833.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 61833.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15762.443439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15762.443439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16073.033708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16073.033708                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           24.585150                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              68192                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1363.840000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.585150                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048018                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.048018                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           136574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          136574                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        68192                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          68192                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        68192                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           68192                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        68192                       # number of overall hits
system.cpu1.icache.overall_hits::total          68192                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           70                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           70                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           70                       # number of overall misses
system.cpu1.icache.overall_misses::total           70                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3657500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3657500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3657500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3657500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3657500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3657500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        68262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        68262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        68262                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        68262                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        68262                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        68262                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001025                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001025                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001025                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001025                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001025                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst        52250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        52250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst        52250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        52250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst        52250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        52250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2688750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2688750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2688750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2688750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2688750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2688750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000732                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000732                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000732                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000732                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000732                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000732                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        53775                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        53775                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        53775                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        53775                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        53775                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        53775                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1185                       # Transaction distribution
system.membus.trans_dist::ReadResp               1184                       # Transaction distribution
system.membus.trans_dist::Writeback                91                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               859                       # Transaction distribution
system.membus.trans_dist::ReadExResp              859                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        66176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  111040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              404                       # Total snoops (count)
system.membus.snoop_fanout::samples              2147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    2147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                2147                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3075999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3202500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5018744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             263750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy            2234000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
