[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F47Q84 ]
[d frameptr 1249 ]
"105 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/can1.c
[e E22917 . `uc
FIFO2 2
]
"259
[e E22816 . `uc
CAN_OP_MODE_REQUEST_SUCCESS 0
CAN_OP_MODE_REQUEST_FAIL 1
CAN_OP_MODE_SYS_ERROR_OCCURED 2
]
[e E22806 . `uc
CAN_NORMAL_FD_MODE 0
CAN_DISABLE_MODE 1
CAN_INTERNAL_LOOPBACK_MODE 2
CAN_LISTEN_ONLY_MODE 3
CAN_CONFIGURATION_MODE 4
CAN_EXTERNAL_LOOPBACK_MODE 5
CAN_NORMAL_2_0_MODE 6
CAN_RESTRICTED_OPERATION_MODE 7
]
"322
[e E22912 . `uc
CAN_RX_MSG_NOT_AVAILABLE 0
CAN_RX_MSG_AVAILABLE 1
CAN_RX_MSG_OVERFLOW 8
]
"338
[e E22788 . `uc
CAN_FRAME_STD 0
CAN_FRAME_EXT 1
]
"339
[e E22792 . `uc
CAN_FRAME_DATA 0
CAN_FRAME_RTR 1
]
"340
[e E22784 . `uc
CAN_NON_BRS_MODE 0
CAN_BRS_MODE 1
]
"448
[e E22821 . `uc
CAN_TX_FIFO_FULL 0
CAN_TX_FIFO_AVAILABLE 1
]
"494
[e E22800 . `uc
CAN_TX_MSG_REQUEST_SUCCESS 0
CAN_TX_MSG_REQUEST_DLC_EXCEED_ERROR 1
CAN_TX_MSG_REQUEST_BRS_ERROR 2
CAN_TX_MSG_REQUEST_FIFO_FULL 3
]
"505
[e E22825 . `uc
DLC_0 0
DLC_1 1
DLC_2 2
DLC_3 3
DLC_4 4
DLC_5 5
DLC_6 6
DLC_7 7
DLC_8 8
DLC_12 9
DLC_16 10
DLC_20 11
DLC_24 12
DLC_32 13
DLC_48 14
DLC_64 15
]
[e E22796 . `uc
CAN_2_0_FORMAT 0
CAN_FD_FORMAT 1
]
"523
[e E22843 . `uc
FIFO1 1
]
"79 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/spi1.c
[e E358 . `uc
SPI1_DEFAULT 0
]
"196 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/adc.c
[e E22615 . `uc
CONTEXT_1 0
]
"225
[e E22603 . `uc
channel_ANA0 0
channel_ANA1 1
channel_ANA2 2
channel_ANA4 4
channel_ANA5 5
channel_VSS 59
channel_Temp 60
channel_DAC1 61
channel_FVR_Buffer1 62
channel_FVR_Buffer2 63
]
"97 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr2.c
[e E22602 . `uc
TMR2_ROP_STARTS_TMRON 0
TMR2_ROP_STARTS_TMRON_ERSHIGH 1
TMR2_ROP_STARTS_TMRON_ERSLOW 2
TMR2_ROP_RESETS_ERSBOTHEDGE 3
TMR2_ROP_RESETS_ERSRISINGEDGE 4
TMR2_ROP_RESETS_ERSFALLINGEDGE 5
TMR2_ROP_RESETS_ERSLOW 6
TMR2_ROP_RESETS_ERSHIGH 7
TMR2_OS_STARTS_TMRON 8
TMR2_OS_STARTS_ERSRISINGEDGE 9
TMR2_OS_STARTS_ERSFALLINGEDGE 10
TMR2_OS_STARTS_ERSBOTHEDGE 11
TMR2_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR2_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR2_OS_STARTS_ERSRISINGEDGEDETECT 14
TMR2_OS_STARTS_ERSFALLINGEDGEDETECT 15
TMR2_OS_STARTS_TMRON_ERSHIGH 22
TMR2_OS_STARTS_TMRON_ERSLOW 23
TMR2_MS_STARTS_TMRON_ERSRISINGEDGEDETECT 17
TMR2_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT 18
TMR2_MS_STARTS_TMRON_ERSBOTHEDGE 19
]
"103
[e E22625 . `uc
TMR2_T2INPPS 0
TMR2_RESERVED 1
TMR2_T4POSTSCALED 2
TMR2_T6POSTSCALED 3
TMR2_CCP1_OUT 4
TMR2_CCP2_OUT 5
TMR2_CCP3_OUT 6
TMR2_PWM1S1P1_OUT 7
TMR2_PWM1S1P2_OUT 8
TMR2_PWM2S1P1_OUT 9
TMR2_PWM2S1P2_OUT 10
TMR2_PWM3S1P1_OUT 11
TMR2_PWM3S1P2_OUT 12
TMR2_RESERVED_2 13
TMR2_RESERVED_3 14
TMR2_CMP1_OUT 15
TMR2_CMP2_OUT 16
TMR2_ZCD_OUTPUT 17
TMR2_CLC1_OUT 18
TMR2_CLC2_OUT 19
TMR2_CLC3_OUT 20
TMR2_CLC4_OUT 21
TMR2_CLC5_OUT 22
TMR2_CLC6_OUT 23
TMR2_CLC7_OUT 24
TMR2_CLC8_OUT 25
TMR2_UART1_RX_EDGE 26
TMR2_UART1_TX_EDGE 27
TMR2_UART2_RX_EDGE 28
TMR2_UART2_TX_EDGE 29
TMR2_UART3_RX_EDGE 30
TMR2_UART3_TX_EDGE 31
TMR2_UART4_RX_EDGE 32
TMR2_UART4_TX_EDGE 33
TMR2_UART5_RX_EDGE 34
TMR2_UART5_TX_EDGE 35
TMR2_RESERVED_4 36
]
"97 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[e E22602 . `uc
TMR4_ROP_STARTS_TMRON 0
TMR4_ROP_STARTS_TMRON_ERSHIGH 1
TMR4_ROP_STARTS_TMRON_ERSLOW 2
TMR4_ROP_RESETS_ERSBOTHEDGE 3
TMR4_ROP_RESETS_ERSRISINGEDGE 4
TMR4_ROP_RESETS_ERSFALLINGEDGE 5
TMR4_ROP_RESETS_ERSLOW 6
TMR4_ROP_RESETS_ERSHIGH 7
TMR4_OS_STARTS_TMRON 8
TMR4_OS_STARTS_ERSRISINGEDGE 9
TMR4_OS_STARTS_ERSFALLINGEDGE 10
TMR4_OS_STARTS_ERSBOTHEDGE 11
TMR4_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR4_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR4_OS_STARTS_ERSRISINGEDGEDETECT 14
TMR4_OS_STARTS_ERSFALLINGEDGEDETECT 15
TMR4_OS_STARTS_TMRON_ERSHIGH 22
TMR4_OS_STARTS_TMRON_ERSLOW 23
TMR4_MS_STARTS_TMRON_ERSRISINGEDGEDETECT 17
TMR4_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT 18
TMR4_MS_STARTS_TMRON_ERSBOTHEDGE 19
]
"103
[e E22625 . `uc
TMR4_T4INPPS 0
TMR4_T2POSTSCALED 1
TMR4_RESERVED 2
TMR4_T6POSTSCALED 3
TMR4_CCP1_OUT 4
TMR4_CCP2_OUT 5
TMR4_CCP3_OUT 6
TMR4_PWM1S1P1_OUT 7
TMR4_PWM1S1P2_OUT 8
TMR4_PWM2S1P1_OUT 9
TMR4_PWM2S1P2_OUT 10
TMR4_PWM3S1P1_OUT 11
TMR4_PWM3S1P2_OUT 12
TMR4_RESERVED_2 13
TMR4_RESERVED_3 14
TMR4_CMP1_OUT 15
TMR4_CMP2_OUT 16
TMR4_ZCD_OUTPUT 17
TMR4_CLC1_OUT 18
TMR4_CLC2_OUT 19
TMR4_CLC3_OUT 20
TMR4_CLC4_OUT 21
TMR4_CLC5_OUT 22
TMR4_CLC6_OUT 23
TMR4_CLC7_OUT 24
TMR4_CLC8_OUT 25
TMR4_UART1_RX_EDGE 26
TMR4_UART1_TX_EDGE 27
TMR4_UART2_RX_EDGE 28
TMR4_UART2_TX_EDGE 29
TMR4_UART3_RX_EDGE 30
TMR4_UART3_TX_EDGE 31
TMR4_UART4_RX_EDGE 32
TMR4_UART4_TX_EDGE 33
TMR4_UART5_RX_EDGE 34
TMR4_UART5_TX_EDGE 35
TMR4_RESERVED_4 36
]
"97 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr6.c
[e E22602 . `uc
TMR6_ROP_STARTS_TMRON 0
TMR6_ROP_STARTS_TMRON_ERSHIGH 1
TMR6_ROP_STARTS_TMRON_ERSLOW 2
TMR6_ROP_RESETS_ERSBOTHEDGE 3
TMR6_ROP_RESETS_ERSRISINGEDGE 4
TMR6_ROP_RESETS_ERSFALLINGEDGE 5
TMR6_ROP_RESETS_ERSLOW 6
TMR6_ROP_RESETS_ERSHIGH 7
TMR6_OS_STARTS_TMRON 8
TMR6_OS_STARTS_ERSRISINGEDGE 9
TMR6_OS_STARTS_ERSFALLINGEDGE 10
TMR6_OS_STARTS_ERSBOTHEDGE 11
TMR6_OS_STARTS_ERSFIRSTRISINGEDGE 12
TMR6_OS_STARTS_ERSFIRSTFALLINGEDGE 13
TMR6_OS_STARTS_ERSRISINGEDGEDETECT 14
TMR6_OS_STARTS_ERSFALLINGEDGEDETECT 15
TMR6_OS_STARTS_TMRON_ERSHIGH 22
TMR6_OS_STARTS_TMRON_ERSLOW 23
TMR6_MS_STARTS_TMRON_ERSRISINGEDGEDETECT 17
TMR6_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT 18
TMR6_MS_STARTS_TMRON_ERSBOTHEDGE 19
]
"103
[e E22625 . `uc
TMR6_T6INPPS 0
TMR6_T2POSTSCALED 1
TMR6_T4POSTSCALED 2
TMR6_RESERVED 3
TMR6_CCP1_OUT 4
TMR6_CCP2_OUT 5
TMR6_CCP3_OUT 6
TMR6_PWM1S1P1_OUT 7
TMR6_PWM1S1P2_OUT 8
TMR6_PWM2S1P1_OUT 9
TMR6_PWM2S1P2_OUT 10
TMR6_PWM3S1P1_OUT 11
TMR6_PWM3S1P2_OUT 12
TMR6_RESERVED_2 13
TMR6_RESERVED_3 14
TMR6_CMP1_OUT 15
TMR6_CMP2_OUT 16
TMR6_ZCD_OUTPUT 17
TMR6_CLC1_OUT 18
TMR6_CLC2_OUT 19
TMR6_CLC3_OUT 20
TMR6_CLC4_OUT 21
TMR6_CLC5_OUT 22
TMR6_CLC6_OUT 23
TMR6_CLC7_OUT 24
TMR6_CLC8_OUT 25
TMR6_UART1_RX_EDGE 26
TMR6_UART1_TX_EDGE 27
TMR6_UART2_RX_EDGE 28
TMR6_UART2_TX_EDGE 29
TMR6_UART3_RX_EDGE 30
TMR6_UART3_TX_EDGE 31
TMR6_UART4_RX_EDGE 32
TMR6_UART4_TX_EDGE 33
TMR6_UART5_RX_EDGE 34
TMR6_UART5_TX_EDGE 35
TMR6_RESERVED_4 36
]
"72 /fred/Q84vtouch/mateQ84.X/main.c
[e E24075 state_type `uc
state_init 0
state_status 1
state_panel 2
state_batteryv 3
state_batterya 4
state_watts 5
state_misc 6
state_mx_status 7
state_last 8
]
"156
[e E23876 APP_TIMERS `uc
TMR_INTERNAL 0
TMR_MBMASTER 1
TMR_MBTEST 2
TMR_SPIN 3
TMR_COUNT 4
]
"225
[e E23937 comm_type `uc
CLEAR 0
INIT 1
SEND 2
RECV 3
]
[e E23943 cmd_type `uc
G_ID 0
G_DATA 1
G_CONFIG 2
G_PASSWD 3
G_LAST 4
]
"285
[e E23902 status_type `uc
STATUS_SLEEPING 0
STATUS_FLOATING 1
STATUS_BULK 2
STATUS_ABSORB 3
STATUS_EQUALIZE 4
STATUS_LAST 5
]
"29 /fred/Q84vtouch/timers.c
[e E36 APP_TIMERS `uc
TMR_INTERNAL 0
TMR_MBMASTER 1
TMR_MBTEST 2
TMR_SPIN 3
TMR_COUNT 4
]
"13 /fred/Q84vtouch/modbus_master.c
[e E23809 comm_type `uc
CLEAR 0
INIT 1
SEND 2
RECV 3
]
[e E23815 cmd_type `uc
G_ID 0
G_DATA 1
G_CONFIG 2
G_PASSWD 3
G_LAST 4
]
"207
[e E23822 trace_type `uc
T_begin 1
T_clear 2
T_passwd 3
T_config 4
T_data 5
T_id 6
T_init 7
T_init_d 8
T_send 9
T_send_d 10
T_recv 11
T_recv_r 12
T_misc1 13
T_misc2 14
T_misc3 15
T_spacing 16
]
"554
[e E23791 APP_TIMERS `uc
TMR_INTERNAL 0
TMR_MBMASTER 1
TMR_MBTEST 2
TMR_SPIN 3
TMR_COUNT 4
]
"24 /fred/Q84vtouch/eadog.c
[v _init_display init_display `(a  1 e 1 0 ]
"75
[v _send_lcd_data send_lcd_data `(v  1 s 1 send_lcd_data ]
"82
[v _send_lcd_cmd send_lcd_cmd `(v  1 s 1 send_lcd_cmd ]
"91
[v _send_lcd_cmd_long send_lcd_cmd_long `(v  1 s 1 send_lcd_cmd_long ]
"103
[v _eaDogM_WriteString eaDogM_WriteString `(v  1 e 1 0 ]
"150
[v _send_lcd_data_dma send_lcd_data_dma `(v  1 e 1 0 ]
"171
[v _eaDogM_WriteStringAtPos eaDogM_WriteStringAtPos `(v  1 e 1 0 ]
"235
[v _start_lcd start_lcd `(v  1 e 1 0 ]
"242
[v _wait_lcd_set wait_lcd_set `(v  1 e 1 0 ]
"252
[v _wait_lcd_done wait_lcd_done `(v  1 e 1 0 ]
"71 /fred/Q84vtouch/modbus_master.c
[v _modbus_rtu_send_msg_crc modbus_rtu_send_msg_crc `(us  1 s 2 modbus_rtu_send_msg_crc ]
"85
[v _modbus_rtu_send_msg modbus_rtu_send_msg `(us  1 e 2 0 ]
"97
[v _crc16 crc16 `(us  1 e 2 0 ]
"119
[v _my_modbus_rx_32 my_modbus_rx_32 `(v  1 e 1 0 ]
"143
[v _init_mb_master_timers init_mb_master_timers `(v  1 e 1 0 ]
"155
[v _crc16_receive crc16_receive `(us  1 s 2 crc16_receive ]
"163
[v _log_crc_error log_crc_error `(v  1 s 1 log_crc_error ]
"181
[v _mb32_swap mb32_swap `(l  1 e 4 0 ]
"202
[v _master_controller_work master_controller_work `(c  1 e 1 0 ]
"441
[v _clear_2hz clear_2hz `(v  1 e 1 0 ]
"446
[v _clear_10hz clear_10hz `(v  1 e 1 0 ]
"451
[v _clear_500hz clear_500hz `(v  1 e 1 0 ]
"468
[v _get_10hz get_10hz `(ul  1 e 4 0 ]
"480
[v _get_500hz get_500hz `(ul  1 e 4 0 ]
"494
[v _half_dup_tx half_dup_tx `(v  1 s 1 half_dup_tx ]
"507
[v _half_dup_rx half_dup_rx `(v  1 s 1 half_dup_rx ]
"520
[v _timer_500ms_tick timer_500ms_tick `(v  1 e 1 0 ]
"528
[v _timer_2ms_tick timer_2ms_tick `(v  1 e 1 0 ]
"547
[v _serial_trmt serial_trmt `(a  1 s 1 serial_trmt ]
"7 /fred/Q84vtouch/ringbufs.c
[v _modulo_inc modulo_inc `(uc  1 e 1 0 ]
"22
[v _ringBufS_init ringBufS_init `(*.39v  1 e 2 0 ]
"67
[v _ringBufS_put_dma ringBufS_put_dma `(v  1 e 1 0 ]
"76
[v _ringBufS_put_dma_cpy ringBufS_put_dma_cpy `(v  1 e 1 0 ]
"85
[v _ringBufS_flush ringBufS_flush `(*.39v  1 e 2 0 ]
"8 /fred/Q84vtouch/timers.c
[v _StartTimer StartTimer `(v  1 e 1 0 ]
"16
[v _TimerDone TimerDone `(a  1 e 1 0 ]
"27
[v _WaitMs WaitMs `(v  1 e 1 0 ]
"37
[v _timer_ms_tick timer_ms_tick `(v  1 e 1 0 ]
"55
[v _delay_ms delay_ms `(v  1 e 1 0 ]
"1 /opt/microchip/xc8/v2.41/pic/sources/c99/common/abs.c
[v _abs abs `(i  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"152 /opt/microchip/xc8/v2.41/pic/sources/c99/common/doprnt.c
[v _pad pad `(v  1 s 1 pad ]
"433
[v _ctoa ctoa `(v  1 s 1 ctoa ]
"470
[v _dtoa dtoa `(v  1 s 1 dtoa ]
"862
[v _stoa stoa `(v  1 s 1 stoa ]
"952
[v _xtoa xtoa `(v  1 s 1 xtoa ]
"1029
[v _read_prec_or_width read_prec_or_width `(i  1 s 2 read_prec_or_width ]
"1048
[v _vfpfcnvrt vfpfcnvrt `(v  1 s 1 vfpfcnvrt ]
"1546
[v _vfprintf vfprintf `(i  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.41/pic/sources/c99/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.41/pic/sources/c99/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.41/pic/sources/c99/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.41/pic/sources/c99/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.41/pic/sources/c99/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/isalpha.c
[v _isalpha isalpha `(i  1 e 2 0 ]
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/islower.c
[v _islower islower `(i  1 e 2 0 ]
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/isupper.c
[v _isupper isupper `(i  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
"8 /opt/microchip/xc8/v2.41/pic/sources/c99/common/nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
"8 /opt/microchip/xc8/v2.41/pic/sources/c99/common/nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
"9 /opt/microchip/xc8/v2.41/pic/sources/c99/common/nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/printf.c
[v _printf printf `(i  1 e 2 0 ]
"10 /opt/microchip/xc8/v2.41/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.41/pic/sources/c99/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.41/pic/sources/c99/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
"3 /opt/microchip/xc8/v2.41/pic/sources/c99/common/strncmp.c
[v _strncmp strncmp `(i  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/toupper.c
[v _toupper toupper `(i  1 e 2 0 ]
"15 /opt/microchip/xc8/v2.41/pic/sources/c99/common/Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 /opt/microchip/xc8/v2.41/pic/sources/c99/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.41/pic/sources/c99/common/Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"113 /fred/Q84vtouch/mateQ84.X/main.c
[v _wdtdelay wdtdelay `(v  1 e 1 0 ]
"125
[v _main main `(v  1 e 1 0 ]
"235
[v _volt_f volt_f `(v  1 e 1 0 ]
"241
[v _send_mx_cmd send_mx_cmd `(v  1 e 1 0 ]
"254
[v _rec_mx_cmd rec_mx_cmd `(v  1 e 1 0 ]
"264
[v _state_init_cb state_init_cb `(v  1 e 1 0 ]
"280
[v _state_status_cb state_status_cb `(v  1 e 1 0 ]
"293
[v _state_panelv_cb state_panelv_cb `(v  1 e 1 0 ]
"301
[v _state_batteryv_cb state_batteryv_cb `(v  1 e 1 0 ]
"310
[v _state_batterya_cb state_batterya_cb `(v  1 e 1 0 ]
"319
[v _state_watts_cb state_watts_cb `(v  1 e 1 0 ]
"328
[v _state_mx_status_cb state_mx_status_cb `(v  1 e 1 0 ]
"365
[v _state_misc_cb state_misc_cb `(v  1 e 1 0 ]
"382
[v _spinners spinners `(uc  1 e 1 0 ]
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/adc.c
[v _ADC_Initialize ADC_Initialize `(v  1 e 1 0 ]
"398
[v _ADC_ADI_ISR ADC_ADI_ISR `IIH(v  1 e 1 0 ]
"405
[v _ADC_ACTI_ISR ADC_ACTI_ISR `IIH(v  1 e 1 0 ]
"413
[v _ADC_ADCH1_ISR ADC_ADCH1_ISR `IIH(v  1 e 1 0 ]
"420
[v _ADC_SetADIInterruptHandler ADC_SetADIInterruptHandler `(v  1 e 1 0 ]
"425
[v _ADC_SetContext1ThresholdInterruptHandler ADC_SetContext1ThresholdInterruptHandler `(v  1 e 1 0 ]
"430
[v _ADC_SetActiveClockTuningInterruptHandler ADC_SetActiveClockTuningInterruptHandler `(v  1 e 1 0 ]
"435
[v _ADC_DefaultADI_ISR ADC_DefaultADI_ISR `(v  1 s 1 ADC_DefaultADI_ISR ]
"442
[v _ADC_DefaultContext1Threshold_ISR ADC_DefaultContext1Threshold_ISR `(v  1 s 1 ADC_DefaultContext1Threshold_ISR ]
"448
[v _ADC_DefaultActiveClockTuning_ISR ADC_DefaultActiveClockTuning_ISR `(v  1 s 1 ADC_DefaultActiveClockTuning_ISR ]
"121 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/can1.c
[v _DefaultInvalidMessageHandler DefaultInvalidMessageHandler `(v  1 s 1 DefaultInvalidMessageHandler ]
"125
[v _DefaultBusWakeUpActivityHandler DefaultBusWakeUpActivityHandler `(v  1 s 1 DefaultBusWakeUpActivityHandler ]
"129
[v _DefaultBusErrorHandler DefaultBusErrorHandler `(v  1 s 1 DefaultBusErrorHandler ]
"133
[v _DefaultModeChangeHandler DefaultModeChangeHandler `(v  1 s 1 DefaultModeChangeHandler ]
"137
[v _DefaultSystemErrorHandler DefaultSystemErrorHandler `(v  1 s 1 DefaultSystemErrorHandler ]
"141
[v _DefaultTxAttemptHandler DefaultTxAttemptHandler `(v  1 s 1 DefaultTxAttemptHandler ]
"145
[v _DefaultRxBufferOverflowHandler DefaultRxBufferOverflowHandler `(v  1 s 1 DefaultRxBufferOverflowHandler ]
"149
[v _CAN1_RX_FIFO_ResetInfo CAN1_RX_FIFO_ResetInfo `(v  1 e 1 0 ]
"159
[v _CAN1_RX_FIFO_Configuration CAN1_RX_FIFO_Configuration `(v  1 s 1 CAN1_RX_FIFO_Configuration ]
"175
[v _CAN1_RX_FIFO_FilterMaskConfiguration CAN1_RX_FIFO_FilterMaskConfiguration `(v  1 s 1 CAN1_RX_FIFO_FilterMaskConfiguration ]
"179
[v _CAN1_TX_FIFO_Configuration CAN1_TX_FIFO_Configuration `(v  1 s 1 CAN1_TX_FIFO_Configuration ]
"195
[v _CAN1_BitRateConfiguration CAN1_BitRateConfiguration `(v  1 s 1 CAN1_BitRateConfiguration ]
"228
[v _CAN1_ErrorNotificationInterruptEnable CAN1_ErrorNotificationInterruptEnable `(v  1 s 1 CAN1_ErrorNotificationInterruptEnable ]
"254
[v _CAN1_Initialize CAN1_Initialize `(v  1 e 1 0 ]
"283
[v _CAN1_OperationModeSet CAN1_OperationModeSet `(E22816  1 e 1 0 ]
"312
[v _CAN1_OperationModeGet CAN1_OperationModeGet `(E22806  1 e 1 0 ]
"317
[v _GetRxFifoDepth GetRxFifoDepth `(uc  1 s 1 GetRxFifoDepth ]
"322
[v _GetRxFifoStatus GetRxFifoStatus `(E22912  1 s 1 GetRxFifoStatus ]
"327
[v _ReadMessageFromFifo ReadMessageFromFifo `(v  1 s 1 ReadMessageFromFifo ]
"443
[v _isTxChannel isTxChannel `(a  1 s 1 isTxChannel ]
"448
[v _GetTxFifoStatus GetTxFifoStatus `(E22821  1 s 1 GetTxFifoStatus ]
"453
[v _WriteMessageToFifo WriteMessageToFifo `(v  1 s 1 WriteMessageToFifo ]
"494
[v _ValidateTransmission ValidateTransmission `(E22800  1 s 1 ValidateTransmission ]
"562
[v _CAN1_IsRxErrorPassive CAN1_IsRxErrorPassive `(a  1 e 1 0 ]
"577
[v _CAN1_IsTxErrorPassive CAN1_IsTxErrorPassive `(a  1 e 1 0 ]
"600
[v _CAN1_SetInvalidMessageInterruptHandler CAN1_SetInvalidMessageInterruptHandler `(v  1 e 1 0 ]
"605
[v _CAN1_SetBusWakeUpActivityInterruptHandler CAN1_SetBusWakeUpActivityInterruptHandler `(v  1 e 1 0 ]
"610
[v _CAN1_SetBusErrorInterruptHandler CAN1_SetBusErrorInterruptHandler `(v  1 e 1 0 ]
"615
[v _CAN1_SetModeChangeInterruptHandler CAN1_SetModeChangeInterruptHandler `(v  1 e 1 0 ]
"620
[v _CAN1_SetSystemErrorInterruptHandler CAN1_SetSystemErrorInterruptHandler `(v  1 e 1 0 ]
"625
[v _CAN1_SetTxAttemptInterruptHandler CAN1_SetTxAttemptInterruptHandler `(v  1 e 1 0 ]
"630
[v _CAN1_SetRxBufferOverFlowInterruptHandler CAN1_SetRxBufferOverFlowInterruptHandler `(v  1 e 1 0 ]
"635
[v _CAN1_ISR CAN1_ISR `IIH(v  1 e 1 0 ]
"59 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/dma1.c
[v _DMA1_Initialize DMA1_Initialize `(v  1 e 1 0 ]
"163
[v _DMA1_StopTransfer DMA1_StopTransfer `(v  1 e 1 0 ]
"52 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"86
[v _Default_ISR Default_ISR `IIH(v  1 e 1 0 ]
"50 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"71
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"85
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"108
[v _SystemArbiter_Initialize SystemArbiter_Initialize `(v  1 e 1 0 ]
"55 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"64 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
"99
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
"107
[v _SPI1_ExchangeBlock SPI1_ExchangeBlock `(v  1 e 1 0 ]
"62 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
"88
[v _TMR0_StartTimer TMR0_StartTimer `(v  1 e 1 0 ]
"122
[v _TMR0_ISR TMR0_ISR `IIH(v  1 e 1 0 ]
"135
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
"139
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
"109
[v _TMR2_Start TMR2_Start `(v  1 e 1 0 ]
"115
[v _TMR2_StartTimer TMR2_StartTimer `(v  1 e 1 0 ]
"120
[v _TMR2_Stop TMR2_Stop `(v  1 e 1 0 ]
"131
[v _TMR2_Counter8BitGet TMR2_Counter8BitGet `(uc  1 e 1 0 ]
"145
[v _TMR2_Counter8BitSet TMR2_Counter8BitSet `(v  1 e 1 0 ]
"156
[v _TMR2_Period8BitSet TMR2_Period8BitSet `(v  1 e 1 0 ]
"166
[v _TMR2_ISR TMR2_ISR `IIH(v  1 e 1 0 ]
"179
[v _TMR2_SetInterruptHandler TMR2_SetInterruptHandler `(v  1 e 1 0 ]
"183
[v _TMR2_DefaultInterruptHandler TMR2_DefaultInterruptHandler `(v  1 e 1 0 ]
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[v _TMR4_Initialize TMR4_Initialize `(v  1 e 1 0 ]
"109
[v _TMR4_Start TMR4_Start `(v  1 e 1 0 ]
"115
[v _TMR4_StartTimer TMR4_StartTimer `(v  1 e 1 0 ]
"120
[v _TMR4_Stop TMR4_Stop `(v  1 e 1 0 ]
"131
[v _TMR4_Counter8BitGet TMR4_Counter8BitGet `(uc  1 e 1 0 ]
"145
[v _TMR4_Counter8BitSet TMR4_Counter8BitSet `(v  1 e 1 0 ]
"156
[v _TMR4_Period8BitSet TMR4_Period8BitSet `(v  1 e 1 0 ]
"166
[v _TMR4_ISR TMR4_ISR `IIH(v  1 e 1 0 ]
"179
[v _TMR4_SetInterruptHandler TMR4_SetInterruptHandler `(v  1 e 1 0 ]
"183
[v _TMR4_DefaultInterruptHandler TMR4_DefaultInterruptHandler `(v  1 e 1 0 ]
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr5.c
[v _TMR5_Initialize TMR5_Initialize `(v  1 e 1 0 ]
"100
[v _TMR5_StartTimer TMR5_StartTimer `(v  1 e 1 0 ]
"128
[v _TMR5_WriteTimer TMR5_WriteTimer `(v  1 e 1 0 ]
"165
[v _TMR5_ISR TMR5_ISR `IIH(v  1 e 1 0 ]
"179
[v _TMR5_SetInterruptHandler TMR5_SetInterruptHandler `(v  1 e 1 0 ]
"183
[v _TMR5_DefaultInterruptHandler TMR5_DefaultInterruptHandler `(v  1 e 1 0 ]
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr6.c
[v _TMR6_Initialize TMR6_Initialize `(v  1 e 1 0 ]
"109
[v _TMR6_Start TMR6_Start `(v  1 e 1 0 ]
"115
[v _TMR6_StartTimer TMR6_StartTimer `(v  1 e 1 0 ]
"120
[v _TMR6_Stop TMR6_Stop `(v  1 e 1 0 ]
"131
[v _TMR6_Counter8BitGet TMR6_Counter8BitGet `(uc  1 e 1 0 ]
"145
[v _TMR6_Counter8BitSet TMR6_Counter8BitSet `(v  1 e 1 0 ]
"156
[v _TMR6_Period8BitSet TMR6_Period8BitSet `(v  1 e 1 0 ]
"166
[v _TMR6_ISR TMR6_ISR `IIH(v  1 e 1 0 ]
"179
[v _TMR6_SetInterruptHandler TMR6_SetInterruptHandler `(v  1 e 1 0 ]
"183
[v _TMR6_DefaultInterruptHandler TMR6_DefaultInterruptHandler `(v  1 e 1 0 ]
"66 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
"170
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
"188
[v _UART1_DefaultFramingErrorHandler UART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"190
[v _UART1_DefaultOverrunErrorHandler UART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"192
[v _UART1_DefaultErrorHandler UART1_DefaultErrorHandler `(v  1 e 1 0 ]
"195
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
"199
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
"203
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
"87 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart2.c
[v _UART2_Initialize UART2_Initialize `(v  1 e 1 0 ]
"180
[v _UART2_Read UART2_Read `(uc  1 e 1 0 ]
"202
[v _UART2_Write UART2_Write `(v  1 e 1 0 ]
"230
[v _putch putch `(v  1 e 1 0 ]
"235
[v _UART2_tx_vect_isr UART2_tx_vect_isr `IIH(v  1 e 1 0 ]
"243
[v _UART2_rx_vect_isr UART2_rx_vect_isr `IIH(v  1 e 1 0 ]
"253
[v _UART2_Transmit_ISR UART2_Transmit_ISR `(v  1 e 1 0 ]
"273
[v _UART2_Receive_ISR UART2_Receive_ISR `(v  1 e 1 0 ]
"297
[v _UART2_RxDataHandler UART2_RxDataHandler `(v  1 e 1 0 ]
"307
[v _UART2_DefaultFramingErrorHandler UART2_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"309
[v _UART2_DefaultOverrunErrorHandler UART2_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"311
[v _UART2_DefaultErrorHandler UART2_DefaultErrorHandler `(v  1 e 1 0 ]
"315
[v _UART2_SetFramingErrorHandler UART2_SetFramingErrorHandler `(v  1 e 1 0 ]
"319
[v _UART2_SetOverrunErrorHandler UART2_SetOverrunErrorHandler `(v  1 e 1 0 ]
"323
[v _UART2_SetErrorHandler UART2_SetErrorHandler `(v  1 e 1 0 ]
"329
[v _UART2_SetRxInterruptHandler UART2_SetRxInterruptHandler `(v  1 e 1 0 ]
"333
[v _UART2_SetTxInterruptHandler UART2_SetTxInterruptHandler `(v  1 e 1 0 ]
"87 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.c
[v _UART5_Initialize UART5_Initialize `(v  1 e 1 0 ]
"157
[v _UART5_is_tx_ready UART5_is_tx_ready `(a  1 e 1 0 ]
"193
[v _UART5_Write UART5_Write `(v  1 e 1 0 ]
"216
[v _UART5_tx_vect_isr UART5_tx_vect_isr `IIH(v  1 e 1 0 ]
"224
[v _UART5_rx_vect_isr UART5_rx_vect_isr `IIH(v  1 e 1 0 ]
"234
[v _UART5_Transmit_ISR UART5_Transmit_ISR `(v  1 e 1 0 ]
"254
[v _UART5_Receive_ISR UART5_Receive_ISR `(v  1 e 1 0 ]
"278
[v _UART5_RxDataHandler UART5_RxDataHandler `(v  1 e 1 0 ]
"288
[v _UART5_DefaultFramingErrorHandler UART5_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"290
[v _UART5_DefaultOverrunErrorHandler UART5_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"292
[v _UART5_DefaultErrorHandler UART5_DefaultErrorHandler `(v  1 e 1 0 ]
"296
[v _UART5_SetFramingErrorHandler UART5_SetFramingErrorHandler `(v  1 e 1 0 ]
"300
[v _UART5_SetOverrunErrorHandler UART5_SetOverrunErrorHandler `(v  1 e 1 0 ]
"304
[v _UART5_SetErrorHandler UART5_SetErrorHandler `(v  1 e 1 0 ]
"310
[v _UART5_SetRxInterruptHandler UART5_SetRxInterruptHandler `(v  1 e 1 0 ]
"314
[v _UART5_SetTxInterruptHandler UART5_SetTxInterruptHandler `(v  1 e 1 0 ]
"20 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _FM_tx_empty FM_tx_empty `(a  1 e 1 0 ]
"32
[v _FM_tx FM_tx `(uc  1 e 1 0 ]
"46
[v _FM_io FM_io `(v  1 e 1 0 ]
"99
[v _FM_rx FM_rx `(uc  1 e 1 0 ]
"113
[v _FM_rx_ready FM_rx_ready `(a  1 e 1 0 ]
"122
[v _FM_rx_count FM_rx_count `(uc  1 e 1 0 ]
"132
[v _onesec_io onesec_io `(v  1 e 1 0 ]
"139
[v _tensec_io tensec_io `(v  1 e 1 0 ]
[s S4563 ringBufS_t 35 `[32]uc 1 buf 32 0 `uc 1 head 1 32 `uc 1 tail 1 33 `uc 1 count 1 34 ]
"7 /fred/Q84vtouch/eadog.c
[s S4568 spi_link_type 12 `uc 1 SPI_LCD 1 0 :1:0 
`uc 1 SPI_AUX 1 0 :1:1 
`uc 1 LCD_TIMER 1 0 :1:2 
`uc 1 LCD_DATA 1 0 :1:3 
`us 1 delay 2 1 `uc 1 config 1 3 `*.2S4563 1 tx1b 2 4 `*.39S4563 1 tx1a 2 6 `VEl 1 int_count 4 8 ]
[v _spi_link spi_link `VES4568  1 e 12 0 ]
"10
[v _ring_buf1 ring_buf1 `S4563  1 e 35 0 ]
"55 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/dma1.h
[v _SrcVarName0 SrcVarName0 `[1]uc  1 e 1 0 ]
"518 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart2.h
[v _UART2_RxInterruptHandler UART2_RxInterruptHandler `*.38(v  1 e 3 0 ]
"536
[v _UART2_TxInterruptHandler UART2_TxInterruptHandler `*.38(v  1 e 3 0 ]
"517 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.h
[v _UART5_RxInterruptHandler UART5_RxInterruptHandler `*.38(v  1 e 3 0 ]
"535
[v _UART5_TxInterruptHandler UART5_TxInterruptHandler `*.38(v  1 e 3 0 ]
"6 /fred/Q84vtouch/modbus_master.c
[v _cc_stream_file cc_stream_file `VEuc  1 e 1 0 ]
[v _cc_buffer cc_buffer `VE[128]uc  1 e 128 0 ]
[v _cc_buffer_tx cc_buffer_tx `VE[128]uc  1 e 128 0 ]
[s S4903 M_data 36 `ul 1 clock_500hz 4 0 `ul 1 clock_10hz 4 4 `ul 1 clock_2hz 4 8 `uc 1 clock_blinks 1 12 `uc 1 num_blinks 1 13 `uc 1 blink_lock 1 14 :1:0 
`uc 1 config 1 14 :1:1 
`uc 1 stable 1 14 :1:2 
`uc 1 boot_code 1 14 :1:3 
`uc 1 power_on 1 14 :1:4 
`uc 1 send_count 1 15 `uc 1 recv_count 1 16 `uc 1 pwm_volts 1 17 `us 1 error 2 18 `us 1 crc_data 2 20 `us 1 crc_calc 2 22 `ul 1 crc_error 4 24 `ul 1 to_error 4 28 `ul 1 sends 4 32 ]
"8
[v _M M `VES4903  1 e 36 0 ]
[s S4202 C_data 18 `uc 1 mcmd 1 0 `E23937 1 cstate 1 1 `E23943 1 modbus_command 1 2 `us 1 req_length 2 3 `c 1 trace 1 5 `a 1 id_ok 1 6 `a 1 passwd_ok 1 7 `a 1 config_ok 1 8 `a 1 data_ok 1 9 `ul 1 data_count 4 10 `ul 1 data_prev 4 14 ]
"13
[v _C C `S4202  1 e 18 0 ]
[s S1289 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"24
[u S1294 . 1 `S1289 1 . 1 0 `uc 1 status 1 0 ]
[s S4954 V_type 49 `ul 1 StartTime 4 0 `ul 1 TimeUsed 4 4 `VEul 1 pacing 4 8 `VEul 1 pwm_update 4 12 `VEul 1 pwm_stop 4 16 `VEul 1 fault_count 4 20 `VEul 1 fault_ticks 4 24 `VEul 1 fault_source 4 28 `VEul 1 modbus_rx 4 32 `VEul 1 modbus_tx 4 36 `l 1 motor_speed 4 40 `VEa 1 fault_active 1 44 `VEa 1 dmt_sosc_flag 1 45 `VES1294 1 mb_error 1 46 `VEa 1 forward 1 47 `VEa 1 rx 1 48 ]
[v _V V `VES4954  1 e 49 0 ]
"42
[v _modbus_em_id modbus_em_id `C[6]uc  1 e 6 0 ]
"44
[v _modbus_em_data modbus_em_data `C[6]uc  1 e 6 0 ]
"45
[v _modbus_em_config modbus_em_config `C[6]uc  1 e 6 0 ]
"46
[v _modbus_em_passwd modbus_em_passwd `C[6]uc  1 e 6 0 ]
[s S4974 EM_data 48 `l 1 vl1n 4 0 `l 1 vl2n 4 4 `l 1 vl3n 4 8 `l 1 vl1l2 4 12 `l 1 vl2l3 4 16 `l 1 vl3l1 4 20 `l 1 al1 4 24 `l 1 al2 4 28 `l 1 al3 4 32 `l 1 wl1 4 36 `l 1 wl2 4 40 `l 1 wl3 4 44 ]
"59
[v _em em `S4974  1 e 48 0 ]
"163 /fred/Q84vtouch/modbus_master.h
[v _table_crc_hi@modbus_master$F5137 table_crc_hi `C[256]uc  1 s 256 table_crc_hi ]
"193
[v _table_crc_lo@modbus_master$F5138 table_crc_lo `C[256]uc  1 s 256 table_crc_lo ]
"59 /fred/Q84vtouch/qconfig.h
[v _spin spin `C[6][20]uc  1 e 120 0 ]
"30 /fred/Q84vtouch/mateQ84.X/mxcmd.h
[v _cmd_id cmd_id `C[8]us  1 e 16 0 ]
"31
[v _cmd_status cmd_status `C[8]us  1 e 16 0 ]
"32
[v _cmd_mx_status cmd_mx_status `C[8]us  1 e 16 0 ]
"33
[v _cmd_panelv cmd_panelv `C[8]us  1 e 16 0 ]
"34
[v _cmd_batteryv cmd_batteryv `C[8]us  1 e 16 0 ]
"35
[v _cmd_batterya cmd_batterya `C[8]us  1 e 16 0 ]
"36
[v _cmd_watts cmd_watts `C[8]us  1 e 16 0 ]
"37
[v _cmd_misc cmd_misc `C[8]us  1 e 16 0 ]
"48
[v _state_name state_name `C[6][12]uc  1 e 72 0 ]
"118 /opt/microchip/xc8/v2.41/pic/sources/c99/common/doprnt.c
[v _prec prec `i  1 s 2 prec ]
[v _width width `i  1 s 2 width ]
"119
[v _flags flags `uc  1 s 1 flags ]
"144
[v _dbuf dbuf `[32]uc  1 s 32 dbuf ]
[s S285 . 1 `uc 1 SWIE 1 0 :1:0 
`uc 1 HLVDIE 1 0 :1:1 
`uc 1 OSFIE 1 0 :1:2 
`uc 1 CSWIE 1 0 :1:3 
`uc 1 TU16AIE 1 0 :1:4 
`uc 1 CLC1IE 1 0 :1:5 
`uc 1 CANIE 1 0 :1:6 
`uc 1 IOCIE 1 0 :1:7 
]
"708 /root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.18.389/xc8/pic/include/proc/pic18f47q84.h
[u S294 . 1 `S285 1 . 1 0 ]
[v _PIE0bits PIE0bits `VES294  1 e 1 @1182 ]
[s S1961 . 1 `uc 1 INT0IE 1 0 :1:0 
`uc 1 ZCDIE 1 0 :1:1 
`uc 1 ADIE 1 0 :1:2 
`uc 1 ACTIE 1 0 :1:3 
`uc 1 C1IE 1 0 :1:4 
`uc 1 SMT1IE 1 0 :1:5 
`uc 1 SMT1PRAIE 1 0 :1:6 
`uc 1 SMT1PWAIE 1 0 :1:7 
]
"770
[u S1970 . 1 `S1961 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES1970  1 e 1 @1183 ]
[s S3147 . 1 `uc 1 ADTIE 1 0 :1:0 
`uc 1 ADCH2IE 1 0 :1:1 
`uc 1 ADCH3IE 1 0 :1:2 
`uc 1 ADCH4IE 1 0 :1:3 
`uc 1 DMA1SCNTIE 1 0 :1:4 
`uc 1 DMA1DCNTIE 1 0 :1:5 
`uc 1 DMA1ORIE 1 0 :1:6 
`uc 1 DMA1AIE 1 0 :1:7 
]
"835
[s S3156 . 1 `uc 1 ADCH1IE 1 0 :1:0 
]
[u S3158 . 1 `S3147 1 . 1 0 `S3156 1 . 1 0 ]
[v _PIE2bits PIE2bits `VES3158  1 e 1 @1184 ]
[s S902 . 1 `uc 1 SPI1RXIE 1 0 :1:0 
`uc 1 SPI1TXIE 1 0 :1:1 
`uc 1 SPI1IE 1 0 :1:2 
`uc 1 TMR2IE 1 0 :1:3 
`uc 1 TMR1IE 1 0 :1:4 
`uc 1 TMR1GIE 1 0 :1:5 
`uc 1 CCP1IE 1 0 :1:6 
`uc 1 TMR0IE 1 0 :1:7 
]
"902
[u S911 . 1 `S902 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES911  1 e 1 @1185 ]
[s S1300 . 1 `uc 1 U2RXIE 1 0 :1:0 
`uc 1 U2TXIE 1 0 :1:1 
`uc 1 U2EIE 1 0 :1:2 
`uc 1 U2IE 1 0 :1:3 
`uc 1 TMR5IE 1 0 :1:4 
`uc 1 TMR5GIE 1 0 :1:5 
`uc 1 CCP2IE 1 0 :1:6 
`uc 1 SCANIE 1 0 :1:7 
]
"1207
[u S1309 . 1 `S1300 1 . 1 0 ]
[v _PIE8bits PIE8bits `VES1309  1 e 1 @1190 ]
"1338
[v _PMD0 PMD0 `VEuc  1 e 1 @96 ]
[s S2818 . 1 `uc 1 CCP3IE 1 0 :1:0 
`uc 1 CLC6IE 1 0 :1:1 
`uc 1 CWG3IE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 DMA4SCNTIE 1 0 :1:4 
`uc 1 DMA4DCNTIE 1 0 :1:5 
`uc 1 DMA4ORIE 1 0 :1:6 
`uc 1 DMA4AIE 1 0 :1:7 
]
"1388
[u S2827 . 1 `S2818 1 . 1 0 ]
[v _PIE11bits PIE11bits `VES2827  1 e 1 @1193 ]
"1404
[v _PMD1 PMD1 `VEuc  1 e 1 @97 ]
"1466
[v _PMD2 PMD2 `VEuc  1 e 1 @98 ]
[s S3281 . 1 `uc 1 U5RXIE 1 0 :1:0 
`uc 1 U5TXIE 1 0 :1:1 
`uc 1 U5EIE 1 0 :1:2 
`uc 1 U5IE 1 0 :1:3 
`uc 1 DMA6SCNTIE 1 0 :1:4 
`uc 1 DMA6DCNTIE 1 0 :1:5 
`uc 1 DMA6ORIE 1 0 :1:6 
`uc 1 DMA6AIE 1 0 :1:7 
]
"1512
[u S3290 . 1 `S3281 1 . 1 0 ]
[v _PIE13bits PIE13bits `VES3290  1 e 1 @1195 ]
"1513
[v _PMD3 PMD3 `VEuc  1 e 1 @99 ]
"1564
[v _PMD4 PMD4 `VEuc  1 e 1 @100 ]
"1620
[v _PMD5 PMD5 `VEuc  1 e 1 @101 ]
[s S3530 . 1 `uc 1 NVMIE 1 0 :1:0 
`uc 1 CLC8IE 1 0 :1:1 
`uc 1 CRCIE 1 0 :1:2 
`uc 1 TMR6IE 1 0 :1:3 
`uc 1 DMA8SCNTIE 1 0 :1:4 
`uc 1 DMA8DCNTIE 1 0 :1:5 
`uc 1 DMA8ORIE 1 0 :1:6 
`uc 1 DMA8AIE 1 0 :1:7 
]
"1631
[u S3539 . 1 `S3530 1 . 1 0 ]
[v _PIE15bits PIE15bits `VES3539  1 e 1 @1197 ]
"1677
[v _PMD6 PMD6 `VEuc  1 e 1 @102 ]
[s S260 . 1 `uc 1 SWIF 1 0 :1:0 
`uc 1 HLVDIF 1 0 :1:1 
`uc 1 OSFIF 1 0 :1:2 
`uc 1 CSWIF 1 0 :1:3 
`uc 1 TU16AIF 1 0 :1:4 
`uc 1 CLC1IF 1 0 :1:5 
`uc 1 CANIF 1 0 :1:6 
`uc 1 IOCIF 1 0 :1:7 
]
"1693
[u S269 . 1 `S260 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES269  1 e 1 @1198 ]
"1739
[v _PMD7 PMD7 `VEuc  1 e 1 @103 ]
[s S1914 . 1 `uc 1 INT0IF 1 0 :1:0 
`uc 1 ZCDIF 1 0 :1:1 
`uc 1 ADIF 1 0 :1:2 
`uc 1 ACTIF 1 0 :1:3 
`uc 1 C1IF 1 0 :1:4 
`uc 1 SMT1IF 1 0 :1:5 
`uc 1 SMT1PRAIF 1 0 :1:6 
`uc 1 SMT1PWAIF 1 0 :1:7 
]
"1755
[u S1923 . 1 `S1914 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES1923  1 e 1 @1199 ]
"1801
[v _PMD8 PMD8 `VEuc  1 e 1 @104 ]
[s S1935 . 1 `uc 1 ADTIF 1 0 :1:0 
`uc 1 ADCH2IF 1 0 :1:1 
`uc 1 ADCH3IF 1 0 :1:2 
`uc 1 ADCH4IF 1 0 :1:3 
`uc 1 DMA1SCNTIF 1 0 :1:4 
`uc 1 DMA1DCNTIF 1 0 :1:5 
`uc 1 DMA1ORIF 1 0 :1:6 
`uc 1 DMA1AIF 1 0 :1:7 
]
"1820
[s S1944 . 1 `uc 1 ADCH1IF 1 0 :1:0 
]
[u S1946 . 1 `S1935 1 . 1 0 `S1944 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES1946  1 e 1 @1200 ]
[s S881 . 1 `uc 1 SPI1RXIF 1 0 :1:0 
`uc 1 SPI1TXIF 1 0 :1:1 
`uc 1 SPI1IF 1 0 :1:2 
`uc 1 TMR2IF 1 0 :1:3 
`uc 1 TMR1IF 1 0 :1:4 
`uc 1 TMR1GIF 1 0 :1:5 
`uc 1 CCP1IF 1 0 :1:6 
`uc 1 TMR0IF 1 0 :1:7 
]
"1887
[u S890 . 1 `S881 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES890  1 e 1 @1201 ]
[s S1586 . 1 `uc 1 U1RXIF 1 0 :1:0 
`uc 1 U1TXIF 1 0 :1:1 
`uc 1 U1EIF 1 0 :1:2 
`uc 1 U1IF 1 0 :1:3 
`uc 1 CANRXIF 1 0 :1:4 
`uc 1 CANTXIF 1 0 :1:5 
`uc 1 PWM1PIF 1 0 :1:6 
`uc 1 PWM1IF 1 0 :1:7 
]
"1949
[u S1595 . 1 `S1586 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES1595  1 e 1 @1202 ]
[s S3841 . 1 `uc 1 U2RXIF 1 0 :1:0 
`uc 1 U2TXIF 1 0 :1:1 
`uc 1 U2EIF 1 0 :1:2 
`uc 1 U2IF 1 0 :1:3 
`uc 1 TMR5IF 1 0 :1:4 
`uc 1 TMR5GIF 1 0 :1:5 
`uc 1 CCP2IF 1 0 :1:6 
`uc 1 SCANIF 1 0 :1:7 
]
"2192
[u S3850 . 1 `S3841 1 . 1 0 ]
[v _PIR8bits PIR8bits `VES3850  1 e 1 @1206 ]
[s S2797 . 1 `uc 1 CCP3IF 1 0 :1:0 
`uc 1 CLC6IF 1 0 :1:1 
`uc 1 CWG3IF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 DMA4SCNTIF 1 0 :1:4 
`uc 1 DMA4DCNTIF 1 0 :1:5 
`uc 1 DMA4ORIF 1 0 :1:6 
`uc 1 DMA4AIF 1 0 :1:7 
]
"2373
[u S2806 . 1 `S2797 1 . 1 0 ]
[v _PIR11bits PIR11bits `VES2806  1 e 1 @1209 ]
[s S3509 . 1 `uc 1 NVMIF 1 0 :1:0 
`uc 1 CLC8IF 1 0 :1:1 
`uc 1 CRCIF 1 0 :1:2 
`uc 1 TMR6IF 1 0 :1:3 
`uc 1 DMA8SCNTIF 1 0 :1:4 
`uc 1 DMA8DCNTIF 1 0 :1:5 
`uc 1 DMA8ORIF 1 0 :1:6 
`uc 1 DMA8AIF 1 0 :1:7 
]
"2616
[u S3518 . 1 `S3509 1 . 1 0 ]
[v _PIR15bits PIR15bits `VES3518  1 e 1 @1213 ]
"2661
[v _LATA LATA `VEuc  1 e 1 @1214 ]
"2723
[v _LATB LATB `VEuc  1 e 1 @1215 ]
[s S4436 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"2740
[u S4445 . 1 `S4436 1 . 1 0 ]
[v _LATBbits LATBbits `VES4445  1 e 1 @1215 ]
"2785
[v _LATC LATC `VEuc  1 e 1 @1216 ]
[s S5099 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"2802
[u S5108 . 1 `S5099 1 . 1 0 ]
[v _LATCbits LATCbits `VES5108  1 e 1 @1216 ]
"2847
[v _LATD LATD `VEuc  1 e 1 @1217 ]
[s S4478 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"2864
[u S4487 . 1 `S4478 1 . 1 0 ]
[v _LATDbits LATDbits `VES4487  1 e 1 @1217 ]
"2909
[v _LATE LATE `VEuc  1 e 1 @1218 ]
[s S4389 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
"2921
[u S4393 . 1 `S4389 1 . 1 0 ]
[v _LATEbits LATEbits `VES4393  1 e 1 @1218 ]
"2941
[v _TRISA TRISA `VEuc  1 e 1 @1222 ]
"3003
[v _TRISB TRISB `VEuc  1 e 1 @1223 ]
"3065
[v _TRISC TRISC `VEuc  1 e 1 @1224 ]
[s S1774 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"3082
[u S1783 . 1 `S1774 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES1783  1 e 1 @1224 ]
"3127
[v _TRISD TRISD `VEuc  1 e 1 @1225 ]
"3189
[v _TRISE TRISE `VEuc  1 e 1 @1226 ]
[s S5078 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"3362
[u S5087 . 1 `S5078 1 . 1 0 ]
[v _PORTCbits PORTCbits `VES5087  1 e 1 @1232 ]
"3492
[v _SPI1RXB SPI1RXB `VEuc  1 e 1 @128 ]
[s S1026 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"3527
[s S1034 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GIEH 1 0 :1:7 
]
[u S1037 . 1 `S1026 1 . 1 0 `S1034 1 . 1 0 ]
[v _INTCON0bits INTCON0bits `VES1037  1 e 1 @1238 ]
"3562
[v _SPI1TXB SPI1TXB `VEuc  1 e 1 @129 ]
"3603
[v _STATUS STATUS `VEuc  1 e 1 @1240 ]
"3639
[v _SPI1TCNTL SPI1TCNTL `VEuc  1 e 1 @130 ]
"3679
[v _SPI1CON0 SPI1CON0 `VEuc  1 e 1 @132 ]
[s S1797 . 1 `uc 1 BMODE 1 0 :1:0 
`uc 1 MST 1 0 :1:1 
`uc 1 LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 EN 1 0 :1:7 
]
"3700
[s S1803 . 1 `uc 1 SPI1BMODE 1 0 :1:0 
`uc 1 SPI1MST 1 0 :1:1 
`uc 1 SPI1LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 SPI1SPIEN 1 0 :1:7 
]
[u S1809 . 1 `S1797 1 . 1 0 `S1803 1 . 1 0 ]
[v _SPI1CON0bits SPI1CON0bits `VES1809  1 e 1 @132 ]
"3745
[v _SPI1CON1 SPI1CON1 `VEuc  1 e 1 @133 ]
"3847
[v _SPI1CON2 SPI1CON2 `VEuc  1 e 1 @134 ]
"4047
[v _SPI1BAUD SPI1BAUD `VEuc  1 e 1 @137 ]
"4139
[v _PCON0 PCON0 `VEuc  1 e 1 @1264 ]
[s S4626 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TXUIF 1 0 :1:1 
`uc 1 RXOIF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 EOSIF 1 0 :1:4 
`uc 1 SOSIF 1 0 :1:5 
`uc 1 TCZIF 1 0 :1:6 
`uc 1 SRMTIF 1 0 :1:7 
]
"4144
[s S4635 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPI1TXUIF 1 0 :1:1 
`uc 1 SPI1RXOIF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SPI1EOSIF 1 0 :1:4 
`uc 1 SPI1SOSIF 1 0 :1:5 
`uc 1 SPI1TCZIF 1 0 :1:6 
`uc 1 SPI1SRMTIF 1 0 :1:7 
]
[u S4644 . 1 `S4626 1 . 1 0 `S4635 1 . 1 0 ]
[v _SPI1INTFbits SPI1INTFbits `VES4644  1 e 1 @138 ]
"4292
[v _PCON1 PCON1 `VEuc  1 e 1 @1265 ]
"4301
[v _SPI1CLK SPI1CLK `VEuc  1 e 1 @140 ]
"5335
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @173 ]
"5475
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @175 ]
"5515
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @176 ]
"5573
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @177 ]
"5775
[v _OSCEN OSCEN `VEuc  1 e 1 @179 ]
"5832
[v _PRLOCK PRLOCK `VEuc  1 e 1 @180 ]
[s S111 . 1 `uc 1 PRLOCKED 1 0 :1:0 
]
"5842
[u S113 . 1 `S111 1 . 1 0 ]
[v _PRLOCKbits PRLOCKbits `VES113  1 e 1 @180 ]
"5920
[v _DMA1PR DMA1PR `VEuc  1 e 1 @182 ]
"7403
[v _DMASELECT DMASELECT `VEuc  1 e 1 @232 ]
"7636
[v _DMAnDPTR DMAnDPTR `VEus  1 e 2 @236 ]
"7783
[v _DMAnDSZ DMAnDSZ `VEus  1 e 2 @238 ]
"7906
[v _DMAnDSA DMAnDSA `VEus  1 e 2 @240 ]
"8177
[v _DMAnSPTR DMAnSPTR `VEum  1 e 3 @244 ]
"8383
[v _DMAnSSZ DMAnSSZ `VEus  1 e 2 @247 ]
"8507
[v _DMAnSSA DMAnSSA `VEum  1 e 3 @249 ]
"8713
[v _DMAnCON0 DMAnCON0 `VEuc  1 e 1 @252 ]
[s S3191 . 1 `uc 1 XIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 AIRQEN 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DGO 1 0 :1:5 
`uc 1 SIRQEN 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"8729
[u S3199 . 1 `S3191 1 . 1 0 ]
[v _DMAnCON0bits DMAnCON0bits `VES3199  1 e 1 @252 ]
"8759
[v _DMAnCON1 DMAnCON1 `VEuc  1 e 1 @253 ]
[s S3174 . 1 `uc 1 SSTP 1 0 :1:0 
`uc 1 SMODE 1 0 :2:1 
`uc 1 SMR 1 0 :2:3 
`uc 1 DSTP 1 0 :1:5 
`uc 1 DMODE 1 0 :2:6 
]
"8773
[u S3180 . 1 `S3174 1 . 1 0 ]
[v _DMAnCON1bits DMAnCON1bits `VES3180  1 e 1 @253 ]
"8803
[v _DMAnAIRQ DMAnAIRQ `VEuc  1 e 1 @254 ]
"8873
[v _DMAnSIRQ DMAnSIRQ `VEuc  1 e 1 @255 ]
"8943
[v _C1CONL C1CONL `VEuc  1 e 1 @256 ]
"9013
[v _C1CONH C1CONH `VEuc  1 e 1 @257 ]
[s S306 . 1 `uc 1 WAKFIL 1 0 :1:0 
`uc 1 WFT 1 0 :2:1 
`uc 1 BUSY 1 0 :1:3 
`uc 1 BRSDIS 1 0 :1:4 
`uc 1 SIDL 1 0 :1:5 
`uc 1 FRZ 1 0 :1:6 
`uc 1 ON 1 0 :1:7 
]
"9034
[s S314 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WFT0 1 0 :1:1 
`uc 1 WFT1 1 0 :1:2 
]
[u S318 . 1 `S306 1 . 1 0 `S314 1 . 1 0 ]
[v _C1CONHbits C1CONHbits `VES318  1 e 1 @257 ]
"9084
[v _C1CONU C1CONU `VEuc  1 e 1 @258 ]
[s S409 . 1 `uc 1 RTXAT 1 0 :1:0 
`uc 1 ESIGM 1 0 :1:1 
`uc 1 SERR2LOM 1 0 :1:2 
`uc 1 STEF 1 0 :1:3 
`uc 1 TXQEN 1 0 :1:4 
`uc 1 OPMOD 1 0 :3:5 
]
"9105
[s S416 . 1 `uc 1 . 1 0 :5:0 
`uc 1 OPMOD0 1 0 :1:5 
`uc 1 OPMOD1 1 0 :1:6 
`uc 1 OPMOD2 1 0 :1:7 
]
[u S421 . 1 `S409 1 . 1 0 `S416 1 . 1 0 ]
[v _C1CONUbits C1CONUbits `VES421  1 e 1 @258 ]
[s S360 . 1 `uc 1 REQOP 1 0 :3:0 
`uc 1 ABAT 1 0 :1:3 
`uc 1 TXBWS 1 0 :4:4 
]
"9177
[s S364 . 1 `uc 1 REQOP0 1 0 :1:0 
`uc 1 REQOP1 1 0 :1:1 
`uc 1 REQOP2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TXBWS0 1 0 :1:4 
`uc 1 TXBWS1 1 0 :1:5 
`uc 1 TXBWS2 1 0 :1:6 
`uc 1 TXBWS3 1 0 :1:7 
]
[u S373 . 1 `S360 1 . 1 0 `S364 1 . 1 0 ]
[v _C1CONTbits C1CONTbits `VES373  1 e 1 @259 ]
"9232
[v _C1NBTCFGL C1NBTCFGL `VEuc  1 e 1 @260 ]
"9296
[v _C1NBTCFGH C1NBTCFGH `VEuc  1 e 1 @261 ]
"9360
[v _C1NBTCFGU C1NBTCFGU `VEuc  1 e 1 @262 ]
"9430
[v _C1NBTCFGT C1NBTCFGT `VEuc  1 e 1 @263 ]
"9500
[v _C1DBTCFGL C1DBTCFGL `VEuc  1 e 1 @264 ]
"9546
[v _C1DBTCFGH C1DBTCFGH `VEuc  1 e 1 @265 ]
"9592
[v _C1DBTCFGU C1DBTCFGU `VEuc  1 e 1 @266 ]
"9644
[v _C1DBTCFGT C1DBTCFGT `VEuc  1 e 1 @267 ]
"9772
[v _C1TDCH C1TDCH `VEuc  1 e 1 @269 ]
"9836
[v _C1TDCU C1TDCU `VEuc  1 e 1 @270 ]
"9888
[v _GIE GIE `VEb  1 e 0 @9911 ]
"10406
[v _C1INTL C1INTL `VEuc  1 e 1 @284 ]
[s S550 . 1 `uc 1 TXIF 1 0 :1:0 
`uc 1 RXIF 1 0 :1:1 
`uc 1 TBCIF 1 0 :1:2 
`uc 1 MODIF 1 0 :1:3 
`uc 1 TEFIF 1 0 :1:4 
]
"10420
[u S556 . 1 `S550 1 . 1 0 ]
[v _C1INTLbits C1INTLbits `VES556  1 e 1 @284 ]
"10450
[v _C1INTH C1INTH `VEuc  1 e 1 @285 ]
[s S390 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXATIF 1 0 :1:2 
`uc 1 RXOVIF 1 0 :1:3 
`uc 1 SERRIF 1 0 :1:4 
`uc 1 CERRIF 1 0 :1:5 
`uc 1 WAKIF 1 0 :1:6 
`uc 1 IVMIF 1 0 :1:7 
]
"10466
[u S398 . 1 `S390 1 . 1 0 ]
[v _C1INTHbits C1INTHbits `VES398  1 e 1 @285 ]
"10501
[v _C1INTU C1INTU `VEuc  1 e 1 @286 ]
"10545
[v _C1INTT C1INTT `VEuc  1 e 1 @287 ]
[s S517 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXATIE 1 0 :1:2 
`uc 1 RXOVIE 1 0 :1:3 
`uc 1 SERRIE 1 0 :1:4 
`uc 1 CERRIE 1 0 :1:5 
`uc 1 WAKIE 1 0 :1:6 
`uc 1 IVMIE 1 0 :1:7 
]
"10561
[u S525 . 1 `S517 1 . 1 0 ]
[v _C1INTTbits C1INTTbits `VES525  1 e 1 @287 ]
[s S500 . 1 `uc 1 EWARN 1 0 :1:0 
`uc 1 RXWARN 1 0 :1:1 
`uc 1 TXWARN 1 0 :1:2 
`uc 1 RXBP 1 0 :1:3 
`uc 1 TXBP 1 0 :1:4 
`uc 1 TXBO 1 0 :1:5 
]
"12178
[u S507 . 1 `S500 1 . 1 0 ]
[v _C1TRECUbits C1TRECUbits `VES507  1 e 1 @310 ]
"13231
[v _C1FIFOBA C1FIFOBA `VEul  1 e 4 @332 ]
"13518
[v _C1TXQCONL C1TXQCONL `VEuc  1 e 1 @336 ]
"14149
[v _C1FIFOCON1L C1FIFOCON1L `VEuc  1 e 1 @348 ]
"14211
[v _C1FIFOCON1H C1FIFOCON1H `VEuc  1 e 1 @349 ]
"14243
[v _C1FIFOCON1U C1FIFOCON1U `VEuc  1 e 1 @350 ]
"14313
[v _C1FIFOCON1T C1FIFOCON1T `VEuc  1 e 1 @351 ]
[s S565 . 1 `uc 1 TFNRFNIF 1 0 :1:0 
`uc 1 TFHRFHIF 1 0 :1:1 
`uc 1 TFERFFIF 1 0 :1:2 
`uc 1 RXOVIF 1 0 :1:3 
`uc 1 TXATIF 1 0 :1:4 
`uc 1 TXERR 1 0 :1:5 
`uc 1 TXLARB 1 0 :1:6 
`uc 1 TXABT 1 0 :1:7 
]
"14413
[u S574 . 1 `S565 1 . 1 0 ]
[v _C1FIFOSTA1Lbits C1FIFOSTA1Lbits `VES574  1 e 1 @352 ]
"14818
[v _C1FIFOCON2L C1FIFOCON2L `VEuc  1 e 1 @360 ]
"14880
[v _C1FIFOCON2H C1FIFOCON2H `VEuc  1 e 1 @361 ]
"14912
[v _C1FIFOCON2U C1FIFOCON2U `VEuc  1 e 1 @362 ]
"14982
[v _C1FIFOCON2T C1FIFOCON2T `VEuc  1 e 1 @363 ]
"15082
[v _C1FIFOSTA2Lbits C1FIFOSTA2Lbits `VES574  1 e 1 @364 ]
"24365
[v _RB4PPS RB4PPS `VEuc  1 e 1 @525 ]
"24615
[v _RC1PPS RC1PPS `VEuc  1 e 1 @530 ]
"24715
[v _RC3PPS RC3PPS `VEuc  1 e 1 @532 ]
"24815
[v _RC5PPS RC5PPS `VEuc  1 e 1 @534 ]
"24865
[v _RC6PPS RC6PPS `VEuc  1 e 1 @535 ]
"25265
[v _RD6PPS RD6PPS `VEuc  1 e 1 @543 ]
"25515
[v _CANRXPPS CANRXPPS `VEuc  1 e 1 @573 ]
"28930
[v _SPI1SCKPPS SPI1SCKPPS `VEuc  1 e 1 @618 ]
"28996
[v _SPI1SDIPPS SPI1SDIPPS `VEuc  1 e 1 @619 ]
"29458
[v _U1RXPPS U1RXPPS `VEuc  1 e 1 @626 ]
"29602
[v _U2RXPPS U2RXPPS `VEuc  1 e 1 @628 ]
"30010
[v _U5RXPPS U5RXPPS `VEuc  1 e 1 @634 ]
"31892
[v _U1RXB U1RXB `VEuc  1 e 1 @673 ]
"31950
[v _U1TXB U1TXB `VEuc  1 e 1 @675 ]
"32015
[v _U1P1L U1P1L `VEuc  1 e 1 @677 ]
"32035
[v _U1P1H U1P1H `VEuc  1 e 1 @678 ]
"32062
[v _U1P2L U1P2L `VEuc  1 e 1 @679 ]
"32082
[v _U1P2H U1P2H `VEuc  1 e 1 @680 ]
"32109
[v _U1P3L U1P3L `VEuc  1 e 1 @681 ]
"32129
[v _U1P3H U1P3H `VEuc  1 e 1 @682 ]
"32149
[v _U1CON0 U1CON0 `VEuc  1 e 1 @683 ]
[s S1607 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
]
"32182
[s S1612 . 1 `uc 1 U1MODE 1 0 :4:0 
`uc 1 U1RXEN 1 0 :1:4 
`uc 1 U1TXEN 1 0 :1:5 
`uc 1 U1ABDEN 1 0 :1:6 
`uc 1 U1BRGS 1 0 :1:7 
]
[s S1618 . 1 `uc 1 U1MODE0 1 0 :1:0 
`uc 1 U1MODE1 1 0 :1:1 
`uc 1 U1MODE2 1 0 :1:2 
`uc 1 U1MODE3 1 0 :1:3 
]
[s S1623 . 1 `uc 1 MODE 1 0 :4:0 
`uc 1 RXEN 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 ABDEN 1 0 :1:6 
`uc 1 BRGS 1 0 :1:7 
]
[u S1629 . 1 `S1607 1 . 1 0 `S1612 1 . 1 0 `S1618 1 . 1 0 `S1623 1 . 1 0 ]
[v _U1CON0bits U1CON0bits `VES1629  1 e 1 @683 ]
"32277
[v _U1CON1 U1CON1 `VEuc  1 e 1 @684 ]
"32357
[v _U1CON2 U1CON2 `VEuc  1 e 1 @685 ]
"32506
[v _U1BRGL U1BRGL `VEuc  1 e 1 @686 ]
"32526
[v _U1BRGH U1BRGH `VEuc  1 e 1 @687 ]
"32546
[v _U1FIFO U1FIFO `VEuc  1 e 1 @688 ]
"32676
[v _U1UIR U1UIR `VEuc  1 e 1 @689 ]
"32732
[v _U1ERRIR U1ERRIR `VEuc  1 e 1 @690 ]
[s S1386 . 1 `uc 1 TXCIF 1 0 :1:0 
`uc 1 RXFOIF 1 0 :1:1 
`uc 1 RXBKIF 1 0 :1:2 
`uc 1 FERIF 1 0 :1:3 
`uc 1 CERIF 1 0 :1:4 
`uc 1 ABDOVF 1 0 :1:5 
`uc 1 PERIF 1 0 :1:6 
`uc 1 TXMTIF 1 0 :1:7 
]
"32759
[s S1666 . 1 `uc 1 U1TXCIF 1 0 :1:0 
`uc 1 U1RXFOIF 1 0 :1:1 
`uc 1 U1RXBKIF 1 0 :1:2 
`uc 1 U1FERIF 1 0 :1:3 
`uc 1 U1CERIF 1 0 :1:4 
`uc 1 U1ABDOVF 1 0 :1:5 
`uc 1 U1PERIF 1 0 :1:6 
`uc 1 U1TXMTIF 1 0 :1:7 
]
[u S1675 . 1 `S1386 1 . 1 0 `S1666 1 . 1 0 ]
[v _U1ERRIRbits U1ERRIRbits `VES1675  1 e 1 @690 ]
"32844
[v _U1ERRIE U1ERRIE `VEuc  1 e 1 @691 ]
"32956
[v _U2RXB U2RXB `VEuc  1 e 1 @692 ]
"33014
[v _U2TXB U2TXB `VEuc  1 e 1 @694 ]
"33079
[v _U2P1L U2P1L `VEuc  1 e 1 @696 ]
"33099
[v _U2P1H U2P1H `VEuc  1 e 1 @697 ]
"33126
[v _U2P2L U2P2L `VEuc  1 e 1 @698 ]
"33146
[v _U2P2H U2P2H `VEuc  1 e 1 @699 ]
"33173
[v _U2P3L U2P3L `VEuc  1 e 1 @700 ]
"33193
[v _U2P3H U2P3H `VEuc  1 e 1 @701 ]
"33213
[v _U2CON0 U2CON0 `VEuc  1 e 1 @702 ]
"33341
[v _U2CON1 U2CON1 `VEuc  1 e 1 @703 ]
"33421
[v _U2CON2 U2CON2 `VEuc  1 e 1 @704 ]
"33570
[v _U2BRGL U2BRGL `VEuc  1 e 1 @705 ]
"33590
[v _U2BRGH U2BRGH `VEuc  1 e 1 @706 ]
"33610
[v _U2FIFO U2FIFO `VEuc  1 e 1 @707 ]
"33740
[v _U2UIR U2UIR `VEuc  1 e 1 @708 ]
"33796
[v _U2ERRIR U2ERRIR `VEuc  1 e 1 @709 ]
"33823
[s S1395 . 1 `uc 1 U2TXCIF 1 0 :1:0 
`uc 1 U2RXFOIF 1 0 :1:1 
`uc 1 U2RXBKIF 1 0 :1:2 
`uc 1 U2FERIF 1 0 :1:3 
`uc 1 U2CERIF 1 0 :1:4 
`uc 1 U2ABDOVF 1 0 :1:5 
`uc 1 U2PERIF 1 0 :1:6 
`uc 1 U2TXMTIF 1 0 :1:7 
]
"33823
[u S1404 . 1 `S1386 1 . 1 0 `S1395 1 . 1 0 ]
"33823
"33823
[v _U2ERRIRbits U2ERRIRbits `VES1404  1 e 1 @709 ]
"33908
[v _U2ERRIE U2ERRIE `VEuc  1 e 1 @710 ]
"35904
[v _U5RXB U5RXB `VEuc  1 e 1 @749 ]
"35942
[v _U5TXB U5TXB `VEuc  1 e 1 @751 ]
"35987
[v _U5P1L U5P1L `VEuc  1 e 1 @753 ]
"36014
[v _U5P2L U5P2L `VEuc  1 e 1 @755 ]
"36041
[v _U5P3L U5P3L `VEuc  1 e 1 @757 ]
"36061
[v _U5CON0 U5CON0 `VEuc  1 e 1 @759 ]
"36177
[v _U5CON1 U5CON1 `VEuc  1 e 1 @760 ]
"36257
[v _U5CON2 U5CON2 `VEuc  1 e 1 @761 ]
"36396
[v _U5BRGL U5BRGL `VEuc  1 e 1 @762 ]
"36416
[v _U5BRGH U5BRGH `VEuc  1 e 1 @763 ]
"36436
[v _U5FIFO U5FIFO `VEuc  1 e 1 @764 ]
"36566
[v _U5UIR U5UIR `VEuc  1 e 1 @765 ]
"36622
[v _U5ERRIR U5ERRIR `VEuc  1 e 1 @766 ]
"36649
[s S3373 . 1 `uc 1 U5TXCIF 1 0 :1:0 
`uc 1 U5RXFOIF 1 0 :1:1 
`uc 1 U5RXBKIF 1 0 :1:2 
`uc 1 U5FERIF 1 0 :1:3 
`uc 1 U5CERIF 1 0 :1:4 
`uc 1 U5ABDOVF 1 0 :1:5 
`uc 1 U5PERIF 1 0 :1:6 
`uc 1 U5TXMTIF 1 0 :1:7 
]
"36649
[u S3382 . 1 `S1386 1 . 1 0 `S3373 1 . 1 0 ]
"36649
"36649
[v _U5ERRIRbits U5ERRIRbits `VES3382  1 e 1 @766 ]
"36734
[v _U5ERRIE U5ERRIE `VEuc  1 e 1 @767 ]
"38967
[v _TMR0L TMR0L `VEuc  1 e 1 @792 ]
"39105
[v _TMR0H TMR0H `VEuc  1 e 1 @793 ]
"39359
[v _T0CON0 T0CON0 `VEuc  1 e 1 @794 ]
[s S934 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 MD16 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"39387
[s S940 . 1 `uc 1 T0OUTPS 1 0 :4:0 
`uc 1 T0MD16 1 0 :1:4 
`uc 1 T0OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 T0EN 1 0 :1:7 
]
"39387
[s S946 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 T016BIT 1 0 :1:4 
]
"39387
[u S952 . 1 `S934 1 . 1 0 `S940 1 . 1 0 `S946 1 . 1 0 ]
"39387
"39387
[v _T0CON0bits T0CON0bits `VES952  1 e 1 @794 ]
"39457
[v _T0CON1 T0CON1 `VEuc  1 e 1 @795 ]
"40475
[v _T2TMR T2TMR `VEuc  1 e 1 @802 ]
"40480
[v _TMR2 TMR2 `VEuc  1 e 1 @802 ]
"40513
[v _T2PR T2PR `VEuc  1 e 1 @803 ]
"40518
[v _PR2 PR2 `VEuc  1 e 1 @803 ]
"40551
[v _T2CON T2CON `VEuc  1 e 1 @804 ]
[s S2682 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"40587
[s S2686 . 1 `uc 1 T2OUTPS 1 0 :4:0 
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
"40587
[s S2690 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
]
"40587
[s S2698 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
"40587
[u S2707 . 1 `S2682 1 . 1 0 `S2686 1 . 1 0 `S2690 1 . 1 0 `S2698 1 . 1 0 ]
"40587
"40587
[v _T2CONbits T2CONbits `VES2707  1 e 1 @804 ]
"40697
[v _T2HLT T2HLT `VEuc  1 e 1 @805 ]
[s S2556 . 1 `uc 1 MODE 1 0 :5:0 
`uc 1 CKSYNC 1 0 :1:5 
`uc 1 CKPOL 1 0 :1:6 
`uc 1 PSYNC 1 0 :1:7 
]
"40730
[s S2561 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
`uc 1 MODE4 1 0 :1:4 
]
"40730
[s S2567 . 1 `uc 1 T2MODE 1 0 :5:0 
`uc 1 T2CKSYNC 1 0 :1:5 
`uc 1 T2CKPOL 1 0 :1:6 
`uc 1 T2PSYNC 1 0 :1:7 
]
"40730
[s S2572 . 1 `uc 1 T2MODE0 1 0 :1:0 
`uc 1 T2MODE1 1 0 :1:1 
`uc 1 T2MODE2 1 0 :1:2 
`uc 1 T2MODE3 1 0 :1:3 
`uc 1 T2MODE4 1 0 :1:4 
]
"40730
[u S2578 . 1 `S2556 1 . 1 0 `S2561 1 . 1 0 `S2567 1 . 1 0 `S2572 1 . 1 0 ]
"40730
"40730
[v _T2HLTbits T2HLTbits `VES2578  1 e 1 @805 ]
"40825
[v _T2CLKCON T2CLKCON `VEuc  1 e 1 @806 ]
"40983
[v _T2RST T2RST `VEuc  1 e 1 @807 ]
[s S2644 . 1 `uc 1 RSEL 1 0 :5:0 
]
"41010
[s S2646 . 1 `uc 1 RSEL0 1 0 :1:0 
`uc 1 RSEL1 1 0 :1:1 
`uc 1 RSEL2 1 0 :1:2 
`uc 1 RSEL3 1 0 :1:3 
`uc 1 RSEL4 1 0 :1:4 
]
"41010
[s S2652 . 1 `uc 1 T2RSEL 1 0 :5:0 
]
"41010
[s S2654 . 1 `uc 1 T2RSEL0 1 0 :1:0 
`uc 1 T2RSEL1 1 0 :1:1 
`uc 1 T2RSEL2 1 0 :1:2 
`uc 1 T2RSEL3 1 0 :1:3 
`uc 1 T2RSEL4 1 0 :1:4 
]
"41010
[u S2660 . 1 `S2644 1 . 1 0 `S2646 1 . 1 0 `S2652 1 . 1 0 `S2654 1 . 1 0 ]
"41010
"41010
[v _T2RSTbits T2RSTbits `VES2660  1 e 1 @807 ]
"41951
[v _T4TMR T4TMR `VEuc  1 e 1 @814 ]
"41956
[v _TMR4 TMR4 `VEuc  1 e 1 @814 ]
"41989
[v _T4PR T4PR `VEuc  1 e 1 @815 ]
"41994
[v _PR4 PR4 `VEuc  1 e 1 @815 ]
"42027
[v _T4CON T4CON `VEuc  1 e 1 @816 ]
"42063
[s S3002 . 1 `uc 1 T4OUTPS 1 0 :4:0 
`uc 1 T4CKPS 1 0 :3:4 
`uc 1 T4ON 1 0 :1:7 
]
"42063
[s S3006 . 1 `uc 1 T4OUTPS0 1 0 :1:0 
`uc 1 T4OUTPS1 1 0 :1:1 
`uc 1 T4OUTPS2 1 0 :1:2 
`uc 1 T4OUTPS3 1 0 :1:3 
`uc 1 T4CKPS0 1 0 :1:4 
`uc 1 T4CKPS1 1 0 :1:5 
`uc 1 T4CKPS2 1 0 :1:6 
]
"42063
[s S3014 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR4ON 1 0 :1:7 
]
"42063
[u S3023 . 1 `S2682 1 . 1 0 `S3002 1 . 1 0 `S3006 1 . 1 0 `S3014 1 . 1 0 ]
"42063
"42063
[v _T4CONbits T4CONbits `VES3023  1 e 1 @816 ]
"42173
[v _T4HLT T4HLT `VEuc  1 e 1 @817 ]
"42206
"42206
[s S2883 . 1 `uc 1 T4MODE 1 0 :5:0 
`uc 1 T4CKSYNC 1 0 :1:5 
`uc 1 T4CKPOL 1 0 :1:6 
`uc 1 T4PSYNC 1 0 :1:7 
]
"42206
[s S2888 . 1 `uc 1 T4MODE0 1 0 :1:0 
`uc 1 T4MODE1 1 0 :1:1 
`uc 1 T4MODE2 1 0 :1:2 
`uc 1 T4MODE3 1 0 :1:3 
`uc 1 T4MODE4 1 0 :1:4 
]
"42206
[u S2894 . 1 `S2556 1 . 1 0 `S2561 1 . 1 0 `S2883 1 . 1 0 `S2888 1 . 1 0 ]
"42206
"42206
[v _T4HLTbits T4HLTbits `VES2894  1 e 1 @817 ]
"42301
[v _T4CLKCON T4CLKCON `VEuc  1 e 1 @818 ]
"42459
[v _T4RST T4RST `VEuc  1 e 1 @819 ]
"42486
"42486
[s S2968 . 1 `uc 1 T4RSEL 1 0 :5:0 
]
"42486
[s S2970 . 1 `uc 1 T4RSEL0 1 0 :1:0 
`uc 1 T4RSEL1 1 0 :1:1 
`uc 1 T4RSEL2 1 0 :1:2 
`uc 1 T4RSEL3 1 0 :1:3 
`uc 1 T4RSEL4 1 0 :1:4 
]
"42486
[u S2976 . 1 `S2644 1 . 1 0 `S2646 1 . 1 0 `S2968 1 . 1 0 `S2970 1 . 1 0 ]
"42486
"42486
[v _T4RSTbits T4RSTbits `VES2976  1 e 1 @819 ]
"42551
[v _TMR5L TMR5L `VEuc  1 e 1 @820 ]
"42621
[v _TMR5H TMR5H `VEuc  1 e 1 @821 ]
"42691
[v _T5CON T5CON `VEuc  1 e 1 @822 ]
[s S3885 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 NOT_SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CKPS 1 0 :2:4 
]
"42727
[s S3891 . 1 `uc 1 TMR5ON 1 0 :1:0 
`uc 1 T5RD16 1 0 :1:1 
`uc 1 NOT_T5SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T5CKPS0 1 0 :1:4 
`uc 1 T5CKPS1 1 0 :1:5 
]
"42727
[s S3898 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
]
"42727
[s S3902 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD165 1 0 :1:1 
]
"42727
[u S3905 . 1 `S3885 1 . 1 0 `S3891 1 . 1 0 `S3898 1 . 1 0 `S3902 1 . 1 0 ]
"42727
"42727
[v _T5CONbits T5CONbits `VES3905  1 e 1 @822 ]
"42881
[v _T5GCON T5GCON `VEuc  1 e 1 @823 ]
[s S3931 . 1 `uc 1 . 1 0 :2:0 
`uc 1 GVAL 1 0 :1:2 
`uc 1 GGO 1 0 :1:3 
`uc 1 GSPM 1 0 :1:4 
`uc 1 GTM 1 0 :1:5 
`uc 1 GPOL 1 0 :1:6 
`uc 1 GE 1 0 :1:7 
]
"42919
[s S3939 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T5GVAL 1 0 :1:2 
`uc 1 T5GGO 1 0 :1:3 
`uc 1 T5GSPM 1 0 :1:4 
`uc 1 T5GTM 1 0 :1:5 
`uc 1 T5GPOL 1 0 :1:6 
`uc 1 T5GE 1 0 :1:7 
]
"42919
[s S3947 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_DONE 1 0 :1:3 
]
"42919
[s S3950 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T5DONE 1 0 :1:3 
]
"42919
[u S3953 . 1 `S3931 1 . 1 0 `S3939 1 . 1 0 `S3947 1 . 1 0 `S3950 1 . 1 0 ]
"42919
"42919
[v _T5GCONbits T5GCONbits `VES3953  1 e 1 @823 ]
"43095
[v _T5GATE T5GATE `VEuc  1 e 1 @824 ]
"43261
[v _T5CLK T5CLK `VEuc  1 e 1 @825 ]
"43427
[v _T6TMR T6TMR `VEuc  1 e 1 @826 ]
"43432
[v _TMR6 TMR6 `VEuc  1 e 1 @826 ]
"43465
[v _T6PR T6PR `VEuc  1 e 1 @827 ]
"43470
[v _PR6 PR6 `VEuc  1 e 1 @827 ]
"43503
[v _T6CON T6CON `VEuc  1 e 1 @828 ]
"43539
[s S3714 . 1 `uc 1 T6OUTPS 1 0 :4:0 
`uc 1 T6CKPS 1 0 :3:4 
`uc 1 T6ON 1 0 :1:7 
]
"43539
[s S3718 . 1 `uc 1 T6OUTPS0 1 0 :1:0 
`uc 1 T6OUTPS1 1 0 :1:1 
`uc 1 T6OUTPS2 1 0 :1:2 
`uc 1 T6OUTPS3 1 0 :1:3 
`uc 1 T6CKPS0 1 0 :1:4 
`uc 1 T6CKPS1 1 0 :1:5 
`uc 1 T6CKPS2 1 0 :1:6 
]
"43539
[s S3726 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR6ON 1 0 :1:7 
]
"43539
[u S3735 . 1 `S2682 1 . 1 0 `S3714 1 . 1 0 `S3718 1 . 1 0 `S3726 1 . 1 0 ]
"43539
"43539
[v _T6CONbits T6CONbits `VES3735  1 e 1 @828 ]
"43649
[v _T6HLT T6HLT `VEuc  1 e 1 @829 ]
"43682
"43682
[s S3595 . 1 `uc 1 T6MODE 1 0 :5:0 
`uc 1 T6CKSYNC 1 0 :1:5 
`uc 1 T6CKPOL 1 0 :1:6 
`uc 1 T6PSYNC 1 0 :1:7 
]
"43682
[s S3600 . 1 `uc 1 T6MODE0 1 0 :1:0 
`uc 1 T6MODE1 1 0 :1:1 
`uc 1 T6MODE2 1 0 :1:2 
`uc 1 T6MODE3 1 0 :1:3 
`uc 1 T6MODE4 1 0 :1:4 
]
"43682
[u S3606 . 1 `S2556 1 . 1 0 `S2561 1 . 1 0 `S3595 1 . 1 0 `S3600 1 . 1 0 ]
"43682
"43682
[v _T6HLTbits T6HLTbits `VES3606  1 e 1 @829 ]
"43777
[v _T6CLKCON T6CLKCON `VEuc  1 e 1 @830 ]
"43935
[v _T6RST T6RST `VEuc  1 e 1 @831 ]
"43962
"43962
[s S3680 . 1 `uc 1 T6RSEL 1 0 :5:0 
]
"43962
[s S3682 . 1 `uc 1 T6RSEL0 1 0 :1:0 
`uc 1 T6RSEL1 1 0 :1:1 
`uc 1 T6RSEL2 1 0 :1:2 
`uc 1 T6RSEL3 1 0 :1:3 
`uc 1 T6RSEL4 1 0 :1:4 
]
"43962
[u S3688 . 1 `S2644 1 . 1 0 `S2646 1 . 1 0 `S3680 1 . 1 0 `S3682 1 . 1 0 ]
"43962
"43962
[v _T6RSTbits T6RSTbits `VES3688  1 e 1 @831 ]
[s S1085 . 1 `uc 1 SWIP 1 0 :1:0 
`uc 1 HLVDIP 1 0 :1:1 
`uc 1 OSFIP 1 0 :1:2 
`uc 1 CSWIP 1 0 :1:3 
`uc 1 TU16AIP 1 0 :1:4 
`uc 1 CLC1IP 1 0 :1:5 
`uc 1 CANIP 1 0 :1:6 
`uc 1 IOCIP 1 0 :1:7 
]
"47327
[u S1094 . 1 `S1085 1 . 1 0 ]
"47327
"47327
[v _IPR0bits IPR0bits `VES1094  1 e 1 @866 ]
[s S1064 . 1 `uc 1 INT0IP 1 0 :1:0 
`uc 1 ZCDIP 1 0 :1:1 
`uc 1 ADIP 1 0 :1:2 
`uc 1 ACTIP 1 0 :1:3 
`uc 1 C1IP 1 0 :1:4 
`uc 1 SMT1IP 1 0 :1:5 
`uc 1 SMT1PRAIP 1 0 :1:6 
`uc 1 SMT1PWAIP 1 0 :1:7 
]
"47389
[u S1073 . 1 `S1064 1 . 1 0 ]
"47389
"47389
[v _IPR1bits IPR1bits `VES1073  1 e 1 @867 ]
[s S1148 . 1 `uc 1 SPI1RXIP 1 0 :1:0 
`uc 1 SPI1TXIP 1 0 :1:1 
`uc 1 SPI1IP 1 0 :1:2 
`uc 1 TMR2IP 1 0 :1:3 
`uc 1 TMR1IP 1 0 :1:4 
`uc 1 TMR1GIP 1 0 :1:5 
`uc 1 CCP1IP 1 0 :1:6 
`uc 1 TMR0IP 1 0 :1:7 
]
"47521
[u S1157 . 1 `S1148 1 . 1 0 ]
"47521
"47521
[v _IPR3bits IPR3bits `VES1157  1 e 1 @869 ]
[s S1106 . 1 `uc 1 U2RXIP 1 0 :1:0 
`uc 1 U2TXIP 1 0 :1:1 
`uc 1 U2EIP 1 0 :1:2 
`uc 1 U2IP 1 0 :1:3 
`uc 1 TMR5IP 1 0 :1:4 
`uc 1 TMR5GIP 1 0 :1:5 
`uc 1 CCP2IP 1 0 :1:6 
`uc 1 SCANIP 1 0 :1:7 
]
"47826
[u S1115 . 1 `S1106 1 . 1 0 ]
"47826
"47826
[v _IPR8bits IPR8bits `VES1115  1 e 1 @874 ]
[s S1190 . 1 `uc 1 CCP3IP 1 0 :1:0 
`uc 1 CLC6IP 1 0 :1:1 
`uc 1 CWG3IP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 DMA4SCNTIP 1 0 :1:4 
`uc 1 DMA4DCNTIP 1 0 :1:5 
`uc 1 DMA4ORIP 1 0 :1:6 
`uc 1 DMA4AIP 1 0 :1:7 
]
"48007
[u S1199 . 1 `S1190 1 . 1 0 ]
"48007
"48007
[v _IPR11bits IPR11bits `VES1199  1 e 1 @877 ]
[s S1127 . 1 `uc 1 U5RXIP 1 0 :1:0 
`uc 1 U5TXIP 1 0 :1:1 
`uc 1 U5EIP 1 0 :1:2 
`uc 1 U5IP 1 0 :1:3 
`uc 1 DMA6SCNTIP 1 0 :1:4 
`uc 1 DMA6DCNTIP 1 0 :1:5 
`uc 1 DMA6ORIP 1 0 :1:6 
`uc 1 DMA6AIP 1 0 :1:7 
]
"48131
[u S1136 . 1 `S1127 1 . 1 0 ]
"48131
"48131
[v _IPR13bits IPR13bits `VES1136  1 e 1 @879 ]
[s S1169 . 1 `uc 1 NVMIP 1 0 :1:0 
`uc 1 CLC8IP 1 0 :1:1 
`uc 1 CRCIP 1 0 :1:2 
`uc 1 TMR6IP 1 0 :1:3 
`uc 1 DMA8SCNTIP 1 0 :1:4 
`uc 1 DMA8DCNTIP 1 0 :1:5 
`uc 1 DMA8ORIP 1 0 :1:6 
`uc 1 DMA8AIP 1 0 :1:7 
]
"48250
[u S1178 . 1 `S1169 1 . 1 0 ]
"48250
"48250
[v _IPR15bits IPR15bits `VES1178  1 e 1 @881 ]
"54696
[v _ADCP ADCP `VEuc  1 e 1 @984 ]
[s S2314 . 1 `uc 1 CPRDY 1 0 :1:0 
`uc 1 . 1 0 :6:1 
`uc 1 ON 1 0 :1:7 
]
"54761
[s S2318 . 1 `uc 1 ADCPRDY 1 0 :1:0 
`uc 1 . 1 0 :6:1 
`uc 1 CPON 1 0 :1:7 
]
"54761
[s S2322 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCPON 1 0 :1:7 
]
"54761
[u S2325 . 1 `S2314 1 . 1 0 `S2318 1 . 1 0 `S2322 1 . 1 0 ]
"54761
"54761
[v _ADCPbits ADCPbits `VES2325  1 e 1 @984 ]
"54798
[v _ADLTHL ADLTHL `VEuc  1 e 1 @985 ]
"54926
[v _ADLTHH ADLTHH `VEuc  1 e 1 @986 ]
"55061
[v _ADUTHL ADUTHL `VEuc  1 e 1 @987 ]
"55189
[v _ADUTHH ADUTHH `VEuc  1 e 1 @988 ]
"55324
[v _ADERRL ADERRL `VEuc  1 e 1 @989 ]
"55452
[v _ADERRH ADERRH `VEuc  1 e 1 @990 ]
"55587
[v _ADSTPTL ADSTPTL `VEuc  1 e 1 @991 ]
"55715
[v _ADSTPTH ADSTPTH `VEuc  1 e 1 @992 ]
"55850
[v _ADFLTRL ADFLTRL `VEuc  1 e 1 @993 ]
"55978
[v _ADFLTRH ADFLTRH `VEuc  1 e 1 @994 ]
"56115
[v _ADACCL ADACCL `VEuc  1 e 1 @995 ]
"56243
[v _ADACCH ADACCH `VEuc  1 e 1 @996 ]
"56371
[v _ADACCU ADACCU `VEuc  1 e 1 @997 ]
"56427
[v _ADCNT ADCNT `VEuc  1 e 1 @998 ]
"56555
[v _ADRPT ADRPT `VEuc  1 e 1 @999 ]
"56690
[v _ADPREVL ADPREVL `VEuc  1 e 1 @1000 ]
"56818
[v _ADPREVH ADPREVH `VEuc  1 e 1 @1001 ]
"56953
[v _ADRESL ADRESL `VEuc  1 e 1 @1002 ]
"57081
[v _ADRESH ADRESH `VEuc  1 e 1 @1003 ]
"57201
[v _ADPCH ADPCH `VEuc  1 e 1 @1004 ]
"57266
[v _ADACQL ADACQL `VEuc  1 e 1 @1006 ]
"57394
[v _ADACQH ADACQH `VEuc  1 e 1 @1007 ]
"57486
[v _ADCAP ADCAP `VEuc  1 e 1 @1008 ]
"57545
[v _ADPREL ADPREL `VEuc  1 e 1 @1009 ]
"57673
[v _ADPREH ADPREH `VEuc  1 e 1 @1010 ]
"57765
[v _ADCON0 ADCON0 `VEuc  1 e 1 @1011 ]
[s S2012 . 1 `uc 1 GO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 FM 1 0 :2:2 
`uc 1 CS 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CONT 1 0 :1:6 
`uc 1 ON 1 0 :1:7 
]
"57803
[s S2020 . 1 `uc 1 ADGO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM 1 0 :2:2 
`uc 1 ADCS 1 0 :1:4 
`uc 1 ADCSEN 1 0 :1:5 
`uc 1 ADCONT 1 0 :1:6 
`uc 1 ADON 1 0 :1:7 
]
"57803
[s S2028 . 1 `uc 1 DONE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 FM0 1 0 :1:2 
]
"57803
[s S2032 . 1 `uc 1 GO_NOT_DONE 1 0 :1:0 
]
"57803
[s S2034 . 1 `uc 1 GO_nDONE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM0 1 0 :1:2 
]
"57803
[u S2038 . 1 `S2012 1 . 1 0 `S2020 1 . 1 0 `S2028 1 . 1 0 `S2032 1 . 1 0 `S2034 1 . 1 0 ]
"57803
"57803
[v _ADCON0bits ADCON0bits `VES2038  1 e 1 @1011 ]
"57893
[v _ADCON1 ADCON1 `VEuc  1 e 1 @1012 ]
[s S2286 . 1 `uc 1 DSEN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 GPOL 1 0 :1:5 
`uc 1 IPEN 1 0 :1:6 
`uc 1 PPOL 1 0 :1:7 
]
"57914
[s S2292 . 1 `uc 1 ADDSEN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 ADGPOL 1 0 :1:5 
`uc 1 ADIPEN 1 0 :1:6 
`uc 1 ADPPOL 1 0 :1:7 
]
"57914
[u S2298 . 1 `S2286 1 . 1 0 `S2292 1 . 1 0 ]
"57914
"57914
[v _ADCON1bits ADCON1bits `VES2298  1 e 1 @1012 ]
"57959
[v _ADCON2 ADCON2 `VEuc  1 e 1 @1013 ]
[s S2149 . 1 `uc 1 MODE 1 0 :3:0 
`uc 1 ACLR 1 0 :1:3 
`uc 1 CRS 1 0 :3:4 
`uc 1 PSIS 1 0 :1:7 
]
"58007
[s S2154 . 1 `uc 1 ADMD0 1 0 :1:0 
`uc 1 ADMD1 1 0 :1:1 
`uc 1 ADMD2 1 0 :1:2 
`uc 1 ADACLR 1 0 :1:3 
`uc 1 ADCRS0 1 0 :1:4 
`uc 1 ADCRS1 1 0 :1:5 
`uc 1 ADCRS2 1 0 :1:6 
`uc 1 ADPSIS 1 0 :1:7 
]
"58007
[s S2163 . 1 `uc 1 ADMD 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 ADCRS 1 0 :3:4 
]
"58007
[s S2167 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CRS0 1 0 :1:4 
`uc 1 CRS1 1 0 :1:5 
`uc 1 CRS2 1 0 :1:6 
]
"58007
[s S2175 . 1 `uc 1 MD 1 0 :3:0 
]
"58007
[s S2177 . 1 `uc 1 MD0 1 0 :1:0 
`uc 1 MD1 1 0 :1:1 
`uc 1 MD2 1 0 :1:2 
]
"58007
[s S2181 . 1 `uc 1 ADMODE 1 0 :3:0 
]
"58007
[u S2183 . 1 `S2149 1 . 1 0 `S2154 1 . 1 0 `S2163 1 . 1 0 `S2167 1 . 1 0 `S2175 1 . 1 0 `S2177 1 . 1 0 `S2181 1 . 1 0 ]
"58007
"58007
[v _ADCON2bits ADCON2bits `VES2183  1 e 1 @1013 ]
"58137
[v _ADCON3 ADCON3 `VEuc  1 e 1 @1014 ]
[s S2095 . 1 `uc 1 TMD 1 0 :3:0 
`uc 1 SOI 1 0 :1:3 
`uc 1 CALC 1 0 :3:4 
]
"58172
[s S2099 . 1 `uc 1 ADTMD0 1 0 :1:0 
`uc 1 ADTMD1 1 0 :1:1 
`uc 1 ADTMD2 1 0 :1:2 
`uc 1 ADSOI 1 0 :1:3 
`uc 1 ADCALC0 1 0 :1:4 
`uc 1 ADCALC1 1 0 :1:5 
`uc 1 ADCALC2 1 0 :1:6 
]
"58172
[s S2107 . 1 `uc 1 ADTMD 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 ADCALC 1 0 :3:4 
]
"58172
[s S2111 . 1 `uc 1 TMD0 1 0 :1:0 
`uc 1 TMD1 1 0 :1:1 
`uc 1 TMD2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CALC0 1 0 :1:4 
`uc 1 CALC1 1 0 :1:5 
`uc 1 CALC2 1 0 :1:6 
]
"58172
[u S2119 . 1 `S2095 1 . 1 0 `S2099 1 . 1 0 `S2107 1 . 1 0 `S2111 1 . 1 0 ]
"58172
"58172
[v _ADCON3bits ADCON3bits `VES2119  1 e 1 @1014 ]
"58267
[v _ADSTAT ADSTAT `VEuc  1 e 1 @1015 ]
[s S2226 . 1 `uc 1 STAT 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 MATH 1 0 :1:4 
`uc 1 LTHR 1 0 :1:5 
`uc 1 UTHR 1 0 :1:6 
`uc 1 OV 1 0 :1:7 
]
"58302
[s S2233 . 1 `uc 1 ADSTAT0 1 0 :1:0 
`uc 1 ADSTAT1 1 0 :1:1 
`uc 1 ADSTAT2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADMATH 1 0 :1:4 
`uc 1 ADLTHR 1 0 :1:5 
`uc 1 ADUTHR 1 0 :1:6 
`uc 1 ADAOV 1 0 :1:7 
]
"58302
[s S2242 . 1 `uc 1 ADSTAT 1 0 :3:0 
`uc 1 . 1 0 :4:3 
`uc 1 ADOV 1 0 :1:7 
]
"58302
[s S2246 . 1 `uc 1 STAT0 1 0 :1:0 
`uc 1 STAT1 1 0 :1:1 
`uc 1 STAT2 1 0 :1:2 
]
"58302
[u S2250 . 1 `S2226 1 . 1 0 `S2233 1 . 1 0 `S2242 1 . 1 0 `S2246 1 . 1 0 ]
"58302
"58302
[v _ADSTATbits ADSTATbits `VES2250  1 e 1 @1015 ]
"58392
[v _ADREF ADREF `VEuc  1 e 1 @1016 ]
"58474
[v _ADACT ADACT `VEuc  1 e 1 @1017 ]
"58578
[v _ADCLK ADCLK `VEuc  1 e 1 @1018 ]
"58682
[v _ADCTX ADCTX `VEuc  1 e 1 @1019 ]
"58752
[v _ADCSEL1 ADCSEL1 `VEuc  1 e 1 @1020 ]
[s S2073 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSI 1 0 :1:6 
`uc 1 CHEN 1 0 :1:7 
]
"58764
[u S2077 . 1 `S2073 1 . 1 0 ]
"58764
"58764
[v _ADCSEL1bits ADCSEL1bits `VES2077  1 e 1 @1020 ]
"58860
[v _ANSELA ANSELA `VEuc  1 e 1 @1024 ]
"58922
[v _WPUA WPUA `VEuc  1 e 1 @1025 ]
"58984
[v _ODCONA ODCONA `VEuc  1 e 1 @1026 ]
"59046
[v _SLRCONA SLRCONA `VEuc  1 e 1 @1027 ]
"59108
[v _INLVLA INLVLA `VEuc  1 e 1 @1028 ]
"59356
[v _ANSELB ANSELB `VEuc  1 e 1 @1032 ]
"59418
[v _WPUB WPUB `VEuc  1 e 1 @1033 ]
"59480
[v _ODCONB ODCONB `VEuc  1 e 1 @1034 ]
"59542
[v _SLRCONB SLRCONB `VEuc  1 e 1 @1035 ]
"59604
[v _INLVLB INLVLB `VEuc  1 e 1 @1036 ]
"59852
[v _ANSELC ANSELC `VEuc  1 e 1 @1040 ]
"59914
[v _WPUC WPUC `VEuc  1 e 1 @1041 ]
"59976
[v _ODCONC ODCONC `VEuc  1 e 1 @1042 ]
"60038
[v _SLRCONC SLRCONC `VEuc  1 e 1 @1043 ]
"60100
[v _INLVLC INLVLC `VEuc  1 e 1 @1044 ]
"60348
[v _ANSELD ANSELD `VEuc  1 e 1 @1048 ]
"60410
[v _WPUD WPUD `VEuc  1 e 1 @1049 ]
"60472
[v _ODCOND ODCOND `VEuc  1 e 1 @1050 ]
"60534
[v _SLRCOND SLRCOND `VEuc  1 e 1 @1051 ]
"60596
[v _INLVLD INLVLD `VEuc  1 e 1 @1052 ]
"60658
[v _ANSELE ANSELE `VEuc  1 e 1 @1056 ]
"60690
[v _WPUE WPUE `VEuc  1 e 1 @1057 ]
"60728
[v _ODCONE ODCONE `VEuc  1 e 1 @1058 ]
"60760
[v _SLRCONE SLRCONE `VEuc  1 e 1 @1059 ]
"60792
[v _INLVLE INLVLE `VEuc  1 e 1 @1060 ]
"63613
[v _IVTLOCK IVTLOCK `VEuc  1 e 1 @1113 ]
[s S1054 . 1 `uc 1 IVTLOCKED 1 0 :1:0 
]
"63623
[u S1056 . 1 `S1054 1 . 1 0 ]
"63623
"63623
[v _IVTLOCKbits IVTLOCKbits `VES1056  1 e 1 @1113 ]
"63819
[v _IVTBASEL IVTBASEL `VEuc  1 e 1 @1117 ]
"63881
[v _IVTBASEH IVTBASEH `VEuc  1 e 1 @1118 ]
"63943
[v _IVTBASEU IVTBASEU `VEuc  1 e 1 @1119 ]
"69 /fred/Q84vtouch/mateQ84.X/main.c
[v _abuf abuf `[32]us  1 e 64 0 ]
"70
[v _volt_fract volt_fract `us  1 e 2 0 ]
"71
[v _volt_whole volt_whole `us  1 e 2 0 ]
[v _panel_watts panel_watts `us  1 e 2 0 ]
[v _cc_mode cc_mode `us  1 e 2 0 ]
"72
[v _state state `E24075  1 e 1 0 ]
"73
[v _buffer buffer `[64]uc  1 e 64 0 ]
"74
[v _build_version build_version `[15]uc  1 e 15 0 ]
"76
[v _tickCount tickCount `VE[4]us  1 e 8 0 ]
[s S4050 B_type 9 `VEa 1 ten_sec_flag 1 0 `VEa 1 one_sec_flag 1 1 `us 1 pacing 2 2 `us 1 rx_count 2 4 `us 1 flush 2 6 `VEa 1 mx80_online 1 8 ]
"80
[v _B B `VES4050  1 e 9 0 ]
"56 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/adc.c
[v _ADC_ConversionComplete_ISR ADC_ConversionComplete_ISR `*.38(v  1 s 3 ADC_ConversionComplete_ISR ]
"57
[v _ADC_Context1Thereshld_ISR ADC_Context1Thereshld_ISR `*.38(v  1 s 3 ADC_Context1Thereshld_ISR ]
"58
[v _ADC_ActiveClockTuning_ISR ADC_ActiveClockTuning_ISR `*.38(v  1 s 3 ADC_ActiveClockTuning_ISR ]
"103 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/can1.c
[v _rxMsgData rxMsgData `[64]uc  1 s 64 rxMsgData ]
[s S179 CAN1_RX_FIFO 2 `E22917 1 channel 1 0 `VEuc 1 fifoHead 1 1 ]
"105
[v _rxFifos rxFifos `VE[1]S179  1 s 2 rxFifos ]
"111
[v _DLC_BYTES DLC_BYTES `C[16]uc  1 s 16 DLC_BYTES ]
"113
[v _CAN1_InvalidMessageHandler CAN1_InvalidMessageHandler `*.38(v  1 s 3 CAN1_InvalidMessageHandler ]
"114
[v _CAN1_BusWakeUpActivityHandler CAN1_BusWakeUpActivityHandler `*.38(v  1 s 3 CAN1_BusWakeUpActivityHandler ]
"115
[v _CAN1_BusErrorHandler CAN1_BusErrorHandler `*.38(v  1 s 3 CAN1_BusErrorHandler ]
"116
[v _CAN1_ModeChangeHandler CAN1_ModeChangeHandler `*.38(v  1 s 3 CAN1_ModeChangeHandler ]
"117
[v _CAN1_SystemErrorHandler CAN1_SystemErrorHandler `*.38(v  1 s 3 CAN1_SystemErrorHandler ]
"118
[v _CAN1_TxAttemptHandler CAN1_TxAttemptHandler `*.38(v  1 s 3 CAN1_TxAttemptHandler ]
"119
[v _CAN1_RxBufferOverflowHandler CAN1_RxBufferOverflowHandler `*.38(v  1 s 3 CAN1_RxBufferOverflowHandler ]
[s S1763 . 5 `uc 1 con0 1 0 `uc 1 con1 1 1 `uc 1 con2 1 2 `uc 1 baud 1 3 `uc 1 operation 1 4 ]
"60 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/spi1.c
[v _spi1_configuration spi1_configuration `C[1]S1763  1 s 5 spi1_configuration ]
"60 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr0.c
[v _TMR0_InterruptHandler TMR0_InterruptHandler `*.38(v  1 e 3 0 ]
"59 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr2.c
[v _TMR2_InterruptHandler TMR2_InterruptHandler `*.38(v  1 e 3 0 ]
"59 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[v _TMR4_InterruptHandler TMR4_InterruptHandler `*.38(v  1 e 3 0 ]
"58 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr5.c
[v _timer5ReloadVal timer5ReloadVal `VEus  1 e 2 0 ]
"59
[v _TMR5_InterruptHandler TMR5_InterruptHandler `*.38(v  1 e 3 0 ]
"59 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr6.c
[v _TMR6_InterruptHandler TMR6_InterruptHandler `*.38(v  1 e 3 0 ]
"53 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart1.c
[v _uart1RxLastError uart1RxLastError `VES1294  1 s 1 uart1RxLastError ]
"58
[v _UART1_FramingErrorHandler UART1_FramingErrorHandler `*.38(v  1 e 3 0 ]
"59
[v _UART1_OverrunErrorHandler UART1_OverrunErrorHandler `*.38(v  1 e 3 0 ]
"60
[v _UART1_ErrorHandler UART1_ErrorHandler `*.38(v  1 e 3 0 ]
"64 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart2.c
[v _uart2TxHead uart2TxHead `VEuc  1 s 1 uart2TxHead ]
"65
[v _uart2TxTail uart2TxTail `VEuc  1 s 1 uart2TxTail ]
"66
[v _uart2TxBuffer uart2TxBuffer `VE[64]uc  1 s 64 uart2TxBuffer ]
"67
[v _uart2TxBufferRemaining uart2TxBufferRemaining `VEuc  1 e 1 0 ]
"69
[v _uart2RxHead uart2RxHead `VEuc  1 s 1 uart2RxHead ]
"70
[v _uart2RxTail uart2RxTail `VEuc  1 s 1 uart2RxTail ]
"71
[v _uart2RxBuffer uart2RxBuffer `VE[64]uc  1 s 64 uart2RxBuffer ]
"72
[v _uart2RxStatusBuffer uart2RxStatusBuffer `VE[64]S1294  1 s 64 uart2RxStatusBuffer ]
"73
[v _uart2RxCount uart2RxCount `VEuc  1 e 1 0 ]
"74
[v _uart2RxLastError uart2RxLastError `VES1294  1 s 1 uart2RxLastError ]
"79
[v _UART2_FramingErrorHandler UART2_FramingErrorHandler `*.38(v  1 e 3 0 ]
"80
[v _UART2_OverrunErrorHandler UART2_OverrunErrorHandler `*.38(v  1 e 3 0 ]
"81
[v _UART2_ErrorHandler UART2_ErrorHandler `*.38(v  1 e 3 0 ]
"64 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.c
[v _uart5TxHead uart5TxHead `VEuc  1 s 1 uart5TxHead ]
"65
[v _uart5TxTail uart5TxTail `VEuc  1 s 1 uart5TxTail ]
"66
[v _uart5TxBuffer uart5TxBuffer `VE[32]uc  1 s 32 uart5TxBuffer ]
"67
[v _uart5TxBufferRemaining uart5TxBufferRemaining `VEuc  1 e 1 0 ]
"69
[v _uart5RxHead uart5RxHead `VEuc  1 s 1 uart5RxHead ]
"70
[v _uart5RxTail uart5RxTail `VEuc  1 s 1 uart5RxTail ]
"71
[v _uart5RxBuffer uart5RxBuffer `VE[8]uc  1 s 8 uart5RxBuffer ]
"72
[v _uart5RxStatusBuffer uart5RxStatusBuffer `VE[8]S1294  1 s 8 uart5RxStatusBuffer ]
"73
[v _uart5RxCount uart5RxCount `VEuc  1 e 1 0 ]
"74
[v _uart5RxLastError uart5RxLastError `VES1294  1 s 1 uart5RxLastError ]
"79
[v _UART5_FramingErrorHandler UART5_FramingErrorHandler `*.38(v  1 e 3 0 ]
"80
[v _UART5_OverrunErrorHandler UART5_OverrunErrorHandler `*.38(v  1 e 3 0 ]
"81
[v _UART5_ErrorHandler UART5_ErrorHandler `*.38(v  1 e 3 0 ]
"3 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _data data `VEuc  1 s 1 data ]
[v _dcount dcount `VEuc  1 s 1 dcount ]
[v _dstart dstart `VEuc  1 s 1 dstart ]
[v _rdstart rdstart `VEuc  1 s 1 rdstart ]
"4
[v _tbuf tbuf `VE[32]us  1 s 64 tbuf ]
[v _rbuf rbuf `VE[32]us  1 s 64 rbuf ]
"6
[v _pace pace `VEuc  1 s 1 pace ]
"125 /fred/Q84vtouch/mateQ84.X/main.c
[v _main main `(v  1 e 1 0 ]
{
"229
} 0
"382
[v _spinners spinners `(uc  1 e 1 0 ]
{
[v spinners@shape shape `uc  1 a 1 wreg ]
"385
[v spinners@c c `uc  1 a 1 20 ]
"382
[v spinners@shape shape `uc  1 a 1 wreg ]
[v spinners@reset reset `Cuc  1 p 1 16 ]
"384
[v spinners@s s `[6]uc  1 s 6 s ]
"387
[v spinners@shape shape `uc  1 a 1 21 ]
"395
} 0
"241
[v _send_mx_cmd send_mx_cmd `(v  1 e 1 0 ]
{
[v send_mx_cmd@cmd cmd `*.32Cus  1 p 2 28 ]
"249
} 0
"20 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _FM_tx_empty FM_tx_empty `(a  1 e 1 0 ]
{
"27
} 0
"32
[v _FM_tx FM_tx `(uc  1 e 1 0 ]
{
[v FM_tx@data data `*.32Cus  1 p 2 23 ]
[v FM_tx@count count `uc  1 p 1 25 ]
"40
} 0
"254 /fred/Q84vtouch/mateQ84.X/main.c
[v _rec_mx_cmd rec_mx_cmd `(v  1 e 1 0 ]
{
[v rec_mx_cmd@DataHandler DataHandler `*.38(v  1 p 3 0 ]
[v rec_mx_cmd@rec_len rec_len `uc  1 p 1 3 ]
"262
} 0
"365
[v _state_misc_cb state_misc_cb `(v  1 e 1 0 ]
{
"379
} 0
"328
[v _state_mx_status_cb state_mx_status_cb `(v  1 e 1 0 ]
{
"330
[v state_mx_status_cb@vw vw `us  1 a 2 94 ]
[v state_mx_status_cb@vf vf `us  1 a 2 92 ]
"360
} 0
"310
[v _state_batterya_cb state_batterya_cb `(v  1 e 1 0 ]
{
"317
} 0
"301
[v _state_batteryv_cb state_batteryv_cb `(v  1 e 1 0 ]
{
"308
} 0
"293
[v _state_panelv_cb state_panelv_cb `(v  1 e 1 0 ]
{
"299
} 0
"280
[v _state_status_cb state_status_cb `(v  1 e 1 0 ]
{
"291
} 0
"264
[v _state_init_cb state_init_cb `(v  1 e 1 0 ]
{
"278
} 0
"319
[v _state_watts_cb state_watts_cb `(v  1 e 1 0 ]
{
"326
} 0
"9 /opt/microchip/xc8/v2.41/pic/sources/c99/common/nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
{
[u S5782 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
"13
[s S5785 _IO_FILE 12 `S5782 1 . 3 0 `i 1 count 2 3 `[3]uc 1 ungetbuf 3 5 `i 1 ungetcnt 2 8 `i 1 limit 2 10 ]
[v sprintf@f f `S5785  1 a 12 14 ]
"12
[v sprintf@ap ap `[1]*.39v  1 a 2 12 ]
"9
[v sprintf@s s `*.39uc  1 p 2 0 ]
[v sprintf@fmt fmt `*.32Cuc  1 p 2 2 ]
"23
} 0
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/printf.c
[v _printf printf `(i  1 e 2 0 ]
{
"8
[v printf@ap ap `[1]*.39v  1 a 2 86 ]
"5
[v printf@fmt fmt `*.32Cuc  1 p 2 0 ]
"13
} 0
"1546 /opt/microchip/xc8/v2.41/pic/sources/c99/common/doprnt.c
[v _vfprintf vfprintf `(i  1 e 2 0 ]
{
"1549
[v vfprintf@cfmt cfmt `*.32uc  1 a 2 84 ]
[s S5817 _IO_FILE 0 ]
"1546
[v vfprintf@fp fp `*.39S5817  1 p 2 78 ]
[v vfprintf@fmt fmt `*.32Cuc  1 p 2 80 ]
[v vfprintf@ap ap `*.39*.39v  1 p 2 82 ]
"1569
} 0
"1048
[v _vfpfcnvrt vfpfcnvrt `(v  1 s 1 vfpfcnvrt ]
{
[u S5853 . 4 `i 1 sint 2 0 `ui 1 uint 2 0 `*.2v 1 vp 3 0 `d 1 f 4 0 ]
"1059
[v vfpfcnvrt@convarg convarg `S5853  1 a 4 72 ]
"1050
[v vfpfcnvrt@cp cp `*.32uc  1 a 2 76 ]
"1051
[v vfpfcnvrt@done done `i  1 a 2 68 ]
"1050
[v vfpfcnvrt@c c `uc  1 a 1 67 ]
[s S5817 _IO_FILE 0 ]
"1048
[v vfpfcnvrt@fp fp `*.39S5817  1 p 2 59 ]
[v vfpfcnvrt@fmt fmt `*.39*.32uc  1 p 2 61 ]
[v vfpfcnvrt@ap ap `*.39*.39v  1 p 2 63 ]
"1543
} 0
"952
[v _xtoa xtoa `(v  1 s 1 xtoa ]
{
"960
[v xtoa@i i `i  1 a 2 56 ]
[v xtoa@w w `i  1 a 2 54 ]
[v xtoa@p p `i  1 a 2 52 ]
"959
[v xtoa@c c `uc  1 a 1 58 ]
[s S5817 _IO_FILE 0 ]
"952
[v xtoa@fp fp `*.39S5817  1 p 2 41 ]
[v xtoa@d d `ui  1 p 2 43 ]
[v xtoa@x x `uc  1 p 1 45 ]
"1024
} 0
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/toupper.c
[v _toupper toupper `(i  1 e 2 0 ]
{
[v toupper@c c `i  1 p 2 16 ]
"8
} 0
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/islower.c
[v _islower islower `(i  1 e 2 0 ]
{
[v islower@c c `i  1 p 2 12 ]
"8
} 0
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/isupper.c
[v _isupper isupper `(i  1 e 2 0 ]
{
[v isupper@c c `i  1 p 2 12 ]
"8
} 0
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/isalpha.c
[v _isalpha isalpha `(i  1 e 2 0 ]
{
[v isalpha@c c `i  1 p 2 12 ]
"8
} 0
"3 /opt/microchip/xc8/v2.41/pic/sources/c99/common/strncmp.c
[v _strncmp strncmp `(i  1 e 2 0 ]
{
"5
[v strncmp@r r `*.32Cuc  1 a 2 21 ]
[v strncmp@l l `*.32Cuc  1 a 2 19 ]
"3
[v strncmp@_l _l `*.32Cuc  1 p 2 12 ]
[v strncmp@_r _r `*.32Cuc  1 p 2 14 ]
[v strncmp@n n `ui  1 p 2 16 ]
"9
} 0
"862 /opt/microchip/xc8/v2.41/pic/sources/c99/common/doprnt.c
[v _stoa stoa `(v  1 s 1 stoa ]
{
"864
[v stoa@nuls nuls `[7]uc  1 a 7 28 ]
"865
[v stoa@l l `i  1 a 2 43 ]
[v stoa@p p `i  1 a 2 41 ]
"864
[v stoa@cp cp `*.34uc  1 a 2 39 ]
"865
[v stoa@w w `i  1 a 2 37 ]
[v stoa@i i `i  1 a 2 35 ]
[s S5817 _IO_FILE 0 ]
"862
[v stoa@fp fp `*.39S5817  1 p 2 23 ]
[v stoa@s s `*.34uc  1 p 2 25 ]
"864
[v stoa@F1161 F1161 `[7]uc  1 s 7 F1161 ]
"913
} 0
"1029
[v _read_prec_or_width read_prec_or_width `(i  1 s 2 read_prec_or_width ]
{
"1035
[v read_prec_or_width@c c `uc  1 a 1 24 ]
"1030
[v read_prec_or_width@n n `i  1 a 2 25 ]
"1029
[v read_prec_or_width@fmt fmt `*.39*.32Cuc  1 p 2 18 ]
[v read_prec_or_width@ap ap `*.39[1]*.39v  1 p 2 20 ]
"1042
} 0
"15 /opt/microchip/xc8/v2.41/pic/sources/c99/common/Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 16 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 12 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 14 ]
"53
} 0
"470 /opt/microchip/xc8/v2.41/pic/sources/c99/common/doprnt.c
[v _dtoa dtoa `(v  1 s 1 dtoa ]
{
"473
[v dtoa@i i `i  1 a 2 52 ]
[v dtoa@w w `i  1 a 2 49 ]
[v dtoa@p p `i  1 a 2 47 ]
"472
[v dtoa@s s `uc  1 a 1 51 ]
[s S5817 _IO_FILE 0 ]
"470
[v dtoa@fp fp `*.39S5817  1 p 2 41 ]
[v dtoa@d d `i  1 p 2 43 ]
"527
} 0
"152
[v _pad pad `(v  1 s 1 pad ]
{
"154
[v pad@w w `i  1 a 2 39 ]
[v pad@i i `i  1 a 2 37 ]
[s S5817 _IO_FILE 0 ]
"152
[v pad@fp fp `*.39S5817  1 p 2 30 ]
[v pad@buf buf `*.39uc  1 p 2 32 ]
[v pad@p p `i  1 p 2 34 ]
"183
} 0
"8 /opt/microchip/xc8/v2.41/pic/sources/c99/common/nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
{
"11
[v fputs@i i `i  1 a 2 28 ]
"10
[v fputs@c c `uc  1 a 1 27 ]
"8
[v fputs@s s `*.39Cuc  1 p 2 23 ]
[u S5782 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
[s S5785 _IO_FILE 12 `S5782 1 . 3 0 `i 1 count 2 3 `[3]uc 1 ungetbuf 3 5 `i 1 ungetcnt 2 8 `i 1 limit 2 10 ]
[v fputs@fp fp `*.39S5785  1 p 2 25 ]
"19
} 0
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
{
"10
[v ___awmod@sign sign `uc  1 a 1 17 ]
[v ___awmod@counter counter `uc  1 a 1 16 ]
"7
[v ___awmod@dividend dividend `i  1 p 2 12 ]
[v ___awmod@divisor divisor `i  1 p 2 14 ]
"34
} 0
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"10
[v ___awdiv@quotient quotient `i  1 a 2 18 ]
"11
[v ___awdiv@sign sign `uc  1 a 1 17 ]
[v ___awdiv@counter counter `uc  1 a 1 16 ]
"7
[v ___awdiv@dividend dividend `i  1 p 2 12 ]
[v ___awdiv@divisor divisor `i  1 p 2 14 ]
"41
} 0
"433 /opt/microchip/xc8/v2.41/pic/sources/c99/common/doprnt.c
[v _ctoa ctoa `(v  1 s 1 ctoa ]
{
"435
[v ctoa@w w `i  1 a 2 29 ]
[v ctoa@l l `i  1 a 2 27 ]
[s S5817 _IO_FILE 0 ]
"433
[v ctoa@fp fp `*.39S5817  1 p 2 23 ]
[v ctoa@c c `uc  1 p 1 25 ]
"466
} 0
"8 /opt/microchip/xc8/v2.41/pic/sources/c99/common/nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
{
[v fputc@c c `i  1 p 2 14 ]
[u S5782 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
[s S5785 _IO_FILE 12 `S5782 1 . 3 0 `i 1 count 2 3 `[3]uc 1 ungetbuf 3 5 `i 1 ungetcnt 2 8 `i 1 limit 2 10 ]
[v fputc@fp fp `*.39S5785  1 p 2 16 ]
"24
} 0
"230 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart2.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@txData txData `uc  1 a 1 wreg ]
[v putch@txData txData `uc  1 a 1 wreg ]
"232
[v putch@txData txData `uc  1 a 1 13 ]
"233
} 0
"202
[v _UART2_Write UART2_Write `(v  1 e 1 0 ]
{
[v UART2_Write@txData txData `uc  1 a 1 wreg ]
[v UART2_Write@txData txData `uc  1 a 1 wreg ]
[v UART2_Write@txData txData `uc  1 a 1 12 ]
"223
} 0
"171 /fred/Q84vtouch/eadog.c
[v _eaDogM_WriteStringAtPos eaDogM_WriteStringAtPos `(v  1 e 1 0 ]
{
[v eaDogM_WriteStringAtPos@r r `Cuc  1 a 1 wreg ]
"173
[v eaDogM_WriteStringAtPos@row row `uc  1 a 1 38 ]
"171
[v eaDogM_WriteStringAtPos@r r `Cuc  1 a 1 wreg ]
[v eaDogM_WriteStringAtPos@c c `Cuc  1 p 1 32 ]
[v eaDogM_WriteStringAtPos@strPtr strPtr `*.39uc  1 p 2 33 ]
[v eaDogM_WriteStringAtPos@r r `Cuc  1 a 1 37 ]
"197
} 0
"103
[v _eaDogM_WriteString eaDogM_WriteString `(v  1 e 1 0 ]
{
"105
[v eaDogM_WriteString@len len `uc  1 a 1 31 ]
"103
[v eaDogM_WriteString@strPtr strPtr `*.39uc  1 p 2 29 ]
"133
} 0
"242
[v _wait_lcd_set wait_lcd_set `(v  1 e 1 0 ]
{
"245
} 0
"252
[v _wait_lcd_done wait_lcd_done `(v  1 e 1 0 ]
{
"258
} 0
"5 /opt/microchip/xc8/v2.41/pic/sources/c99/common/strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
{
"7
[v strlen@a a `*.34Cuc  1 a 2 14 ]
"5
[v strlen@s s `*.34Cuc  1 p 2 12 ]
"12
} 0
"235 /fred/Q84vtouch/eadog.c
[v _start_lcd start_lcd `(v  1 e 1 0 ]
{
"240
} 0
"76 /fred/Q84vtouch/ringbufs.c
[v _ringBufS_put_dma_cpy ringBufS_put_dma_cpy `(v  1 e 1 0 ]
{
[s S4563 ringBufS_t 35 `[32]uc 1 buf 32 0 `uc 1 head 1 32 `uc 1 tail 1 33 `uc 1 count 1 34 ]
[v ringBufS_put_dma_cpy@_this _this `*.39S4563  1 p 2 23 ]
[v ringBufS_put_dma_cpy@ptr ptr `*.39Cuc  1 p 2 25 ]
[v ringBufS_put_dma_cpy@len len `Cuc  1 p 1 27 ]
"83
} 0
"85
[v _ringBufS_flush ringBufS_flush `(*.39v  1 e 2 0 ]
{
[s S4563 ringBufS_t 35 `[32]uc 1 buf 32 0 `uc 1 head 1 32 `uc 1 tail 1 33 `uc 1 count 1 34 ]
[v ringBufS_flush@_this _this `*.39S4563  1 p 2 24 ]
[v ringBufS_flush@clearBuffer clearBuffer `Ca  1 p 1 26 ]
"96
} 0
"107 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/spi1.c
[v _SPI1_ExchangeBlock SPI1_ExchangeBlock `(v  1 e 1 0 ]
{
"109
[v SPI1_ExchangeBlock@data data `*.39uc  1 a 2 16 ]
"107
[v SPI1_ExchangeBlock@block block `*.39v  1 p 2 12 ]
[v SPI1_ExchangeBlock@blockSize blockSize `ui  1 p 2 14 ]
"117
} 0
"235 /fred/Q84vtouch/mateQ84.X/main.c
[v _volt_f volt_f `(v  1 e 1 0 ]
{
[v volt_f@voltage voltage `us  1 p 2 22 ]
"239
} 0
"1 /opt/microchip/xc8/v2.41/pic/sources/c99/common/abs.c
[v _abs abs `(i  1 e 2 0 ]
{
[v abs@a a `i  1 p 2 18 ]
"4
} 0
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"10
[v ___lwmod@counter counter `uc  1 a 1 16 ]
"7
[v ___lwmod@dividend dividend `ui  1 p 2 12 ]
[v ___lwmod@divisor divisor `ui  1 p 2 14 ]
"25
} 0
"7 /opt/microchip/xc8/v2.41/pic/sources/c99/common/lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"10
[v ___lwdiv@quotient quotient `ui  1 a 2 17 ]
"11
[v ___lwdiv@counter counter `uc  1 a 1 16 ]
"7
[v ___lwdiv@dividend dividend `ui  1 p 2 12 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 14 ]
"30
} 0
"113 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _FM_rx_ready FM_rx_ready `(a  1 e 1 0 ]
{
"120
} 0
"122
[v _FM_rx_count FM_rx_count `(uc  1 e 1 0 ]
{
"124
[v FM_rx_count@count count `uc  1 a 1 12 ]
"130
} 0
"99
[v _FM_rx FM_rx `(uc  1 e 1 0 ]
{
"101
[v FM_rx@count count `uc  1 a 1 27 ]
"99
[v FM_rx@data data `*.39us  1 p 2 23 ]
"111
} 0
"202 /fred/Q84vtouch/modbus_master.c
[v _master_controller_work master_controller_work `(c  1 e 1 0 ]
{
"283
[v master_controller_work@i i `c  1 a 1 41 ]
"299
[v master_controller_work@c_crc_rec c_crc_rec `us  1 a 2 44 ]
[v master_controller_work@c_crc c_crc `us  1 a 2 42 ]
[s S4202 C_data 18 `uc 1 mcmd 1 0 `E23937 1 cstate 1 1 `E23943 1 modbus_command 1 2 `us 1 req_length 2 3 `c 1 trace 1 5 `a 1 id_ok 1 6 `a 1 passwd_ok 1 7 `a 1 config_ok 1 8 `a 1 data_ok 1 9 `ul 1 data_count 4 10 `ul 1 data_prev 4 14 ]
"202
[v master_controller_work@client client `*.39S4202  1 p 2 35 ]
"204
[v master_controller_work@spacing spacing `ul  1 s 4 spacing ]
"436
} 0
"547
[v _serial_trmt serial_trmt `(a  1 s 1 serial_trmt ]
{
"550
} 0
"85
[v _modbus_rtu_send_msg modbus_rtu_send_msg `(us  1 e 2 0 ]
{
[v modbus_rtu_send_msg@cc_buffer cc_buffer `*.39v  1 p 2 29 ]
[v modbus_rtu_send_msg@modbus_cc_mode modbus_cc_mode `*.32Cv  1 p 2 31 ]
[v modbus_rtu_send_msg@req_length req_length `us  1 p 2 33 ]
"92
} 0
"71
[v _modbus_rtu_send_msg_crc modbus_rtu_send_msg_crc `(us  1 s 2 modbus_rtu_send_msg_crc ]
{
"73
[v modbus_rtu_send_msg_crc@crc crc `us  1 a 2 27 ]
"71
[v modbus_rtu_send_msg_crc@req req `*.39VEuc  1 p 2 23 ]
[v modbus_rtu_send_msg_crc@req_length req_length `us  1 p 2 25 ]
"80
} 0
"97
[v _crc16 crc16 `(us  1 e 2 0 ]
{
"102
[v crc16@crc16t crc16t `us  1 a 2 18 ]
"100
[v crc16@crc_lo crc_lo `uc  1 a 1 22 ]
"99
[v crc16@crc_hi crc_hi `uc  1 a 1 21 ]
"101
[v crc16@i i `uc  1 a 1 20 ]
"97
[v crc16@buffer buffer `*.39VEuc  1 p 2 12 ]
[v crc16@buffer_length buffer_length `us  1 p 2 14 ]
"113
} 0
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/memcpy.c
[v _memcpy memcpy `(*.39v  1 e 2 0 ]
{
"8
[v memcpy@s s `*.34Cuc  1 a 2 21 ]
"7
[v memcpy@d d `*.39uc  1 a 2 19 ]
"9
[v memcpy@tmp tmp `uc  1 a 1 18 ]
"4
[v memcpy@d1 d1 `*.39v  1 p 2 12 ]
[v memcpy@s1 s1 `*.34Cv  1 p 2 14 ]
[v memcpy@n n `ui  1 p 2 16 ]
"18
} 0
"181 /fred/Q84vtouch/modbus_master.c
[v _mb32_swap mb32_swap `(l  1 e 4 0 ]
{
[u S5009 MREG32 4 `l 1 value 4 0 `[4]uc 1 bytes 4 0 ]
"184
[v mb32_swap@dvalue dvalue `S5009  1 a 4 17 ]
"183
[v mb32_swap@i i `uc  1 a 1 16 ]
"181
[v mb32_swap@value value `l  1 p 4 12 ]
"195
} 0
"163
[v _log_crc_error log_crc_error `(v  1 s 1 log_crc_error ]
{
[v log_crc_error@c_crc c_crc `us  1 p 2 12 ]
[v log_crc_error@c_crc_rec c_crc_rec `us  1 p 2 14 ]
"169
} 0
"494
[v _half_dup_tx half_dup_tx `(v  1 s 1 half_dup_tx ]
{
[v half_dup_tx@delay delay `a  1 a 1 wreg ]
[v half_dup_tx@delay delay `a  1 a 1 wreg ]
"496
[v half_dup_tx@delay delay `a  1 a 1 21 ]
"503
} 0
"507
[v _half_dup_rx half_dup_rx `(v  1 s 1 half_dup_rx ]
{
[v half_dup_rx@delay delay `a  1 a 1 wreg ]
[v half_dup_rx@delay delay `a  1 a 1 wreg ]
"509
[v half_dup_rx@delay delay `a  1 a 1 21 ]
"516
} 0
"55 /fred/Q84vtouch/timers.c
[v _delay_ms delay_ms `(v  1 e 1 0 ]
{
[v delay_ms@ms ms `us  1 p 2 19 ]
"58
} 0
"27
[v _WaitMs WaitMs `(v  1 e 1 0 ]
{
[v WaitMs@numMilliseconds numMilliseconds `Cus  1 p 2 17 ]
"32
} 0
"16
[v _TimerDone TimerDone `(a  1 e 1 0 ]
{
[v TimerDone@timer timer `Cuc  1 a 1 wreg ]
[v TimerDone@timer timer `Cuc  1 a 1 wreg ]
"18
[v TimerDone@timer timer `Cuc  1 a 1 14 ]
"22
} 0
"8
[v _StartTimer StartTimer `(v  1 e 1 0 ]
{
[v StartTimer@timer timer `Cuc  1 a 1 wreg ]
[v StartTimer@timer timer `Cuc  1 a 1 wreg ]
[v StartTimer@count count `Cus  1 p 2 12 ]
"10
[v StartTimer@timer timer `Cuc  1 a 1 16 ]
"11
} 0
"480 /fred/Q84vtouch/modbus_master.c
[v _get_500hz get_500hz `(ul  1 e 4 0 ]
{
[v get_500hz@mode mode `uc  1 a 1 wreg ]
[v get_500hz@mode mode `uc  1 a 1 wreg ]
"482
[v get_500hz@tmp tmp `ul  1 s 4 tmp ]
"484
[v get_500hz@mode mode `uc  1 a 1 16 ]
"490
} 0
"468
[v _get_10hz get_10hz `(ul  1 e 4 0 ]
{
[v get_10hz@mode mode `uc  1 a 1 wreg ]
[v get_10hz@mode mode `uc  1 a 1 wreg ]
"470
[v get_10hz@tmp tmp `ul  1 s 4 tmp ]
"472
[v get_10hz@mode mode `uc  1 a 1 16 ]
"478
} 0
"155
[v _crc16_receive crc16_receive `(us  1 s 2 crc16_receive ]
{
"157
[v crc16_receive@crc16r crc16r `us  1 a 2 21 ]
[s S4202 C_data 18 `uc 1 mcmd 1 0 `E23937 1 cstate 1 1 `E23943 1 modbus_command 1 2 `us 1 req_length 2 3 `c 1 trace 1 5 `a 1 id_ok 1 6 `a 1 passwd_ok 1 7 `a 1 config_ok 1 8 `a 1 data_ok 1 9 `ul 1 data_count 4 10 `ul 1 data_prev 4 14 ]
"155
[v crc16_receive@client client `*.39S4202  1 p 2 12 ]
"161
} 0
"451
[v _clear_500hz clear_500hz `(v  1 e 1 0 ]
{
"454
} 0
"441
[v _clear_2hz clear_2hz `(v  1 e 1 0 ]
{
"444
} 0
"446
[v _clear_10hz clear_10hz `(v  1 e 1 0 ]
{
"449
} 0
"193 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.c
[v _UART5_Write UART5_Write `(v  1 e 1 0 ]
{
[v UART5_Write@txData txData `uc  1 a 1 wreg ]
[v UART5_Write@txData txData `uc  1 a 1 wreg ]
[v UART5_Write@txData txData `uc  1 a 1 12 ]
"214
} 0
"143 /fred/Q84vtouch/modbus_master.c
[v _init_mb_master_timers init_mb_master_timers `(v  1 e 1 0 ]
{
"149
} 0
"115 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr6.c
[v _TMR6_StartTimer TMR6_StartTimer `(v  1 e 1 0 ]
{
"118
} 0
"109
[v _TMR6_Start TMR6_Start `(v  1 e 1 0 ]
{
"113
} 0
"100 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr5.c
[v _TMR5_StartTimer TMR5_StartTimer `(v  1 e 1 0 ]
{
"104
} 0
"24 /fred/Q84vtouch/eadog.c
[v _init_display init_display `(a  1 e 1 0 ]
{
"67
} 0
"75
[v _send_lcd_data send_lcd_data `(v  1 s 1 send_lcd_data ]
{
[v send_lcd_data@data data `Cuc  1 a 1 wreg ]
[v send_lcd_data@data data `Cuc  1 a 1 wreg ]
"77
[v send_lcd_data@data data `Cuc  1 a 1 20 ]
"80
} 0
"91
[v _send_lcd_cmd_long send_lcd_cmd_long `(v  1 s 1 send_lcd_cmd_long ]
{
[v send_lcd_cmd_long@cmd cmd `Cuc  1 a 1 wreg ]
[v send_lcd_cmd_long@cmd cmd `Cuc  1 a 1 wreg ]
"93
[v send_lcd_cmd_long@cmd cmd `Cuc  1 a 1 20 ]
"98
} 0
"82
[v _send_lcd_cmd send_lcd_cmd `(v  1 s 1 send_lcd_cmd ]
{
[v send_lcd_cmd@cmd cmd `Cuc  1 a 1 wreg ]
[v send_lcd_cmd@cmd cmd `Cuc  1 a 1 wreg ]
"84
[v send_lcd_cmd@cmd cmd `Cuc  1 a 1 20 ]
"89
} 0
"113 /fred/Q84vtouch/mateQ84.X/main.c
[v _wdtdelay wdtdelay `(v  1 e 1 0 ]
{
"115
[v wdtdelay@dcount dcount `ul  1 a 4 16 ]
"113
[v wdtdelay@delay delay `Cul  1 p 4 12 ]
"120
} 0
"99 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/spi1.c
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
{
[v SPI1_ExchangeByte@data data `uc  1 a 1 wreg ]
[v SPI1_ExchangeByte@data data `uc  1 a 1 wreg ]
"101
[v SPI1_ExchangeByte@data data `uc  1 a 1 12 ]
"105
} 0
"22 /fred/Q84vtouch/ringbufs.c
[v _ringBufS_init ringBufS_init `(*.39v  1 e 2 0 ]
{
[s S4563 ringBufS_t 35 `[32]uc 1 buf 32 0 `uc 1 head 1 32 `uc 1 tail 1 33 `uc 1 count 1 34 ]
[v ringBufS_init@_this _this `*.39VES4563  1 p 2 24 ]
"33
} 0
"4 /opt/microchip/xc8/v2.41/pic/sources/c99/common/memset.c
[v _memset memset `(*.39v  1 e 2 0 ]
{
"6
[v memset@s s `*.39uc  1 a 2 22 ]
"7
[v memset@k k `ui  1 a 2 20 ]
"4
[v memset@dest dest `*.39v  1 p 2 12 ]
[v memset@c c `i  1 p 2 14 ]
[v memset@n n `ui  1 p 2 16 ]
"90
} 0
"163 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/dma1.c
[v _DMA1_StopTransfer DMA1_StopTransfer `(v  1 e 1 0 ]
{
"168
} 0
"115 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[v _TMR4_StartTimer TMR4_StartTimer `(v  1 e 1 0 ]
{
"118
} 0
"109
[v _TMR4_Start TMR4_Start `(v  1 e 1 0 ]
{
"113
} 0
"115 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr2.c
[v _TMR2_StartTimer TMR2_StartTimer `(v  1 e 1 0 ]
{
"118
} 0
"109
[v _TMR2_Start TMR2_Start `(v  1 e 1 0 ]
{
"113
} 0
"88 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr0.c
[v _TMR0_StartTimer TMR0_StartTimer `(v  1 e 1 0 ]
{
"92
} 0
"50 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"69
} 0
"87 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.c
[v _UART5_Initialize UART5_Initialize `(v  1 e 1 0 ]
{
"150
} 0
"314
[v _UART5_SetTxInterruptHandler UART5_SetTxInterruptHandler `(v  1 e 1 0 ]
{
[v UART5_SetTxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"316
} 0
"310
[v _UART5_SetRxInterruptHandler UART5_SetRxInterruptHandler `(v  1 e 1 0 ]
{
[v UART5_SetRxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"312
} 0
"300
[v _UART5_SetOverrunErrorHandler UART5_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v UART5_SetOverrunErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"302
} 0
"296
[v _UART5_SetFramingErrorHandler UART5_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v UART5_SetFramingErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"298
} 0
"304
[v _UART5_SetErrorHandler UART5_SetErrorHandler `(v  1 e 1 0 ]
{
[v UART5_SetErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"306
} 0
"87 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart2.c
[v _UART2_Initialize UART2_Initialize `(v  1 e 1 0 ]
{
"159
} 0
"333
[v _UART2_SetTxInterruptHandler UART2_SetTxInterruptHandler `(v  1 e 1 0 ]
{
[v UART2_SetTxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"335
} 0
"329
[v _UART2_SetRxInterruptHandler UART2_SetRxInterruptHandler `(v  1 e 1 0 ]
{
[v UART2_SetRxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"331
} 0
"319
[v _UART2_SetOverrunErrorHandler UART2_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v UART2_SetOverrunErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"321
} 0
"315
[v _UART2_SetFramingErrorHandler UART2_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v UART2_SetFramingErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"317
} 0
"323
[v _UART2_SetErrorHandler UART2_SetErrorHandler `(v  1 e 1 0 ]
{
[v UART2_SetErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"325
} 0
"66 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
{
"124
} 0
"199
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetOverrunErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"201
} 0
"195
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetFramingErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"197
} 0
"203
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 12 ]
"205
} 0
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr6.c
[v _TMR6_Initialize TMR6_Initialize `(v  1 e 1 0 ]
{
"95
} 0
"179
[v _TMR6_SetInterruptHandler TMR6_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR6_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"181
} 0
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr5.c
[v _TMR5_Initialize TMR5_Initialize `(v  1 e 1 0 ]
{
"98
} 0
"179
[v _TMR5_SetInterruptHandler TMR5_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR5_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"181
} 0
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[v _TMR4_Initialize TMR4_Initialize `(v  1 e 1 0 ]
{
"95
} 0
"179
[v _TMR4_SetInterruptHandler TMR4_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR4_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"181
} 0
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr2.c
[v _TMR2_Initialize TMR2_Initialize `(v  1 e 1 0 ]
{
"95
} 0
"179
[v _TMR2_SetInterruptHandler TMR2_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR2_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"181
} 0
"62 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
{
"86
} 0
"135
[v _TMR0_SetInterruptHandler TMR0_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR0_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"137
} 0
"108 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/mcc.c
[v _SystemArbiter_Initialize SystemArbiter_Initialize `(v  1 e 1 0 ]
{
"114
} 0
"64 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
{
"77
} 0
"85 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"105
} 0
"55 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"139
} 0
"71 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"83
} 0
"52 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"56
[v INTERRUPT_Initialize@state state `a  1 a 1 12 ]
"84
} 0
"59 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/dma1.c
[v _DMA1_Initialize DMA1_Initialize `(v  1 e 1 0 ]
{
"95
} 0
"254 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/can1.c
[v _CAN1_Initialize CAN1_Initialize `(v  1 e 1 0 ]
{
"281
} 0
"179
[v _CAN1_TX_FIFO_Configuration CAN1_TX_FIFO_Configuration `(v  1 s 1 CAN1_TX_FIFO_Configuration ]
{
"193
} 0
"149
[v _CAN1_RX_FIFO_ResetInfo CAN1_RX_FIFO_ResetInfo `(v  1 e 1 0 ]
{
"151
[v CAN1_RX_FIFO_ResetInfo@index index `uc  1 a 1 12 ]
"157
} 0
"175
[v _CAN1_RX_FIFO_FilterMaskConfiguration CAN1_RX_FIFO_FilterMaskConfiguration `(v  1 s 1 CAN1_RX_FIFO_FilterMaskConfiguration ]
{
"177
} 0
"159
[v _CAN1_RX_FIFO_Configuration CAN1_RX_FIFO_Configuration `(v  1 s 1 CAN1_RX_FIFO_Configuration ]
{
"173
} 0
"283
[v _CAN1_OperationModeSet CAN1_OperationModeSet `(E22816  1 e 1 0 ]
{
[v CAN1_OperationModeSet@requestMode requestMode `CE22806  1 a 1 wreg ]
"285
[v CAN1_OperationModeSet@status status `E22816  1 a 1 13 ]
"286
[v CAN1_OperationModeSet@opMode opMode `E22806  1 a 1 12 ]
"283
[v CAN1_OperationModeSet@requestMode requestMode `CE22806  1 a 1 wreg ]
"285
[v CAN1_OperationModeSet@requestMode requestMode `CE22806  1 a 1 14 ]
"310
} 0
"312
[v _CAN1_OperationModeGet CAN1_OperationModeGet `(E22806  1 e 1 0 ]
{
"315
} 0
"228
[v _CAN1_ErrorNotificationInterruptEnable CAN1_ErrorNotificationInterruptEnable `(v  1 s 1 CAN1_ErrorNotificationInterruptEnable ]
{
"252
} 0
"625
[v _CAN1_SetTxAttemptInterruptHandler CAN1_SetTxAttemptInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetTxAttemptInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"628
} 0
"620
[v _CAN1_SetSystemErrorInterruptHandler CAN1_SetSystemErrorInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetSystemErrorInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"623
} 0
"630
[v _CAN1_SetRxBufferOverFlowInterruptHandler CAN1_SetRxBufferOverFlowInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetRxBufferOverFlowInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"633
} 0
"615
[v _CAN1_SetModeChangeInterruptHandler CAN1_SetModeChangeInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetModeChangeInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"618
} 0
"600
[v _CAN1_SetInvalidMessageInterruptHandler CAN1_SetInvalidMessageInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetInvalidMessageInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"603
} 0
"605
[v _CAN1_SetBusWakeUpActivityInterruptHandler CAN1_SetBusWakeUpActivityInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetBusWakeUpActivityInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"608
} 0
"610
[v _CAN1_SetBusErrorInterruptHandler CAN1_SetBusErrorInterruptHandler `(v  1 e 1 0 ]
{
[v CAN1_SetBusErrorInterruptHandler@handler handler `*.38(v  1 p 3 12 ]
"613
} 0
"195
[v _CAN1_BitRateConfiguration CAN1_BitRateConfiguration `(v  1 s 1 CAN1_BitRateConfiguration ]
{
"226
} 0
"65 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/adc.c
[v _ADC_Initialize ADC_Initialize `(v  1 e 1 0 ]
{
"179
} 0
"425
[v _ADC_SetContext1ThresholdInterruptHandler ADC_SetContext1ThresholdInterruptHandler `(v  1 e 1 0 ]
{
[v ADC_SetContext1ThresholdInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"428
} 0
"430
[v _ADC_SetActiveClockTuningInterruptHandler ADC_SetActiveClockTuningInterruptHandler `(v  1 e 1 0 ]
{
[v ADC_SetActiveClockTuningInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"433
} 0
"420
[v _ADC_SetADIInterruptHandler ADC_SetADIInterruptHandler `(v  1 e 1 0 ]
{
[v ADC_SetADIInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 12 ]
"423
} 0
"635 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/can1.c
[v _CAN1_ISR CAN1_ISR `IIH(v  1 e 1 0 ]
{
"686
} 0
"141
[v _DefaultTxAttemptHandler DefaultTxAttemptHandler `(v  1 s 1 DefaultTxAttemptHandler ]
{
"143
} 0
"137
[v _DefaultSystemErrorHandler DefaultSystemErrorHandler `(v  1 s 1 DefaultSystemErrorHandler ]
{
"139
} 0
"145
[v _DefaultRxBufferOverflowHandler DefaultRxBufferOverflowHandler `(v  1 s 1 DefaultRxBufferOverflowHandler ]
{
"147
} 0
"133
[v _DefaultModeChangeHandler DefaultModeChangeHandler `(v  1 s 1 DefaultModeChangeHandler ]
{
"135
} 0
"121
[v _DefaultInvalidMessageHandler DefaultInvalidMessageHandler `(v  1 s 1 DefaultInvalidMessageHandler ]
{
"123
} 0
"125
[v _DefaultBusWakeUpActivityHandler DefaultBusWakeUpActivityHandler `(v  1 s 1 DefaultBusWakeUpActivityHandler ]
{
"127
} 0
"129
[v _DefaultBusErrorHandler DefaultBusErrorHandler `(v  1 s 1 DefaultBusErrorHandler ]
{
"131
} 0
"122 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr0.c
[v _TMR0_ISR TMR0_ISR `IIH(v  1 e 1 0 ]
{
"132
} 0
"139
[v _TMR0_DefaultInterruptHandler TMR0_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"142
} 0
"132 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _onesec_io onesec_io `(v  1 e 1 0 ]
{
"137
} 0
"86 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/interrupt_manager.c
[v _Default_ISR Default_ISR `IIH(v  1 e 1 0 ]
{
"88
} 0
"235 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart2.c
[v _UART2_tx_vect_isr UART2_tx_vect_isr `IIH(v  1 e 1 0 ]
{
"241
} 0
"253
[v _UART2_Transmit_ISR UART2_Transmit_ISR `(v  1 e 1 0 ]
{
"271
} 0
"243
[v _UART2_rx_vect_isr UART2_rx_vect_isr `IIH(v  1 e 1 0 ]
{
"249
} 0
"273
[v _UART2_Receive_ISR UART2_Receive_ISR `(v  1 e 1 0 ]
{
"295
} 0
"309
[v _UART2_DefaultOverrunErrorHandler UART2_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
{
} 0
"307
[v _UART2_DefaultFramingErrorHandler UART2_DefaultFramingErrorHandler `(v  1 e 1 0 ]
{
} 0
"311
[v _UART2_DefaultErrorHandler UART2_DefaultErrorHandler `(v  1 e 1 0 ]
{
"313
} 0
"297
[v _UART2_RxDataHandler UART2_RxDataHandler `(v  1 e 1 0 ]
{
"305
} 0
"398 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/adc.c
[v _ADC_ADI_ISR ADC_ADI_ISR `IIH(v  1 e 1 0 ]
{
"403
} 0
"435
[v _ADC_DefaultADI_ISR ADC_DefaultADI_ISR `(v  1 s 1 ADC_DefaultADI_ISR ]
{
"439
} 0
"405
[v _ADC_ACTI_ISR ADC_ACTI_ISR `IIH(v  1 e 1 0 ]
{
"410
} 0
"448
[v _ADC_DefaultActiveClockTuning_ISR ADC_DefaultActiveClockTuning_ISR `(v  1 s 1 ADC_DefaultActiveClockTuning_ISR ]
{
"452
} 0
"413
[v _ADC_ADCH1_ISR ADC_ADCH1_ISR `IIH(v  1 e 1 0 ]
{
"418
} 0
"442
[v _ADC_DefaultContext1Threshold_ISR ADC_DefaultContext1Threshold_ISR `(v  1 s 1 ADC_DefaultContext1Threshold_ISR ]
{
"446
} 0
"166 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr2.c
[v _TMR2_ISR TMR2_ISR `IIH(v  1 e 1 0 ]
{
"176
} 0
"183
[v _TMR2_DefaultInterruptHandler TMR2_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"186
} 0
"139 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _tensec_io tensec_io `(v  1 e 1 0 ]
{
"145
} 0
"166 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[v _TMR4_ISR TMR4_ISR `IIH(v  1 e 1 0 ]
{
"176
} 0
"46 /fred/Q84vtouch/mateQ84.X/mxcmd.c
[v _FM_io FM_io `(v  1 e 1 0 ]
{
"97
} 0
"183 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr4.c
[v _TMR4_DefaultInterruptHandler TMR4_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"186
} 0
"37 /fred/Q84vtouch/timers.c
[v _timer_ms_tick timer_ms_tick `(v  1 e 1 0 ]
{
"40
[v timer_ms_tick@i i `us  1 a 2 28 ]
"37
[v timer_ms_tick@status status `ul  1 p 4 18 ]
[v timer_ms_tick@context context `ul  1 p 4 22 ]
"45
} 0
"170 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart1.c
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
{
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 18 ]
"177
} 0
"216 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.c
[v _UART5_tx_vect_isr UART5_tx_vect_isr `IIH(v  1 e 1 0 ]
{
"222
} 0
"234
[v _UART5_Transmit_ISR UART5_Transmit_ISR `(v  1 e 1 0 ]
{
"252
} 0
"224
[v _UART5_rx_vect_isr UART5_rx_vect_isr `IIH(v  1 e 1 0 ]
{
"230
} 0
"254
[v _UART5_Receive_ISR UART5_Receive_ISR `(v  1 e 1 0 ]
{
"276
} 0
"119 /fred/Q84vtouch/modbus_master.c
[v _my_modbus_rx_32 my_modbus_rx_32 `(v  1 e 1 0 ]
{
"121
[v my_modbus_rx_32@m_data m_data `uc  1 s 1 m_data ]
"132
} 0
"290 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/uart5.c
[v _UART5_DefaultOverrunErrorHandler UART5_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
{
} 0
"288
[v _UART5_DefaultFramingErrorHandler UART5_DefaultFramingErrorHandler `(v  1 e 1 0 ]
{
} 0
"292
[v _UART5_DefaultErrorHandler UART5_DefaultErrorHandler `(v  1 e 1 0 ]
{
"294
} 0
"278
[v _UART5_RxDataHandler UART5_RxDataHandler `(v  1 e 1 0 ]
{
"286
} 0
"166 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr6.c
[v _TMR6_ISR TMR6_ISR `IIH(v  1 e 1 0 ]
{
"176
} 0
"183
[v _TMR6_DefaultInterruptHandler TMR6_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"186
} 0
"528 /fred/Q84vtouch/modbus_master.c
[v _timer_2ms_tick timer_2ms_tick `(v  1 e 1 0 ]
{
"532
} 0
"165 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr5.c
[v _TMR5_ISR TMR5_ISR `IIH(v  1 e 1 0 ]
{
"176
} 0
"183
[v _TMR5_DefaultInterruptHandler TMR5_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"186
} 0
"520 /fred/Q84vtouch/modbus_master.c
[v _timer_500ms_tick timer_500ms_tick `(v  1 e 1 0 ]
{
"524
} 0
"128 /fred/Q84vtouch/mateQ84.X/mcc_generated_files/tmr5.c
[v _TMR5_WriteTimer TMR5_WriteTimer `(v  1 e 1 0 ]
{
[v TMR5_WriteTimer@timerVal timerVal `us  1 p 2 8 ]
"148
} 0
