
pwm_practice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005600  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  080057b0  080057b0  000157b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059a8  080059a8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080059a8  080059a8  000159a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059b0  080059b0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059b0  080059b0  000159b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059b4  080059b4  000159b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080059b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000fc  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000016c  2000016c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010eba  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028a8  00000000  00000000  00030f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f08  00000000  00000000  00033808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000de0  00000000  00000000  00034710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025965  00000000  00000000  000354f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012bd6  00000000  00000000  0005ae55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1802  00000000  00000000  0006da2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014f22d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000458c  00000000  00000000  0014f280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005798 	.word	0x08005798

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08005798 	.word	0x08005798

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08a      	sub	sp, #40	; 0x28
 8000598:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]
 80005a4:	609a      	str	r2, [r3, #8]
 80005a6:	60da      	str	r2, [r3, #12]
 80005a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	4b24      	ldr	r3, [pc, #144]	; (8000640 <MX_GPIO_Init+0xac>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	4a23      	ldr	r2, [pc, #140]	; (8000640 <MX_GPIO_Init+0xac>)
 80005b4:	f043 0304 	orr.w	r3, r3, #4
 80005b8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ba:	4b21      	ldr	r3, [pc, #132]	; (8000640 <MX_GPIO_Init+0xac>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	f003 0304 	and.w	r3, r3, #4
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	4b1d      	ldr	r3, [pc, #116]	; (8000640 <MX_GPIO_Init+0xac>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	4a1c      	ldr	r2, [pc, #112]	; (8000640 <MX_GPIO_Init+0xac>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	6313      	str	r3, [r2, #48]	; 0x30
 80005d6:	4b1a      	ldr	r3, [pc, #104]	; (8000640 <MX_GPIO_Init+0xac>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <MX_GPIO_Init+0xac>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	4a15      	ldr	r2, [pc, #84]	; (8000640 <MX_GPIO_Init+0xac>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	6313      	str	r3, [r2, #48]	; 0x30
 80005f2:	4b13      	ldr	r3, [pc, #76]	; (8000640 <MX_GPIO_Init+0xac>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005fe:	2300      	movs	r3, #0
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <MX_GPIO_Init+0xac>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <MX_GPIO_Init+0xac>)
 8000608:	f043 0308 	orr.w	r3, r3, #8
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <MX_GPIO_Init+0xac>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0308 	and.w	r3, r3, #8
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800061a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800061e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000620:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000626:	2300      	movs	r3, #0
 8000628:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800062a:	f107 0314 	add.w	r3, r7, #20
 800062e:	4619      	mov	r1, r3
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <MX_GPIO_Init+0xb0>)
 8000632:	f001 f86f 	bl	8001714 <HAL_GPIO_Init>

}
 8000636:	bf00      	nop
 8000638:	3728      	adds	r7, #40	; 0x28
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40023800 	.word	0x40023800
 8000644:	40020800 	.word	0x40020800

08000648 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, &ch, 1, 100);
 8000650:	1d39      	adds	r1, r7, #4
 8000652:	2364      	movs	r3, #100	; 0x64
 8000654:	2201      	movs	r2, #1
 8000656:	4804      	ldr	r0, [pc, #16]	; (8000668 <__io_putchar+0x20>)
 8000658:	f003 f83d 	bl	80036d6 <HAL_UART_Transmit>
	return ch;
 800065c:	687b      	ldr	r3, [r7, #4]
}
 800065e:	4618      	mov	r0, r3
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000114 	.word	0x20000114

0800066c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b08a      	sub	sp, #40	; 0x28
 8000670:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8000672:	f000 fe33 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000676:	f000 f98d 	bl	8000994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067a:	f7ff ff8b 	bl	8000594 <MX_GPIO_Init>
  MX_RTC_Init();
 800067e:	f000 fb11 	bl	8000ca4 <MX_RTC_Init>
  MX_TIM3_Init();
 8000682:	f000 fc73 	bl	8000f6c <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000686:	f000 fd8d 	bl	80011a4 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800068a:	f000 f9f5 	bl	8000a78 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800068e:	2100      	movs	r1, #0
 8000690:	4891      	ldr	r0, [pc, #580]	; (80008d8 <main+0x26c>)
 8000692:	f002 f9f5 	bl	8002a80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000696:	2108      	movs	r1, #8
 8000698:	488f      	ldr	r0, [pc, #572]	; (80008d8 <main+0x26c>)
 800069a:	f002 f9f1 	bl	8002a80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800069e:	210c      	movs	r1, #12
 80006a0:	488d      	ldr	r0, [pc, #564]	; (80008d8 <main+0x26c>)
 80006a2:	f002 f9ed 	bl	8002a80 <HAL_TIM_PWM_Start>
	HAL_UART_Receive_IT(&huart3, &rx, 1);
 80006a6:	2201      	movs	r2, #1
 80006a8:	498c      	ldr	r1, [pc, #560]	; (80008dc <main+0x270>)
 80006aa:	488d      	ldr	r0, [pc, #564]	; (80008e0 <main+0x274>)
 80006ac:	f003 f8a5 	bl	80037fa <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	int num_set_up = 104;
 80006b0:	2368      	movs	r3, #104	; 0x68
 80006b2:	627b      	str	r3, [r7, #36]	; 0x24
	int num_swing_up = 116;
 80006b4:	2374      	movs	r3, #116	; 0x74
 80006b6:	623b      	str	r3, [r7, #32]
	int num_peak_up = 87;
 80006b8:	2357      	movs	r3, #87	; 0x57
 80006ba:	61fb      	str	r3, [r7, #28]

	int num_set_down = num_set_up;
 80006bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006be:	61bb      	str	r3, [r7, #24]
	int num_swing_down = num_swing_up;
 80006c0:	6a3b      	ldr	r3, [r7, #32]
 80006c2:	617b      	str	r3, [r7, #20]
	int num_peak_down = num_peak_up;
 80006c4:	69fb      	ldr	r3, [r7, #28]
 80006c6:	613b      	str	r3, [r7, #16]

	int num_set = num_set_up;
 80006c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ca:	60fb      	str	r3, [r7, #12]
	int num_swing = num_swing_up;
 80006cc:	6a3b      	ldr	r3, [r7, #32]
 80006ce:	60bb      	str	r3, [r7, #8]
	int num_peak = num_peak_up;
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	607b      	str	r3, [r7, #4]

	TIM3->CCR3 = num_set;
 80006d4:	4a83      	ldr	r2, [pc, #524]	; (80008e4 <main+0x278>)
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM3->CCR4 = num_swing;
 80006da:	4a82      	ldr	r2, [pc, #520]	; (80008e4 <main+0x278>)
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->CCR1 = num_peak;
 80006e0:	4a80      	ldr	r2, [pc, #512]	; (80008e4 <main+0x278>)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6353      	str	r3, [r2, #52]	; 0x34

	while (1) {


		// set the default setting
		if (flag_default_setting == 1) {
 80006e6:	4b80      	ldr	r3, [pc, #512]	; (80008e8 <main+0x27c>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	f040 80ce 	bne.w	800088e <main+0x222>
			printf("\r\n세팅모드에 진입합니다.\r\n");
 80006f2:	487e      	ldr	r0, [pc, #504]	; (80008ec <main+0x280>)
 80006f4:	f004 f8d2 	bl	800489c <puts>
			flag_default_setting = 2;
 80006f8:	4b7b      	ldr	r3, [pc, #492]	; (80008e8 <main+0x27c>)
 80006fa:	2202      	movs	r2, #2
 80006fc:	701a      	strb	r2, [r3, #0]
		}
		while (flag_default_setting == 2) {
 80006fe:	e0c6      	b.n	800088e <main+0x222>

			if (flag_up_apply == 1) {
 8000700:	4b7b      	ldr	r3, [pc, #492]	; (80008f0 <main+0x284>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	2b01      	cmp	r3, #1
 8000708:	d117      	bne.n	800073a <main+0xce>
				num_set_up = num_set;
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	627b      	str	r3, [r7, #36]	; 0x24
				num_swing_up = num_swing;
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	623b      	str	r3, [r7, #32]
				num_peak_up = num_peak;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	61fb      	str	r3, [r7, #28]
				printf("\r\n");
 8000716:	4877      	ldr	r0, [pc, #476]	; (80008f4 <main+0x288>)
 8000718:	f004 f8c0 	bl	800489c <puts>
				printf("num_set_up : %d\r\n", num_set_up);
 800071c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800071e:	4876      	ldr	r0, [pc, #472]	; (80008f8 <main+0x28c>)
 8000720:	f004 f836 	bl	8004790 <iprintf>
				printf("num_swing_up : %d\r\n", num_swing_up);
 8000724:	6a39      	ldr	r1, [r7, #32]
 8000726:	4875      	ldr	r0, [pc, #468]	; (80008fc <main+0x290>)
 8000728:	f004 f832 	bl	8004790 <iprintf>
				printf("num_peak_up : %d\r\n", num_peak_up);
 800072c:	69f9      	ldr	r1, [r7, #28]
 800072e:	4874      	ldr	r0, [pc, #464]	; (8000900 <main+0x294>)
 8000730:	f004 f82e 	bl	8004790 <iprintf>
				flag_up_apply = 0;
 8000734:	4b6e      	ldr	r3, [pc, #440]	; (80008f0 <main+0x284>)
 8000736:	2200      	movs	r2, #0
 8000738:	701a      	strb	r2, [r3, #0]
			}
			if (flag_down_apply == 1) {
 800073a:	4b72      	ldr	r3, [pc, #456]	; (8000904 <main+0x298>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	2b01      	cmp	r3, #1
 8000742:	d12a      	bne.n	800079a <main+0x12e>
				if (num_set_down   == num_set_up   &&
 8000744:	69ba      	ldr	r2, [r7, #24]
 8000746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000748:	429a      	cmp	r2, r3
 800074a:	d10e      	bne.n	800076a <main+0xfe>
 800074c:	697a      	ldr	r2, [r7, #20]
 800074e:	6a3b      	ldr	r3, [r7, #32]
 8000750:	429a      	cmp	r2, r3
 8000752:	d10a      	bne.n	800076a <main+0xfe>
					num_swing_down == num_swing_up &&
 8000754:	693a      	ldr	r2, [r7, #16]
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	429a      	cmp	r2, r3
 800075a:	d106      	bne.n	800076a <main+0xfe>
					num_peak_down  == num_peak_up) {

					num_set_down = 104;
 800075c:	2368      	movs	r3, #104	; 0x68
 800075e:	61bb      	str	r3, [r7, #24]
					num_swing_down = 116 - 27;
 8000760:	2359      	movs	r3, #89	; 0x59
 8000762:	617b      	str	r3, [r7, #20]
					num_peak_down = 58;
 8000764:	233a      	movs	r3, #58	; 0x3a
 8000766:	613b      	str	r3, [r7, #16]
 8000768:	e005      	b.n	8000776 <main+0x10a>

				}
				else {
					num_set_down = num_set;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	61bb      	str	r3, [r7, #24]
					num_swing_down = num_swing;
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	617b      	str	r3, [r7, #20]
					num_peak_down = num_peak;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	613b      	str	r3, [r7, #16]
				}

				printf("\r\n");
 8000776:	485f      	ldr	r0, [pc, #380]	; (80008f4 <main+0x288>)
 8000778:	f004 f890 	bl	800489c <puts>
				printf("num_set_down : %d\r\n", num_set_down);
 800077c:	69b9      	ldr	r1, [r7, #24]
 800077e:	4862      	ldr	r0, [pc, #392]	; (8000908 <main+0x29c>)
 8000780:	f004 f806 	bl	8004790 <iprintf>
				printf("num_swing_down : %d\r\n", num_swing_down);
 8000784:	6979      	ldr	r1, [r7, #20]
 8000786:	4861      	ldr	r0, [pc, #388]	; (800090c <main+0x2a0>)
 8000788:	f004 f802 	bl	8004790 <iprintf>
				printf("num_peak_down : %d\r\n", num_peak_down);
 800078c:	6939      	ldr	r1, [r7, #16]
 800078e:	4860      	ldr	r0, [pc, #384]	; (8000910 <main+0x2a4>)
 8000790:	f003 fffe 	bl	8004790 <iprintf>
				flag_down_apply = 0;
 8000794:	4b5b      	ldr	r3, [pc, #364]	; (8000904 <main+0x298>)
 8000796:	2200      	movs	r2, #0
 8000798:	701a      	strb	r2, [r3, #0]
			}

				// set up & down
				if (flag_set_handle == 1) {
 800079a:	4b5e      	ldr	r3, [pc, #376]	; (8000914 <main+0x2a8>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d10a      	bne.n	80007ba <main+0x14e>
					num_set++;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	3301      	adds	r3, #1
 80007a8:	60fb      	str	r3, [r7, #12]
					flag_set_handle = 0;
 80007aa:	4b5a      	ldr	r3, [pc, #360]	; (8000914 <main+0x2a8>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
					printf("num_set : %d\r\n", num_set);
 80007b0:	68f9      	ldr	r1, [r7, #12]
 80007b2:	4859      	ldr	r0, [pc, #356]	; (8000918 <main+0x2ac>)
 80007b4:	f003 ffec 	bl	8004790 <iprintf>
 80007b8:	e00e      	b.n	80007d8 <main+0x16c>
				} else if (flag_set_handle == 2) {
 80007ba:	4b56      	ldr	r3, [pc, #344]	; (8000914 <main+0x2a8>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d109      	bne.n	80007d8 <main+0x16c>
					num_set--;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	3b01      	subs	r3, #1
 80007c8:	60fb      	str	r3, [r7, #12]
					flag_set_handle = 0;
 80007ca:	4b52      	ldr	r3, [pc, #328]	; (8000914 <main+0x2a8>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
					printf("num_set : %d\r\n", num_set);
 80007d0:	68f9      	ldr	r1, [r7, #12]
 80007d2:	4851      	ldr	r0, [pc, #324]	; (8000918 <main+0x2ac>)
 80007d4:	f003 ffdc 	bl	8004790 <iprintf>
				}

				// swing up & down
				if (flag_swing_handle == 1) {
 80007d8:	4b50      	ldr	r3, [pc, #320]	; (800091c <main+0x2b0>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d10a      	bne.n	80007f8 <main+0x18c>
					num_swing++;
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	3301      	adds	r3, #1
 80007e6:	60bb      	str	r3, [r7, #8]
					flag_swing_handle = 0;
 80007e8:	4b4c      	ldr	r3, [pc, #304]	; (800091c <main+0x2b0>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
					printf("num_swing : %d\r\n", num_swing);
 80007ee:	68b9      	ldr	r1, [r7, #8]
 80007f0:	484b      	ldr	r0, [pc, #300]	; (8000920 <main+0x2b4>)
 80007f2:	f003 ffcd 	bl	8004790 <iprintf>
 80007f6:	e00e      	b.n	8000816 <main+0x1aa>
				} else if (flag_swing_handle == 2) {
 80007f8:	4b48      	ldr	r3, [pc, #288]	; (800091c <main+0x2b0>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	2b02      	cmp	r3, #2
 8000800:	d109      	bne.n	8000816 <main+0x1aa>
					num_swing--;
 8000802:	68bb      	ldr	r3, [r7, #8]
 8000804:	3b01      	subs	r3, #1
 8000806:	60bb      	str	r3, [r7, #8]
					flag_swing_handle = 0;
 8000808:	4b44      	ldr	r3, [pc, #272]	; (800091c <main+0x2b0>)
 800080a:	2200      	movs	r2, #0
 800080c:	701a      	strb	r2, [r3, #0]
					printf("num_swing : %d\r\n", num_swing);
 800080e:	68b9      	ldr	r1, [r7, #8]
 8000810:	4843      	ldr	r0, [pc, #268]	; (8000920 <main+0x2b4>)
 8000812:	f003 ffbd 	bl	8004790 <iprintf>
				}

				// peak up & down
				if (flag_peak_handle == 1) {
 8000816:	4b43      	ldr	r3, [pc, #268]	; (8000924 <main+0x2b8>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	b2db      	uxtb	r3, r3
 800081c:	2b01      	cmp	r3, #1
 800081e:	d10a      	bne.n	8000836 <main+0x1ca>
					num_peak++;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3301      	adds	r3, #1
 8000824:	607b      	str	r3, [r7, #4]
					flag_peak_handle = 0;
 8000826:	4b3f      	ldr	r3, [pc, #252]	; (8000924 <main+0x2b8>)
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
					printf("num_peak : %d\r\n", num_peak);
 800082c:	6879      	ldr	r1, [r7, #4]
 800082e:	483e      	ldr	r0, [pc, #248]	; (8000928 <main+0x2bc>)
 8000830:	f003 ffae 	bl	8004790 <iprintf>
 8000834:	e00e      	b.n	8000854 <main+0x1e8>
				} else if (flag_peak_handle == 2) {
 8000836:	4b3b      	ldr	r3, [pc, #236]	; (8000924 <main+0x2b8>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	b2db      	uxtb	r3, r3
 800083c:	2b02      	cmp	r3, #2
 800083e:	d109      	bne.n	8000854 <main+0x1e8>
					num_peak--;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3b01      	subs	r3, #1
 8000844:	607b      	str	r3, [r7, #4]
					flag_peak_handle = 0;
 8000846:	4b37      	ldr	r3, [pc, #220]	; (8000924 <main+0x2b8>)
 8000848:	2200      	movs	r2, #0
 800084a:	701a      	strb	r2, [r3, #0]
					printf("num_peak : %d\r\n", num_peak);
 800084c:	6879      	ldr	r1, [r7, #4]
 800084e:	4836      	ldr	r0, [pc, #216]	; (8000928 <main+0x2bc>)
 8000850:	f003 ff9e 	bl	8004790 <iprintf>
				}


			if (count_systick % 100 == 0) {
 8000854:	4b35      	ldr	r3, [pc, #212]	; (800092c <main+0x2c0>)
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	4b35      	ldr	r3, [pc, #212]	; (8000930 <main+0x2c4>)
 800085a:	fba3 1302 	umull	r1, r3, r3, r2
 800085e:	095b      	lsrs	r3, r3, #5
 8000860:	2164      	movs	r1, #100	; 0x64
 8000862:	fb01 f303 	mul.w	r3, r1, r3
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	2b00      	cmp	r3, #0
 800086a:	d108      	bne.n	800087e <main+0x212>
				TIM3->CCR3 = num_set;
 800086c:	4a1d      	ldr	r2, [pc, #116]	; (80008e4 <main+0x278>)
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	63d3      	str	r3, [r2, #60]	; 0x3c
				TIM3->CCR4 = num_swing;
 8000872:	4a1c      	ldr	r2, [pc, #112]	; (80008e4 <main+0x278>)
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	6413      	str	r3, [r2, #64]	; 0x40
				TIM3->CCR1 = num_peak;
 8000878:	4a1a      	ldr	r2, [pc, #104]	; (80008e4 <main+0x278>)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6353      	str	r3, [r2, #52]	; 0x34
			}

			if (flag_default_setting == 0) {
 800087e:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <main+0x27c>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2b00      	cmp	r3, #0
 8000886:	d102      	bne.n	800088e <main+0x222>
				printf("\r\n세팅모드를 종료합니다.\r\n");
 8000888:	482a      	ldr	r0, [pc, #168]	; (8000934 <main+0x2c8>)
 800088a:	f004 f807 	bl	800489c <puts>
		while (flag_default_setting == 2) {
 800088e:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <main+0x27c>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	2b02      	cmp	r3, #2
 8000896:	f43f af33 	beq.w	8000700 <main+0x94>
			}
		}



		if (flag_swing_mode == 1) {
 800089a:	4b27      	ldr	r3, [pc, #156]	; (8000938 <main+0x2cc>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d168      	bne.n	8000976 <main+0x30a>
			printf("\r\n스윙모드에 진입합니다.\r\n");
 80008a4:	4825      	ldr	r0, [pc, #148]	; (800093c <main+0x2d0>)
 80008a6:	f003 fff9 	bl	800489c <puts>
			flag_swing_mode = 2;
 80008aa:	4b23      	ldr	r3, [pc, #140]	; (8000938 <main+0x2cc>)
 80008ac:	2202      	movs	r2, #2
 80008ae:	701a      	strb	r2, [r3, #0]
		}
		// swing mode
		while (flag_swing_mode == 2) {
 80008b0:	e061      	b.n	8000976 <main+0x30a>

			//down swing(up -> down)
			if (flag_swing_auto == 1) {
 80008b2:	4b23      	ldr	r3, [pc, #140]	; (8000940 <main+0x2d4>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d143      	bne.n	8000944 <main+0x2d8>
				TIM3->CCR3 = num_set_up;
 80008bc:	4a09      	ldr	r2, [pc, #36]	; (80008e4 <main+0x278>)
 80008be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c0:	63d3      	str	r3, [r2, #60]	; 0x3c
				TIM3->CCR4 = num_swing_up;
 80008c2:	4a08      	ldr	r2, [pc, #32]	; (80008e4 <main+0x278>)
 80008c4:	6a3b      	ldr	r3, [r7, #32]
 80008c6:	6413      	str	r3, [r2, #64]	; 0x40
				TIM3->CCR1 = num_peak_up;
 80008c8:	4a06      	ldr	r2, [pc, #24]	; (80008e4 <main+0x278>)
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	6353      	str	r3, [r2, #52]	; 0x34
				flag_swing_auto = 0;
 80008ce:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <main+0x2d4>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	e047      	b.n	8000966 <main+0x2fa>
 80008d6:	bf00      	nop
 80008d8:	200000cc 	.word	0x200000cc
 80008dc:	20000090 	.word	0x20000090
 80008e0:	20000114 	.word	0x20000114
 80008e4:	40000400 	.word	0x40000400
 80008e8:	2000009f 	.word	0x2000009f
 80008ec:	080057b0 	.word	0x080057b0
 80008f0:	200000a0 	.word	0x200000a0
 80008f4:	080057d4 	.word	0x080057d4
 80008f8:	080057d8 	.word	0x080057d8
 80008fc:	080057ec 	.word	0x080057ec
 8000900:	08005800 	.word	0x08005800
 8000904:	200000a1 	.word	0x200000a1
 8000908:	08005814 	.word	0x08005814
 800090c:	08005828 	.word	0x08005828
 8000910:	08005840 	.word	0x08005840
 8000914:	200000a2 	.word	0x200000a2
 8000918:	08005858 	.word	0x08005858
 800091c:	200000a3 	.word	0x200000a3
 8000920:	08005868 	.word	0x08005868
 8000924:	200000a4 	.word	0x200000a4
 8000928:	0800587c 	.word	0x0800587c
 800092c:	2000008c 	.word	0x2000008c
 8000930:	51eb851f 	.word	0x51eb851f
 8000934:	0800588c 	.word	0x0800588c
 8000938:	200000a5 	.word	0x200000a5
 800093c:	080058b0 	.word	0x080058b0
 8000940:	200000a6 	.word	0x200000a6
			}
			//up swing (down -> up)
			else if (flag_swing_auto == 2) {
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <main+0x318>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	b2db      	uxtb	r3, r3
 800094a:	2b02      	cmp	r3, #2
 800094c:	d10b      	bne.n	8000966 <main+0x2fa>
				TIM3->CCR3 = num_set_down;
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <main+0x31c>)
 8000950:	69bb      	ldr	r3, [r7, #24]
 8000952:	63d3      	str	r3, [r2, #60]	; 0x3c
				TIM3->CCR4 = num_swing_down;
 8000954:	4a0c      	ldr	r2, [pc, #48]	; (8000988 <main+0x31c>)
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	6413      	str	r3, [r2, #64]	; 0x40
				TIM3->CCR1 = num_peak_down;
 800095a:	4a0b      	ldr	r2, [pc, #44]	; (8000988 <main+0x31c>)
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	6353      	str	r3, [r2, #52]	; 0x34
				flag_swing_auto = 0;
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <main+0x318>)
 8000962:	2200      	movs	r2, #0
 8000964:	701a      	strb	r2, [r3, #0]
			}
			if (flag_swing_mode == 0) {
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <main+0x320>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	b2db      	uxtb	r3, r3
 800096c:	2b00      	cmp	r3, #0
 800096e:	d102      	bne.n	8000976 <main+0x30a>
				printf("\r\n스윙모드를 종료합니다.\r\n");
 8000970:	4807      	ldr	r0, [pc, #28]	; (8000990 <main+0x324>)
 8000972:	f003 ff93 	bl	800489c <puts>
		while (flag_swing_mode == 2) {
 8000976:	4b05      	ldr	r3, [pc, #20]	; (800098c <main+0x320>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	b2db      	uxtb	r3, r3
 800097c:	2b02      	cmp	r3, #2
 800097e:	d098      	beq.n	80008b2 <main+0x246>
		if (flag_default_setting == 1) {
 8000980:	e6b1      	b.n	80006e6 <main+0x7a>
 8000982:	bf00      	nop
 8000984:	200000a6 	.word	0x200000a6
 8000988:	40000400 	.word	0x40000400
 800098c:	200000a5 	.word	0x200000a5
 8000990:	080058d4 	.word	0x080058d4

08000994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b094      	sub	sp, #80	; 0x50
 8000998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099a:	f107 0320 	add.w	r3, r7, #32
 800099e:	2230      	movs	r2, #48	; 0x30
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f003 feec 	bl	8004780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b8:	2300      	movs	r3, #0
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	4b2c      	ldr	r3, [pc, #176]	; (8000a70 <SystemClock_Config+0xdc>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c0:	4a2b      	ldr	r2, [pc, #172]	; (8000a70 <SystemClock_Config+0xdc>)
 80009c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c6:	6413      	str	r3, [r2, #64]	; 0x40
 80009c8:	4b29      	ldr	r3, [pc, #164]	; (8000a70 <SystemClock_Config+0xdc>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d4:	2300      	movs	r3, #0
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <SystemClock_Config+0xe0>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a25      	ldr	r2, [pc, #148]	; (8000a74 <SystemClock_Config+0xe0>)
 80009de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009e2:	6013      	str	r3, [r2, #0]
 80009e4:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <SystemClock_Config+0xe0>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80009f0:	2306      	movs	r3, #6
 80009f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80009f4:	2301      	movs	r3, #1
 80009f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009f8:	2301      	movs	r3, #1
 80009fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009fc:	2310      	movs	r3, #16
 80009fe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a00:	2302      	movs	r3, #2
 8000a02:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a04:	2300      	movs	r3, #0
 8000a06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a08:	2308      	movs	r3, #8
 8000a0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000a0c:	23b4      	movs	r3, #180	; 0xb4
 8000a0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a10:	2302      	movs	r3, #2
 8000a12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a14:	2304      	movs	r3, #4
 8000a16:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a18:	f107 0320 	add.w	r3, r7, #32
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f001 f875 	bl	8001b0c <HAL_RCC_OscConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a28:	f000 f936 	bl	8000c98 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a2c:	f001 f81e 	bl	8001a6c <HAL_PWREx_EnableOverDrive>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a36:	f000 f92f 	bl	8000c98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a46:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a4a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a50:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a52:	f107 030c 	add.w	r3, r7, #12
 8000a56:	2105      	movs	r1, #5
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f001 facf 	bl	8001ffc <HAL_RCC_ClockConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000a64:	f000 f918 	bl	8000c98 <Error_Handler>
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3750      	adds	r7, #80	; 0x50
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40007000 	.word	0x40007000

08000a78 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2027      	movs	r0, #39	; 0x27
 8000a82:	f000 fd78 	bl	8001576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000a86:	2027      	movs	r0, #39	; 0x27
 8000a88:	f000 fd91 	bl	80015ae <HAL_NVIC_EnableIRQ>
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART3) {
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a6a      	ldr	r2, [pc, #424]	; (8000c48 <HAL_UART_RxCpltCallback+0x1b8>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	f040 80ce 	bne.w	8000c40 <HAL_UART_RxCpltCallback+0x1b0>
		HAL_UART_Transmit(&huart3, &rx, 1, 100);
 8000aa4:	2364      	movs	r3, #100	; 0x64
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	4968      	ldr	r1, [pc, #416]	; (8000c4c <HAL_UART_RxCpltCallback+0x1bc>)
 8000aaa:	4869      	ldr	r0, [pc, #420]	; (8000c50 <HAL_UART_RxCpltCallback+0x1c0>)
 8000aac:	f002 fe13 	bl	80036d6 <HAL_UART_Transmit>

		if (rx == '\n') {
 8000ab0:	4b66      	ldr	r3, [pc, #408]	; (8000c4c <HAL_UART_RxCpltCallback+0x1bc>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b0a      	cmp	r3, #10
 8000ab6:	f040 80b3 	bne.w	8000c20 <HAL_UART_RxCpltCallback+0x190>
			buf[buf_index] = 0;
 8000aba:	4b66      	ldr	r3, [pc, #408]	; (8000c54 <HAL_UART_RxCpltCallback+0x1c4>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4b65      	ldr	r3, [pc, #404]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	5499      	strb	r1, [r3, r2]
			if (buf[0] == '`') {
 8000ac6:	4b64      	ldr	r3, [pc, #400]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b60      	cmp	r3, #96	; 0x60
 8000acc:	d102      	bne.n	8000ad4 <HAL_UART_RxCpltCallback+0x44>
				flag_default_setting = 1;
 8000ace:	4b63      	ldr	r3, [pc, #396]	; (8000c5c <HAL_UART_RxCpltCallback+0x1cc>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	701a      	strb	r2, [r3, #0]
			}
			if (buf[0] == '~') {
 8000ad4:	4b60      	ldr	r3, [pc, #384]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b7e      	cmp	r3, #126	; 0x7e
 8000ada:	d102      	bne.n	8000ae2 <HAL_UART_RxCpltCallback+0x52>
				flag_swing_mode = 1;
 8000adc:	4b60      	ldr	r3, [pc, #384]	; (8000c60 <HAL_UART_RxCpltCallback+0x1d0>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
			}


			if (flag_default_setting == 2) {
 8000ae2:	4b5e      	ldr	r3, [pc, #376]	; (8000c5c <HAL_UART_RxCpltCallback+0x1cc>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	d162      	bne.n	8000bb2 <HAL_UART_RxCpltCallback+0x122>
				volatile uint8_t flag_down_apply;
				volatile uint8_t flag_set_handle;
				volatile uint8_t flag_swing_handle;
				volatile uint8_t flag_peak_handle;
				*/
				if (buf[0] == 'o' || buf[0] == 'O') {
 8000aec:	4b5a      	ldr	r3, [pc, #360]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b6f      	cmp	r3, #111	; 0x6f
 8000af2:	d003      	beq.n	8000afc <HAL_UART_RxCpltCallback+0x6c>
 8000af4:	4b58      	ldr	r3, [pc, #352]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b4f      	cmp	r3, #79	; 0x4f
 8000afa:	d102      	bne.n	8000b02 <HAL_UART_RxCpltCallback+0x72>
					flag_up_apply = 1;
 8000afc:	4b59      	ldr	r3, [pc, #356]	; (8000c64 <HAL_UART_RxCpltCallback+0x1d4>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 'p' || buf[0] == 'P') {
 8000b02:	4b55      	ldr	r3, [pc, #340]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b70      	cmp	r3, #112	; 0x70
 8000b08:	d003      	beq.n	8000b12 <HAL_UART_RxCpltCallback+0x82>
 8000b0a:	4b53      	ldr	r3, [pc, #332]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b50      	cmp	r3, #80	; 0x50
 8000b10:	d102      	bne.n	8000b18 <HAL_UART_RxCpltCallback+0x88>
					flag_down_apply = 1;
 8000b12:	4b55      	ldr	r3, [pc, #340]	; (8000c68 <HAL_UART_RxCpltCallback+0x1d8>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	701a      	strb	r2, [r3, #0]
				}

				if (buf[0] == 'w' || buf[0] == 'W') {
 8000b18:	4b4f      	ldr	r3, [pc, #316]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b77      	cmp	r3, #119	; 0x77
 8000b1e:	d003      	beq.n	8000b28 <HAL_UART_RxCpltCallback+0x98>
 8000b20:	4b4d      	ldr	r3, [pc, #308]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b57      	cmp	r3, #87	; 0x57
 8000b26:	d102      	bne.n	8000b2e <HAL_UART_RxCpltCallback+0x9e>
					flag_set_handle = 1;
 8000b28:	4b50      	ldr	r3, [pc, #320]	; (8000c6c <HAL_UART_RxCpltCallback+0x1dc>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 's' || buf[0] == 'S') {
 8000b2e:	4b4a      	ldr	r3, [pc, #296]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b73      	cmp	r3, #115	; 0x73
 8000b34:	d003      	beq.n	8000b3e <HAL_UART_RxCpltCallback+0xae>
 8000b36:	4b48      	ldr	r3, [pc, #288]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b53      	cmp	r3, #83	; 0x53
 8000b3c:	d102      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xb4>
					flag_set_handle = 2;
 8000b3e:	4b4b      	ldr	r3, [pc, #300]	; (8000c6c <HAL_UART_RxCpltCallback+0x1dc>)
 8000b40:	2202      	movs	r2, #2
 8000b42:	701a      	strb	r2, [r3, #0]
				}

				if (buf[0] == 'a' || buf[0] == 'A') {
 8000b44:	4b44      	ldr	r3, [pc, #272]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b61      	cmp	r3, #97	; 0x61
 8000b4a:	d003      	beq.n	8000b54 <HAL_UART_RxCpltCallback+0xc4>
 8000b4c:	4b42      	ldr	r3, [pc, #264]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b41      	cmp	r3, #65	; 0x41
 8000b52:	d102      	bne.n	8000b5a <HAL_UART_RxCpltCallback+0xca>
					flag_swing_handle = 1;
 8000b54:	4b46      	ldr	r3, [pc, #280]	; (8000c70 <HAL_UART_RxCpltCallback+0x1e0>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 'd' || buf[0] == 'D') {
 8000b5a:	4b3f      	ldr	r3, [pc, #252]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b64      	cmp	r3, #100	; 0x64
 8000b60:	d003      	beq.n	8000b6a <HAL_UART_RxCpltCallback+0xda>
 8000b62:	4b3d      	ldr	r3, [pc, #244]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b44      	cmp	r3, #68	; 0x44
 8000b68:	d102      	bne.n	8000b70 <HAL_UART_RxCpltCallback+0xe0>
					flag_swing_handle = 2;
 8000b6a:	4b41      	ldr	r3, [pc, #260]	; (8000c70 <HAL_UART_RxCpltCallback+0x1e0>)
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	701a      	strb	r2, [r3, #0]
				}

				if (buf[0] == 'q' || buf[0] == 'Q') {
 8000b70:	4b39      	ldr	r3, [pc, #228]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b71      	cmp	r3, #113	; 0x71
 8000b76:	d003      	beq.n	8000b80 <HAL_UART_RxCpltCallback+0xf0>
 8000b78:	4b37      	ldr	r3, [pc, #220]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b51      	cmp	r3, #81	; 0x51
 8000b7e:	d102      	bne.n	8000b86 <HAL_UART_RxCpltCallback+0xf6>
					flag_peak_handle = 1;
 8000b80:	4b3c      	ldr	r3, [pc, #240]	; (8000c74 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 'e' || buf[0] == 'E') {
 8000b86:	4b34      	ldr	r3, [pc, #208]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b65      	cmp	r3, #101	; 0x65
 8000b8c:	d003      	beq.n	8000b96 <HAL_UART_RxCpltCallback+0x106>
 8000b8e:	4b32      	ldr	r3, [pc, #200]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	2b45      	cmp	r3, #69	; 0x45
 8000b94:	d102      	bne.n	8000b9c <HAL_UART_RxCpltCallback+0x10c>
					flag_peak_handle = 2;
 8000b96:	4b37      	ldr	r3, [pc, #220]	; (8000c74 <HAL_UART_RxCpltCallback+0x1e4>)
 8000b98:	2202      	movs	r2, #2
 8000b9a:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 'x' || buf[0] == 'X') {
 8000b9c:	4b2e      	ldr	r3, [pc, #184]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b78      	cmp	r3, #120	; 0x78
 8000ba2:	d003      	beq.n	8000bac <HAL_UART_RxCpltCallback+0x11c>
 8000ba4:	4b2c      	ldr	r3, [pc, #176]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b58      	cmp	r3, #88	; 0x58
 8000baa:	d102      	bne.n	8000bb2 <HAL_UART_RxCpltCallback+0x122>
					flag_default_setting = 0;
 8000bac:	4b2b      	ldr	r3, [pc, #172]	; (8000c5c <HAL_UART_RxCpltCallback+0x1cc>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
				}
			}

			if (flag_swing_mode == 2) {
 8000bb2:	4b2b      	ldr	r3, [pc, #172]	; (8000c60 <HAL_UART_RxCpltCallback+0x1d0>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d128      	bne.n	8000c0e <HAL_UART_RxCpltCallback+0x17e>
				if (buf[0] == 'w' || buf[0] == 'W' || buf[0] == '1') {
 8000bbc:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b77      	cmp	r3, #119	; 0x77
 8000bc2:	d007      	beq.n	8000bd4 <HAL_UART_RxCpltCallback+0x144>
 8000bc4:	4b24      	ldr	r3, [pc, #144]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b57      	cmp	r3, #87	; 0x57
 8000bca:	d003      	beq.n	8000bd4 <HAL_UART_RxCpltCallback+0x144>
 8000bcc:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b31      	cmp	r3, #49	; 0x31
 8000bd2:	d102      	bne.n	8000bda <HAL_UART_RxCpltCallback+0x14a>
					flag_swing_auto = 1;
 8000bd4:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <HAL_UART_RxCpltCallback+0x1e8>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 's' || buf[0] == 'S' || buf[0] == '0') {
 8000bda:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	2b73      	cmp	r3, #115	; 0x73
 8000be0:	d007      	beq.n	8000bf2 <HAL_UART_RxCpltCallback+0x162>
 8000be2:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b53      	cmp	r3, #83	; 0x53
 8000be8:	d003      	beq.n	8000bf2 <HAL_UART_RxCpltCallback+0x162>
 8000bea:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b30      	cmp	r3, #48	; 0x30
 8000bf0:	d102      	bne.n	8000bf8 <HAL_UART_RxCpltCallback+0x168>
					flag_swing_auto = 2;
 8000bf2:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <HAL_UART_RxCpltCallback+0x1e8>)
 8000bf4:	2202      	movs	r2, #2
 8000bf6:	701a      	strb	r2, [r3, #0]
				}
				if (buf[0] == 'x' || buf[0] == 'X') {
 8000bf8:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b78      	cmp	r3, #120	; 0x78
 8000bfe:	d003      	beq.n	8000c08 <HAL_UART_RxCpltCallback+0x178>
 8000c00:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	2b58      	cmp	r3, #88	; 0x58
 8000c06:	d102      	bne.n	8000c0e <HAL_UART_RxCpltCallback+0x17e>
					flag_swing_mode = 0;
 8000c08:	4b15      	ldr	r3, [pc, #84]	; (8000c60 <HAL_UART_RxCpltCallback+0x1d0>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
				}
			}

			memset(buf, 0, sizeof(buf));
 8000c0e:	220a      	movs	r2, #10
 8000c10:	2100      	movs	r1, #0
 8000c12:	4811      	ldr	r0, [pc, #68]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000c14:	f003 fdb4 	bl	8004780 <memset>
			buf_index = 0;
 8000c18:	4b0e      	ldr	r3, [pc, #56]	; (8000c54 <HAL_UART_RxCpltCallback+0x1c4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	701a      	strb	r2, [r3, #0]
 8000c1e:	e00a      	b.n	8000c36 <HAL_UART_RxCpltCallback+0x1a6>
		}
		else {
			buf[buf_index++] = rx;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <HAL_UART_RxCpltCallback+0x1c4>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	1c5a      	adds	r2, r3, #1
 8000c26:	b2d1      	uxtb	r1, r2
 8000c28:	4a0a      	ldr	r2, [pc, #40]	; (8000c54 <HAL_UART_RxCpltCallback+0x1c4>)
 8000c2a:	7011      	strb	r1, [r2, #0]
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <HAL_UART_RxCpltCallback+0x1bc>)
 8000c30:	7819      	ldrb	r1, [r3, #0]
 8000c32:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <HAL_UART_RxCpltCallback+0x1c8>)
 8000c34:	5499      	strb	r1, [r3, r2]
		}
		HAL_UART_Receive_IT(&huart3, &rx, 1);
 8000c36:	2201      	movs	r2, #1
 8000c38:	4904      	ldr	r1, [pc, #16]	; (8000c4c <HAL_UART_RxCpltCallback+0x1bc>)
 8000c3a:	4805      	ldr	r0, [pc, #20]	; (8000c50 <HAL_UART_RxCpltCallback+0x1c0>)
 8000c3c:	f002 fddd 	bl	80037fa <HAL_UART_Receive_IT>
	}
}
 8000c40:	bf00      	nop
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40004800 	.word	0x40004800
 8000c4c:	20000090 	.word	0x20000090
 8000c50:	20000114 	.word	0x20000114
 8000c54:	2000009e 	.word	0x2000009e
 8000c58:	20000094 	.word	0x20000094
 8000c5c:	2000009f 	.word	0x2000009f
 8000c60:	200000a5 	.word	0x200000a5
 8000c64:	200000a0 	.word	0x200000a0
 8000c68:	200000a1 	.word	0x200000a1
 8000c6c:	200000a2 	.word	0x200000a2
 8000c70:	200000a3 	.word	0x200000a3
 8000c74:	200000a4 	.word	0x200000a4
 8000c78:	200000a6 	.word	0x200000a6

08000c7c <HAL_SYSTICK_Callback>:
void HAL_SYSTICK_Callback(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
	count_systick++;
 8000c80:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <HAL_SYSTICK_Callback+0x18>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	4a03      	ldr	r2, [pc, #12]	; (8000c94 <HAL_SYSTICK_Callback+0x18>)
 8000c88:	6013      	str	r3, [r2, #0]
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	2000008c 	.word	0x2000008c

08000c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9c:	b672      	cpsid	i
}
 8000c9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ca0:	e7fe      	b.n	8000ca0 <Error_Handler+0x8>
	...

08000ca4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000caa:	4a10      	ldr	r2, [pc, #64]	; (8000cec <MX_RTC_Init+0x48>)
 8000cac:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cb6:	227f      	movs	r2, #127	; 0x7f
 8000cb8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000cba:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cbc:	22ff      	movs	r2, #255	; 0xff
 8000cbe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000cc0:	4b09      	ldr	r3, [pc, #36]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000cc6:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000cd2:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <MX_RTC_Init+0x44>)
 8000cd4:	f001 fd32 	bl	800273c <HAL_RTC_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000cde:	f7ff ffdb 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200000a8 	.word	0x200000a8
 8000cec:	40002800 	.word	0x40002800

08000cf0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08e      	sub	sp, #56	; 0x38
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cf8:	f107 0308 	add.w	r3, r7, #8
 8000cfc:	2230      	movs	r2, #48	; 0x30
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f003 fd3d 	bl	8004780 <memset>
  if(rtcHandle->Instance==RTC)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a0c      	ldr	r2, [pc, #48]	; (8000d3c <HAL_RTC_MspInit+0x4c>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d111      	bne.n	8000d34 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d10:	2320      	movs	r3, #32
 8000d12:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d18:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1a:	f107 0308 	add.w	r3, r7, #8
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f001 fb4c 	bl	80023bc <HAL_RCCEx_PeriphCLKConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000d2a:	f7ff ffb5 	bl	8000c98 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d2e:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <HAL_RTC_MspInit+0x50>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000d34:	bf00      	nop
 8000d36:	3738      	adds	r7, #56	; 0x38
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40002800 	.word	0x40002800
 8000d40:	42470e3c 	.word	0x42470e3c

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d52:	4a0f      	ldr	r2, [pc, #60]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d58:	6453      	str	r3, [r2, #68]	; 0x44
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	603b      	str	r3, [r7, #0]
 8000d6a:	4b09      	ldr	r3, [pc, #36]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	4a08      	ldr	r2, [pc, #32]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d74:	6413      	str	r3, [r2, #64]	; 0x40
 8000d76:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40023800 	.word	0x40023800

08000d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <NMI_Handler+0x4>

08000d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <HardFault_Handler+0x4>

08000da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <MemManage_Handler+0x4>

08000da6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000daa:	e7fe      	b.n	8000daa <BusFault_Handler+0x4>

08000dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <UsageFault_Handler+0x4>

08000db2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000de0:	f000 face 	bl	8001380 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000de4:	f000 fbfd 	bl	80015e2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}

08000dec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000df0:	4802      	ldr	r0, [pc, #8]	; (8000dfc <USART3_IRQHandler+0x10>)
 8000df2:	f002 fd33 	bl	800385c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000114 	.word	0x20000114

08000e00 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	e00a      	b.n	8000e28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e12:	f3af 8000 	nop.w
 8000e16:	4601      	mov	r1, r0
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	1c5a      	adds	r2, r3, #1
 8000e1c:	60ba      	str	r2, [r7, #8]
 8000e1e:	b2ca      	uxtb	r2, r1
 8000e20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	3301      	adds	r3, #1
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	dbf0      	blt.n	8000e12 <_read+0x12>
	}

return len;
 8000e30:	687b      	ldr	r3, [r7, #4]
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3718      	adds	r7, #24
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b086      	sub	sp, #24
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	60f8      	str	r0, [r7, #12]
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
 8000e4a:	e009      	b.n	8000e60 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	1c5a      	adds	r2, r3, #1
 8000e50:	60ba      	str	r2, [r7, #8]
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fbf7 	bl	8000648 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	697a      	ldr	r2, [r7, #20]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	dbf1      	blt.n	8000e4c <_write+0x12>
	}
	return len;
 8000e68:	687b      	ldr	r3, [r7, #4]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <_close>:

int _close(int file)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
	return -1;
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b083      	sub	sp, #12
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
 8000e92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e9a:	605a      	str	r2, [r3, #4]
	return 0;
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <_isatty>:

int _isatty(int file)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
	return 1;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
	return 0;
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
	...

08000edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee4:	4a14      	ldr	r2, [pc, #80]	; (8000f38 <_sbrk+0x5c>)
 8000ee6:	4b15      	ldr	r3, [pc, #84]	; (8000f3c <_sbrk+0x60>)
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef0:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <_sbrk+0x64>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <_sbrk+0x64>)
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <_sbrk+0x68>)
 8000efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d207      	bcs.n	8000f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f0c:	f003 fc0e 	bl	800472c <__errno>
 8000f10:	4603      	mov	r3, r0
 8000f12:	220c      	movs	r2, #12
 8000f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1a:	e009      	b.n	8000f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <_sbrk+0x64>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <_sbrk+0x64>)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	4a05      	ldr	r2, [pc, #20]	; (8000f40 <_sbrk+0x64>)
 8000f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20030000 	.word	0x20030000
 8000f3c:	00000400 	.word	0x00000400
 8000f40:	200000c8 	.word	0x200000c8
 8000f44:	20000170 	.word	0x20000170

08000f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f4c:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <SystemInit+0x20>)
 8000f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f52:	4a05      	ldr	r2, [pc, #20]	; (8000f68 <SystemInit+0x20>)
 8000f54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08e      	sub	sp, #56	; 0x38
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f80:	f107 0320 	add.w	r3, r7, #32
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
 8000f98:	615a      	str	r2, [r3, #20]
 8000f9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f9c:	4b41      	ldr	r3, [pc, #260]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000f9e:	4a42      	ldr	r2, [pc, #264]	; (80010a8 <MX_TIM3_Init+0x13c>)
 8000fa0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1800 - 1;
 8000fa2:	4b40      	ldr	r3, [pc, #256]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fa4:	f240 7207 	movw	r2, #1799	; 0x707
 8000fa8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000faa:	4b3e      	ldr	r3, [pc, #248]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fac:	2210      	movs	r2, #16
 8000fae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 - 1;
 8000fb0:	4b3c      	ldr	r3, [pc, #240]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fb2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fb6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb8:	4b3a      	ldr	r3, [pc, #232]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fbe:	4b39      	ldr	r3, [pc, #228]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fc4:	4837      	ldr	r0, [pc, #220]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fc6:	f001 fcb3 	bl	8002930 <HAL_TIM_Base_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000fd0:	f7ff fe62 	bl	8000c98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4830      	ldr	r0, [pc, #192]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000fe2:	f001 fed7 	bl	8002d94 <HAL_TIM_ConfigClockSource>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000fec:	f7ff fe54 	bl	8000c98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ff0:	482c      	ldr	r0, [pc, #176]	; (80010a4 <MX_TIM3_Init+0x138>)
 8000ff2:	f001 fcec 	bl	80029ce <HAL_TIM_PWM_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000ffc:	f7ff fe4c 	bl	8000c98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001008:	f107 0320 	add.w	r3, r7, #32
 800100c:	4619      	mov	r1, r3
 800100e:	4825      	ldr	r0, [pc, #148]	; (80010a4 <MX_TIM3_Init+0x138>)
 8001010:	f002 fa98 	bl	8003544 <HAL_TIMEx_MasterConfigSynchronization>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800101a:	f7ff fe3d 	bl	8000c98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800101e:	2360      	movs	r3, #96	; 0x60
 8001020:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 750-1;
 8001022:	f240 23ed 	movw	r3, #749	; 0x2ed
 8001026:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	2200      	movs	r2, #0
 8001034:	4619      	mov	r1, r3
 8001036:	481b      	ldr	r0, [pc, #108]	; (80010a4 <MX_TIM3_Init+0x138>)
 8001038:	f001 fdea 	bl	8002c10 <HAL_TIM_PWM_ConfigChannel>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001042:	f7ff fe29 	bl	8000c98 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2204      	movs	r2, #4
 800104a:	4619      	mov	r1, r3
 800104c:	4815      	ldr	r0, [pc, #84]	; (80010a4 <MX_TIM3_Init+0x138>)
 800104e:	f001 fddf 	bl	8002c10 <HAL_TIM_PWM_ConfigChannel>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8001058:	f7ff fe1e 	bl	8000c98 <Error_Handler>
  }
  sConfigOC.Pulse = 375-1;
 800105c:	f44f 73bb 	mov.w	r3, #374	; 0x176
 8001060:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	2208      	movs	r2, #8
 8001066:	4619      	mov	r1, r3
 8001068:	480e      	ldr	r0, [pc, #56]	; (80010a4 <MX_TIM3_Init+0x138>)
 800106a:	f001 fdd1 	bl	8002c10 <HAL_TIM_PWM_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 8001074:	f7ff fe10 	bl	8000c98 <Error_Handler>
  }
  sConfigOC.Pulse = 750-1;
 8001078:	f240 23ed 	movw	r3, #749	; 0x2ed
 800107c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	220c      	movs	r2, #12
 8001082:	4619      	mov	r1, r3
 8001084:	4807      	ldr	r0, [pc, #28]	; (80010a4 <MX_TIM3_Init+0x138>)
 8001086:	f001 fdc3 	bl	8002c10 <HAL_TIM_PWM_ConfigChannel>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM3_Init+0x128>
  {
    Error_Handler();
 8001090:	f7ff fe02 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001094:	4803      	ldr	r0, [pc, #12]	; (80010a4 <MX_TIM3_Init+0x138>)
 8001096:	f000 f82b 	bl	80010f0 <HAL_TIM_MspPostInit>

}
 800109a:	bf00      	nop
 800109c:	3738      	adds	r7, #56	; 0x38
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200000cc 	.word	0x200000cc
 80010a8:	40000400 	.word	0x40000400

080010ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <HAL_TIM_Base_MspInit+0x3c>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d10d      	bne.n	80010da <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <HAL_TIM_Base_MspInit+0x40>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	4a09      	ldr	r2, [pc, #36]	; (80010ec <HAL_TIM_Base_MspInit+0x40>)
 80010c8:	f043 0302 	orr.w	r3, r3, #2
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
 80010ce:	4b07      	ldr	r3, [pc, #28]	; (80010ec <HAL_TIM_Base_MspInit+0x40>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40000400 	.word	0x40000400
 80010ec:	40023800 	.word	0x40023800

080010f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	; 0x28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a21      	ldr	r2, [pc, #132]	; (8001194 <HAL_TIM_MspPostInit+0xa4>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d13b      	bne.n	800118a <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	4b20      	ldr	r3, [pc, #128]	; (8001198 <HAL_TIM_MspPostInit+0xa8>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a1f      	ldr	r2, [pc, #124]	; (8001198 <HAL_TIM_MspPostInit+0xa8>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b1d      	ldr	r3, [pc, #116]	; (8001198 <HAL_TIM_MspPostInit+0xa8>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_TIM_MspPostInit+0xa8>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a18      	ldr	r2, [pc, #96]	; (8001198 <HAL_TIM_MspPostInit+0xa8>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_TIM_MspPostInit+0xa8>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800114a:	23c0      	movs	r3, #192	; 0xc0
 800114c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114e:	2302      	movs	r3, #2
 8001150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2300      	movs	r3, #0
 8001158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800115a:	2302      	movs	r3, #2
 800115c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480d      	ldr	r0, [pc, #52]	; (800119c <HAL_TIM_MspPostInit+0xac>)
 8001166:	f000 fad5 	bl	8001714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800116a:	2303      	movs	r3, #3
 800116c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	2302      	movs	r3, #2
 8001170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2300      	movs	r3, #0
 8001178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800117a:	2302      	movs	r3, #2
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	4806      	ldr	r0, [pc, #24]	; (80011a0 <HAL_TIM_MspPostInit+0xb0>)
 8001186:	f000 fac5 	bl	8001714 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	; 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40000400 	.word	0x40000400
 8001198:	40023800 	.word	0x40023800
 800119c:	40020000 	.word	0x40020000
 80011a0:	40020400 	.word	0x40020400

080011a4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	; (80011f4 <MX_USART3_UART_Init+0x50>)
 80011ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011ca:	220c      	movs	r2, #12
 80011cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_USART3_UART_Init+0x4c>)
 80011dc:	f002 fa2e 	bl	800363c <HAL_UART_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80011e6:	f7ff fd57 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000114 	.word	0x20000114
 80011f4:	40004800 	.word	0x40004800

080011f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	; 0x28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a19      	ldr	r2, [pc, #100]	; (800127c <HAL_UART_MspInit+0x84>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d12c      	bne.n	8001274 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <HAL_UART_MspInit+0x88>)
 8001220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001222:	4a17      	ldr	r2, [pc, #92]	; (8001280 <HAL_UART_MspInit+0x88>)
 8001224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001228:	6413      	str	r3, [r2, #64]	; 0x40
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <HAL_UART_MspInit+0x88>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	4b11      	ldr	r3, [pc, #68]	; (8001280 <HAL_UART_MspInit+0x88>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	4a10      	ldr	r2, [pc, #64]	; (8001280 <HAL_UART_MspInit+0x88>)
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	6313      	str	r3, [r2, #48]	; 0x30
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <HAL_UART_MspInit+0x88>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001252:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001264:	2307      	movs	r3, #7
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	4805      	ldr	r0, [pc, #20]	; (8001284 <HAL_UART_MspInit+0x8c>)
 8001270:	f000 fa50 	bl	8001714 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	; 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40004800 	.word	0x40004800
 8001280:	40023800 	.word	0x40023800
 8001284:	40020c00 	.word	0x40020c00

08001288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012c0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800128c:	480d      	ldr	r0, [pc, #52]	; (80012c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800128e:	490e      	ldr	r1, [pc, #56]	; (80012c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001290:	4a0e      	ldr	r2, [pc, #56]	; (80012cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001294:	e002      	b.n	800129c <LoopCopyDataInit>

08001296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129a:	3304      	adds	r3, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a0:	d3f9      	bcc.n	8001296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a2:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012a4:	4c0b      	ldr	r4, [pc, #44]	; (80012d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a8:	e001      	b.n	80012ae <LoopFillZerobss>

080012aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ac:	3204      	adds	r2, #4

080012ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b0:	d3fb      	bcc.n	80012aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012b2:	f7ff fe49 	bl	8000f48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012b6:	f003 fa3f 	bl	8004738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ba:	f7ff f9d7 	bl	800066c <main>
  bx  lr    
 80012be:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80012c0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012cc:	080059b8 	.word	0x080059b8
  ldr r2, =_sbss
 80012d0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012d4:	2000016c 	.word	0x2000016c

080012d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e0:	4b0e      	ldr	r3, [pc, #56]	; (800131c <HAL_Init+0x40>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <HAL_Init+0x40>)
 80012e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <HAL_Init+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0a      	ldr	r2, [pc, #40]	; (800131c <HAL_Init+0x40>)
 80012f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <HAL_Init+0x40>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a07      	ldr	r2, [pc, #28]	; (800131c <HAL_Init+0x40>)
 80012fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001302:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001304:	2003      	movs	r0, #3
 8001306:	f000 f92b 	bl	8001560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800130a:	200f      	movs	r0, #15
 800130c:	f000 f808 	bl	8001320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001310:	f7ff fd18 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023c00 	.word	0x40023c00

08001320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <HAL_InitTick+0x54>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_InitTick+0x58>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001336:	fbb3 f3f1 	udiv	r3, r3, r1
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f943 	bl	80015ca <HAL_SYSTICK_Config>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e00e      	b.n	800136c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b0f      	cmp	r3, #15
 8001352:	d80a      	bhi.n	800136a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	f000 f90b 	bl	8001576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001360:	4a06      	ldr	r2, [pc, #24]	; (800137c <HAL_InitTick+0x5c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e000      	b.n	800136c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000000 	.word	0x20000000
 8001378:	20000008 	.word	0x20000008
 800137c:	20000004 	.word	0x20000004

08001380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000008 	.word	0x20000008
 80013a4:	20000158 	.word	0x20000158

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	20000158 	.word	0x20000158

080013c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d0:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013dc:	4013      	ands	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013f2:	4a04      	ldr	r2, [pc, #16]	; (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	60d3      	str	r3, [r2, #12]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4907      	ldr	r1, [pc, #28]	; (800145c <__NVIC_EnableIRQ+0x38>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	; (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	; (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	; 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
         );
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	; 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800152c:	d301      	bcc.n	8001532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152e:	2301      	movs	r3, #1
 8001530:	e00f      	b.n	8001552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001532:	4a0a      	ldr	r2, [pc, #40]	; (800155c <SysTick_Config+0x40>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800153a:	210f      	movs	r1, #15
 800153c:	f04f 30ff 	mov.w	r0, #4294967295
 8001540:	f7ff ff8e 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001544:	4b05      	ldr	r3, [pc, #20]	; (800155c <SysTick_Config+0x40>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154a:	4b04      	ldr	r3, [pc, #16]	; (800155c <SysTick_Config+0x40>)
 800154c:	2207      	movs	r2, #7
 800154e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff ff29 	bl	80013c0 <__NVIC_SetPriorityGrouping>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001588:	f7ff ff3e 	bl	8001408 <__NVIC_GetPriorityGrouping>
 800158c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	6978      	ldr	r0, [r7, #20]
 8001594:	f7ff ff8e 	bl	80014b4 <NVIC_EncodePriority>
 8001598:	4602      	mov	r2, r0
 800159a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159e:	4611      	mov	r1, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff5d 	bl	8001460 <__NVIC_SetPriority>
}
 80015a6:	bf00      	nop
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff ff31 	bl	8001424 <__NVIC_EnableIRQ>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ffa2 	bl	800151c <SysTick_Config>
 80015d8:	4603      	mov	r3, r0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80015e6:	f7ff fb49 	bl	8000c7c <HAL_SYSTICK_Callback>
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b084      	sub	sp, #16
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015fc:	f7ff fed4 	bl	80013a8 <HAL_GetTick>
 8001600:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d008      	beq.n	8001620 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2280      	movs	r2, #128	; 0x80
 8001612:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e052      	b.n	80016c6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f022 0216 	bic.w	r2, r2, #22
 800162e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800163e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001644:	2b00      	cmp	r3, #0
 8001646:	d103      	bne.n	8001650 <HAL_DMA_Abort+0x62>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800164c:	2b00      	cmp	r3, #0
 800164e:	d007      	beq.n	8001660 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f022 0208 	bic.w	r2, r2, #8
 800165e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f022 0201 	bic.w	r2, r2, #1
 800166e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001670:	e013      	b.n	800169a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001672:	f7ff fe99 	bl	80013a8 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b05      	cmp	r3, #5
 800167e:	d90c      	bls.n	800169a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2220      	movs	r2, #32
 8001684:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2203      	movs	r2, #3
 800168a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e015      	b.n	80016c6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1e4      	bne.n	8001672 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ac:	223f      	movs	r2, #63	; 0x3f
 80016ae:	409a      	lsls	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2201      	movs	r2, #1
 80016b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d004      	beq.n	80016ec <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2280      	movs	r2, #128	; 0x80
 80016e6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e00c      	b.n	8001706 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2205      	movs	r2, #5
 80016f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0201 	bic.w	r2, r2, #1
 8001702:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b089      	sub	sp, #36	; 0x24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001726:	2300      	movs	r3, #0
 8001728:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
 800172e:	e177      	b.n	8001a20 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001730:	2201      	movs	r2, #1
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	4013      	ands	r3, r2
 8001742:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	429a      	cmp	r2, r3
 800174a:	f040 8166 	bne.w	8001a1a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0303 	and.w	r3, r3, #3
 8001756:	2b01      	cmp	r3, #1
 8001758:	d005      	beq.n	8001766 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001762:	2b02      	cmp	r3, #2
 8001764:	d130      	bne.n	80017c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	2203      	movs	r2, #3
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4013      	ands	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	68da      	ldr	r2, [r3, #12]
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	4313      	orrs	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800179c:	2201      	movs	r2, #1
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	4013      	ands	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	091b      	lsrs	r3, r3, #4
 80017b2:	f003 0201 	and.w	r2, r3, #1
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4313      	orrs	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	2b03      	cmp	r3, #3
 80017d2:	d017      	beq.n	8001804 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	2203      	movs	r2, #3
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	689a      	ldr	r2, [r3, #8]
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 0303 	and.w	r3, r3, #3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d123      	bne.n	8001858 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	08da      	lsrs	r2, r3, #3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3208      	adds	r2, #8
 8001818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800181c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	f003 0307 	and.w	r3, r3, #7
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	220f      	movs	r2, #15
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	4013      	ands	r3, r2
 8001832:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	691a      	ldr	r2, [r3, #16]
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	08da      	lsrs	r2, r3, #3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3208      	adds	r2, #8
 8001852:	69b9      	ldr	r1, [r7, #24]
 8001854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	2203      	movs	r2, #3
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	4013      	ands	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0203 	and.w	r2, r3, #3
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	4313      	orrs	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001894:	2b00      	cmp	r3, #0
 8001896:	f000 80c0 	beq.w	8001a1a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	4b66      	ldr	r3, [pc, #408]	; (8001a38 <HAL_GPIO_Init+0x324>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	4a65      	ldr	r2, [pc, #404]	; (8001a38 <HAL_GPIO_Init+0x324>)
 80018a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a8:	6453      	str	r3, [r2, #68]	; 0x44
 80018aa:	4b63      	ldr	r3, [pc, #396]	; (8001a38 <HAL_GPIO_Init+0x324>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018b6:	4a61      	ldr	r2, [pc, #388]	; (8001a3c <HAL_GPIO_Init+0x328>)
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	089b      	lsrs	r3, r3, #2
 80018bc:	3302      	adds	r3, #2
 80018be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	220f      	movs	r2, #15
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a58      	ldr	r2, [pc, #352]	; (8001a40 <HAL_GPIO_Init+0x32c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d037      	beq.n	8001952 <HAL_GPIO_Init+0x23e>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a57      	ldr	r2, [pc, #348]	; (8001a44 <HAL_GPIO_Init+0x330>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d031      	beq.n	800194e <HAL_GPIO_Init+0x23a>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a56      	ldr	r2, [pc, #344]	; (8001a48 <HAL_GPIO_Init+0x334>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d02b      	beq.n	800194a <HAL_GPIO_Init+0x236>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a55      	ldr	r2, [pc, #340]	; (8001a4c <HAL_GPIO_Init+0x338>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d025      	beq.n	8001946 <HAL_GPIO_Init+0x232>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a54      	ldr	r2, [pc, #336]	; (8001a50 <HAL_GPIO_Init+0x33c>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d01f      	beq.n	8001942 <HAL_GPIO_Init+0x22e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a53      	ldr	r2, [pc, #332]	; (8001a54 <HAL_GPIO_Init+0x340>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d019      	beq.n	800193e <HAL_GPIO_Init+0x22a>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a52      	ldr	r2, [pc, #328]	; (8001a58 <HAL_GPIO_Init+0x344>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d013      	beq.n	800193a <HAL_GPIO_Init+0x226>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a51      	ldr	r2, [pc, #324]	; (8001a5c <HAL_GPIO_Init+0x348>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d00d      	beq.n	8001936 <HAL_GPIO_Init+0x222>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a50      	ldr	r2, [pc, #320]	; (8001a60 <HAL_GPIO_Init+0x34c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d007      	beq.n	8001932 <HAL_GPIO_Init+0x21e>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a4f      	ldr	r2, [pc, #316]	; (8001a64 <HAL_GPIO_Init+0x350>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d101      	bne.n	800192e <HAL_GPIO_Init+0x21a>
 800192a:	2309      	movs	r3, #9
 800192c:	e012      	b.n	8001954 <HAL_GPIO_Init+0x240>
 800192e:	230a      	movs	r3, #10
 8001930:	e010      	b.n	8001954 <HAL_GPIO_Init+0x240>
 8001932:	2308      	movs	r3, #8
 8001934:	e00e      	b.n	8001954 <HAL_GPIO_Init+0x240>
 8001936:	2307      	movs	r3, #7
 8001938:	e00c      	b.n	8001954 <HAL_GPIO_Init+0x240>
 800193a:	2306      	movs	r3, #6
 800193c:	e00a      	b.n	8001954 <HAL_GPIO_Init+0x240>
 800193e:	2305      	movs	r3, #5
 8001940:	e008      	b.n	8001954 <HAL_GPIO_Init+0x240>
 8001942:	2304      	movs	r3, #4
 8001944:	e006      	b.n	8001954 <HAL_GPIO_Init+0x240>
 8001946:	2303      	movs	r3, #3
 8001948:	e004      	b.n	8001954 <HAL_GPIO_Init+0x240>
 800194a:	2302      	movs	r3, #2
 800194c:	e002      	b.n	8001954 <HAL_GPIO_Init+0x240>
 800194e:	2301      	movs	r3, #1
 8001950:	e000      	b.n	8001954 <HAL_GPIO_Init+0x240>
 8001952:	2300      	movs	r3, #0
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	f002 0203 	and.w	r2, r2, #3
 800195a:	0092      	lsls	r2, r2, #2
 800195c:	4093      	lsls	r3, r2
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001964:	4935      	ldr	r1, [pc, #212]	; (8001a3c <HAL_GPIO_Init+0x328>)
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	089b      	lsrs	r3, r3, #2
 800196a:	3302      	adds	r3, #2
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001972:	4b3d      	ldr	r3, [pc, #244]	; (8001a68 <HAL_GPIO_Init+0x354>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	43db      	mvns	r3, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4013      	ands	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d003      	beq.n	8001996 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	4313      	orrs	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001996:	4a34      	ldr	r2, [pc, #208]	; (8001a68 <HAL_GPIO_Init+0x354>)
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800199c:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <HAL_GPIO_Init+0x354>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	43db      	mvns	r3, r3
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d003      	beq.n	80019c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	4313      	orrs	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019c0:	4a29      	ldr	r2, [pc, #164]	; (8001a68 <HAL_GPIO_Init+0x354>)
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019c6:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <HAL_GPIO_Init+0x354>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	43db      	mvns	r3, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4013      	ands	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019ea:	4a1f      	ldr	r2, [pc, #124]	; (8001a68 <HAL_GPIO_Init+0x354>)
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f0:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <HAL_GPIO_Init+0x354>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a14:	4a14      	ldr	r2, [pc, #80]	; (8001a68 <HAL_GPIO_Init+0x354>)
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	61fb      	str	r3, [r7, #28]
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	2b0f      	cmp	r3, #15
 8001a24:	f67f ae84 	bls.w	8001730 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	3724      	adds	r7, #36	; 0x24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40013800 	.word	0x40013800
 8001a40:	40020000 	.word	0x40020000
 8001a44:	40020400 	.word	0x40020400
 8001a48:	40020800 	.word	0x40020800
 8001a4c:	40020c00 	.word	0x40020c00
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40021400 	.word	0x40021400
 8001a58:	40021800 	.word	0x40021800
 8001a5c:	40021c00 	.word	0x40021c00
 8001a60:	40022000 	.word	0x40022000
 8001a64:	40022400 	.word	0x40022400
 8001a68:	40013c00 	.word	0x40013c00

08001a6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	603b      	str	r3, [r7, #0]
 8001a7a:	4b20      	ldr	r3, [pc, #128]	; (8001afc <HAL_PWREx_EnableOverDrive+0x90>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	4a1f      	ldr	r2, [pc, #124]	; (8001afc <HAL_PWREx_EnableOverDrive+0x90>)
 8001a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a84:	6413      	str	r3, [r2, #64]	; 0x40
 8001a86:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_PWREx_EnableOverDrive+0x90>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8e:	603b      	str	r3, [r7, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001a92:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_PWREx_EnableOverDrive+0x94>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a98:	f7ff fc86 	bl	80013a8 <HAL_GetTick>
 8001a9c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a9e:	e009      	b.n	8001ab4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001aa0:	f7ff fc82 	bl	80013a8 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001aae:	d901      	bls.n	8001ab4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e01f      	b.n	8001af4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac0:	d1ee      	bne.n	8001aa0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac8:	f7ff fc6e 	bl	80013a8 <HAL_GetTick>
 8001acc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ace:	e009      	b.n	8001ae4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ad0:	f7ff fc6a 	bl	80013a8 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ade:	d901      	bls.n	8001ae4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e007      	b.n	8001af4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001af0:	d1ee      	bne.n	8001ad0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40023800 	.word	0x40023800
 8001b00:	420e0040 	.word	0x420e0040
 8001b04:	40007000 	.word	0x40007000
 8001b08:	420e0044 	.word	0x420e0044

08001b0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e267      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d075      	beq.n	8001c16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b2a:	4b88      	ldr	r3, [pc, #544]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d00c      	beq.n	8001b50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b36:	4b85      	ldr	r3, [pc, #532]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d112      	bne.n	8001b68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b42:	4b82      	ldr	r3, [pc, #520]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b4e:	d10b      	bne.n	8001b68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b50:	4b7e      	ldr	r3, [pc, #504]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d05b      	beq.n	8001c14 <HAL_RCC_OscConfig+0x108>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d157      	bne.n	8001c14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e242      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b70:	d106      	bne.n	8001b80 <HAL_RCC_OscConfig+0x74>
 8001b72:	4b76      	ldr	r3, [pc, #472]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a75      	ldr	r2, [pc, #468]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	e01d      	b.n	8001bbc <HAL_RCC_OscConfig+0xb0>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b88:	d10c      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x98>
 8001b8a:	4b70      	ldr	r3, [pc, #448]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a6f      	ldr	r2, [pc, #444]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	4b6d      	ldr	r3, [pc, #436]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a6c      	ldr	r2, [pc, #432]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	e00b      	b.n	8001bbc <HAL_RCC_OscConfig+0xb0>
 8001ba4:	4b69      	ldr	r3, [pc, #420]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a68      	ldr	r2, [pc, #416]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b66      	ldr	r3, [pc, #408]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a65      	ldr	r2, [pc, #404]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001bb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d013      	beq.n	8001bec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc4:	f7ff fbf0 	bl	80013a8 <HAL_GetTick>
 8001bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bcc:	f7ff fbec 	bl	80013a8 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b64      	cmp	r3, #100	; 0x64
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e207      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bde:	4b5b      	ldr	r3, [pc, #364]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0f0      	beq.n	8001bcc <HAL_RCC_OscConfig+0xc0>
 8001bea:	e014      	b.n	8001c16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff fbdc 	bl	80013a8 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff fbd8 	bl	80013a8 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	; 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e1f3      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c06:	4b51      	ldr	r3, [pc, #324]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d1f0      	bne.n	8001bf4 <HAL_RCC_OscConfig+0xe8>
 8001c12:	e000      	b.n	8001c16 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d063      	beq.n	8001cea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c22:	4b4a      	ldr	r3, [pc, #296]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00b      	beq.n	8001c46 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c2e:	4b47      	ldr	r3, [pc, #284]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c36:	2b08      	cmp	r3, #8
 8001c38:	d11c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c3a:	4b44      	ldr	r3, [pc, #272]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d116      	bne.n	8001c74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c46:	4b41      	ldr	r3, [pc, #260]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d005      	beq.n	8001c5e <HAL_RCC_OscConfig+0x152>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d001      	beq.n	8001c5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e1c7      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5e:	4b3b      	ldr	r3, [pc, #236]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	4937      	ldr	r1, [pc, #220]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	e03a      	b.n	8001cea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d020      	beq.n	8001cbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c7c:	4b34      	ldr	r3, [pc, #208]	; (8001d50 <HAL_RCC_OscConfig+0x244>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c82:	f7ff fb91 	bl	80013a8 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c8a:	f7ff fb8d 	bl	80013a8 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e1a8      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9c:	4b2b      	ldr	r3, [pc, #172]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0302 	and.w	r3, r3, #2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca8:	4b28      	ldr	r3, [pc, #160]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4925      	ldr	r1, [pc, #148]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	600b      	str	r3, [r1, #0]
 8001cbc:	e015      	b.n	8001cea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cbe:	4b24      	ldr	r3, [pc, #144]	; (8001d50 <HAL_RCC_OscConfig+0x244>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc4:	f7ff fb70 	bl	80013a8 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ccc:	f7ff fb6c 	bl	80013a8 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e187      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cde:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f0      	bne.n	8001ccc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d036      	beq.n	8001d64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d016      	beq.n	8001d2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <HAL_RCC_OscConfig+0x248>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d04:	f7ff fb50 	bl	80013a8 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d0c:	f7ff fb4c 	bl	80013a8 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e167      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_RCC_OscConfig+0x240>)
 8001d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0f0      	beq.n	8001d0c <HAL_RCC_OscConfig+0x200>
 8001d2a:	e01b      	b.n	8001d64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <HAL_RCC_OscConfig+0x248>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d32:	f7ff fb39 	bl	80013a8 <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d38:	e00e      	b.n	8001d58 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d3a:	f7ff fb35 	bl	80013a8 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d907      	bls.n	8001d58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e150      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	42470000 	.word	0x42470000
 8001d54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d58:	4b88      	ldr	r3, [pc, #544]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001d5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1ea      	bne.n	8001d3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 8097 	beq.w	8001ea0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d72:	2300      	movs	r3, #0
 8001d74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d76:	4b81      	ldr	r3, [pc, #516]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10f      	bne.n	8001da2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	4b7d      	ldr	r3, [pc, #500]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	4a7c      	ldr	r2, [pc, #496]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d90:	6413      	str	r3, [r2, #64]	; 0x40
 8001d92:	4b7a      	ldr	r3, [pc, #488]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da2:	4b77      	ldr	r3, [pc, #476]	; (8001f80 <HAL_RCC_OscConfig+0x474>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dae:	4b74      	ldr	r3, [pc, #464]	; (8001f80 <HAL_RCC_OscConfig+0x474>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a73      	ldr	r2, [pc, #460]	; (8001f80 <HAL_RCC_OscConfig+0x474>)
 8001db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dba:	f7ff faf5 	bl	80013a8 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dc2:	f7ff faf1 	bl	80013a8 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e10c      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	4b6a      	ldr	r3, [pc, #424]	; (8001f80 <HAL_RCC_OscConfig+0x474>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d106      	bne.n	8001df6 <HAL_RCC_OscConfig+0x2ea>
 8001de8:	4b64      	ldr	r3, [pc, #400]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dec:	4a63      	ldr	r2, [pc, #396]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6713      	str	r3, [r2, #112]	; 0x70
 8001df4:	e01c      	b.n	8001e30 <HAL_RCC_OscConfig+0x324>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	2b05      	cmp	r3, #5
 8001dfc:	d10c      	bne.n	8001e18 <HAL_RCC_OscConfig+0x30c>
 8001dfe:	4b5f      	ldr	r3, [pc, #380]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e02:	4a5e      	ldr	r2, [pc, #376]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e04:	f043 0304 	orr.w	r3, r3, #4
 8001e08:	6713      	str	r3, [r2, #112]	; 0x70
 8001e0a:	4b5c      	ldr	r3, [pc, #368]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0e:	4a5b      	ldr	r2, [pc, #364]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6713      	str	r3, [r2, #112]	; 0x70
 8001e16:	e00b      	b.n	8001e30 <HAL_RCC_OscConfig+0x324>
 8001e18:	4b58      	ldr	r3, [pc, #352]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1c:	4a57      	ldr	r2, [pc, #348]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e1e:	f023 0301 	bic.w	r3, r3, #1
 8001e22:	6713      	str	r3, [r2, #112]	; 0x70
 8001e24:	4b55      	ldr	r3, [pc, #340]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e28:	4a54      	ldr	r2, [pc, #336]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e2a:	f023 0304 	bic.w	r3, r3, #4
 8001e2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d015      	beq.n	8001e64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e38:	f7ff fab6 	bl	80013a8 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e3e:	e00a      	b.n	8001e56 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e40:	f7ff fab2 	bl	80013a8 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e0cb      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	4b49      	ldr	r3, [pc, #292]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0ee      	beq.n	8001e40 <HAL_RCC_OscConfig+0x334>
 8001e62:	e014      	b.n	8001e8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e64:	f7ff faa0 	bl	80013a8 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e6c:	f7ff fa9c 	bl	80013a8 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e0b5      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e82:	4b3e      	ldr	r3, [pc, #248]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1ee      	bne.n	8001e6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e8e:	7dfb      	ldrb	r3, [r7, #23]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d105      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e94:	4b39      	ldr	r3, [pc, #228]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e98:	4a38      	ldr	r2, [pc, #224]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001e9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e9e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 80a1 	beq.w	8001fec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eaa:	4b34      	ldr	r3, [pc, #208]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f003 030c 	and.w	r3, r3, #12
 8001eb2:	2b08      	cmp	r3, #8
 8001eb4:	d05c      	beq.n	8001f70 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d141      	bne.n	8001f42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ebe:	4b31      	ldr	r3, [pc, #196]	; (8001f84 <HAL_RCC_OscConfig+0x478>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7ff fa70 	bl	80013a8 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ecc:	f7ff fa6c 	bl	80013a8 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e087      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ede:	4b27      	ldr	r3, [pc, #156]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	69da      	ldr	r2, [r3, #28]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	019b      	lsls	r3, r3, #6
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f00:	085b      	lsrs	r3, r3, #1
 8001f02:	3b01      	subs	r3, #1
 8001f04:	041b      	lsls	r3, r3, #16
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	061b      	lsls	r3, r3, #24
 8001f0e:	491b      	ldr	r1, [pc, #108]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f14:	4b1b      	ldr	r3, [pc, #108]	; (8001f84 <HAL_RCC_OscConfig+0x478>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1a:	f7ff fa45 	bl	80013a8 <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f22:	f7ff fa41 	bl	80013a8 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e05c      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f34:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d0f0      	beq.n	8001f22 <HAL_RCC_OscConfig+0x416>
 8001f40:	e054      	b.n	8001fec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <HAL_RCC_OscConfig+0x478>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff fa2e 	bl	80013a8 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f50:	f7ff fa2a 	bl	80013a8 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e045      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <HAL_RCC_OscConfig+0x470>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x444>
 8001f6e:	e03d      	b.n	8001fec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d107      	bne.n	8001f88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e038      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	40007000 	.word	0x40007000
 8001f84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f88:	4b1b      	ldr	r3, [pc, #108]	; (8001ff8 <HAL_RCC_OscConfig+0x4ec>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d028      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d121      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d11a      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fb8:	4013      	ands	r3, r2
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d111      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fce:	085b      	lsrs	r3, r3, #1
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d107      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d001      	beq.n	8001fec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e000      	b.n	8001fee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023800 	.word	0x40023800

08001ffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0cc      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002010:	4b68      	ldr	r3, [pc, #416]	; (80021b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 030f 	and.w	r3, r3, #15
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d90c      	bls.n	8002038 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b65      	ldr	r3, [pc, #404]	; (80021b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002026:	4b63      	ldr	r3, [pc, #396]	; (80021b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d001      	beq.n	8002038 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0b8      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d020      	beq.n	8002086 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	2b00      	cmp	r3, #0
 800204e:	d005      	beq.n	800205c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002050:	4b59      	ldr	r3, [pc, #356]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	4a58      	ldr	r2, [pc, #352]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002056:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800205a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0308 	and.w	r3, r3, #8
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002068:	4b53      	ldr	r3, [pc, #332]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	4a52      	ldr	r2, [pc, #328]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002072:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002074:	4b50      	ldr	r3, [pc, #320]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	494d      	ldr	r1, [pc, #308]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002082:	4313      	orrs	r3, r2
 8002084:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	2b00      	cmp	r3, #0
 8002090:	d044      	beq.n	800211c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d107      	bne.n	80020aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209a:	4b47      	ldr	r3, [pc, #284]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d119      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e07f      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d003      	beq.n	80020ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020b6:	2b03      	cmp	r3, #3
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ba:	4b3f      	ldr	r3, [pc, #252]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e06f      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ca:	4b3b      	ldr	r3, [pc, #236]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e067      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020da:	4b37      	ldr	r3, [pc, #220]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f023 0203 	bic.w	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4934      	ldr	r1, [pc, #208]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ec:	f7ff f95c 	bl	80013a8 <HAL_GetTick>
 80020f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f2:	e00a      	b.n	800210a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f4:	f7ff f958 	bl	80013a8 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e04f      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	4b2b      	ldr	r3, [pc, #172]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 020c 	and.w	r2, r3, #12
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	429a      	cmp	r2, r3
 800211a:	d1eb      	bne.n	80020f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800211c:	4b25      	ldr	r3, [pc, #148]	; (80021b4 <HAL_RCC_ClockConfig+0x1b8>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 030f 	and.w	r3, r3, #15
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d20c      	bcs.n	8002144 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b22      	ldr	r3, [pc, #136]	; (80021b4 <HAL_RCC_ClockConfig+0x1b8>)
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002132:	4b20      	ldr	r3, [pc, #128]	; (80021b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d001      	beq.n	8002144 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e032      	b.n	80021aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b00      	cmp	r3, #0
 800214e:	d008      	beq.n	8002162 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002150:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	4916      	ldr	r1, [pc, #88]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800215e:	4313      	orrs	r3, r2
 8002160:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0308 	and.w	r3, r3, #8
 800216a:	2b00      	cmp	r3, #0
 800216c:	d009      	beq.n	8002182 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800216e:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	490e      	ldr	r1, [pc, #56]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800217e:	4313      	orrs	r3, r2
 8002180:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002182:	f000 f821 	bl	80021c8 <HAL_RCC_GetSysClockFreq>
 8002186:	4602      	mov	r2, r0
 8002188:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <HAL_RCC_ClockConfig+0x1bc>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	490a      	ldr	r1, [pc, #40]	; (80021bc <HAL_RCC_ClockConfig+0x1c0>)
 8002194:	5ccb      	ldrb	r3, [r1, r3]
 8002196:	fa22 f303 	lsr.w	r3, r2, r3
 800219a:	4a09      	ldr	r2, [pc, #36]	; (80021c0 <HAL_RCC_ClockConfig+0x1c4>)
 800219c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800219e:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <HAL_RCC_ClockConfig+0x1c8>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff f8bc 	bl	8001320 <HAL_InitTick>

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40023c00 	.word	0x40023c00
 80021b8:	40023800 	.word	0x40023800
 80021bc:	080058f8 	.word	0x080058f8
 80021c0:	20000000 	.word	0x20000000
 80021c4:	20000004 	.word	0x20000004

080021c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021cc:	b090      	sub	sp, #64	; 0x40
 80021ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	637b      	str	r3, [r7, #52]	; 0x34
 80021d4:	2300      	movs	r3, #0
 80021d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021d8:	2300      	movs	r3, #0
 80021da:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021e0:	4b59      	ldr	r3, [pc, #356]	; (8002348 <HAL_RCC_GetSysClockFreq+0x180>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 030c 	and.w	r3, r3, #12
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d00d      	beq.n	8002208 <HAL_RCC_GetSysClockFreq+0x40>
 80021ec:	2b08      	cmp	r3, #8
 80021ee:	f200 80a1 	bhi.w	8002334 <HAL_RCC_GetSysClockFreq+0x16c>
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d002      	beq.n	80021fc <HAL_RCC_GetSysClockFreq+0x34>
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d003      	beq.n	8002202 <HAL_RCC_GetSysClockFreq+0x3a>
 80021fa:	e09b      	b.n	8002334 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021fc:	4b53      	ldr	r3, [pc, #332]	; (800234c <HAL_RCC_GetSysClockFreq+0x184>)
 80021fe:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002200:	e09b      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002202:	4b53      	ldr	r3, [pc, #332]	; (8002350 <HAL_RCC_GetSysClockFreq+0x188>)
 8002204:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002206:	e098      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002208:	4b4f      	ldr	r3, [pc, #316]	; (8002348 <HAL_RCC_GetSysClockFreq+0x180>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002210:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002212:	4b4d      	ldr	r3, [pc, #308]	; (8002348 <HAL_RCC_GetSysClockFreq+0x180>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d028      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800221e:	4b4a      	ldr	r3, [pc, #296]	; (8002348 <HAL_RCC_GetSysClockFreq+0x180>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	099b      	lsrs	r3, r3, #6
 8002224:	2200      	movs	r2, #0
 8002226:	623b      	str	r3, [r7, #32]
 8002228:	627a      	str	r2, [r7, #36]	; 0x24
 800222a:	6a3b      	ldr	r3, [r7, #32]
 800222c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002230:	2100      	movs	r1, #0
 8002232:	4b47      	ldr	r3, [pc, #284]	; (8002350 <HAL_RCC_GetSysClockFreq+0x188>)
 8002234:	fb03 f201 	mul.w	r2, r3, r1
 8002238:	2300      	movs	r3, #0
 800223a:	fb00 f303 	mul.w	r3, r0, r3
 800223e:	4413      	add	r3, r2
 8002240:	4a43      	ldr	r2, [pc, #268]	; (8002350 <HAL_RCC_GetSysClockFreq+0x188>)
 8002242:	fba0 1202 	umull	r1, r2, r0, r2
 8002246:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002248:	460a      	mov	r2, r1
 800224a:	62ba      	str	r2, [r7, #40]	; 0x28
 800224c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800224e:	4413      	add	r3, r2
 8002250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002254:	2200      	movs	r2, #0
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	61fa      	str	r2, [r7, #28]
 800225a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800225e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002262:	f7fe f815 	bl	8000290 <__aeabi_uldivmod>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4613      	mov	r3, r2
 800226c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800226e:	e053      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002270:	4b35      	ldr	r3, [pc, #212]	; (8002348 <HAL_RCC_GetSysClockFreq+0x180>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	099b      	lsrs	r3, r3, #6
 8002276:	2200      	movs	r2, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	617a      	str	r2, [r7, #20]
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002282:	f04f 0b00 	mov.w	fp, #0
 8002286:	4652      	mov	r2, sl
 8002288:	465b      	mov	r3, fp
 800228a:	f04f 0000 	mov.w	r0, #0
 800228e:	f04f 0100 	mov.w	r1, #0
 8002292:	0159      	lsls	r1, r3, #5
 8002294:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002298:	0150      	lsls	r0, r2, #5
 800229a:	4602      	mov	r2, r0
 800229c:	460b      	mov	r3, r1
 800229e:	ebb2 080a 	subs.w	r8, r2, sl
 80022a2:	eb63 090b 	sbc.w	r9, r3, fp
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022ba:	ebb2 0408 	subs.w	r4, r2, r8
 80022be:	eb63 0509 	sbc.w	r5, r3, r9
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	00eb      	lsls	r3, r5, #3
 80022cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022d0:	00e2      	lsls	r2, r4, #3
 80022d2:	4614      	mov	r4, r2
 80022d4:	461d      	mov	r5, r3
 80022d6:	eb14 030a 	adds.w	r3, r4, sl
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	eb45 030b 	adc.w	r3, r5, fp
 80022e0:	607b      	str	r3, [r7, #4]
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022ee:	4629      	mov	r1, r5
 80022f0:	028b      	lsls	r3, r1, #10
 80022f2:	4621      	mov	r1, r4
 80022f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022f8:	4621      	mov	r1, r4
 80022fa:	028a      	lsls	r2, r1, #10
 80022fc:	4610      	mov	r0, r2
 80022fe:	4619      	mov	r1, r3
 8002300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002302:	2200      	movs	r2, #0
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	60fa      	str	r2, [r7, #12]
 8002308:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800230c:	f7fd ffc0 	bl	8000290 <__aeabi_uldivmod>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4613      	mov	r3, r2
 8002316:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002318:	4b0b      	ldr	r3, [pc, #44]	; (8002348 <HAL_RCC_GetSysClockFreq+0x180>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	3301      	adds	r3, #1
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002328:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800232a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002330:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002332:	e002      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <HAL_RCC_GetSysClockFreq+0x184>)
 8002336:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800233a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800233c:	4618      	mov	r0, r3
 800233e:	3740      	adds	r7, #64	; 0x40
 8002340:	46bd      	mov	sp, r7
 8002342:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002346:	bf00      	nop
 8002348:	40023800 	.word	0x40023800
 800234c:	00f42400 	.word	0x00f42400
 8002350:	017d7840 	.word	0x017d7840

08002354 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002358:	4b03      	ldr	r3, [pc, #12]	; (8002368 <HAL_RCC_GetHCLKFreq+0x14>)
 800235a:	681b      	ldr	r3, [r3, #0]
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	20000000 	.word	0x20000000

0800236c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002370:	f7ff fff0 	bl	8002354 <HAL_RCC_GetHCLKFreq>
 8002374:	4602      	mov	r2, r0
 8002376:	4b05      	ldr	r3, [pc, #20]	; (800238c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	0a9b      	lsrs	r3, r3, #10
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	4903      	ldr	r1, [pc, #12]	; (8002390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002382:	5ccb      	ldrb	r3, [r1, r3]
 8002384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002388:	4618      	mov	r0, r3
 800238a:	bd80      	pop	{r7, pc}
 800238c:	40023800 	.word	0x40023800
 8002390:	08005908 	.word	0x08005908

08002394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002398:	f7ff ffdc 	bl	8002354 <HAL_RCC_GetHCLKFreq>
 800239c:	4602      	mov	r2, r0
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	0b5b      	lsrs	r3, r3, #13
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	4903      	ldr	r1, [pc, #12]	; (80023b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023aa:	5ccb      	ldrb	r3, [r1, r3]
 80023ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40023800 	.word	0x40023800
 80023b8:	08005908 	.word	0x08005908

080023bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10b      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d105      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d075      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80023f0:	4b91      	ldr	r3, [pc, #580]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80023f6:	f7fe ffd7 	bl	80013a8 <HAL_GetTick>
 80023fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80023fc:	e008      	b.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80023fe:	f7fe ffd3 	bl	80013a8 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e189      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002410:	4b8a      	ldr	r3, [pc, #552]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f0      	bne.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	2b00      	cmp	r3, #0
 8002426:	d009      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	019a      	lsls	r2, r3, #6
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	071b      	lsls	r3, r3, #28
 8002434:	4981      	ldr	r1, [pc, #516]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002436:	4313      	orrs	r3, r2
 8002438:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d01f      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002448:	4b7c      	ldr	r3, [pc, #496]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800244a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800244e:	0f1b      	lsrs	r3, r3, #28
 8002450:	f003 0307 	and.w	r3, r3, #7
 8002454:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	019a      	lsls	r2, r3, #6
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	061b      	lsls	r3, r3, #24
 8002462:	431a      	orrs	r2, r3
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	071b      	lsls	r3, r3, #28
 8002468:	4974      	ldr	r1, [pc, #464]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800246a:	4313      	orrs	r3, r2
 800246c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002470:	4b72      	ldr	r3, [pc, #456]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002472:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002476:	f023 021f 	bic.w	r2, r3, #31
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	3b01      	subs	r3, #1
 8002480:	496e      	ldr	r1, [pc, #440]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002482:	4313      	orrs	r3, r2
 8002484:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002490:	2b00      	cmp	r3, #0
 8002492:	d00d      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	019a      	lsls	r2, r3, #6
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	061b      	lsls	r3, r3, #24
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	071b      	lsls	r3, r3, #28
 80024a8:	4964      	ldr	r1, [pc, #400]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80024b0:	4b61      	ldr	r3, [pc, #388]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80024b6:	f7fe ff77 	bl	80013a8 <HAL_GetTick>
 80024ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024bc:	e008      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80024be:	f7fe ff73 	bl	80013a8 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e129      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024d0:	4b5a      	ldr	r3, [pc, #360]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f0      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d105      	bne.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d079      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024f4:	4b52      	ldr	r3, [pc, #328]	; (8002640 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80024fa:	f7fe ff55 	bl	80013a8 <HAL_GetTick>
 80024fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002500:	e008      	b.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002502:	f7fe ff51 	bl	80013a8 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e107      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002514:	4b49      	ldr	r3, [pc, #292]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800251c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002520:	d0ef      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b00      	cmp	r3, #0
 800252c:	d020      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800252e:	4b43      	ldr	r3, [pc, #268]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002534:	0f1b      	lsrs	r3, r3, #28
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	019a      	lsls	r2, r3, #6
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	061b      	lsls	r3, r3, #24
 8002548:	431a      	orrs	r2, r3
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	071b      	lsls	r3, r3, #28
 800254e:	493b      	ldr	r1, [pc, #236]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002556:	4b39      	ldr	r3, [pc, #228]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002558:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800255c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	3b01      	subs	r3, #1
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	4934      	ldr	r1, [pc, #208]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d01e      	beq.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800257c:	4b2f      	ldr	r3, [pc, #188]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800257e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002582:	0e1b      	lsrs	r3, r3, #24
 8002584:	f003 030f 	and.w	r3, r3, #15
 8002588:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	019a      	lsls	r2, r3, #6
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	061b      	lsls	r3, r3, #24
 8002594:	431a      	orrs	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	071b      	lsls	r3, r3, #28
 800259c:	4927      	ldr	r1, [pc, #156]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80025a4:	4b25      	ldr	r3, [pc, #148]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80025a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b2:	4922      	ldr	r1, [pc, #136]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80025ba:	4b21      	ldr	r3, [pc, #132]	; (8002640 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80025bc:	2201      	movs	r2, #1
 80025be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80025c0:	f7fe fef2 	bl	80013a8 <HAL_GetTick>
 80025c4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80025c6:	e008      	b.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80025c8:	f7fe feee 	bl	80013a8 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d901      	bls.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e0a4      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80025da:	4b18      	ldr	r3, [pc, #96]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025e6:	d1ef      	bne.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0320 	and.w	r3, r3, #32
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 808b 	beq.w	800270c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	4a0f      	ldr	r2, [pc, #60]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002604:	6413      	str	r3, [r2, #64]	; 0x40
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002612:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8002618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800261e:	f7fe fec3 	bl	80013a8 <HAL_GetTick>
 8002622:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002624:	e010      	b.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002626:	f7fe febf 	bl	80013a8 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d909      	bls.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e075      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002638:	42470068 	.word	0x42470068
 800263c:	40023800 	.word	0x40023800
 8002640:	42470070 	.word	0x42470070
 8002644:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002648:	4b38      	ldr	r3, [pc, #224]	; (800272c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0e8      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002654:	4b36      	ldr	r3, [pc, #216]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002658:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800265c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d02f      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	429a      	cmp	r2, r3
 8002670:	d028      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002672:	4b2f      	ldr	r3, [pc, #188]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002676:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800267a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800267c:	4b2d      	ldr	r3, [pc, #180]	; (8002734 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800267e:	2201      	movs	r2, #1
 8002680:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002682:	4b2c      	ldr	r3, [pc, #176]	; (8002734 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002688:	4a29      	ldr	r2, [pc, #164]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800268e:	4b28      	ldr	r3, [pc, #160]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b01      	cmp	r3, #1
 8002698:	d114      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800269a:	f7fe fe85 	bl	80013a8 <HAL_GetTick>
 800269e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a0:	e00a      	b.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026a2:	f7fe fe81 	bl	80013a8 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e035      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b8:	4b1d      	ldr	r3, [pc, #116]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80026ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0ee      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80026d0:	d10d      	bne.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x332>
 80026d2:	4b17      	ldr	r3, [pc, #92]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80026e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026e6:	4912      	ldr	r1, [pc, #72]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	608b      	str	r3, [r1, #8]
 80026ec:	e005      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80026ee:	4b10      	ldr	r3, [pc, #64]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	4a0f      	ldr	r2, [pc, #60]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80026f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80026f8:	6093      	str	r3, [r2, #8]
 80026fa:	4b0d      	ldr	r3, [pc, #52]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80026fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002706:	490a      	ldr	r1, [pc, #40]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002708:	4313      	orrs	r3, r2
 800270a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b00      	cmp	r3, #0
 8002716:	d004      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800271e:	4b06      	ldr	r3, [pc, #24]	; (8002738 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8002720:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40007000 	.word	0x40007000
 8002730:	40023800 	.word	0x40023800
 8002734:	42470e40 	.word	0x42470e40
 8002738:	424711e0 	.word	0x424711e0

0800273c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e066      	b.n	8002820 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	7f5b      	ldrb	r3, [r3, #29]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	d105      	bne.n	8002768 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7fe fac4 	bl	8000cf0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2202      	movs	r2, #2
 800276c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	22ca      	movs	r2, #202	; 0xca
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2253      	movs	r2, #83	; 0x53
 800277c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f87a 	bl	8002878 <RTC_EnterInitMode>
 8002784:	4603      	mov	r3, r0
 8002786:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d12c      	bne.n	80027e8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6812      	ldr	r2, [r2, #0]
 8002798:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800279c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027a0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	431a      	orrs	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	431a      	orrs	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	430a      	orrs	r2, r1
 80027be:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68d2      	ldr	r2, [r2, #12]
 80027c8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6919      	ldr	r1, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	041a      	lsls	r2, r3, #16
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f881 	bl	80028e6 <RTC_ExitInitMode>
 80027e4:	4603      	mov	r3, r0
 80027e6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d113      	bne.n	8002816 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027fc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	699a      	ldr	r2, [r3, #24]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	22ff      	movs	r2, #255	; 0xff
 800281c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002842:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002844:	f7fe fdb0 	bl	80013a8 <HAL_GetTick>
 8002848:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800284a:	e009      	b.n	8002860 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800284c:	f7fe fdac 	bl	80013a8 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800285a:	d901      	bls.n	8002860 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e007      	b.n	8002870 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	2b00      	cmp	r3, #0
 800286c:	d0ee      	beq.n	800284c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002884:	2300      	movs	r3, #0
 8002886:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002892:	2b00      	cmp	r3, #0
 8002894:	d122      	bne.n	80028dc <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028a4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028a6:	f7fe fd7f 	bl	80013a8 <HAL_GetTick>
 80028aa:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80028ac:	e00c      	b.n	80028c8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80028ae:	f7fe fd7b 	bl	80013a8 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028bc:	d904      	bls.n	80028c8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2204      	movs	r2, #4
 80028c2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <RTC_EnterInitMode+0x64>
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d1e8      	bne.n	80028ae <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b084      	sub	sp, #16
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68da      	ldr	r2, [r3, #12]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002900:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 0320 	and.w	r3, r3, #32
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10a      	bne.n	8002926 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7ff ff89 	bl	8002828 <HAL_RTC_WaitForSynchro>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d004      	beq.n	8002926 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2204      	movs	r2, #4
 8002920:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002926:	7bfb      	ldrb	r3, [r7, #15]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e041      	b.n	80029c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d106      	bne.n	800295c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7fe fba8 	bl	80010ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2202      	movs	r2, #2
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3304      	adds	r3, #4
 800296c:	4619      	mov	r1, r3
 800296e:	4610      	mov	r0, r2
 8002970:	f000 fad8 	bl	8002f24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e041      	b.n	8002a64 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d106      	bne.n	80029fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f839 	bl	8002a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2202      	movs	r2, #2
 80029fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	f000 fa89 	bl	8002f24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d109      	bne.n	8002aa4 <HAL_TIM_PWM_Start+0x24>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	bf14      	ite	ne
 8002a9c:	2301      	movne	r3, #1
 8002a9e:	2300      	moveq	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	e022      	b.n	8002aea <HAL_TIM_PWM_Start+0x6a>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	2b04      	cmp	r3, #4
 8002aa8:	d109      	bne.n	8002abe <HAL_TIM_PWM_Start+0x3e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	bf14      	ite	ne
 8002ab6:	2301      	movne	r3, #1
 8002ab8:	2300      	moveq	r3, #0
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	e015      	b.n	8002aea <HAL_TIM_PWM_Start+0x6a>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d109      	bne.n	8002ad8 <HAL_TIM_PWM_Start+0x58>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	bf14      	ite	ne
 8002ad0:	2301      	movne	r3, #1
 8002ad2:	2300      	moveq	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	e008      	b.n	8002aea <HAL_TIM_PWM_Start+0x6a>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	bf14      	ite	ne
 8002ae4:	2301      	movne	r3, #1
 8002ae6:	2300      	moveq	r3, #0
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e07c      	b.n	8002bec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d104      	bne.n	8002b02 <HAL_TIM_PWM_Start+0x82>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b00:	e013      	b.n	8002b2a <HAL_TIM_PWM_Start+0xaa>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b04      	cmp	r3, #4
 8002b06:	d104      	bne.n	8002b12 <HAL_TIM_PWM_Start+0x92>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b10:	e00b      	b.n	8002b2a <HAL_TIM_PWM_Start+0xaa>
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d104      	bne.n	8002b22 <HAL_TIM_PWM_Start+0xa2>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b20:	e003      	b.n	8002b2a <HAL_TIM_PWM_Start+0xaa>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2202      	movs	r2, #2
 8002b26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	6839      	ldr	r1, [r7, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 fce0 	bl	80034f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a2d      	ldr	r2, [pc, #180]	; (8002bf4 <HAL_TIM_PWM_Start+0x174>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_TIM_PWM_Start+0xcc>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a2c      	ldr	r2, [pc, #176]	; (8002bf8 <HAL_TIM_PWM_Start+0x178>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d101      	bne.n	8002b50 <HAL_TIM_PWM_Start+0xd0>
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e000      	b.n	8002b52 <HAL_TIM_PWM_Start+0xd2>
 8002b50:	2300      	movs	r3, #0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d007      	beq.n	8002b66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a22      	ldr	r2, [pc, #136]	; (8002bf4 <HAL_TIM_PWM_Start+0x174>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d022      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b78:	d01d      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1f      	ldr	r2, [pc, #124]	; (8002bfc <HAL_TIM_PWM_Start+0x17c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d018      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a1d      	ldr	r2, [pc, #116]	; (8002c00 <HAL_TIM_PWM_Start+0x180>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d013      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a1c      	ldr	r2, [pc, #112]	; (8002c04 <HAL_TIM_PWM_Start+0x184>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d00e      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a16      	ldr	r2, [pc, #88]	; (8002bf8 <HAL_TIM_PWM_Start+0x178>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d009      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a18      	ldr	r2, [pc, #96]	; (8002c08 <HAL_TIM_PWM_Start+0x188>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d004      	beq.n	8002bb6 <HAL_TIM_PWM_Start+0x136>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a16      	ldr	r2, [pc, #88]	; (8002c0c <HAL_TIM_PWM_Start+0x18c>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d111      	bne.n	8002bda <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2b06      	cmp	r3, #6
 8002bc6:	d010      	beq.n	8002bea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0201 	orr.w	r2, r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bd8:	e007      	b.n	8002bea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f042 0201 	orr.w	r2, r2, #1
 8002be8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40010000 	.word	0x40010000
 8002bf8:	40010400 	.word	0x40010400
 8002bfc:	40000400 	.word	0x40000400
 8002c00:	40000800 	.word	0x40000800
 8002c04:	40000c00 	.word	0x40000c00
 8002c08:	40014000 	.word	0x40014000
 8002c0c:	40001800 	.word	0x40001800

08002c10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d101      	bne.n	8002c2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e0ae      	b.n	8002d8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b0c      	cmp	r3, #12
 8002c3a:	f200 809f 	bhi.w	8002d7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002c3e:	a201      	add	r2, pc, #4	; (adr r2, 8002c44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c44:	08002c79 	.word	0x08002c79
 8002c48:	08002d7d 	.word	0x08002d7d
 8002c4c:	08002d7d 	.word	0x08002d7d
 8002c50:	08002d7d 	.word	0x08002d7d
 8002c54:	08002cb9 	.word	0x08002cb9
 8002c58:	08002d7d 	.word	0x08002d7d
 8002c5c:	08002d7d 	.word	0x08002d7d
 8002c60:	08002d7d 	.word	0x08002d7d
 8002c64:	08002cfb 	.word	0x08002cfb
 8002c68:	08002d7d 	.word	0x08002d7d
 8002c6c:	08002d7d 	.word	0x08002d7d
 8002c70:	08002d7d 	.word	0x08002d7d
 8002c74:	08002d3b 	.word	0x08002d3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 f9f0 	bl	8003064 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699a      	ldr	r2, [r3, #24]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0208 	orr.w	r2, r2, #8
 8002c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0204 	bic.w	r2, r2, #4
 8002ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6999      	ldr	r1, [r3, #24]
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	619a      	str	r2, [r3, #24]
      break;
 8002cb6:	e064      	b.n	8002d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 fa40 	bl	8003144 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699a      	ldr	r2, [r3, #24]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699a      	ldr	r2, [r3, #24]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6999      	ldr	r1, [r3, #24]
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	021a      	lsls	r2, r3, #8
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	619a      	str	r2, [r3, #24]
      break;
 8002cf8:	e043      	b.n	8002d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68b9      	ldr	r1, [r7, #8]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fa95 	bl	8003230 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69da      	ldr	r2, [r3, #28]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 0208 	orr.w	r2, r2, #8
 8002d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	69da      	ldr	r2, [r3, #28]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0204 	bic.w	r2, r2, #4
 8002d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	69d9      	ldr	r1, [r3, #28]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	61da      	str	r2, [r3, #28]
      break;
 8002d38:	e023      	b.n	8002d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 fae9 	bl	8003318 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	69da      	ldr	r2, [r3, #28]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	69da      	ldr	r2, [r3, #28]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	69d9      	ldr	r1, [r3, #28]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	021a      	lsls	r2, r3, #8
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	61da      	str	r2, [r3, #28]
      break;
 8002d7a:	e002      	b.n	8002d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8002d80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d101      	bne.n	8002db0 <HAL_TIM_ConfigClockSource+0x1c>
 8002dac:	2302      	movs	r3, #2
 8002dae:	e0b4      	b.n	8002f1a <HAL_TIM_ConfigClockSource+0x186>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002dce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002de8:	d03e      	beq.n	8002e68 <HAL_TIM_ConfigClockSource+0xd4>
 8002dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dee:	f200 8087 	bhi.w	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002df2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002df6:	f000 8086 	beq.w	8002f06 <HAL_TIM_ConfigClockSource+0x172>
 8002dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dfe:	d87f      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e00:	2b70      	cmp	r3, #112	; 0x70
 8002e02:	d01a      	beq.n	8002e3a <HAL_TIM_ConfigClockSource+0xa6>
 8002e04:	2b70      	cmp	r3, #112	; 0x70
 8002e06:	d87b      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e08:	2b60      	cmp	r3, #96	; 0x60
 8002e0a:	d050      	beq.n	8002eae <HAL_TIM_ConfigClockSource+0x11a>
 8002e0c:	2b60      	cmp	r3, #96	; 0x60
 8002e0e:	d877      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e10:	2b50      	cmp	r3, #80	; 0x50
 8002e12:	d03c      	beq.n	8002e8e <HAL_TIM_ConfigClockSource+0xfa>
 8002e14:	2b50      	cmp	r3, #80	; 0x50
 8002e16:	d873      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e18:	2b40      	cmp	r3, #64	; 0x40
 8002e1a:	d058      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0x13a>
 8002e1c:	2b40      	cmp	r3, #64	; 0x40
 8002e1e:	d86f      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e20:	2b30      	cmp	r3, #48	; 0x30
 8002e22:	d064      	beq.n	8002eee <HAL_TIM_ConfigClockSource+0x15a>
 8002e24:	2b30      	cmp	r3, #48	; 0x30
 8002e26:	d86b      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e28:	2b20      	cmp	r3, #32
 8002e2a:	d060      	beq.n	8002eee <HAL_TIM_ConfigClockSource+0x15a>
 8002e2c:	2b20      	cmp	r3, #32
 8002e2e:	d867      	bhi.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d05c      	beq.n	8002eee <HAL_TIM_ConfigClockSource+0x15a>
 8002e34:	2b10      	cmp	r3, #16
 8002e36:	d05a      	beq.n	8002eee <HAL_TIM_ConfigClockSource+0x15a>
 8002e38:	e062      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	6899      	ldr	r1, [r3, #8]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f000 fb35 	bl	80034b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	609a      	str	r2, [r3, #8]
      break;
 8002e66:	e04f      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6818      	ldr	r0, [r3, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	6899      	ldr	r1, [r3, #8]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f000 fb1e 	bl	80034b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e8a:	609a      	str	r2, [r3, #8]
      break;
 8002e8c:	e03c      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	6859      	ldr	r1, [r3, #4]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	f000 fa92 	bl	80033c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2150      	movs	r1, #80	; 0x50
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 faeb 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002eac:	e02c      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	6859      	ldr	r1, [r3, #4]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f000 fab1 	bl	8003422 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2160      	movs	r1, #96	; 0x60
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 fadb 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002ecc:	e01c      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6818      	ldr	r0, [r3, #0]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	6859      	ldr	r1, [r3, #4]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	461a      	mov	r2, r3
 8002edc:	f000 fa72 	bl	80033c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2140      	movs	r1, #64	; 0x40
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 facb 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002eec:	e00c      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4610      	mov	r0, r2
 8002efa:	f000 fac2 	bl	8003482 <TIM_ITRx_SetConfig>
      break;
 8002efe:	e003      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]
      break;
 8002f04:	e000      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
	...

08002f24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a40      	ldr	r2, [pc, #256]	; (8003038 <TIM_Base_SetConfig+0x114>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d013      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f42:	d00f      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a3d      	ldr	r2, [pc, #244]	; (800303c <TIM_Base_SetConfig+0x118>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d00b      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a3c      	ldr	r2, [pc, #240]	; (8003040 <TIM_Base_SetConfig+0x11c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d007      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a3b      	ldr	r2, [pc, #236]	; (8003044 <TIM_Base_SetConfig+0x120>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d003      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a3a      	ldr	r2, [pc, #232]	; (8003048 <TIM_Base_SetConfig+0x124>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d108      	bne.n	8002f76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a2f      	ldr	r2, [pc, #188]	; (8003038 <TIM_Base_SetConfig+0x114>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d02b      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f84:	d027      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a2c      	ldr	r2, [pc, #176]	; (800303c <TIM_Base_SetConfig+0x118>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d023      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a2b      	ldr	r2, [pc, #172]	; (8003040 <TIM_Base_SetConfig+0x11c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d01f      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a2a      	ldr	r2, [pc, #168]	; (8003044 <TIM_Base_SetConfig+0x120>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01b      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a29      	ldr	r2, [pc, #164]	; (8003048 <TIM_Base_SetConfig+0x124>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d017      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a28      	ldr	r2, [pc, #160]	; (800304c <TIM_Base_SetConfig+0x128>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a27      	ldr	r2, [pc, #156]	; (8003050 <TIM_Base_SetConfig+0x12c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00f      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a26      	ldr	r2, [pc, #152]	; (8003054 <TIM_Base_SetConfig+0x130>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d00b      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a25      	ldr	r2, [pc, #148]	; (8003058 <TIM_Base_SetConfig+0x134>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d007      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a24      	ldr	r2, [pc, #144]	; (800305c <TIM_Base_SetConfig+0x138>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d003      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a23      	ldr	r2, [pc, #140]	; (8003060 <TIM_Base_SetConfig+0x13c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d108      	bne.n	8002fe8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a0a      	ldr	r2, [pc, #40]	; (8003038 <TIM_Base_SetConfig+0x114>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d003      	beq.n	800301c <TIM_Base_SetConfig+0xf8>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a0c      	ldr	r2, [pc, #48]	; (8003048 <TIM_Base_SetConfig+0x124>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d103      	bne.n	8003024 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	615a      	str	r2, [r3, #20]
}
 800302a:	bf00      	nop
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40010000 	.word	0x40010000
 800303c:	40000400 	.word	0x40000400
 8003040:	40000800 	.word	0x40000800
 8003044:	40000c00 	.word	0x40000c00
 8003048:	40010400 	.word	0x40010400
 800304c:	40014000 	.word	0x40014000
 8003050:	40014400 	.word	0x40014400
 8003054:	40014800 	.word	0x40014800
 8003058:	40001800 	.word	0x40001800
 800305c:	40001c00 	.word	0x40001c00
 8003060:	40002000 	.word	0x40002000

08003064 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	f023 0201 	bic.w	r2, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f023 0303 	bic.w	r3, r3, #3
 800309a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	f023 0302 	bic.w	r3, r3, #2
 80030ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a20      	ldr	r2, [pc, #128]	; (800313c <TIM_OC1_SetConfig+0xd8>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d003      	beq.n	80030c8 <TIM_OC1_SetConfig+0x64>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a1f      	ldr	r2, [pc, #124]	; (8003140 <TIM_OC1_SetConfig+0xdc>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d10c      	bne.n	80030e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	f023 0308 	bic.w	r3, r3, #8
 80030ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	f023 0304 	bic.w	r3, r3, #4
 80030e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a15      	ldr	r2, [pc, #84]	; (800313c <TIM_OC1_SetConfig+0xd8>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d003      	beq.n	80030f2 <TIM_OC1_SetConfig+0x8e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a14      	ldr	r2, [pc, #80]	; (8003140 <TIM_OC1_SetConfig+0xdc>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d111      	bne.n	8003116 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003100:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	4313      	orrs	r3, r2
 800310a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	4313      	orrs	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	621a      	str	r2, [r3, #32]
}
 8003130:	bf00      	nop
 8003132:	371c      	adds	r7, #28
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	40010000 	.word	0x40010000
 8003140:	40010400 	.word	0x40010400

08003144 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	f023 0210 	bic.w	r2, r3, #16
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800317a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	021b      	lsls	r3, r3, #8
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4313      	orrs	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	f023 0320 	bic.w	r3, r3, #32
 800318e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	4313      	orrs	r3, r2
 800319a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a22      	ldr	r2, [pc, #136]	; (8003228 <TIM_OC2_SetConfig+0xe4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d003      	beq.n	80031ac <TIM_OC2_SetConfig+0x68>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a21      	ldr	r2, [pc, #132]	; (800322c <TIM_OC2_SetConfig+0xe8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d10d      	bne.n	80031c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a17      	ldr	r2, [pc, #92]	; (8003228 <TIM_OC2_SetConfig+0xe4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d003      	beq.n	80031d8 <TIM_OC2_SetConfig+0x94>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a16      	ldr	r2, [pc, #88]	; (800322c <TIM_OC2_SetConfig+0xe8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d113      	bne.n	8003200 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80031de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80031e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	621a      	str	r2, [r3, #32]
}
 800321a:	bf00      	nop
 800321c:	371c      	adds	r7, #28
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40010000 	.word	0x40010000
 800322c:	40010400 	.word	0x40010400

08003230 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800325e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 0303 	bic.w	r3, r3, #3
 8003266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a21      	ldr	r2, [pc, #132]	; (8003310 <TIM_OC3_SetConfig+0xe0>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d003      	beq.n	8003296 <TIM_OC3_SetConfig+0x66>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a20      	ldr	r2, [pc, #128]	; (8003314 <TIM_OC3_SetConfig+0xe4>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d10d      	bne.n	80032b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800329c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	021b      	lsls	r3, r3, #8
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a16      	ldr	r2, [pc, #88]	; (8003310 <TIM_OC3_SetConfig+0xe0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d003      	beq.n	80032c2 <TIM_OC3_SetConfig+0x92>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a15      	ldr	r2, [pc, #84]	; (8003314 <TIM_OC3_SetConfig+0xe4>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d113      	bne.n	80032ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	4313      	orrs	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	621a      	str	r2, [r3, #32]
}
 8003304:	bf00      	nop
 8003306:	371c      	adds	r7, #28
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	40010000 	.word	0x40010000
 8003314:	40010400 	.word	0x40010400

08003318 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800334e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	021b      	lsls	r3, r3, #8
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	4313      	orrs	r3, r2
 800335a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003362:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	031b      	lsls	r3, r3, #12
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a12      	ldr	r2, [pc, #72]	; (80033bc <TIM_OC4_SetConfig+0xa4>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d003      	beq.n	8003380 <TIM_OC4_SetConfig+0x68>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a11      	ldr	r2, [pc, #68]	; (80033c0 <TIM_OC4_SetConfig+0xa8>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d109      	bne.n	8003394 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003386:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	019b      	lsls	r3, r3, #6
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	4313      	orrs	r3, r2
 8003392:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	621a      	str	r2, [r3, #32]
}
 80033ae:	bf00      	nop
 80033b0:	371c      	adds	r7, #28
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	40010000 	.word	0x40010000
 80033c0:	40010400 	.word	0x40010400

080033c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	f023 0201 	bic.w	r2, r3, #1
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f023 030a 	bic.w	r3, r3, #10
 8003400:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	4313      	orrs	r3, r2
 8003408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	693a      	ldr	r2, [r7, #16]
 800340e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	621a      	str	r2, [r3, #32]
}
 8003416:	bf00      	nop
 8003418:	371c      	adds	r7, #28
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003422:	b480      	push	{r7}
 8003424:	b087      	sub	sp, #28
 8003426:	af00      	add	r7, sp, #0
 8003428:	60f8      	str	r0, [r7, #12]
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	f023 0210 	bic.w	r2, r3, #16
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800344c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	031b      	lsls	r3, r3, #12
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	4313      	orrs	r3, r2
 8003456:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800345e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	011b      	lsls	r3, r3, #4
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	621a      	str	r2, [r3, #32]
}
 8003476:	bf00      	nop
 8003478:	371c      	adds	r7, #28
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003482:	b480      	push	{r7}
 8003484:	b085      	sub	sp, #20
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003498:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4313      	orrs	r3, r2
 80034a0:	f043 0307 	orr.w	r3, r3, #7
 80034a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	609a      	str	r2, [r3, #8]
}
 80034ac:	bf00      	nop
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
 80034c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	021a      	lsls	r2, r3, #8
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	431a      	orrs	r2, r3
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4313      	orrs	r3, r2
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	609a      	str	r2, [r3, #8]
}
 80034ec:	bf00      	nop
 80034ee:	371c      	adds	r7, #28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b087      	sub	sp, #28
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f003 031f 	and.w	r3, r3, #31
 800350a:	2201      	movs	r2, #1
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6a1a      	ldr	r2, [r3, #32]
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	43db      	mvns	r3, r3
 800351a:	401a      	ands	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a1a      	ldr	r2, [r3, #32]
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 031f 	and.w	r3, r3, #31
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	fa01 f303 	lsl.w	r3, r1, r3
 8003530:	431a      	orrs	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	621a      	str	r2, [r3, #32]
}
 8003536:	bf00      	nop
 8003538:	371c      	adds	r7, #28
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
	...

08003544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003558:	2302      	movs	r3, #2
 800355a:	e05a      	b.n	8003612 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003582:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a21      	ldr	r2, [pc, #132]	; (8003620 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d022      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a8:	d01d      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a1d      	ldr	r2, [pc, #116]	; (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d018      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a1b      	ldr	r2, [pc, #108]	; (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d013      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a1a      	ldr	r2, [pc, #104]	; (800362c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d00e      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a18      	ldr	r2, [pc, #96]	; (8003630 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d009      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a17      	ldr	r2, [pc, #92]	; (8003634 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d004      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a15      	ldr	r2, [pc, #84]	; (8003638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d10c      	bne.n	8003600 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	40010000 	.word	0x40010000
 8003624:	40000400 	.word	0x40000400
 8003628:	40000800 	.word	0x40000800
 800362c:	40000c00 	.word	0x40000c00
 8003630:	40010400 	.word	0x40010400
 8003634:	40014000 	.word	0x40014000
 8003638:	40001800 	.word	0x40001800

0800363c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e03f      	b.n	80036ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7fd fdc8 	bl	80011f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2224      	movs	r2, #36	; 0x24
 800366c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68da      	ldr	r2, [r3, #12]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800367e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f000 fddf 	bl	8004244 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691a      	ldr	r2, [r3, #16]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	695a      	ldr	r2, [r3, #20]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68da      	ldr	r2, [r3, #12]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b08a      	sub	sp, #40	; 0x28
 80036da:	af02      	add	r7, sp, #8
 80036dc:	60f8      	str	r0, [r7, #12]
 80036de:	60b9      	str	r1, [r7, #8]
 80036e0:	603b      	str	r3, [r7, #0]
 80036e2:	4613      	mov	r3, r2
 80036e4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b20      	cmp	r3, #32
 80036f4:	d17c      	bne.n	80037f0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <HAL_UART_Transmit+0x2c>
 80036fc:	88fb      	ldrh	r3, [r7, #6]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e075      	b.n	80037f2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_UART_Transmit+0x3e>
 8003710:	2302      	movs	r3, #2
 8003712:	e06e      	b.n	80037f2 <HAL_UART_Transmit+0x11c>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2221      	movs	r2, #33	; 0x21
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800372a:	f7fd fe3d 	bl	80013a8 <HAL_GetTick>
 800372e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	88fa      	ldrh	r2, [r7, #6]
 8003734:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	88fa      	ldrh	r2, [r7, #6]
 800373a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003744:	d108      	bne.n	8003758 <HAL_UART_Transmit+0x82>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d104      	bne.n	8003758 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	e003      	b.n	8003760 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800375c:	2300      	movs	r3, #0
 800375e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003768:	e02a      	b.n	80037c0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	2200      	movs	r2, #0
 8003772:	2180      	movs	r1, #128	; 0x80
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 fb1f 	bl	8003db8 <UART_WaitOnFlagUntilTimeout>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e036      	b.n	80037f2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10b      	bne.n	80037a2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003798:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	3302      	adds	r3, #2
 800379e:	61bb      	str	r3, [r7, #24]
 80037a0:	e007      	b.n	80037b2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	781a      	ldrb	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	3301      	adds	r3, #1
 80037b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	3b01      	subs	r3, #1
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1cf      	bne.n	800376a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	2200      	movs	r2, #0
 80037d2:	2140      	movs	r1, #64	; 0x40
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f000 faef 	bl	8003db8 <UART_WaitOnFlagUntilTimeout>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e006      	b.n	80037f2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037ec:	2300      	movs	r3, #0
 80037ee:	e000      	b.n	80037f2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037f0:	2302      	movs	r3, #2
  }
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3720      	adds	r7, #32
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b084      	sub	sp, #16
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	4613      	mov	r3, r2
 8003806:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b20      	cmp	r3, #32
 8003812:	d11d      	bne.n	8003850 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <HAL_UART_Receive_IT+0x26>
 800381a:	88fb      	ldrh	r3, [r7, #6]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e016      	b.n	8003852 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_UART_Receive_IT+0x38>
 800382e:	2302      	movs	r3, #2
 8003830:	e00f      	b.n	8003852 <HAL_UART_Receive_IT+0x58>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003840:	88fb      	ldrh	r3, [r7, #6]
 8003842:	461a      	mov	r2, r3
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fb24 	bl	8003e94 <UART_Start_Receive_IT>
 800384c:	4603      	mov	r3, r0
 800384e:	e000      	b.n	8003852 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003850:	2302      	movs	r3, #2
  }
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b0ba      	sub	sp, #232	; 0xe8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003882:	2300      	movs	r3, #0
 8003884:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003888:	2300      	movs	r3, #0
 800388a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800388e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800389a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10f      	bne.n	80038c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038a6:	f003 0320 	and.w	r3, r3, #32
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d009      	beq.n	80038c2 <HAL_UART_IRQHandler+0x66>
 80038ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038b2:	f003 0320 	and.w	r3, r3, #32
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 fc07 	bl	80040ce <UART_Receive_IT>
      return;
 80038c0:	e256      	b.n	8003d70 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80038c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f000 80de 	beq.w	8003a88 <HAL_UART_IRQHandler+0x22c>
 80038cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d106      	bne.n	80038e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80038d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 80d1 	beq.w	8003a88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80038e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00b      	beq.n	800390a <HAL_UART_IRQHandler+0xae>
 80038f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d005      	beq.n	800390a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f043 0201 	orr.w	r2, r3, #1
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800390a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800390e:	f003 0304 	and.w	r3, r3, #4
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00b      	beq.n	800392e <HAL_UART_IRQHandler+0xd2>
 8003916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	d005      	beq.n	800392e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003926:	f043 0202 	orr.w	r2, r3, #2
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800392e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00b      	beq.n	8003952 <HAL_UART_IRQHandler+0xf6>
 800393a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	f043 0204 	orr.w	r2, r3, #4
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d011      	beq.n	8003982 <HAL_UART_IRQHandler+0x126>
 800395e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003962:	f003 0320 	and.w	r3, r3, #32
 8003966:	2b00      	cmp	r3, #0
 8003968:	d105      	bne.n	8003976 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800396a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	f043 0208 	orr.w	r2, r3, #8
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 81ed 	beq.w	8003d66 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800398c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003990:	f003 0320 	and.w	r3, r3, #32
 8003994:	2b00      	cmp	r3, #0
 8003996:	d008      	beq.n	80039aa <HAL_UART_IRQHandler+0x14e>
 8003998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800399c:	f003 0320 	and.w	r3, r3, #32
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d002      	beq.n	80039aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 fb92 	bl	80040ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b4:	2b40      	cmp	r3, #64	; 0x40
 80039b6:	bf0c      	ite	eq
 80039b8:	2301      	moveq	r3, #1
 80039ba:	2300      	movne	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d103      	bne.n	80039d6 <HAL_UART_IRQHandler+0x17a>
 80039ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d04f      	beq.n	8003a76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 fa9a 	bl	8003f10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e6:	2b40      	cmp	r3, #64	; 0x40
 80039e8:	d141      	bne.n	8003a6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	3314      	adds	r3, #20
 80039f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80039f8:	e853 3f00 	ldrex	r3, [r3]
 80039fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003a00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	3314      	adds	r3, #20
 8003a12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003a16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003a1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003a22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003a26:	e841 2300 	strex	r3, r2, [r1]
 8003a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003a2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1d9      	bne.n	80039ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d013      	beq.n	8003a66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a42:	4a7d      	ldr	r2, [pc, #500]	; (8003c38 <HAL_UART_IRQHandler+0x3dc>)
 8003a44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fd fe3f 	bl	80016ce <HAL_DMA_Abort_IT>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d016      	beq.n	8003a84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a60:	4610      	mov	r0, r2
 8003a62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a64:	e00e      	b.n	8003a84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f990 	bl	8003d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a6c:	e00a      	b.n	8003a84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f98c 	bl	8003d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a74:	e006      	b.n	8003a84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f988 	bl	8003d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003a82:	e170      	b.n	8003d66 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a84:	bf00      	nop
    return;
 8003a86:	e16e      	b.n	8003d66 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	f040 814a 	bne.w	8003d26 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a96:	f003 0310 	and.w	r3, r3, #16
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 8143 	beq.w	8003d26 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 813c 	beq.w	8003d26 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	60bb      	str	r3, [r7, #8]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	60bb      	str	r3, [r7, #8]
 8003ac2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ace:	2b40      	cmp	r3, #64	; 0x40
 8003ad0:	f040 80b4 	bne.w	8003c3c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ae0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 8140 	beq.w	8003d6a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003aee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003af2:	429a      	cmp	r2, r3
 8003af4:	f080 8139 	bcs.w	8003d6a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003afe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b0a:	f000 8088 	beq.w	8003c1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	330c      	adds	r3, #12
 8003b14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b1c:	e853 3f00 	ldrex	r3, [r3]
 8003b20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003b24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	330c      	adds	r3, #12
 8003b36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003b3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003b3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003b46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003b4a:	e841 2300 	strex	r3, r2, [r1]
 8003b4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003b52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1d9      	bne.n	8003b0e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	3314      	adds	r3, #20
 8003b60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b64:	e853 3f00 	ldrex	r3, [r3]
 8003b68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003b6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	3314      	adds	r3, #20
 8003b7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003b7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003b82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003b86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003b8a:	e841 2300 	strex	r3, r2, [r1]
 8003b8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003b90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1e1      	bne.n	8003b5a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	3314      	adds	r3, #20
 8003b9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ba0:	e853 3f00 	ldrex	r3, [r3]
 8003ba4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003ba6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ba8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	3314      	adds	r3, #20
 8003bb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003bba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003bbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003bc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003bc2:	e841 2300 	strex	r3, r2, [r1]
 8003bc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003bc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1e3      	bne.n	8003b96 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	330c      	adds	r3, #12
 8003be2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003be6:	e853 3f00 	ldrex	r3, [r3]
 8003bea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003bec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bee:	f023 0310 	bic.w	r3, r3, #16
 8003bf2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	330c      	adds	r3, #12
 8003bfc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003c00:	65ba      	str	r2, [r7, #88]	; 0x58
 8003c02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003c06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c08:	e841 2300 	strex	r3, r2, [r1]
 8003c0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003c0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1e3      	bne.n	8003bdc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fd fce8 	bl	80015ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 f8b6 	bl	8003da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c34:	e099      	b.n	8003d6a <HAL_UART_IRQHandler+0x50e>
 8003c36:	bf00      	nop
 8003c38:	08003fd7 	.word	0x08003fd7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 808b 	beq.w	8003d6e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003c58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 8086 	beq.w	8003d6e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	330c      	adds	r3, #12
 8003c68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c6c:	e853 3f00 	ldrex	r3, [r3]
 8003c70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	330c      	adds	r3, #12
 8003c82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003c86:	647a      	str	r2, [r7, #68]	; 0x44
 8003c88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003c8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c8e:	e841 2300 	strex	r3, r2, [r1]
 8003c92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1e3      	bne.n	8003c62 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	3314      	adds	r3, #20
 8003ca0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca4:	e853 3f00 	ldrex	r3, [r3]
 8003ca8:	623b      	str	r3, [r7, #32]
   return(result);
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	f023 0301 	bic.w	r3, r3, #1
 8003cb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	3314      	adds	r3, #20
 8003cba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003cbe:	633a      	str	r2, [r7, #48]	; 0x30
 8003cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cc6:	e841 2300 	strex	r3, r2, [r1]
 8003cca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1e3      	bne.n	8003c9a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	330c      	adds	r3, #12
 8003ce6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	e853 3f00 	ldrex	r3, [r3]
 8003cee:	60fb      	str	r3, [r7, #12]
   return(result);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f023 0310 	bic.w	r3, r3, #16
 8003cf6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	330c      	adds	r3, #12
 8003d00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003d04:	61fa      	str	r2, [r7, #28]
 8003d06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d08:	69b9      	ldr	r1, [r7, #24]
 8003d0a:	69fa      	ldr	r2, [r7, #28]
 8003d0c:	e841 2300 	strex	r3, r2, [r1]
 8003d10:	617b      	str	r3, [r7, #20]
   return(result);
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1e3      	bne.n	8003ce0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f83e 	bl	8003da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d24:	e023      	b.n	8003d6e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d009      	beq.n	8003d46 <HAL_UART_IRQHandler+0x4ea>
 8003d32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f95d 	bl	8003ffe <UART_Transmit_IT>
    return;
 8003d44:	e014      	b.n	8003d70 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00e      	beq.n	8003d70 <HAL_UART_IRQHandler+0x514>
 8003d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d008      	beq.n	8003d70 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f99d 	bl	800409e <UART_EndTransmit_IT>
    return;
 8003d64:	e004      	b.n	8003d70 <HAL_UART_IRQHandler+0x514>
    return;
 8003d66:	bf00      	nop
 8003d68:	e002      	b.n	8003d70 <HAL_UART_IRQHandler+0x514>
      return;
 8003d6a:	bf00      	nop
 8003d6c:	e000      	b.n	8003d70 <HAL_UART_IRQHandler+0x514>
      return;
 8003d6e:	bf00      	nop
  }
}
 8003d70:	37e8      	adds	r7, #232	; 0xe8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop

08003d78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b090      	sub	sp, #64	; 0x40
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dc8:	e050      	b.n	8003e6c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd0:	d04c      	beq.n	8003e6c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d007      	beq.n	8003de8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dd8:	f7fd fae6 	bl	80013a8 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d241      	bcs.n	8003e6c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	330c      	adds	r3, #12
 8003dee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df2:	e853 3f00 	ldrex	r3, [r3]
 8003df6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	330c      	adds	r3, #12
 8003e06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e08:	637a      	str	r2, [r7, #52]	; 0x34
 8003e0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e10:	e841 2300 	strex	r3, r2, [r1]
 8003e14:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1e5      	bne.n	8003de8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	3314      	adds	r3, #20
 8003e22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	e853 3f00 	ldrex	r3, [r3]
 8003e2a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	f023 0301 	bic.w	r3, r3, #1
 8003e32:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	3314      	adds	r3, #20
 8003e3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e3c:	623a      	str	r2, [r7, #32]
 8003e3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e40:	69f9      	ldr	r1, [r7, #28]
 8003e42:	6a3a      	ldr	r2, [r7, #32]
 8003e44:	e841 2300 	strex	r3, r2, [r1]
 8003e48:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1e5      	bne.n	8003e1c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e00f      	b.n	8003e8c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	4013      	ands	r3, r2
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	bf0c      	ite	eq
 8003e7c:	2301      	moveq	r3, #1
 8003e7e:	2300      	movne	r3, #0
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	461a      	mov	r2, r3
 8003e84:	79fb      	ldrb	r3, [r7, #7]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d09f      	beq.n	8003dca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3740      	adds	r7, #64	; 0x40
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	88fa      	ldrh	r2, [r7, #6]
 8003eac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	88fa      	ldrh	r2, [r7, #6]
 8003eb2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2222      	movs	r2, #34	; 0x22
 8003ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d007      	beq.n	8003ee2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ee0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	695a      	ldr	r2, [r3, #20]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f042 0201 	orr.w	r2, r2, #1
 8003ef0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68da      	ldr	r2, [r3, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0220 	orr.w	r2, r2, #32
 8003f00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b095      	sub	sp, #84	; 0x54
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f22:	e853 3f00 	ldrex	r3, [r3]
 8003f26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	330c      	adds	r3, #12
 8003f36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f38:	643a      	str	r2, [r7, #64]	; 0x40
 8003f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f40:	e841 2300 	strex	r3, r2, [r1]
 8003f44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e5      	bne.n	8003f18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3314      	adds	r3, #20
 8003f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f54:	6a3b      	ldr	r3, [r7, #32]
 8003f56:	e853 3f00 	ldrex	r3, [r3]
 8003f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f023 0301 	bic.w	r3, r3, #1
 8003f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3314      	adds	r3, #20
 8003f6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f74:	e841 2300 	strex	r3, r2, [r1]
 8003f78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1e5      	bne.n	8003f4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d119      	bne.n	8003fbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	330c      	adds	r3, #12
 8003f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	e853 3f00 	ldrex	r3, [r3]
 8003f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f023 0310 	bic.w	r3, r3, #16
 8003f9e:	647b      	str	r3, [r7, #68]	; 0x44
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	330c      	adds	r3, #12
 8003fa6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fa8:	61ba      	str	r2, [r7, #24]
 8003faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fac:	6979      	ldr	r1, [r7, #20]
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	e841 2300 	strex	r3, r2, [r1]
 8003fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1e5      	bne.n	8003f88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fca:	bf00      	nop
 8003fcc:	3754      	adds	r7, #84	; 0x54
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b084      	sub	sp, #16
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f7ff fecb 	bl	8003d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ff6:	bf00      	nop
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b085      	sub	sp, #20
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b21      	cmp	r3, #33	; 0x21
 8004010:	d13e      	bne.n	8004090 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800401a:	d114      	bne.n	8004046 <UART_Transmit_IT+0x48>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d110      	bne.n	8004046 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004038:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	1c9a      	adds	r2, r3, #2
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	621a      	str	r2, [r3, #32]
 8004044:	e008      	b.n	8004058 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	1c59      	adds	r1, r3, #1
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6211      	str	r1, [r2, #32]
 8004050:	781a      	ldrb	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800405c:	b29b      	uxth	r3, r3
 800405e:	3b01      	subs	r3, #1
 8004060:	b29b      	uxth	r3, r3
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	4619      	mov	r1, r3
 8004066:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10f      	bne.n	800408c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68da      	ldr	r2, [r3, #12]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800407a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800408a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	e000      	b.n	8004092 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
  }
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68da      	ldr	r2, [r3, #12]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f7ff fe5a 	bl	8003d78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b08c      	sub	sp, #48	; 0x30
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b22      	cmp	r3, #34	; 0x22
 80040e0:	f040 80ab 	bne.w	800423a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040ec:	d117      	bne.n	800411e <UART_Receive_IT+0x50>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d113      	bne.n	800411e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80040f6:	2300      	movs	r3, #0
 80040f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	b29b      	uxth	r3, r3
 8004108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800410c:	b29a      	uxth	r2, r3
 800410e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004110:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004116:	1c9a      	adds	r2, r3, #2
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	629a      	str	r2, [r3, #40]	; 0x28
 800411c:	e026      	b.n	800416c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004122:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004124:	2300      	movs	r3, #0
 8004126:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004130:	d007      	beq.n	8004142 <UART_Receive_IT+0x74>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10a      	bne.n	8004150 <UART_Receive_IT+0x82>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	b2da      	uxtb	r2, r3
 800414a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	e008      	b.n	8004162 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800415c:	b2da      	uxtb	r2, r3
 800415e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004160:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b01      	subs	r3, #1
 8004174:	b29b      	uxth	r3, r3
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	4619      	mov	r1, r3
 800417a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800417c:	2b00      	cmp	r3, #0
 800417e:	d15a      	bne.n	8004236 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 0220 	bic.w	r2, r2, #32
 800418e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68da      	ldr	r2, [r3, #12]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800419e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	695a      	ldr	r2, [r3, #20]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 0201 	bic.w	r2, r2, #1
 80041ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d135      	bne.n	800422c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	330c      	adds	r3, #12
 80041cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	613b      	str	r3, [r7, #16]
   return(result);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	f023 0310 	bic.w	r3, r3, #16
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	330c      	adds	r3, #12
 80041e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041e6:	623a      	str	r2, [r7, #32]
 80041e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ea:	69f9      	ldr	r1, [r7, #28]
 80041ec:	6a3a      	ldr	r2, [r7, #32]
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e5      	bne.n	80041c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b10      	cmp	r3, #16
 8004206:	d10a      	bne.n	800421e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004208:	2300      	movs	r3, #0
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004222:	4619      	mov	r1, r3
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff fdbb 	bl	8003da0 <HAL_UARTEx_RxEventCallback>
 800422a:	e002      	b.n	8004232 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7fc fc2f 	bl	8000a90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	e002      	b.n	800423c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004236:	2300      	movs	r3, #0
 8004238:	e000      	b.n	800423c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800423a:	2302      	movs	r3, #2
  }
}
 800423c:	4618      	mov	r0, r3
 800423e:	3730      	adds	r7, #48	; 0x30
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004248:	b0c0      	sub	sp, #256	; 0x100
 800424a:	af00      	add	r7, sp, #0
 800424c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004260:	68d9      	ldr	r1, [r3, #12]
 8004262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	ea40 0301 	orr.w	r3, r0, r1
 800426c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800426e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004272:	689a      	ldr	r2, [r3, #8]
 8004274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	431a      	orrs	r2, r3
 800427c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	431a      	orrs	r2, r3
 8004284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	4313      	orrs	r3, r2
 800428c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800429c:	f021 010c 	bic.w	r1, r1, #12
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80042aa:	430b      	orrs	r3, r1
 80042ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80042ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042be:	6999      	ldr	r1, [r3, #24]
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	ea40 0301 	orr.w	r3, r0, r1
 80042ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b8f      	ldr	r3, [pc, #572]	; (8004510 <UART_SetConfig+0x2cc>)
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d005      	beq.n	80042e4 <UART_SetConfig+0xa0>
 80042d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	4b8d      	ldr	r3, [pc, #564]	; (8004514 <UART_SetConfig+0x2d0>)
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d104      	bne.n	80042ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042e4:	f7fe f856 	bl	8002394 <HAL_RCC_GetPCLK2Freq>
 80042e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80042ec:	e003      	b.n	80042f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042ee:	f7fe f83d 	bl	800236c <HAL_RCC_GetPCLK1Freq>
 80042f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004300:	f040 810c 	bne.w	800451c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004304:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004308:	2200      	movs	r2, #0
 800430a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800430e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004312:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004316:	4622      	mov	r2, r4
 8004318:	462b      	mov	r3, r5
 800431a:	1891      	adds	r1, r2, r2
 800431c:	65b9      	str	r1, [r7, #88]	; 0x58
 800431e:	415b      	adcs	r3, r3
 8004320:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004322:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004326:	4621      	mov	r1, r4
 8004328:	eb12 0801 	adds.w	r8, r2, r1
 800432c:	4629      	mov	r1, r5
 800432e:	eb43 0901 	adc.w	r9, r3, r1
 8004332:	f04f 0200 	mov.w	r2, #0
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800433e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004342:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004346:	4690      	mov	r8, r2
 8004348:	4699      	mov	r9, r3
 800434a:	4623      	mov	r3, r4
 800434c:	eb18 0303 	adds.w	r3, r8, r3
 8004350:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004354:	462b      	mov	r3, r5
 8004356:	eb49 0303 	adc.w	r3, r9, r3
 800435a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800435e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800436a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800436e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004372:	460b      	mov	r3, r1
 8004374:	18db      	adds	r3, r3, r3
 8004376:	653b      	str	r3, [r7, #80]	; 0x50
 8004378:	4613      	mov	r3, r2
 800437a:	eb42 0303 	adc.w	r3, r2, r3
 800437e:	657b      	str	r3, [r7, #84]	; 0x54
 8004380:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004384:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004388:	f7fb ff82 	bl	8000290 <__aeabi_uldivmod>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4b61      	ldr	r3, [pc, #388]	; (8004518 <UART_SetConfig+0x2d4>)
 8004392:	fba3 2302 	umull	r2, r3, r3, r2
 8004396:	095b      	lsrs	r3, r3, #5
 8004398:	011c      	lsls	r4, r3, #4
 800439a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800439e:	2200      	movs	r2, #0
 80043a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80043a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80043a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80043ac:	4642      	mov	r2, r8
 80043ae:	464b      	mov	r3, r9
 80043b0:	1891      	adds	r1, r2, r2
 80043b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80043b4:	415b      	adcs	r3, r3
 80043b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80043bc:	4641      	mov	r1, r8
 80043be:	eb12 0a01 	adds.w	sl, r2, r1
 80043c2:	4649      	mov	r1, r9
 80043c4:	eb43 0b01 	adc.w	fp, r3, r1
 80043c8:	f04f 0200 	mov.w	r2, #0
 80043cc:	f04f 0300 	mov.w	r3, #0
 80043d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043dc:	4692      	mov	sl, r2
 80043de:	469b      	mov	fp, r3
 80043e0:	4643      	mov	r3, r8
 80043e2:	eb1a 0303 	adds.w	r3, sl, r3
 80043e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043ea:	464b      	mov	r3, r9
 80043ec:	eb4b 0303 	adc.w	r3, fp, r3
 80043f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80043f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004400:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004404:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004408:	460b      	mov	r3, r1
 800440a:	18db      	adds	r3, r3, r3
 800440c:	643b      	str	r3, [r7, #64]	; 0x40
 800440e:	4613      	mov	r3, r2
 8004410:	eb42 0303 	adc.w	r3, r2, r3
 8004414:	647b      	str	r3, [r7, #68]	; 0x44
 8004416:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800441a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800441e:	f7fb ff37 	bl	8000290 <__aeabi_uldivmod>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4611      	mov	r1, r2
 8004428:	4b3b      	ldr	r3, [pc, #236]	; (8004518 <UART_SetConfig+0x2d4>)
 800442a:	fba3 2301 	umull	r2, r3, r3, r1
 800442e:	095b      	lsrs	r3, r3, #5
 8004430:	2264      	movs	r2, #100	; 0x64
 8004432:	fb02 f303 	mul.w	r3, r2, r3
 8004436:	1acb      	subs	r3, r1, r3
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800443e:	4b36      	ldr	r3, [pc, #216]	; (8004518 <UART_SetConfig+0x2d4>)
 8004440:	fba3 2302 	umull	r2, r3, r3, r2
 8004444:	095b      	lsrs	r3, r3, #5
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800444c:	441c      	add	r4, r3
 800444e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004452:	2200      	movs	r2, #0
 8004454:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004458:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800445c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004460:	4642      	mov	r2, r8
 8004462:	464b      	mov	r3, r9
 8004464:	1891      	adds	r1, r2, r2
 8004466:	63b9      	str	r1, [r7, #56]	; 0x38
 8004468:	415b      	adcs	r3, r3
 800446a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800446c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004470:	4641      	mov	r1, r8
 8004472:	1851      	adds	r1, r2, r1
 8004474:	6339      	str	r1, [r7, #48]	; 0x30
 8004476:	4649      	mov	r1, r9
 8004478:	414b      	adcs	r3, r1
 800447a:	637b      	str	r3, [r7, #52]	; 0x34
 800447c:	f04f 0200 	mov.w	r2, #0
 8004480:	f04f 0300 	mov.w	r3, #0
 8004484:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004488:	4659      	mov	r1, fp
 800448a:	00cb      	lsls	r3, r1, #3
 800448c:	4651      	mov	r1, sl
 800448e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004492:	4651      	mov	r1, sl
 8004494:	00ca      	lsls	r2, r1, #3
 8004496:	4610      	mov	r0, r2
 8004498:	4619      	mov	r1, r3
 800449a:	4603      	mov	r3, r0
 800449c:	4642      	mov	r2, r8
 800449e:	189b      	adds	r3, r3, r2
 80044a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80044a4:	464b      	mov	r3, r9
 80044a6:	460a      	mov	r2, r1
 80044a8:	eb42 0303 	adc.w	r3, r2, r3
 80044ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80044bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80044c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80044c4:	460b      	mov	r3, r1
 80044c6:	18db      	adds	r3, r3, r3
 80044c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80044ca:	4613      	mov	r3, r2
 80044cc:	eb42 0303 	adc.w	r3, r2, r3
 80044d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80044da:	f7fb fed9 	bl	8000290 <__aeabi_uldivmod>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	4b0d      	ldr	r3, [pc, #52]	; (8004518 <UART_SetConfig+0x2d4>)
 80044e4:	fba3 1302 	umull	r1, r3, r3, r2
 80044e8:	095b      	lsrs	r3, r3, #5
 80044ea:	2164      	movs	r1, #100	; 0x64
 80044ec:	fb01 f303 	mul.w	r3, r1, r3
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	3332      	adds	r3, #50	; 0x32
 80044f6:	4a08      	ldr	r2, [pc, #32]	; (8004518 <UART_SetConfig+0x2d4>)
 80044f8:	fba2 2303 	umull	r2, r3, r2, r3
 80044fc:	095b      	lsrs	r3, r3, #5
 80044fe:	f003 0207 	and.w	r2, r3, #7
 8004502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4422      	add	r2, r4
 800450a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800450c:	e105      	b.n	800471a <UART_SetConfig+0x4d6>
 800450e:	bf00      	nop
 8004510:	40011000 	.word	0x40011000
 8004514:	40011400 	.word	0x40011400
 8004518:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800451c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004520:	2200      	movs	r2, #0
 8004522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004526:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800452a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800452e:	4642      	mov	r2, r8
 8004530:	464b      	mov	r3, r9
 8004532:	1891      	adds	r1, r2, r2
 8004534:	6239      	str	r1, [r7, #32]
 8004536:	415b      	adcs	r3, r3
 8004538:	627b      	str	r3, [r7, #36]	; 0x24
 800453a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800453e:	4641      	mov	r1, r8
 8004540:	1854      	adds	r4, r2, r1
 8004542:	4649      	mov	r1, r9
 8004544:	eb43 0501 	adc.w	r5, r3, r1
 8004548:	f04f 0200 	mov.w	r2, #0
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	00eb      	lsls	r3, r5, #3
 8004552:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004556:	00e2      	lsls	r2, r4, #3
 8004558:	4614      	mov	r4, r2
 800455a:	461d      	mov	r5, r3
 800455c:	4643      	mov	r3, r8
 800455e:	18e3      	adds	r3, r4, r3
 8004560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004564:	464b      	mov	r3, r9
 8004566:	eb45 0303 	adc.w	r3, r5, r3
 800456a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800456e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800457a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800457e:	f04f 0200 	mov.w	r2, #0
 8004582:	f04f 0300 	mov.w	r3, #0
 8004586:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800458a:	4629      	mov	r1, r5
 800458c:	008b      	lsls	r3, r1, #2
 800458e:	4621      	mov	r1, r4
 8004590:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004594:	4621      	mov	r1, r4
 8004596:	008a      	lsls	r2, r1, #2
 8004598:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800459c:	f7fb fe78 	bl	8000290 <__aeabi_uldivmod>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4b60      	ldr	r3, [pc, #384]	; (8004728 <UART_SetConfig+0x4e4>)
 80045a6:	fba3 2302 	umull	r2, r3, r3, r2
 80045aa:	095b      	lsrs	r3, r3, #5
 80045ac:	011c      	lsls	r4, r3, #4
 80045ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045b2:	2200      	movs	r2, #0
 80045b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80045b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80045bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80045c0:	4642      	mov	r2, r8
 80045c2:	464b      	mov	r3, r9
 80045c4:	1891      	adds	r1, r2, r2
 80045c6:	61b9      	str	r1, [r7, #24]
 80045c8:	415b      	adcs	r3, r3
 80045ca:	61fb      	str	r3, [r7, #28]
 80045cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045d0:	4641      	mov	r1, r8
 80045d2:	1851      	adds	r1, r2, r1
 80045d4:	6139      	str	r1, [r7, #16]
 80045d6:	4649      	mov	r1, r9
 80045d8:	414b      	adcs	r3, r1
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	f04f 0200 	mov.w	r2, #0
 80045e0:	f04f 0300 	mov.w	r3, #0
 80045e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045e8:	4659      	mov	r1, fp
 80045ea:	00cb      	lsls	r3, r1, #3
 80045ec:	4651      	mov	r1, sl
 80045ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045f2:	4651      	mov	r1, sl
 80045f4:	00ca      	lsls	r2, r1, #3
 80045f6:	4610      	mov	r0, r2
 80045f8:	4619      	mov	r1, r3
 80045fa:	4603      	mov	r3, r0
 80045fc:	4642      	mov	r2, r8
 80045fe:	189b      	adds	r3, r3, r2
 8004600:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004604:	464b      	mov	r3, r9
 8004606:	460a      	mov	r2, r1
 8004608:	eb42 0303 	adc.w	r3, r2, r3
 800460c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	67bb      	str	r3, [r7, #120]	; 0x78
 800461a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800461c:	f04f 0200 	mov.w	r2, #0
 8004620:	f04f 0300 	mov.w	r3, #0
 8004624:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004628:	4649      	mov	r1, r9
 800462a:	008b      	lsls	r3, r1, #2
 800462c:	4641      	mov	r1, r8
 800462e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004632:	4641      	mov	r1, r8
 8004634:	008a      	lsls	r2, r1, #2
 8004636:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800463a:	f7fb fe29 	bl	8000290 <__aeabi_uldivmod>
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	4b39      	ldr	r3, [pc, #228]	; (8004728 <UART_SetConfig+0x4e4>)
 8004644:	fba3 1302 	umull	r1, r3, r3, r2
 8004648:	095b      	lsrs	r3, r3, #5
 800464a:	2164      	movs	r1, #100	; 0x64
 800464c:	fb01 f303 	mul.w	r3, r1, r3
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	3332      	adds	r3, #50	; 0x32
 8004656:	4a34      	ldr	r2, [pc, #208]	; (8004728 <UART_SetConfig+0x4e4>)
 8004658:	fba2 2303 	umull	r2, r3, r2, r3
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004662:	441c      	add	r4, r3
 8004664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004668:	2200      	movs	r2, #0
 800466a:	673b      	str	r3, [r7, #112]	; 0x70
 800466c:	677a      	str	r2, [r7, #116]	; 0x74
 800466e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004672:	4642      	mov	r2, r8
 8004674:	464b      	mov	r3, r9
 8004676:	1891      	adds	r1, r2, r2
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	415b      	adcs	r3, r3
 800467c:	60fb      	str	r3, [r7, #12]
 800467e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004682:	4641      	mov	r1, r8
 8004684:	1851      	adds	r1, r2, r1
 8004686:	6039      	str	r1, [r7, #0]
 8004688:	4649      	mov	r1, r9
 800468a:	414b      	adcs	r3, r1
 800468c:	607b      	str	r3, [r7, #4]
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800469a:	4659      	mov	r1, fp
 800469c:	00cb      	lsls	r3, r1, #3
 800469e:	4651      	mov	r1, sl
 80046a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046a4:	4651      	mov	r1, sl
 80046a6:	00ca      	lsls	r2, r1, #3
 80046a8:	4610      	mov	r0, r2
 80046aa:	4619      	mov	r1, r3
 80046ac:	4603      	mov	r3, r0
 80046ae:	4642      	mov	r2, r8
 80046b0:	189b      	adds	r3, r3, r2
 80046b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80046b4:	464b      	mov	r3, r9
 80046b6:	460a      	mov	r2, r1
 80046b8:	eb42 0303 	adc.w	r3, r2, r3
 80046bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80046be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	663b      	str	r3, [r7, #96]	; 0x60
 80046c8:	667a      	str	r2, [r7, #100]	; 0x64
 80046ca:	f04f 0200 	mov.w	r2, #0
 80046ce:	f04f 0300 	mov.w	r3, #0
 80046d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80046d6:	4649      	mov	r1, r9
 80046d8:	008b      	lsls	r3, r1, #2
 80046da:	4641      	mov	r1, r8
 80046dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046e0:	4641      	mov	r1, r8
 80046e2:	008a      	lsls	r2, r1, #2
 80046e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80046e8:	f7fb fdd2 	bl	8000290 <__aeabi_uldivmod>
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	4b0d      	ldr	r3, [pc, #52]	; (8004728 <UART_SetConfig+0x4e4>)
 80046f2:	fba3 1302 	umull	r1, r3, r3, r2
 80046f6:	095b      	lsrs	r3, r3, #5
 80046f8:	2164      	movs	r1, #100	; 0x64
 80046fa:	fb01 f303 	mul.w	r3, r1, r3
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	3332      	adds	r3, #50	; 0x32
 8004704:	4a08      	ldr	r2, [pc, #32]	; (8004728 <UART_SetConfig+0x4e4>)
 8004706:	fba2 2303 	umull	r2, r3, r2, r3
 800470a:	095b      	lsrs	r3, r3, #5
 800470c:	f003 020f 	and.w	r2, r3, #15
 8004710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4422      	add	r2, r4
 8004718:	609a      	str	r2, [r3, #8]
}
 800471a:	bf00      	nop
 800471c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004720:	46bd      	mov	sp, r7
 8004722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004726:	bf00      	nop
 8004728:	51eb851f 	.word	0x51eb851f

0800472c <__errno>:
 800472c:	4b01      	ldr	r3, [pc, #4]	; (8004734 <__errno+0x8>)
 800472e:	6818      	ldr	r0, [r3, #0]
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	2000000c 	.word	0x2000000c

08004738 <__libc_init_array>:
 8004738:	b570      	push	{r4, r5, r6, lr}
 800473a:	4d0d      	ldr	r5, [pc, #52]	; (8004770 <__libc_init_array+0x38>)
 800473c:	4c0d      	ldr	r4, [pc, #52]	; (8004774 <__libc_init_array+0x3c>)
 800473e:	1b64      	subs	r4, r4, r5
 8004740:	10a4      	asrs	r4, r4, #2
 8004742:	2600      	movs	r6, #0
 8004744:	42a6      	cmp	r6, r4
 8004746:	d109      	bne.n	800475c <__libc_init_array+0x24>
 8004748:	4d0b      	ldr	r5, [pc, #44]	; (8004778 <__libc_init_array+0x40>)
 800474a:	4c0c      	ldr	r4, [pc, #48]	; (800477c <__libc_init_array+0x44>)
 800474c:	f001 f824 	bl	8005798 <_init>
 8004750:	1b64      	subs	r4, r4, r5
 8004752:	10a4      	asrs	r4, r4, #2
 8004754:	2600      	movs	r6, #0
 8004756:	42a6      	cmp	r6, r4
 8004758:	d105      	bne.n	8004766 <__libc_init_array+0x2e>
 800475a:	bd70      	pop	{r4, r5, r6, pc}
 800475c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004760:	4798      	blx	r3
 8004762:	3601      	adds	r6, #1
 8004764:	e7ee      	b.n	8004744 <__libc_init_array+0xc>
 8004766:	f855 3b04 	ldr.w	r3, [r5], #4
 800476a:	4798      	blx	r3
 800476c:	3601      	adds	r6, #1
 800476e:	e7f2      	b.n	8004756 <__libc_init_array+0x1e>
 8004770:	080059b0 	.word	0x080059b0
 8004774:	080059b0 	.word	0x080059b0
 8004778:	080059b0 	.word	0x080059b0
 800477c:	080059b4 	.word	0x080059b4

08004780 <memset>:
 8004780:	4402      	add	r2, r0
 8004782:	4603      	mov	r3, r0
 8004784:	4293      	cmp	r3, r2
 8004786:	d100      	bne.n	800478a <memset+0xa>
 8004788:	4770      	bx	lr
 800478a:	f803 1b01 	strb.w	r1, [r3], #1
 800478e:	e7f9      	b.n	8004784 <memset+0x4>

08004790 <iprintf>:
 8004790:	b40f      	push	{r0, r1, r2, r3}
 8004792:	4b0a      	ldr	r3, [pc, #40]	; (80047bc <iprintf+0x2c>)
 8004794:	b513      	push	{r0, r1, r4, lr}
 8004796:	681c      	ldr	r4, [r3, #0]
 8004798:	b124      	cbz	r4, 80047a4 <iprintf+0x14>
 800479a:	69a3      	ldr	r3, [r4, #24]
 800479c:	b913      	cbnz	r3, 80047a4 <iprintf+0x14>
 800479e:	4620      	mov	r0, r4
 80047a0:	f000 fa5e 	bl	8004c60 <__sinit>
 80047a4:	ab05      	add	r3, sp, #20
 80047a6:	9a04      	ldr	r2, [sp, #16]
 80047a8:	68a1      	ldr	r1, [r4, #8]
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	4620      	mov	r0, r4
 80047ae:	f000 fc67 	bl	8005080 <_vfiprintf_r>
 80047b2:	b002      	add	sp, #8
 80047b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b8:	b004      	add	sp, #16
 80047ba:	4770      	bx	lr
 80047bc:	2000000c 	.word	0x2000000c

080047c0 <_puts_r>:
 80047c0:	b570      	push	{r4, r5, r6, lr}
 80047c2:	460e      	mov	r6, r1
 80047c4:	4605      	mov	r5, r0
 80047c6:	b118      	cbz	r0, 80047d0 <_puts_r+0x10>
 80047c8:	6983      	ldr	r3, [r0, #24]
 80047ca:	b90b      	cbnz	r3, 80047d0 <_puts_r+0x10>
 80047cc:	f000 fa48 	bl	8004c60 <__sinit>
 80047d0:	69ab      	ldr	r3, [r5, #24]
 80047d2:	68ac      	ldr	r4, [r5, #8]
 80047d4:	b913      	cbnz	r3, 80047dc <_puts_r+0x1c>
 80047d6:	4628      	mov	r0, r5
 80047d8:	f000 fa42 	bl	8004c60 <__sinit>
 80047dc:	4b2c      	ldr	r3, [pc, #176]	; (8004890 <_puts_r+0xd0>)
 80047de:	429c      	cmp	r4, r3
 80047e0:	d120      	bne.n	8004824 <_puts_r+0x64>
 80047e2:	686c      	ldr	r4, [r5, #4]
 80047e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047e6:	07db      	lsls	r3, r3, #31
 80047e8:	d405      	bmi.n	80047f6 <_puts_r+0x36>
 80047ea:	89a3      	ldrh	r3, [r4, #12]
 80047ec:	0598      	lsls	r0, r3, #22
 80047ee:	d402      	bmi.n	80047f6 <_puts_r+0x36>
 80047f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047f2:	f000 fad3 	bl	8004d9c <__retarget_lock_acquire_recursive>
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	0719      	lsls	r1, r3, #28
 80047fa:	d51d      	bpl.n	8004838 <_puts_r+0x78>
 80047fc:	6923      	ldr	r3, [r4, #16]
 80047fe:	b1db      	cbz	r3, 8004838 <_puts_r+0x78>
 8004800:	3e01      	subs	r6, #1
 8004802:	68a3      	ldr	r3, [r4, #8]
 8004804:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004808:	3b01      	subs	r3, #1
 800480a:	60a3      	str	r3, [r4, #8]
 800480c:	bb39      	cbnz	r1, 800485e <_puts_r+0x9e>
 800480e:	2b00      	cmp	r3, #0
 8004810:	da38      	bge.n	8004884 <_puts_r+0xc4>
 8004812:	4622      	mov	r2, r4
 8004814:	210a      	movs	r1, #10
 8004816:	4628      	mov	r0, r5
 8004818:	f000 f848 	bl	80048ac <__swbuf_r>
 800481c:	3001      	adds	r0, #1
 800481e:	d011      	beq.n	8004844 <_puts_r+0x84>
 8004820:	250a      	movs	r5, #10
 8004822:	e011      	b.n	8004848 <_puts_r+0x88>
 8004824:	4b1b      	ldr	r3, [pc, #108]	; (8004894 <_puts_r+0xd4>)
 8004826:	429c      	cmp	r4, r3
 8004828:	d101      	bne.n	800482e <_puts_r+0x6e>
 800482a:	68ac      	ldr	r4, [r5, #8]
 800482c:	e7da      	b.n	80047e4 <_puts_r+0x24>
 800482e:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <_puts_r+0xd8>)
 8004830:	429c      	cmp	r4, r3
 8004832:	bf08      	it	eq
 8004834:	68ec      	ldreq	r4, [r5, #12]
 8004836:	e7d5      	b.n	80047e4 <_puts_r+0x24>
 8004838:	4621      	mov	r1, r4
 800483a:	4628      	mov	r0, r5
 800483c:	f000 f888 	bl	8004950 <__swsetup_r>
 8004840:	2800      	cmp	r0, #0
 8004842:	d0dd      	beq.n	8004800 <_puts_r+0x40>
 8004844:	f04f 35ff 	mov.w	r5, #4294967295
 8004848:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800484a:	07da      	lsls	r2, r3, #31
 800484c:	d405      	bmi.n	800485a <_puts_r+0x9a>
 800484e:	89a3      	ldrh	r3, [r4, #12]
 8004850:	059b      	lsls	r3, r3, #22
 8004852:	d402      	bmi.n	800485a <_puts_r+0x9a>
 8004854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004856:	f000 faa2 	bl	8004d9e <__retarget_lock_release_recursive>
 800485a:	4628      	mov	r0, r5
 800485c:	bd70      	pop	{r4, r5, r6, pc}
 800485e:	2b00      	cmp	r3, #0
 8004860:	da04      	bge.n	800486c <_puts_r+0xac>
 8004862:	69a2      	ldr	r2, [r4, #24]
 8004864:	429a      	cmp	r2, r3
 8004866:	dc06      	bgt.n	8004876 <_puts_r+0xb6>
 8004868:	290a      	cmp	r1, #10
 800486a:	d004      	beq.n	8004876 <_puts_r+0xb6>
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	6022      	str	r2, [r4, #0]
 8004872:	7019      	strb	r1, [r3, #0]
 8004874:	e7c5      	b.n	8004802 <_puts_r+0x42>
 8004876:	4622      	mov	r2, r4
 8004878:	4628      	mov	r0, r5
 800487a:	f000 f817 	bl	80048ac <__swbuf_r>
 800487e:	3001      	adds	r0, #1
 8004880:	d1bf      	bne.n	8004802 <_puts_r+0x42>
 8004882:	e7df      	b.n	8004844 <_puts_r+0x84>
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	250a      	movs	r5, #10
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	6022      	str	r2, [r4, #0]
 800488c:	701d      	strb	r5, [r3, #0]
 800488e:	e7db      	b.n	8004848 <_puts_r+0x88>
 8004890:	08005934 	.word	0x08005934
 8004894:	08005954 	.word	0x08005954
 8004898:	08005914 	.word	0x08005914

0800489c <puts>:
 800489c:	4b02      	ldr	r3, [pc, #8]	; (80048a8 <puts+0xc>)
 800489e:	4601      	mov	r1, r0
 80048a0:	6818      	ldr	r0, [r3, #0]
 80048a2:	f7ff bf8d 	b.w	80047c0 <_puts_r>
 80048a6:	bf00      	nop
 80048a8:	2000000c 	.word	0x2000000c

080048ac <__swbuf_r>:
 80048ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ae:	460e      	mov	r6, r1
 80048b0:	4614      	mov	r4, r2
 80048b2:	4605      	mov	r5, r0
 80048b4:	b118      	cbz	r0, 80048be <__swbuf_r+0x12>
 80048b6:	6983      	ldr	r3, [r0, #24]
 80048b8:	b90b      	cbnz	r3, 80048be <__swbuf_r+0x12>
 80048ba:	f000 f9d1 	bl	8004c60 <__sinit>
 80048be:	4b21      	ldr	r3, [pc, #132]	; (8004944 <__swbuf_r+0x98>)
 80048c0:	429c      	cmp	r4, r3
 80048c2:	d12b      	bne.n	800491c <__swbuf_r+0x70>
 80048c4:	686c      	ldr	r4, [r5, #4]
 80048c6:	69a3      	ldr	r3, [r4, #24]
 80048c8:	60a3      	str	r3, [r4, #8]
 80048ca:	89a3      	ldrh	r3, [r4, #12]
 80048cc:	071a      	lsls	r2, r3, #28
 80048ce:	d52f      	bpl.n	8004930 <__swbuf_r+0x84>
 80048d0:	6923      	ldr	r3, [r4, #16]
 80048d2:	b36b      	cbz	r3, 8004930 <__swbuf_r+0x84>
 80048d4:	6923      	ldr	r3, [r4, #16]
 80048d6:	6820      	ldr	r0, [r4, #0]
 80048d8:	1ac0      	subs	r0, r0, r3
 80048da:	6963      	ldr	r3, [r4, #20]
 80048dc:	b2f6      	uxtb	r6, r6
 80048de:	4283      	cmp	r3, r0
 80048e0:	4637      	mov	r7, r6
 80048e2:	dc04      	bgt.n	80048ee <__swbuf_r+0x42>
 80048e4:	4621      	mov	r1, r4
 80048e6:	4628      	mov	r0, r5
 80048e8:	f000 f926 	bl	8004b38 <_fflush_r>
 80048ec:	bb30      	cbnz	r0, 800493c <__swbuf_r+0x90>
 80048ee:	68a3      	ldr	r3, [r4, #8]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	60a3      	str	r3, [r4, #8]
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	6022      	str	r2, [r4, #0]
 80048fa:	701e      	strb	r6, [r3, #0]
 80048fc:	6963      	ldr	r3, [r4, #20]
 80048fe:	3001      	adds	r0, #1
 8004900:	4283      	cmp	r3, r0
 8004902:	d004      	beq.n	800490e <__swbuf_r+0x62>
 8004904:	89a3      	ldrh	r3, [r4, #12]
 8004906:	07db      	lsls	r3, r3, #31
 8004908:	d506      	bpl.n	8004918 <__swbuf_r+0x6c>
 800490a:	2e0a      	cmp	r6, #10
 800490c:	d104      	bne.n	8004918 <__swbuf_r+0x6c>
 800490e:	4621      	mov	r1, r4
 8004910:	4628      	mov	r0, r5
 8004912:	f000 f911 	bl	8004b38 <_fflush_r>
 8004916:	b988      	cbnz	r0, 800493c <__swbuf_r+0x90>
 8004918:	4638      	mov	r0, r7
 800491a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800491c:	4b0a      	ldr	r3, [pc, #40]	; (8004948 <__swbuf_r+0x9c>)
 800491e:	429c      	cmp	r4, r3
 8004920:	d101      	bne.n	8004926 <__swbuf_r+0x7a>
 8004922:	68ac      	ldr	r4, [r5, #8]
 8004924:	e7cf      	b.n	80048c6 <__swbuf_r+0x1a>
 8004926:	4b09      	ldr	r3, [pc, #36]	; (800494c <__swbuf_r+0xa0>)
 8004928:	429c      	cmp	r4, r3
 800492a:	bf08      	it	eq
 800492c:	68ec      	ldreq	r4, [r5, #12]
 800492e:	e7ca      	b.n	80048c6 <__swbuf_r+0x1a>
 8004930:	4621      	mov	r1, r4
 8004932:	4628      	mov	r0, r5
 8004934:	f000 f80c 	bl	8004950 <__swsetup_r>
 8004938:	2800      	cmp	r0, #0
 800493a:	d0cb      	beq.n	80048d4 <__swbuf_r+0x28>
 800493c:	f04f 37ff 	mov.w	r7, #4294967295
 8004940:	e7ea      	b.n	8004918 <__swbuf_r+0x6c>
 8004942:	bf00      	nop
 8004944:	08005934 	.word	0x08005934
 8004948:	08005954 	.word	0x08005954
 800494c:	08005914 	.word	0x08005914

08004950 <__swsetup_r>:
 8004950:	4b32      	ldr	r3, [pc, #200]	; (8004a1c <__swsetup_r+0xcc>)
 8004952:	b570      	push	{r4, r5, r6, lr}
 8004954:	681d      	ldr	r5, [r3, #0]
 8004956:	4606      	mov	r6, r0
 8004958:	460c      	mov	r4, r1
 800495a:	b125      	cbz	r5, 8004966 <__swsetup_r+0x16>
 800495c:	69ab      	ldr	r3, [r5, #24]
 800495e:	b913      	cbnz	r3, 8004966 <__swsetup_r+0x16>
 8004960:	4628      	mov	r0, r5
 8004962:	f000 f97d 	bl	8004c60 <__sinit>
 8004966:	4b2e      	ldr	r3, [pc, #184]	; (8004a20 <__swsetup_r+0xd0>)
 8004968:	429c      	cmp	r4, r3
 800496a:	d10f      	bne.n	800498c <__swsetup_r+0x3c>
 800496c:	686c      	ldr	r4, [r5, #4]
 800496e:	89a3      	ldrh	r3, [r4, #12]
 8004970:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004974:	0719      	lsls	r1, r3, #28
 8004976:	d42c      	bmi.n	80049d2 <__swsetup_r+0x82>
 8004978:	06dd      	lsls	r5, r3, #27
 800497a:	d411      	bmi.n	80049a0 <__swsetup_r+0x50>
 800497c:	2309      	movs	r3, #9
 800497e:	6033      	str	r3, [r6, #0]
 8004980:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004984:	81a3      	strh	r3, [r4, #12]
 8004986:	f04f 30ff 	mov.w	r0, #4294967295
 800498a:	e03e      	b.n	8004a0a <__swsetup_r+0xba>
 800498c:	4b25      	ldr	r3, [pc, #148]	; (8004a24 <__swsetup_r+0xd4>)
 800498e:	429c      	cmp	r4, r3
 8004990:	d101      	bne.n	8004996 <__swsetup_r+0x46>
 8004992:	68ac      	ldr	r4, [r5, #8]
 8004994:	e7eb      	b.n	800496e <__swsetup_r+0x1e>
 8004996:	4b24      	ldr	r3, [pc, #144]	; (8004a28 <__swsetup_r+0xd8>)
 8004998:	429c      	cmp	r4, r3
 800499a:	bf08      	it	eq
 800499c:	68ec      	ldreq	r4, [r5, #12]
 800499e:	e7e6      	b.n	800496e <__swsetup_r+0x1e>
 80049a0:	0758      	lsls	r0, r3, #29
 80049a2:	d512      	bpl.n	80049ca <__swsetup_r+0x7a>
 80049a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049a6:	b141      	cbz	r1, 80049ba <__swsetup_r+0x6a>
 80049a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049ac:	4299      	cmp	r1, r3
 80049ae:	d002      	beq.n	80049b6 <__swsetup_r+0x66>
 80049b0:	4630      	mov	r0, r6
 80049b2:	f000 fa5b 	bl	8004e6c <_free_r>
 80049b6:	2300      	movs	r3, #0
 80049b8:	6363      	str	r3, [r4, #52]	; 0x34
 80049ba:	89a3      	ldrh	r3, [r4, #12]
 80049bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80049c0:	81a3      	strh	r3, [r4, #12]
 80049c2:	2300      	movs	r3, #0
 80049c4:	6063      	str	r3, [r4, #4]
 80049c6:	6923      	ldr	r3, [r4, #16]
 80049c8:	6023      	str	r3, [r4, #0]
 80049ca:	89a3      	ldrh	r3, [r4, #12]
 80049cc:	f043 0308 	orr.w	r3, r3, #8
 80049d0:	81a3      	strh	r3, [r4, #12]
 80049d2:	6923      	ldr	r3, [r4, #16]
 80049d4:	b94b      	cbnz	r3, 80049ea <__swsetup_r+0x9a>
 80049d6:	89a3      	ldrh	r3, [r4, #12]
 80049d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80049dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049e0:	d003      	beq.n	80049ea <__swsetup_r+0x9a>
 80049e2:	4621      	mov	r1, r4
 80049e4:	4630      	mov	r0, r6
 80049e6:	f000 fa01 	bl	8004dec <__smakebuf_r>
 80049ea:	89a0      	ldrh	r0, [r4, #12]
 80049ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80049f0:	f010 0301 	ands.w	r3, r0, #1
 80049f4:	d00a      	beq.n	8004a0c <__swsetup_r+0xbc>
 80049f6:	2300      	movs	r3, #0
 80049f8:	60a3      	str	r3, [r4, #8]
 80049fa:	6963      	ldr	r3, [r4, #20]
 80049fc:	425b      	negs	r3, r3
 80049fe:	61a3      	str	r3, [r4, #24]
 8004a00:	6923      	ldr	r3, [r4, #16]
 8004a02:	b943      	cbnz	r3, 8004a16 <__swsetup_r+0xc6>
 8004a04:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004a08:	d1ba      	bne.n	8004980 <__swsetup_r+0x30>
 8004a0a:	bd70      	pop	{r4, r5, r6, pc}
 8004a0c:	0781      	lsls	r1, r0, #30
 8004a0e:	bf58      	it	pl
 8004a10:	6963      	ldrpl	r3, [r4, #20]
 8004a12:	60a3      	str	r3, [r4, #8]
 8004a14:	e7f4      	b.n	8004a00 <__swsetup_r+0xb0>
 8004a16:	2000      	movs	r0, #0
 8004a18:	e7f7      	b.n	8004a0a <__swsetup_r+0xba>
 8004a1a:	bf00      	nop
 8004a1c:	2000000c 	.word	0x2000000c
 8004a20:	08005934 	.word	0x08005934
 8004a24:	08005954 	.word	0x08005954
 8004a28:	08005914 	.word	0x08005914

08004a2c <__sflush_r>:
 8004a2c:	898a      	ldrh	r2, [r1, #12]
 8004a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a32:	4605      	mov	r5, r0
 8004a34:	0710      	lsls	r0, r2, #28
 8004a36:	460c      	mov	r4, r1
 8004a38:	d458      	bmi.n	8004aec <__sflush_r+0xc0>
 8004a3a:	684b      	ldr	r3, [r1, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	dc05      	bgt.n	8004a4c <__sflush_r+0x20>
 8004a40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	dc02      	bgt.n	8004a4c <__sflush_r+0x20>
 8004a46:	2000      	movs	r0, #0
 8004a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a4e:	2e00      	cmp	r6, #0
 8004a50:	d0f9      	beq.n	8004a46 <__sflush_r+0x1a>
 8004a52:	2300      	movs	r3, #0
 8004a54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a58:	682f      	ldr	r7, [r5, #0]
 8004a5a:	602b      	str	r3, [r5, #0]
 8004a5c:	d032      	beq.n	8004ac4 <__sflush_r+0x98>
 8004a5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a60:	89a3      	ldrh	r3, [r4, #12]
 8004a62:	075a      	lsls	r2, r3, #29
 8004a64:	d505      	bpl.n	8004a72 <__sflush_r+0x46>
 8004a66:	6863      	ldr	r3, [r4, #4]
 8004a68:	1ac0      	subs	r0, r0, r3
 8004a6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a6c:	b10b      	cbz	r3, 8004a72 <__sflush_r+0x46>
 8004a6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a70:	1ac0      	subs	r0, r0, r3
 8004a72:	2300      	movs	r3, #0
 8004a74:	4602      	mov	r2, r0
 8004a76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a78:	6a21      	ldr	r1, [r4, #32]
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	47b0      	blx	r6
 8004a7e:	1c43      	adds	r3, r0, #1
 8004a80:	89a3      	ldrh	r3, [r4, #12]
 8004a82:	d106      	bne.n	8004a92 <__sflush_r+0x66>
 8004a84:	6829      	ldr	r1, [r5, #0]
 8004a86:	291d      	cmp	r1, #29
 8004a88:	d82c      	bhi.n	8004ae4 <__sflush_r+0xb8>
 8004a8a:	4a2a      	ldr	r2, [pc, #168]	; (8004b34 <__sflush_r+0x108>)
 8004a8c:	40ca      	lsrs	r2, r1
 8004a8e:	07d6      	lsls	r6, r2, #31
 8004a90:	d528      	bpl.n	8004ae4 <__sflush_r+0xb8>
 8004a92:	2200      	movs	r2, #0
 8004a94:	6062      	str	r2, [r4, #4]
 8004a96:	04d9      	lsls	r1, r3, #19
 8004a98:	6922      	ldr	r2, [r4, #16]
 8004a9a:	6022      	str	r2, [r4, #0]
 8004a9c:	d504      	bpl.n	8004aa8 <__sflush_r+0x7c>
 8004a9e:	1c42      	adds	r2, r0, #1
 8004aa0:	d101      	bne.n	8004aa6 <__sflush_r+0x7a>
 8004aa2:	682b      	ldr	r3, [r5, #0]
 8004aa4:	b903      	cbnz	r3, 8004aa8 <__sflush_r+0x7c>
 8004aa6:	6560      	str	r0, [r4, #84]	; 0x54
 8004aa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004aaa:	602f      	str	r7, [r5, #0]
 8004aac:	2900      	cmp	r1, #0
 8004aae:	d0ca      	beq.n	8004a46 <__sflush_r+0x1a>
 8004ab0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ab4:	4299      	cmp	r1, r3
 8004ab6:	d002      	beq.n	8004abe <__sflush_r+0x92>
 8004ab8:	4628      	mov	r0, r5
 8004aba:	f000 f9d7 	bl	8004e6c <_free_r>
 8004abe:	2000      	movs	r0, #0
 8004ac0:	6360      	str	r0, [r4, #52]	; 0x34
 8004ac2:	e7c1      	b.n	8004a48 <__sflush_r+0x1c>
 8004ac4:	6a21      	ldr	r1, [r4, #32]
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	4628      	mov	r0, r5
 8004aca:	47b0      	blx	r6
 8004acc:	1c41      	adds	r1, r0, #1
 8004ace:	d1c7      	bne.n	8004a60 <__sflush_r+0x34>
 8004ad0:	682b      	ldr	r3, [r5, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d0c4      	beq.n	8004a60 <__sflush_r+0x34>
 8004ad6:	2b1d      	cmp	r3, #29
 8004ad8:	d001      	beq.n	8004ade <__sflush_r+0xb2>
 8004ada:	2b16      	cmp	r3, #22
 8004adc:	d101      	bne.n	8004ae2 <__sflush_r+0xb6>
 8004ade:	602f      	str	r7, [r5, #0]
 8004ae0:	e7b1      	b.n	8004a46 <__sflush_r+0x1a>
 8004ae2:	89a3      	ldrh	r3, [r4, #12]
 8004ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ae8:	81a3      	strh	r3, [r4, #12]
 8004aea:	e7ad      	b.n	8004a48 <__sflush_r+0x1c>
 8004aec:	690f      	ldr	r7, [r1, #16]
 8004aee:	2f00      	cmp	r7, #0
 8004af0:	d0a9      	beq.n	8004a46 <__sflush_r+0x1a>
 8004af2:	0793      	lsls	r3, r2, #30
 8004af4:	680e      	ldr	r6, [r1, #0]
 8004af6:	bf08      	it	eq
 8004af8:	694b      	ldreq	r3, [r1, #20]
 8004afa:	600f      	str	r7, [r1, #0]
 8004afc:	bf18      	it	ne
 8004afe:	2300      	movne	r3, #0
 8004b00:	eba6 0807 	sub.w	r8, r6, r7
 8004b04:	608b      	str	r3, [r1, #8]
 8004b06:	f1b8 0f00 	cmp.w	r8, #0
 8004b0a:	dd9c      	ble.n	8004a46 <__sflush_r+0x1a>
 8004b0c:	6a21      	ldr	r1, [r4, #32]
 8004b0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004b10:	4643      	mov	r3, r8
 8004b12:	463a      	mov	r2, r7
 8004b14:	4628      	mov	r0, r5
 8004b16:	47b0      	blx	r6
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	dc06      	bgt.n	8004b2a <__sflush_r+0xfe>
 8004b1c:	89a3      	ldrh	r3, [r4, #12]
 8004b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b22:	81a3      	strh	r3, [r4, #12]
 8004b24:	f04f 30ff 	mov.w	r0, #4294967295
 8004b28:	e78e      	b.n	8004a48 <__sflush_r+0x1c>
 8004b2a:	4407      	add	r7, r0
 8004b2c:	eba8 0800 	sub.w	r8, r8, r0
 8004b30:	e7e9      	b.n	8004b06 <__sflush_r+0xda>
 8004b32:	bf00      	nop
 8004b34:	20400001 	.word	0x20400001

08004b38 <_fflush_r>:
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	690b      	ldr	r3, [r1, #16]
 8004b3c:	4605      	mov	r5, r0
 8004b3e:	460c      	mov	r4, r1
 8004b40:	b913      	cbnz	r3, 8004b48 <_fflush_r+0x10>
 8004b42:	2500      	movs	r5, #0
 8004b44:	4628      	mov	r0, r5
 8004b46:	bd38      	pop	{r3, r4, r5, pc}
 8004b48:	b118      	cbz	r0, 8004b52 <_fflush_r+0x1a>
 8004b4a:	6983      	ldr	r3, [r0, #24]
 8004b4c:	b90b      	cbnz	r3, 8004b52 <_fflush_r+0x1a>
 8004b4e:	f000 f887 	bl	8004c60 <__sinit>
 8004b52:	4b14      	ldr	r3, [pc, #80]	; (8004ba4 <_fflush_r+0x6c>)
 8004b54:	429c      	cmp	r4, r3
 8004b56:	d11b      	bne.n	8004b90 <_fflush_r+0x58>
 8004b58:	686c      	ldr	r4, [r5, #4]
 8004b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0ef      	beq.n	8004b42 <_fflush_r+0xa>
 8004b62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b64:	07d0      	lsls	r0, r2, #31
 8004b66:	d404      	bmi.n	8004b72 <_fflush_r+0x3a>
 8004b68:	0599      	lsls	r1, r3, #22
 8004b6a:	d402      	bmi.n	8004b72 <_fflush_r+0x3a>
 8004b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b6e:	f000 f915 	bl	8004d9c <__retarget_lock_acquire_recursive>
 8004b72:	4628      	mov	r0, r5
 8004b74:	4621      	mov	r1, r4
 8004b76:	f7ff ff59 	bl	8004a2c <__sflush_r>
 8004b7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b7c:	07da      	lsls	r2, r3, #31
 8004b7e:	4605      	mov	r5, r0
 8004b80:	d4e0      	bmi.n	8004b44 <_fflush_r+0xc>
 8004b82:	89a3      	ldrh	r3, [r4, #12]
 8004b84:	059b      	lsls	r3, r3, #22
 8004b86:	d4dd      	bmi.n	8004b44 <_fflush_r+0xc>
 8004b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b8a:	f000 f908 	bl	8004d9e <__retarget_lock_release_recursive>
 8004b8e:	e7d9      	b.n	8004b44 <_fflush_r+0xc>
 8004b90:	4b05      	ldr	r3, [pc, #20]	; (8004ba8 <_fflush_r+0x70>)
 8004b92:	429c      	cmp	r4, r3
 8004b94:	d101      	bne.n	8004b9a <_fflush_r+0x62>
 8004b96:	68ac      	ldr	r4, [r5, #8]
 8004b98:	e7df      	b.n	8004b5a <_fflush_r+0x22>
 8004b9a:	4b04      	ldr	r3, [pc, #16]	; (8004bac <_fflush_r+0x74>)
 8004b9c:	429c      	cmp	r4, r3
 8004b9e:	bf08      	it	eq
 8004ba0:	68ec      	ldreq	r4, [r5, #12]
 8004ba2:	e7da      	b.n	8004b5a <_fflush_r+0x22>
 8004ba4:	08005934 	.word	0x08005934
 8004ba8:	08005954 	.word	0x08005954
 8004bac:	08005914 	.word	0x08005914

08004bb0 <std>:
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	b510      	push	{r4, lr}
 8004bb4:	4604      	mov	r4, r0
 8004bb6:	e9c0 3300 	strd	r3, r3, [r0]
 8004bba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004bbe:	6083      	str	r3, [r0, #8]
 8004bc0:	8181      	strh	r1, [r0, #12]
 8004bc2:	6643      	str	r3, [r0, #100]	; 0x64
 8004bc4:	81c2      	strh	r2, [r0, #14]
 8004bc6:	6183      	str	r3, [r0, #24]
 8004bc8:	4619      	mov	r1, r3
 8004bca:	2208      	movs	r2, #8
 8004bcc:	305c      	adds	r0, #92	; 0x5c
 8004bce:	f7ff fdd7 	bl	8004780 <memset>
 8004bd2:	4b05      	ldr	r3, [pc, #20]	; (8004be8 <std+0x38>)
 8004bd4:	6263      	str	r3, [r4, #36]	; 0x24
 8004bd6:	4b05      	ldr	r3, [pc, #20]	; (8004bec <std+0x3c>)
 8004bd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bda:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <std+0x40>)
 8004bdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bde:	4b05      	ldr	r3, [pc, #20]	; (8004bf4 <std+0x44>)
 8004be0:	6224      	str	r4, [r4, #32]
 8004be2:	6323      	str	r3, [r4, #48]	; 0x30
 8004be4:	bd10      	pop	{r4, pc}
 8004be6:	bf00      	nop
 8004be8:	08005629 	.word	0x08005629
 8004bec:	0800564b 	.word	0x0800564b
 8004bf0:	08005683 	.word	0x08005683
 8004bf4:	080056a7 	.word	0x080056a7

08004bf8 <_cleanup_r>:
 8004bf8:	4901      	ldr	r1, [pc, #4]	; (8004c00 <_cleanup_r+0x8>)
 8004bfa:	f000 b8af 	b.w	8004d5c <_fwalk_reent>
 8004bfe:	bf00      	nop
 8004c00:	08004b39 	.word	0x08004b39

08004c04 <__sfmoreglue>:
 8004c04:	b570      	push	{r4, r5, r6, lr}
 8004c06:	2268      	movs	r2, #104	; 0x68
 8004c08:	1e4d      	subs	r5, r1, #1
 8004c0a:	4355      	muls	r5, r2
 8004c0c:	460e      	mov	r6, r1
 8004c0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004c12:	f000 f997 	bl	8004f44 <_malloc_r>
 8004c16:	4604      	mov	r4, r0
 8004c18:	b140      	cbz	r0, 8004c2c <__sfmoreglue+0x28>
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	e9c0 1600 	strd	r1, r6, [r0]
 8004c20:	300c      	adds	r0, #12
 8004c22:	60a0      	str	r0, [r4, #8]
 8004c24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004c28:	f7ff fdaa 	bl	8004780 <memset>
 8004c2c:	4620      	mov	r0, r4
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}

08004c30 <__sfp_lock_acquire>:
 8004c30:	4801      	ldr	r0, [pc, #4]	; (8004c38 <__sfp_lock_acquire+0x8>)
 8004c32:	f000 b8b3 	b.w	8004d9c <__retarget_lock_acquire_recursive>
 8004c36:	bf00      	nop
 8004c38:	2000015d 	.word	0x2000015d

08004c3c <__sfp_lock_release>:
 8004c3c:	4801      	ldr	r0, [pc, #4]	; (8004c44 <__sfp_lock_release+0x8>)
 8004c3e:	f000 b8ae 	b.w	8004d9e <__retarget_lock_release_recursive>
 8004c42:	bf00      	nop
 8004c44:	2000015d 	.word	0x2000015d

08004c48 <__sinit_lock_acquire>:
 8004c48:	4801      	ldr	r0, [pc, #4]	; (8004c50 <__sinit_lock_acquire+0x8>)
 8004c4a:	f000 b8a7 	b.w	8004d9c <__retarget_lock_acquire_recursive>
 8004c4e:	bf00      	nop
 8004c50:	2000015e 	.word	0x2000015e

08004c54 <__sinit_lock_release>:
 8004c54:	4801      	ldr	r0, [pc, #4]	; (8004c5c <__sinit_lock_release+0x8>)
 8004c56:	f000 b8a2 	b.w	8004d9e <__retarget_lock_release_recursive>
 8004c5a:	bf00      	nop
 8004c5c:	2000015e 	.word	0x2000015e

08004c60 <__sinit>:
 8004c60:	b510      	push	{r4, lr}
 8004c62:	4604      	mov	r4, r0
 8004c64:	f7ff fff0 	bl	8004c48 <__sinit_lock_acquire>
 8004c68:	69a3      	ldr	r3, [r4, #24]
 8004c6a:	b11b      	cbz	r3, 8004c74 <__sinit+0x14>
 8004c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c70:	f7ff bff0 	b.w	8004c54 <__sinit_lock_release>
 8004c74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004c78:	6523      	str	r3, [r4, #80]	; 0x50
 8004c7a:	4b13      	ldr	r3, [pc, #76]	; (8004cc8 <__sinit+0x68>)
 8004c7c:	4a13      	ldr	r2, [pc, #76]	; (8004ccc <__sinit+0x6c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	62a2      	str	r2, [r4, #40]	; 0x28
 8004c82:	42a3      	cmp	r3, r4
 8004c84:	bf04      	itt	eq
 8004c86:	2301      	moveq	r3, #1
 8004c88:	61a3      	streq	r3, [r4, #24]
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	f000 f820 	bl	8004cd0 <__sfp>
 8004c90:	6060      	str	r0, [r4, #4]
 8004c92:	4620      	mov	r0, r4
 8004c94:	f000 f81c 	bl	8004cd0 <__sfp>
 8004c98:	60a0      	str	r0, [r4, #8]
 8004c9a:	4620      	mov	r0, r4
 8004c9c:	f000 f818 	bl	8004cd0 <__sfp>
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	60e0      	str	r0, [r4, #12]
 8004ca4:	2104      	movs	r1, #4
 8004ca6:	6860      	ldr	r0, [r4, #4]
 8004ca8:	f7ff ff82 	bl	8004bb0 <std>
 8004cac:	68a0      	ldr	r0, [r4, #8]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	2109      	movs	r1, #9
 8004cb2:	f7ff ff7d 	bl	8004bb0 <std>
 8004cb6:	68e0      	ldr	r0, [r4, #12]
 8004cb8:	2202      	movs	r2, #2
 8004cba:	2112      	movs	r1, #18
 8004cbc:	f7ff ff78 	bl	8004bb0 <std>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	61a3      	str	r3, [r4, #24]
 8004cc4:	e7d2      	b.n	8004c6c <__sinit+0xc>
 8004cc6:	bf00      	nop
 8004cc8:	08005910 	.word	0x08005910
 8004ccc:	08004bf9 	.word	0x08004bf9

08004cd0 <__sfp>:
 8004cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cd2:	4607      	mov	r7, r0
 8004cd4:	f7ff ffac 	bl	8004c30 <__sfp_lock_acquire>
 8004cd8:	4b1e      	ldr	r3, [pc, #120]	; (8004d54 <__sfp+0x84>)
 8004cda:	681e      	ldr	r6, [r3, #0]
 8004cdc:	69b3      	ldr	r3, [r6, #24]
 8004cde:	b913      	cbnz	r3, 8004ce6 <__sfp+0x16>
 8004ce0:	4630      	mov	r0, r6
 8004ce2:	f7ff ffbd 	bl	8004c60 <__sinit>
 8004ce6:	3648      	adds	r6, #72	; 0x48
 8004ce8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	d503      	bpl.n	8004cf8 <__sfp+0x28>
 8004cf0:	6833      	ldr	r3, [r6, #0]
 8004cf2:	b30b      	cbz	r3, 8004d38 <__sfp+0x68>
 8004cf4:	6836      	ldr	r6, [r6, #0]
 8004cf6:	e7f7      	b.n	8004ce8 <__sfp+0x18>
 8004cf8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004cfc:	b9d5      	cbnz	r5, 8004d34 <__sfp+0x64>
 8004cfe:	4b16      	ldr	r3, [pc, #88]	; (8004d58 <__sfp+0x88>)
 8004d00:	60e3      	str	r3, [r4, #12]
 8004d02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004d06:	6665      	str	r5, [r4, #100]	; 0x64
 8004d08:	f000 f847 	bl	8004d9a <__retarget_lock_init_recursive>
 8004d0c:	f7ff ff96 	bl	8004c3c <__sfp_lock_release>
 8004d10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004d14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004d18:	6025      	str	r5, [r4, #0]
 8004d1a:	61a5      	str	r5, [r4, #24]
 8004d1c:	2208      	movs	r2, #8
 8004d1e:	4629      	mov	r1, r5
 8004d20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004d24:	f7ff fd2c 	bl	8004780 <memset>
 8004d28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004d2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004d30:	4620      	mov	r0, r4
 8004d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d34:	3468      	adds	r4, #104	; 0x68
 8004d36:	e7d9      	b.n	8004cec <__sfp+0x1c>
 8004d38:	2104      	movs	r1, #4
 8004d3a:	4638      	mov	r0, r7
 8004d3c:	f7ff ff62 	bl	8004c04 <__sfmoreglue>
 8004d40:	4604      	mov	r4, r0
 8004d42:	6030      	str	r0, [r6, #0]
 8004d44:	2800      	cmp	r0, #0
 8004d46:	d1d5      	bne.n	8004cf4 <__sfp+0x24>
 8004d48:	f7ff ff78 	bl	8004c3c <__sfp_lock_release>
 8004d4c:	230c      	movs	r3, #12
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	e7ee      	b.n	8004d30 <__sfp+0x60>
 8004d52:	bf00      	nop
 8004d54:	08005910 	.word	0x08005910
 8004d58:	ffff0001 	.word	0xffff0001

08004d5c <_fwalk_reent>:
 8004d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d60:	4606      	mov	r6, r0
 8004d62:	4688      	mov	r8, r1
 8004d64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004d68:	2700      	movs	r7, #0
 8004d6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d6e:	f1b9 0901 	subs.w	r9, r9, #1
 8004d72:	d505      	bpl.n	8004d80 <_fwalk_reent+0x24>
 8004d74:	6824      	ldr	r4, [r4, #0]
 8004d76:	2c00      	cmp	r4, #0
 8004d78:	d1f7      	bne.n	8004d6a <_fwalk_reent+0xe>
 8004d7a:	4638      	mov	r0, r7
 8004d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d80:	89ab      	ldrh	r3, [r5, #12]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d907      	bls.n	8004d96 <_fwalk_reent+0x3a>
 8004d86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	d003      	beq.n	8004d96 <_fwalk_reent+0x3a>
 8004d8e:	4629      	mov	r1, r5
 8004d90:	4630      	mov	r0, r6
 8004d92:	47c0      	blx	r8
 8004d94:	4307      	orrs	r7, r0
 8004d96:	3568      	adds	r5, #104	; 0x68
 8004d98:	e7e9      	b.n	8004d6e <_fwalk_reent+0x12>

08004d9a <__retarget_lock_init_recursive>:
 8004d9a:	4770      	bx	lr

08004d9c <__retarget_lock_acquire_recursive>:
 8004d9c:	4770      	bx	lr

08004d9e <__retarget_lock_release_recursive>:
 8004d9e:	4770      	bx	lr

08004da0 <__swhatbuf_r>:
 8004da0:	b570      	push	{r4, r5, r6, lr}
 8004da2:	460e      	mov	r6, r1
 8004da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004da8:	2900      	cmp	r1, #0
 8004daa:	b096      	sub	sp, #88	; 0x58
 8004dac:	4614      	mov	r4, r2
 8004dae:	461d      	mov	r5, r3
 8004db0:	da08      	bge.n	8004dc4 <__swhatbuf_r+0x24>
 8004db2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	602a      	str	r2, [r5, #0]
 8004dba:	061a      	lsls	r2, r3, #24
 8004dbc:	d410      	bmi.n	8004de0 <__swhatbuf_r+0x40>
 8004dbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dc2:	e00e      	b.n	8004de2 <__swhatbuf_r+0x42>
 8004dc4:	466a      	mov	r2, sp
 8004dc6:	f000 fc95 	bl	80056f4 <_fstat_r>
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	dbf1      	blt.n	8004db2 <__swhatbuf_r+0x12>
 8004dce:	9a01      	ldr	r2, [sp, #4]
 8004dd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004dd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004dd8:	425a      	negs	r2, r3
 8004dda:	415a      	adcs	r2, r3
 8004ddc:	602a      	str	r2, [r5, #0]
 8004dde:	e7ee      	b.n	8004dbe <__swhatbuf_r+0x1e>
 8004de0:	2340      	movs	r3, #64	; 0x40
 8004de2:	2000      	movs	r0, #0
 8004de4:	6023      	str	r3, [r4, #0]
 8004de6:	b016      	add	sp, #88	; 0x58
 8004de8:	bd70      	pop	{r4, r5, r6, pc}
	...

08004dec <__smakebuf_r>:
 8004dec:	898b      	ldrh	r3, [r1, #12]
 8004dee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004df0:	079d      	lsls	r5, r3, #30
 8004df2:	4606      	mov	r6, r0
 8004df4:	460c      	mov	r4, r1
 8004df6:	d507      	bpl.n	8004e08 <__smakebuf_r+0x1c>
 8004df8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004dfc:	6023      	str	r3, [r4, #0]
 8004dfe:	6123      	str	r3, [r4, #16]
 8004e00:	2301      	movs	r3, #1
 8004e02:	6163      	str	r3, [r4, #20]
 8004e04:	b002      	add	sp, #8
 8004e06:	bd70      	pop	{r4, r5, r6, pc}
 8004e08:	ab01      	add	r3, sp, #4
 8004e0a:	466a      	mov	r2, sp
 8004e0c:	f7ff ffc8 	bl	8004da0 <__swhatbuf_r>
 8004e10:	9900      	ldr	r1, [sp, #0]
 8004e12:	4605      	mov	r5, r0
 8004e14:	4630      	mov	r0, r6
 8004e16:	f000 f895 	bl	8004f44 <_malloc_r>
 8004e1a:	b948      	cbnz	r0, 8004e30 <__smakebuf_r+0x44>
 8004e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e20:	059a      	lsls	r2, r3, #22
 8004e22:	d4ef      	bmi.n	8004e04 <__smakebuf_r+0x18>
 8004e24:	f023 0303 	bic.w	r3, r3, #3
 8004e28:	f043 0302 	orr.w	r3, r3, #2
 8004e2c:	81a3      	strh	r3, [r4, #12]
 8004e2e:	e7e3      	b.n	8004df8 <__smakebuf_r+0xc>
 8004e30:	4b0d      	ldr	r3, [pc, #52]	; (8004e68 <__smakebuf_r+0x7c>)
 8004e32:	62b3      	str	r3, [r6, #40]	; 0x28
 8004e34:	89a3      	ldrh	r3, [r4, #12]
 8004e36:	6020      	str	r0, [r4, #0]
 8004e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e3c:	81a3      	strh	r3, [r4, #12]
 8004e3e:	9b00      	ldr	r3, [sp, #0]
 8004e40:	6163      	str	r3, [r4, #20]
 8004e42:	9b01      	ldr	r3, [sp, #4]
 8004e44:	6120      	str	r0, [r4, #16]
 8004e46:	b15b      	cbz	r3, 8004e60 <__smakebuf_r+0x74>
 8004e48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e4c:	4630      	mov	r0, r6
 8004e4e:	f000 fc63 	bl	8005718 <_isatty_r>
 8004e52:	b128      	cbz	r0, 8004e60 <__smakebuf_r+0x74>
 8004e54:	89a3      	ldrh	r3, [r4, #12]
 8004e56:	f023 0303 	bic.w	r3, r3, #3
 8004e5a:	f043 0301 	orr.w	r3, r3, #1
 8004e5e:	81a3      	strh	r3, [r4, #12]
 8004e60:	89a0      	ldrh	r0, [r4, #12]
 8004e62:	4305      	orrs	r5, r0
 8004e64:	81a5      	strh	r5, [r4, #12]
 8004e66:	e7cd      	b.n	8004e04 <__smakebuf_r+0x18>
 8004e68:	08004bf9 	.word	0x08004bf9

08004e6c <_free_r>:
 8004e6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e6e:	2900      	cmp	r1, #0
 8004e70:	d044      	beq.n	8004efc <_free_r+0x90>
 8004e72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e76:	9001      	str	r0, [sp, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f1a1 0404 	sub.w	r4, r1, #4
 8004e7e:	bfb8      	it	lt
 8004e80:	18e4      	addlt	r4, r4, r3
 8004e82:	f000 fc6b 	bl	800575c <__malloc_lock>
 8004e86:	4a1e      	ldr	r2, [pc, #120]	; (8004f00 <_free_r+0x94>)
 8004e88:	9801      	ldr	r0, [sp, #4]
 8004e8a:	6813      	ldr	r3, [r2, #0]
 8004e8c:	b933      	cbnz	r3, 8004e9c <_free_r+0x30>
 8004e8e:	6063      	str	r3, [r4, #4]
 8004e90:	6014      	str	r4, [r2, #0]
 8004e92:	b003      	add	sp, #12
 8004e94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e98:	f000 bc66 	b.w	8005768 <__malloc_unlock>
 8004e9c:	42a3      	cmp	r3, r4
 8004e9e:	d908      	bls.n	8004eb2 <_free_r+0x46>
 8004ea0:	6825      	ldr	r5, [r4, #0]
 8004ea2:	1961      	adds	r1, r4, r5
 8004ea4:	428b      	cmp	r3, r1
 8004ea6:	bf01      	itttt	eq
 8004ea8:	6819      	ldreq	r1, [r3, #0]
 8004eaa:	685b      	ldreq	r3, [r3, #4]
 8004eac:	1949      	addeq	r1, r1, r5
 8004eae:	6021      	streq	r1, [r4, #0]
 8004eb0:	e7ed      	b.n	8004e8e <_free_r+0x22>
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	b10b      	cbz	r3, 8004ebc <_free_r+0x50>
 8004eb8:	42a3      	cmp	r3, r4
 8004eba:	d9fa      	bls.n	8004eb2 <_free_r+0x46>
 8004ebc:	6811      	ldr	r1, [r2, #0]
 8004ebe:	1855      	adds	r5, r2, r1
 8004ec0:	42a5      	cmp	r5, r4
 8004ec2:	d10b      	bne.n	8004edc <_free_r+0x70>
 8004ec4:	6824      	ldr	r4, [r4, #0]
 8004ec6:	4421      	add	r1, r4
 8004ec8:	1854      	adds	r4, r2, r1
 8004eca:	42a3      	cmp	r3, r4
 8004ecc:	6011      	str	r1, [r2, #0]
 8004ece:	d1e0      	bne.n	8004e92 <_free_r+0x26>
 8004ed0:	681c      	ldr	r4, [r3, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	6053      	str	r3, [r2, #4]
 8004ed6:	4421      	add	r1, r4
 8004ed8:	6011      	str	r1, [r2, #0]
 8004eda:	e7da      	b.n	8004e92 <_free_r+0x26>
 8004edc:	d902      	bls.n	8004ee4 <_free_r+0x78>
 8004ede:	230c      	movs	r3, #12
 8004ee0:	6003      	str	r3, [r0, #0]
 8004ee2:	e7d6      	b.n	8004e92 <_free_r+0x26>
 8004ee4:	6825      	ldr	r5, [r4, #0]
 8004ee6:	1961      	adds	r1, r4, r5
 8004ee8:	428b      	cmp	r3, r1
 8004eea:	bf04      	itt	eq
 8004eec:	6819      	ldreq	r1, [r3, #0]
 8004eee:	685b      	ldreq	r3, [r3, #4]
 8004ef0:	6063      	str	r3, [r4, #4]
 8004ef2:	bf04      	itt	eq
 8004ef4:	1949      	addeq	r1, r1, r5
 8004ef6:	6021      	streq	r1, [r4, #0]
 8004ef8:	6054      	str	r4, [r2, #4]
 8004efa:	e7ca      	b.n	8004e92 <_free_r+0x26>
 8004efc:	b003      	add	sp, #12
 8004efe:	bd30      	pop	{r4, r5, pc}
 8004f00:	20000160 	.word	0x20000160

08004f04 <sbrk_aligned>:
 8004f04:	b570      	push	{r4, r5, r6, lr}
 8004f06:	4e0e      	ldr	r6, [pc, #56]	; (8004f40 <sbrk_aligned+0x3c>)
 8004f08:	460c      	mov	r4, r1
 8004f0a:	6831      	ldr	r1, [r6, #0]
 8004f0c:	4605      	mov	r5, r0
 8004f0e:	b911      	cbnz	r1, 8004f16 <sbrk_aligned+0x12>
 8004f10:	f000 fb7a 	bl	8005608 <_sbrk_r>
 8004f14:	6030      	str	r0, [r6, #0]
 8004f16:	4621      	mov	r1, r4
 8004f18:	4628      	mov	r0, r5
 8004f1a:	f000 fb75 	bl	8005608 <_sbrk_r>
 8004f1e:	1c43      	adds	r3, r0, #1
 8004f20:	d00a      	beq.n	8004f38 <sbrk_aligned+0x34>
 8004f22:	1cc4      	adds	r4, r0, #3
 8004f24:	f024 0403 	bic.w	r4, r4, #3
 8004f28:	42a0      	cmp	r0, r4
 8004f2a:	d007      	beq.n	8004f3c <sbrk_aligned+0x38>
 8004f2c:	1a21      	subs	r1, r4, r0
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f000 fb6a 	bl	8005608 <_sbrk_r>
 8004f34:	3001      	adds	r0, #1
 8004f36:	d101      	bne.n	8004f3c <sbrk_aligned+0x38>
 8004f38:	f04f 34ff 	mov.w	r4, #4294967295
 8004f3c:	4620      	mov	r0, r4
 8004f3e:	bd70      	pop	{r4, r5, r6, pc}
 8004f40:	20000164 	.word	0x20000164

08004f44 <_malloc_r>:
 8004f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f48:	1ccd      	adds	r5, r1, #3
 8004f4a:	f025 0503 	bic.w	r5, r5, #3
 8004f4e:	3508      	adds	r5, #8
 8004f50:	2d0c      	cmp	r5, #12
 8004f52:	bf38      	it	cc
 8004f54:	250c      	movcc	r5, #12
 8004f56:	2d00      	cmp	r5, #0
 8004f58:	4607      	mov	r7, r0
 8004f5a:	db01      	blt.n	8004f60 <_malloc_r+0x1c>
 8004f5c:	42a9      	cmp	r1, r5
 8004f5e:	d905      	bls.n	8004f6c <_malloc_r+0x28>
 8004f60:	230c      	movs	r3, #12
 8004f62:	603b      	str	r3, [r7, #0]
 8004f64:	2600      	movs	r6, #0
 8004f66:	4630      	mov	r0, r6
 8004f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f6c:	4e2e      	ldr	r6, [pc, #184]	; (8005028 <_malloc_r+0xe4>)
 8004f6e:	f000 fbf5 	bl	800575c <__malloc_lock>
 8004f72:	6833      	ldr	r3, [r6, #0]
 8004f74:	461c      	mov	r4, r3
 8004f76:	bb34      	cbnz	r4, 8004fc6 <_malloc_r+0x82>
 8004f78:	4629      	mov	r1, r5
 8004f7a:	4638      	mov	r0, r7
 8004f7c:	f7ff ffc2 	bl	8004f04 <sbrk_aligned>
 8004f80:	1c43      	adds	r3, r0, #1
 8004f82:	4604      	mov	r4, r0
 8004f84:	d14d      	bne.n	8005022 <_malloc_r+0xde>
 8004f86:	6834      	ldr	r4, [r6, #0]
 8004f88:	4626      	mov	r6, r4
 8004f8a:	2e00      	cmp	r6, #0
 8004f8c:	d140      	bne.n	8005010 <_malloc_r+0xcc>
 8004f8e:	6823      	ldr	r3, [r4, #0]
 8004f90:	4631      	mov	r1, r6
 8004f92:	4638      	mov	r0, r7
 8004f94:	eb04 0803 	add.w	r8, r4, r3
 8004f98:	f000 fb36 	bl	8005608 <_sbrk_r>
 8004f9c:	4580      	cmp	r8, r0
 8004f9e:	d13a      	bne.n	8005016 <_malloc_r+0xd2>
 8004fa0:	6821      	ldr	r1, [r4, #0]
 8004fa2:	3503      	adds	r5, #3
 8004fa4:	1a6d      	subs	r5, r5, r1
 8004fa6:	f025 0503 	bic.w	r5, r5, #3
 8004faa:	3508      	adds	r5, #8
 8004fac:	2d0c      	cmp	r5, #12
 8004fae:	bf38      	it	cc
 8004fb0:	250c      	movcc	r5, #12
 8004fb2:	4629      	mov	r1, r5
 8004fb4:	4638      	mov	r0, r7
 8004fb6:	f7ff ffa5 	bl	8004f04 <sbrk_aligned>
 8004fba:	3001      	adds	r0, #1
 8004fbc:	d02b      	beq.n	8005016 <_malloc_r+0xd2>
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	442b      	add	r3, r5
 8004fc2:	6023      	str	r3, [r4, #0]
 8004fc4:	e00e      	b.n	8004fe4 <_malloc_r+0xa0>
 8004fc6:	6822      	ldr	r2, [r4, #0]
 8004fc8:	1b52      	subs	r2, r2, r5
 8004fca:	d41e      	bmi.n	800500a <_malloc_r+0xc6>
 8004fcc:	2a0b      	cmp	r2, #11
 8004fce:	d916      	bls.n	8004ffe <_malloc_r+0xba>
 8004fd0:	1961      	adds	r1, r4, r5
 8004fd2:	42a3      	cmp	r3, r4
 8004fd4:	6025      	str	r5, [r4, #0]
 8004fd6:	bf18      	it	ne
 8004fd8:	6059      	strne	r1, [r3, #4]
 8004fda:	6863      	ldr	r3, [r4, #4]
 8004fdc:	bf08      	it	eq
 8004fde:	6031      	streq	r1, [r6, #0]
 8004fe0:	5162      	str	r2, [r4, r5]
 8004fe2:	604b      	str	r3, [r1, #4]
 8004fe4:	4638      	mov	r0, r7
 8004fe6:	f104 060b 	add.w	r6, r4, #11
 8004fea:	f000 fbbd 	bl	8005768 <__malloc_unlock>
 8004fee:	f026 0607 	bic.w	r6, r6, #7
 8004ff2:	1d23      	adds	r3, r4, #4
 8004ff4:	1af2      	subs	r2, r6, r3
 8004ff6:	d0b6      	beq.n	8004f66 <_malloc_r+0x22>
 8004ff8:	1b9b      	subs	r3, r3, r6
 8004ffa:	50a3      	str	r3, [r4, r2]
 8004ffc:	e7b3      	b.n	8004f66 <_malloc_r+0x22>
 8004ffe:	6862      	ldr	r2, [r4, #4]
 8005000:	42a3      	cmp	r3, r4
 8005002:	bf0c      	ite	eq
 8005004:	6032      	streq	r2, [r6, #0]
 8005006:	605a      	strne	r2, [r3, #4]
 8005008:	e7ec      	b.n	8004fe4 <_malloc_r+0xa0>
 800500a:	4623      	mov	r3, r4
 800500c:	6864      	ldr	r4, [r4, #4]
 800500e:	e7b2      	b.n	8004f76 <_malloc_r+0x32>
 8005010:	4634      	mov	r4, r6
 8005012:	6876      	ldr	r6, [r6, #4]
 8005014:	e7b9      	b.n	8004f8a <_malloc_r+0x46>
 8005016:	230c      	movs	r3, #12
 8005018:	603b      	str	r3, [r7, #0]
 800501a:	4638      	mov	r0, r7
 800501c:	f000 fba4 	bl	8005768 <__malloc_unlock>
 8005020:	e7a1      	b.n	8004f66 <_malloc_r+0x22>
 8005022:	6025      	str	r5, [r4, #0]
 8005024:	e7de      	b.n	8004fe4 <_malloc_r+0xa0>
 8005026:	bf00      	nop
 8005028:	20000160 	.word	0x20000160

0800502c <__sfputc_r>:
 800502c:	6893      	ldr	r3, [r2, #8]
 800502e:	3b01      	subs	r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	b410      	push	{r4}
 8005034:	6093      	str	r3, [r2, #8]
 8005036:	da08      	bge.n	800504a <__sfputc_r+0x1e>
 8005038:	6994      	ldr	r4, [r2, #24]
 800503a:	42a3      	cmp	r3, r4
 800503c:	db01      	blt.n	8005042 <__sfputc_r+0x16>
 800503e:	290a      	cmp	r1, #10
 8005040:	d103      	bne.n	800504a <__sfputc_r+0x1e>
 8005042:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005046:	f7ff bc31 	b.w	80048ac <__swbuf_r>
 800504a:	6813      	ldr	r3, [r2, #0]
 800504c:	1c58      	adds	r0, r3, #1
 800504e:	6010      	str	r0, [r2, #0]
 8005050:	7019      	strb	r1, [r3, #0]
 8005052:	4608      	mov	r0, r1
 8005054:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005058:	4770      	bx	lr

0800505a <__sfputs_r>:
 800505a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800505c:	4606      	mov	r6, r0
 800505e:	460f      	mov	r7, r1
 8005060:	4614      	mov	r4, r2
 8005062:	18d5      	adds	r5, r2, r3
 8005064:	42ac      	cmp	r4, r5
 8005066:	d101      	bne.n	800506c <__sfputs_r+0x12>
 8005068:	2000      	movs	r0, #0
 800506a:	e007      	b.n	800507c <__sfputs_r+0x22>
 800506c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005070:	463a      	mov	r2, r7
 8005072:	4630      	mov	r0, r6
 8005074:	f7ff ffda 	bl	800502c <__sfputc_r>
 8005078:	1c43      	adds	r3, r0, #1
 800507a:	d1f3      	bne.n	8005064 <__sfputs_r+0xa>
 800507c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005080 <_vfiprintf_r>:
 8005080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005084:	460d      	mov	r5, r1
 8005086:	b09d      	sub	sp, #116	; 0x74
 8005088:	4614      	mov	r4, r2
 800508a:	4698      	mov	r8, r3
 800508c:	4606      	mov	r6, r0
 800508e:	b118      	cbz	r0, 8005098 <_vfiprintf_r+0x18>
 8005090:	6983      	ldr	r3, [r0, #24]
 8005092:	b90b      	cbnz	r3, 8005098 <_vfiprintf_r+0x18>
 8005094:	f7ff fde4 	bl	8004c60 <__sinit>
 8005098:	4b89      	ldr	r3, [pc, #548]	; (80052c0 <_vfiprintf_r+0x240>)
 800509a:	429d      	cmp	r5, r3
 800509c:	d11b      	bne.n	80050d6 <_vfiprintf_r+0x56>
 800509e:	6875      	ldr	r5, [r6, #4]
 80050a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050a2:	07d9      	lsls	r1, r3, #31
 80050a4:	d405      	bmi.n	80050b2 <_vfiprintf_r+0x32>
 80050a6:	89ab      	ldrh	r3, [r5, #12]
 80050a8:	059a      	lsls	r2, r3, #22
 80050aa:	d402      	bmi.n	80050b2 <_vfiprintf_r+0x32>
 80050ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050ae:	f7ff fe75 	bl	8004d9c <__retarget_lock_acquire_recursive>
 80050b2:	89ab      	ldrh	r3, [r5, #12]
 80050b4:	071b      	lsls	r3, r3, #28
 80050b6:	d501      	bpl.n	80050bc <_vfiprintf_r+0x3c>
 80050b8:	692b      	ldr	r3, [r5, #16]
 80050ba:	b9eb      	cbnz	r3, 80050f8 <_vfiprintf_r+0x78>
 80050bc:	4629      	mov	r1, r5
 80050be:	4630      	mov	r0, r6
 80050c0:	f7ff fc46 	bl	8004950 <__swsetup_r>
 80050c4:	b1c0      	cbz	r0, 80050f8 <_vfiprintf_r+0x78>
 80050c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050c8:	07dc      	lsls	r4, r3, #31
 80050ca:	d50e      	bpl.n	80050ea <_vfiprintf_r+0x6a>
 80050cc:	f04f 30ff 	mov.w	r0, #4294967295
 80050d0:	b01d      	add	sp, #116	; 0x74
 80050d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d6:	4b7b      	ldr	r3, [pc, #492]	; (80052c4 <_vfiprintf_r+0x244>)
 80050d8:	429d      	cmp	r5, r3
 80050da:	d101      	bne.n	80050e0 <_vfiprintf_r+0x60>
 80050dc:	68b5      	ldr	r5, [r6, #8]
 80050de:	e7df      	b.n	80050a0 <_vfiprintf_r+0x20>
 80050e0:	4b79      	ldr	r3, [pc, #484]	; (80052c8 <_vfiprintf_r+0x248>)
 80050e2:	429d      	cmp	r5, r3
 80050e4:	bf08      	it	eq
 80050e6:	68f5      	ldreq	r5, [r6, #12]
 80050e8:	e7da      	b.n	80050a0 <_vfiprintf_r+0x20>
 80050ea:	89ab      	ldrh	r3, [r5, #12]
 80050ec:	0598      	lsls	r0, r3, #22
 80050ee:	d4ed      	bmi.n	80050cc <_vfiprintf_r+0x4c>
 80050f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050f2:	f7ff fe54 	bl	8004d9e <__retarget_lock_release_recursive>
 80050f6:	e7e9      	b.n	80050cc <_vfiprintf_r+0x4c>
 80050f8:	2300      	movs	r3, #0
 80050fa:	9309      	str	r3, [sp, #36]	; 0x24
 80050fc:	2320      	movs	r3, #32
 80050fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005102:	f8cd 800c 	str.w	r8, [sp, #12]
 8005106:	2330      	movs	r3, #48	; 0x30
 8005108:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80052cc <_vfiprintf_r+0x24c>
 800510c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005110:	f04f 0901 	mov.w	r9, #1
 8005114:	4623      	mov	r3, r4
 8005116:	469a      	mov	sl, r3
 8005118:	f813 2b01 	ldrb.w	r2, [r3], #1
 800511c:	b10a      	cbz	r2, 8005122 <_vfiprintf_r+0xa2>
 800511e:	2a25      	cmp	r2, #37	; 0x25
 8005120:	d1f9      	bne.n	8005116 <_vfiprintf_r+0x96>
 8005122:	ebba 0b04 	subs.w	fp, sl, r4
 8005126:	d00b      	beq.n	8005140 <_vfiprintf_r+0xc0>
 8005128:	465b      	mov	r3, fp
 800512a:	4622      	mov	r2, r4
 800512c:	4629      	mov	r1, r5
 800512e:	4630      	mov	r0, r6
 8005130:	f7ff ff93 	bl	800505a <__sfputs_r>
 8005134:	3001      	adds	r0, #1
 8005136:	f000 80aa 	beq.w	800528e <_vfiprintf_r+0x20e>
 800513a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800513c:	445a      	add	r2, fp
 800513e:	9209      	str	r2, [sp, #36]	; 0x24
 8005140:	f89a 3000 	ldrb.w	r3, [sl]
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 80a2 	beq.w	800528e <_vfiprintf_r+0x20e>
 800514a:	2300      	movs	r3, #0
 800514c:	f04f 32ff 	mov.w	r2, #4294967295
 8005150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005154:	f10a 0a01 	add.w	sl, sl, #1
 8005158:	9304      	str	r3, [sp, #16]
 800515a:	9307      	str	r3, [sp, #28]
 800515c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005160:	931a      	str	r3, [sp, #104]	; 0x68
 8005162:	4654      	mov	r4, sl
 8005164:	2205      	movs	r2, #5
 8005166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800516a:	4858      	ldr	r0, [pc, #352]	; (80052cc <_vfiprintf_r+0x24c>)
 800516c:	f7fb f840 	bl	80001f0 <memchr>
 8005170:	9a04      	ldr	r2, [sp, #16]
 8005172:	b9d8      	cbnz	r0, 80051ac <_vfiprintf_r+0x12c>
 8005174:	06d1      	lsls	r1, r2, #27
 8005176:	bf44      	itt	mi
 8005178:	2320      	movmi	r3, #32
 800517a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800517e:	0713      	lsls	r3, r2, #28
 8005180:	bf44      	itt	mi
 8005182:	232b      	movmi	r3, #43	; 0x2b
 8005184:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005188:	f89a 3000 	ldrb.w	r3, [sl]
 800518c:	2b2a      	cmp	r3, #42	; 0x2a
 800518e:	d015      	beq.n	80051bc <_vfiprintf_r+0x13c>
 8005190:	9a07      	ldr	r2, [sp, #28]
 8005192:	4654      	mov	r4, sl
 8005194:	2000      	movs	r0, #0
 8005196:	f04f 0c0a 	mov.w	ip, #10
 800519a:	4621      	mov	r1, r4
 800519c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051a0:	3b30      	subs	r3, #48	; 0x30
 80051a2:	2b09      	cmp	r3, #9
 80051a4:	d94e      	bls.n	8005244 <_vfiprintf_r+0x1c4>
 80051a6:	b1b0      	cbz	r0, 80051d6 <_vfiprintf_r+0x156>
 80051a8:	9207      	str	r2, [sp, #28]
 80051aa:	e014      	b.n	80051d6 <_vfiprintf_r+0x156>
 80051ac:	eba0 0308 	sub.w	r3, r0, r8
 80051b0:	fa09 f303 	lsl.w	r3, r9, r3
 80051b4:	4313      	orrs	r3, r2
 80051b6:	9304      	str	r3, [sp, #16]
 80051b8:	46a2      	mov	sl, r4
 80051ba:	e7d2      	b.n	8005162 <_vfiprintf_r+0xe2>
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	1d19      	adds	r1, r3, #4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	9103      	str	r1, [sp, #12]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	bfbb      	ittet	lt
 80051c8:	425b      	neglt	r3, r3
 80051ca:	f042 0202 	orrlt.w	r2, r2, #2
 80051ce:	9307      	strge	r3, [sp, #28]
 80051d0:	9307      	strlt	r3, [sp, #28]
 80051d2:	bfb8      	it	lt
 80051d4:	9204      	strlt	r2, [sp, #16]
 80051d6:	7823      	ldrb	r3, [r4, #0]
 80051d8:	2b2e      	cmp	r3, #46	; 0x2e
 80051da:	d10c      	bne.n	80051f6 <_vfiprintf_r+0x176>
 80051dc:	7863      	ldrb	r3, [r4, #1]
 80051de:	2b2a      	cmp	r3, #42	; 0x2a
 80051e0:	d135      	bne.n	800524e <_vfiprintf_r+0x1ce>
 80051e2:	9b03      	ldr	r3, [sp, #12]
 80051e4:	1d1a      	adds	r2, r3, #4
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	9203      	str	r2, [sp, #12]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	bfb8      	it	lt
 80051ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80051f2:	3402      	adds	r4, #2
 80051f4:	9305      	str	r3, [sp, #20]
 80051f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80052dc <_vfiprintf_r+0x25c>
 80051fa:	7821      	ldrb	r1, [r4, #0]
 80051fc:	2203      	movs	r2, #3
 80051fe:	4650      	mov	r0, sl
 8005200:	f7fa fff6 	bl	80001f0 <memchr>
 8005204:	b140      	cbz	r0, 8005218 <_vfiprintf_r+0x198>
 8005206:	2340      	movs	r3, #64	; 0x40
 8005208:	eba0 000a 	sub.w	r0, r0, sl
 800520c:	fa03 f000 	lsl.w	r0, r3, r0
 8005210:	9b04      	ldr	r3, [sp, #16]
 8005212:	4303      	orrs	r3, r0
 8005214:	3401      	adds	r4, #1
 8005216:	9304      	str	r3, [sp, #16]
 8005218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800521c:	482c      	ldr	r0, [pc, #176]	; (80052d0 <_vfiprintf_r+0x250>)
 800521e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005222:	2206      	movs	r2, #6
 8005224:	f7fa ffe4 	bl	80001f0 <memchr>
 8005228:	2800      	cmp	r0, #0
 800522a:	d03f      	beq.n	80052ac <_vfiprintf_r+0x22c>
 800522c:	4b29      	ldr	r3, [pc, #164]	; (80052d4 <_vfiprintf_r+0x254>)
 800522e:	bb1b      	cbnz	r3, 8005278 <_vfiprintf_r+0x1f8>
 8005230:	9b03      	ldr	r3, [sp, #12]
 8005232:	3307      	adds	r3, #7
 8005234:	f023 0307 	bic.w	r3, r3, #7
 8005238:	3308      	adds	r3, #8
 800523a:	9303      	str	r3, [sp, #12]
 800523c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800523e:	443b      	add	r3, r7
 8005240:	9309      	str	r3, [sp, #36]	; 0x24
 8005242:	e767      	b.n	8005114 <_vfiprintf_r+0x94>
 8005244:	fb0c 3202 	mla	r2, ip, r2, r3
 8005248:	460c      	mov	r4, r1
 800524a:	2001      	movs	r0, #1
 800524c:	e7a5      	b.n	800519a <_vfiprintf_r+0x11a>
 800524e:	2300      	movs	r3, #0
 8005250:	3401      	adds	r4, #1
 8005252:	9305      	str	r3, [sp, #20]
 8005254:	4619      	mov	r1, r3
 8005256:	f04f 0c0a 	mov.w	ip, #10
 800525a:	4620      	mov	r0, r4
 800525c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005260:	3a30      	subs	r2, #48	; 0x30
 8005262:	2a09      	cmp	r2, #9
 8005264:	d903      	bls.n	800526e <_vfiprintf_r+0x1ee>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0c5      	beq.n	80051f6 <_vfiprintf_r+0x176>
 800526a:	9105      	str	r1, [sp, #20]
 800526c:	e7c3      	b.n	80051f6 <_vfiprintf_r+0x176>
 800526e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005272:	4604      	mov	r4, r0
 8005274:	2301      	movs	r3, #1
 8005276:	e7f0      	b.n	800525a <_vfiprintf_r+0x1da>
 8005278:	ab03      	add	r3, sp, #12
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	462a      	mov	r2, r5
 800527e:	4b16      	ldr	r3, [pc, #88]	; (80052d8 <_vfiprintf_r+0x258>)
 8005280:	a904      	add	r1, sp, #16
 8005282:	4630      	mov	r0, r6
 8005284:	f3af 8000 	nop.w
 8005288:	4607      	mov	r7, r0
 800528a:	1c78      	adds	r0, r7, #1
 800528c:	d1d6      	bne.n	800523c <_vfiprintf_r+0x1bc>
 800528e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005290:	07d9      	lsls	r1, r3, #31
 8005292:	d405      	bmi.n	80052a0 <_vfiprintf_r+0x220>
 8005294:	89ab      	ldrh	r3, [r5, #12]
 8005296:	059a      	lsls	r2, r3, #22
 8005298:	d402      	bmi.n	80052a0 <_vfiprintf_r+0x220>
 800529a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800529c:	f7ff fd7f 	bl	8004d9e <__retarget_lock_release_recursive>
 80052a0:	89ab      	ldrh	r3, [r5, #12]
 80052a2:	065b      	lsls	r3, r3, #25
 80052a4:	f53f af12 	bmi.w	80050cc <_vfiprintf_r+0x4c>
 80052a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80052aa:	e711      	b.n	80050d0 <_vfiprintf_r+0x50>
 80052ac:	ab03      	add	r3, sp, #12
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	462a      	mov	r2, r5
 80052b2:	4b09      	ldr	r3, [pc, #36]	; (80052d8 <_vfiprintf_r+0x258>)
 80052b4:	a904      	add	r1, sp, #16
 80052b6:	4630      	mov	r0, r6
 80052b8:	f000 f880 	bl	80053bc <_printf_i>
 80052bc:	e7e4      	b.n	8005288 <_vfiprintf_r+0x208>
 80052be:	bf00      	nop
 80052c0:	08005934 	.word	0x08005934
 80052c4:	08005954 	.word	0x08005954
 80052c8:	08005914 	.word	0x08005914
 80052cc:	08005974 	.word	0x08005974
 80052d0:	0800597e 	.word	0x0800597e
 80052d4:	00000000 	.word	0x00000000
 80052d8:	0800505b 	.word	0x0800505b
 80052dc:	0800597a 	.word	0x0800597a

080052e0 <_printf_common>:
 80052e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052e4:	4616      	mov	r6, r2
 80052e6:	4699      	mov	r9, r3
 80052e8:	688a      	ldr	r2, [r1, #8]
 80052ea:	690b      	ldr	r3, [r1, #16]
 80052ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052f0:	4293      	cmp	r3, r2
 80052f2:	bfb8      	it	lt
 80052f4:	4613      	movlt	r3, r2
 80052f6:	6033      	str	r3, [r6, #0]
 80052f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052fc:	4607      	mov	r7, r0
 80052fe:	460c      	mov	r4, r1
 8005300:	b10a      	cbz	r2, 8005306 <_printf_common+0x26>
 8005302:	3301      	adds	r3, #1
 8005304:	6033      	str	r3, [r6, #0]
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	0699      	lsls	r1, r3, #26
 800530a:	bf42      	ittt	mi
 800530c:	6833      	ldrmi	r3, [r6, #0]
 800530e:	3302      	addmi	r3, #2
 8005310:	6033      	strmi	r3, [r6, #0]
 8005312:	6825      	ldr	r5, [r4, #0]
 8005314:	f015 0506 	ands.w	r5, r5, #6
 8005318:	d106      	bne.n	8005328 <_printf_common+0x48>
 800531a:	f104 0a19 	add.w	sl, r4, #25
 800531e:	68e3      	ldr	r3, [r4, #12]
 8005320:	6832      	ldr	r2, [r6, #0]
 8005322:	1a9b      	subs	r3, r3, r2
 8005324:	42ab      	cmp	r3, r5
 8005326:	dc26      	bgt.n	8005376 <_printf_common+0x96>
 8005328:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800532c:	1e13      	subs	r3, r2, #0
 800532e:	6822      	ldr	r2, [r4, #0]
 8005330:	bf18      	it	ne
 8005332:	2301      	movne	r3, #1
 8005334:	0692      	lsls	r2, r2, #26
 8005336:	d42b      	bmi.n	8005390 <_printf_common+0xb0>
 8005338:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800533c:	4649      	mov	r1, r9
 800533e:	4638      	mov	r0, r7
 8005340:	47c0      	blx	r8
 8005342:	3001      	adds	r0, #1
 8005344:	d01e      	beq.n	8005384 <_printf_common+0xa4>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	68e5      	ldr	r5, [r4, #12]
 800534a:	6832      	ldr	r2, [r6, #0]
 800534c:	f003 0306 	and.w	r3, r3, #6
 8005350:	2b04      	cmp	r3, #4
 8005352:	bf08      	it	eq
 8005354:	1aad      	subeq	r5, r5, r2
 8005356:	68a3      	ldr	r3, [r4, #8]
 8005358:	6922      	ldr	r2, [r4, #16]
 800535a:	bf0c      	ite	eq
 800535c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005360:	2500      	movne	r5, #0
 8005362:	4293      	cmp	r3, r2
 8005364:	bfc4      	itt	gt
 8005366:	1a9b      	subgt	r3, r3, r2
 8005368:	18ed      	addgt	r5, r5, r3
 800536a:	2600      	movs	r6, #0
 800536c:	341a      	adds	r4, #26
 800536e:	42b5      	cmp	r5, r6
 8005370:	d11a      	bne.n	80053a8 <_printf_common+0xc8>
 8005372:	2000      	movs	r0, #0
 8005374:	e008      	b.n	8005388 <_printf_common+0xa8>
 8005376:	2301      	movs	r3, #1
 8005378:	4652      	mov	r2, sl
 800537a:	4649      	mov	r1, r9
 800537c:	4638      	mov	r0, r7
 800537e:	47c0      	blx	r8
 8005380:	3001      	adds	r0, #1
 8005382:	d103      	bne.n	800538c <_printf_common+0xac>
 8005384:	f04f 30ff 	mov.w	r0, #4294967295
 8005388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800538c:	3501      	adds	r5, #1
 800538e:	e7c6      	b.n	800531e <_printf_common+0x3e>
 8005390:	18e1      	adds	r1, r4, r3
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	2030      	movs	r0, #48	; 0x30
 8005396:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800539a:	4422      	add	r2, r4
 800539c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053a4:	3302      	adds	r3, #2
 80053a6:	e7c7      	b.n	8005338 <_printf_common+0x58>
 80053a8:	2301      	movs	r3, #1
 80053aa:	4622      	mov	r2, r4
 80053ac:	4649      	mov	r1, r9
 80053ae:	4638      	mov	r0, r7
 80053b0:	47c0      	blx	r8
 80053b2:	3001      	adds	r0, #1
 80053b4:	d0e6      	beq.n	8005384 <_printf_common+0xa4>
 80053b6:	3601      	adds	r6, #1
 80053b8:	e7d9      	b.n	800536e <_printf_common+0x8e>
	...

080053bc <_printf_i>:
 80053bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053c0:	7e0f      	ldrb	r7, [r1, #24]
 80053c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053c4:	2f78      	cmp	r7, #120	; 0x78
 80053c6:	4691      	mov	r9, r2
 80053c8:	4680      	mov	r8, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	469a      	mov	sl, r3
 80053ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80053d2:	d807      	bhi.n	80053e4 <_printf_i+0x28>
 80053d4:	2f62      	cmp	r7, #98	; 0x62
 80053d6:	d80a      	bhi.n	80053ee <_printf_i+0x32>
 80053d8:	2f00      	cmp	r7, #0
 80053da:	f000 80d8 	beq.w	800558e <_printf_i+0x1d2>
 80053de:	2f58      	cmp	r7, #88	; 0x58
 80053e0:	f000 80a3 	beq.w	800552a <_printf_i+0x16e>
 80053e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053ec:	e03a      	b.n	8005464 <_printf_i+0xa8>
 80053ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053f2:	2b15      	cmp	r3, #21
 80053f4:	d8f6      	bhi.n	80053e4 <_printf_i+0x28>
 80053f6:	a101      	add	r1, pc, #4	; (adr r1, 80053fc <_printf_i+0x40>)
 80053f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053fc:	08005455 	.word	0x08005455
 8005400:	08005469 	.word	0x08005469
 8005404:	080053e5 	.word	0x080053e5
 8005408:	080053e5 	.word	0x080053e5
 800540c:	080053e5 	.word	0x080053e5
 8005410:	080053e5 	.word	0x080053e5
 8005414:	08005469 	.word	0x08005469
 8005418:	080053e5 	.word	0x080053e5
 800541c:	080053e5 	.word	0x080053e5
 8005420:	080053e5 	.word	0x080053e5
 8005424:	080053e5 	.word	0x080053e5
 8005428:	08005575 	.word	0x08005575
 800542c:	08005499 	.word	0x08005499
 8005430:	08005557 	.word	0x08005557
 8005434:	080053e5 	.word	0x080053e5
 8005438:	080053e5 	.word	0x080053e5
 800543c:	08005597 	.word	0x08005597
 8005440:	080053e5 	.word	0x080053e5
 8005444:	08005499 	.word	0x08005499
 8005448:	080053e5 	.word	0x080053e5
 800544c:	080053e5 	.word	0x080053e5
 8005450:	0800555f 	.word	0x0800555f
 8005454:	682b      	ldr	r3, [r5, #0]
 8005456:	1d1a      	adds	r2, r3, #4
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	602a      	str	r2, [r5, #0]
 800545c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005460:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005464:	2301      	movs	r3, #1
 8005466:	e0a3      	b.n	80055b0 <_printf_i+0x1f4>
 8005468:	6820      	ldr	r0, [r4, #0]
 800546a:	6829      	ldr	r1, [r5, #0]
 800546c:	0606      	lsls	r6, r0, #24
 800546e:	f101 0304 	add.w	r3, r1, #4
 8005472:	d50a      	bpl.n	800548a <_printf_i+0xce>
 8005474:	680e      	ldr	r6, [r1, #0]
 8005476:	602b      	str	r3, [r5, #0]
 8005478:	2e00      	cmp	r6, #0
 800547a:	da03      	bge.n	8005484 <_printf_i+0xc8>
 800547c:	232d      	movs	r3, #45	; 0x2d
 800547e:	4276      	negs	r6, r6
 8005480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005484:	485e      	ldr	r0, [pc, #376]	; (8005600 <_printf_i+0x244>)
 8005486:	230a      	movs	r3, #10
 8005488:	e019      	b.n	80054be <_printf_i+0x102>
 800548a:	680e      	ldr	r6, [r1, #0]
 800548c:	602b      	str	r3, [r5, #0]
 800548e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005492:	bf18      	it	ne
 8005494:	b236      	sxthne	r6, r6
 8005496:	e7ef      	b.n	8005478 <_printf_i+0xbc>
 8005498:	682b      	ldr	r3, [r5, #0]
 800549a:	6820      	ldr	r0, [r4, #0]
 800549c:	1d19      	adds	r1, r3, #4
 800549e:	6029      	str	r1, [r5, #0]
 80054a0:	0601      	lsls	r1, r0, #24
 80054a2:	d501      	bpl.n	80054a8 <_printf_i+0xec>
 80054a4:	681e      	ldr	r6, [r3, #0]
 80054a6:	e002      	b.n	80054ae <_printf_i+0xf2>
 80054a8:	0646      	lsls	r6, r0, #25
 80054aa:	d5fb      	bpl.n	80054a4 <_printf_i+0xe8>
 80054ac:	881e      	ldrh	r6, [r3, #0]
 80054ae:	4854      	ldr	r0, [pc, #336]	; (8005600 <_printf_i+0x244>)
 80054b0:	2f6f      	cmp	r7, #111	; 0x6f
 80054b2:	bf0c      	ite	eq
 80054b4:	2308      	moveq	r3, #8
 80054b6:	230a      	movne	r3, #10
 80054b8:	2100      	movs	r1, #0
 80054ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054be:	6865      	ldr	r5, [r4, #4]
 80054c0:	60a5      	str	r5, [r4, #8]
 80054c2:	2d00      	cmp	r5, #0
 80054c4:	bfa2      	ittt	ge
 80054c6:	6821      	ldrge	r1, [r4, #0]
 80054c8:	f021 0104 	bicge.w	r1, r1, #4
 80054cc:	6021      	strge	r1, [r4, #0]
 80054ce:	b90e      	cbnz	r6, 80054d4 <_printf_i+0x118>
 80054d0:	2d00      	cmp	r5, #0
 80054d2:	d04d      	beq.n	8005570 <_printf_i+0x1b4>
 80054d4:	4615      	mov	r5, r2
 80054d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80054da:	fb03 6711 	mls	r7, r3, r1, r6
 80054de:	5dc7      	ldrb	r7, [r0, r7]
 80054e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054e4:	4637      	mov	r7, r6
 80054e6:	42bb      	cmp	r3, r7
 80054e8:	460e      	mov	r6, r1
 80054ea:	d9f4      	bls.n	80054d6 <_printf_i+0x11a>
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d10b      	bne.n	8005508 <_printf_i+0x14c>
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	07de      	lsls	r6, r3, #31
 80054f4:	d508      	bpl.n	8005508 <_printf_i+0x14c>
 80054f6:	6923      	ldr	r3, [r4, #16]
 80054f8:	6861      	ldr	r1, [r4, #4]
 80054fa:	4299      	cmp	r1, r3
 80054fc:	bfde      	ittt	le
 80054fe:	2330      	movle	r3, #48	; 0x30
 8005500:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005504:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005508:	1b52      	subs	r2, r2, r5
 800550a:	6122      	str	r2, [r4, #16]
 800550c:	f8cd a000 	str.w	sl, [sp]
 8005510:	464b      	mov	r3, r9
 8005512:	aa03      	add	r2, sp, #12
 8005514:	4621      	mov	r1, r4
 8005516:	4640      	mov	r0, r8
 8005518:	f7ff fee2 	bl	80052e0 <_printf_common>
 800551c:	3001      	adds	r0, #1
 800551e:	d14c      	bne.n	80055ba <_printf_i+0x1fe>
 8005520:	f04f 30ff 	mov.w	r0, #4294967295
 8005524:	b004      	add	sp, #16
 8005526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800552a:	4835      	ldr	r0, [pc, #212]	; (8005600 <_printf_i+0x244>)
 800552c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005530:	6829      	ldr	r1, [r5, #0]
 8005532:	6823      	ldr	r3, [r4, #0]
 8005534:	f851 6b04 	ldr.w	r6, [r1], #4
 8005538:	6029      	str	r1, [r5, #0]
 800553a:	061d      	lsls	r5, r3, #24
 800553c:	d514      	bpl.n	8005568 <_printf_i+0x1ac>
 800553e:	07df      	lsls	r7, r3, #31
 8005540:	bf44      	itt	mi
 8005542:	f043 0320 	orrmi.w	r3, r3, #32
 8005546:	6023      	strmi	r3, [r4, #0]
 8005548:	b91e      	cbnz	r6, 8005552 <_printf_i+0x196>
 800554a:	6823      	ldr	r3, [r4, #0]
 800554c:	f023 0320 	bic.w	r3, r3, #32
 8005550:	6023      	str	r3, [r4, #0]
 8005552:	2310      	movs	r3, #16
 8005554:	e7b0      	b.n	80054b8 <_printf_i+0xfc>
 8005556:	6823      	ldr	r3, [r4, #0]
 8005558:	f043 0320 	orr.w	r3, r3, #32
 800555c:	6023      	str	r3, [r4, #0]
 800555e:	2378      	movs	r3, #120	; 0x78
 8005560:	4828      	ldr	r0, [pc, #160]	; (8005604 <_printf_i+0x248>)
 8005562:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005566:	e7e3      	b.n	8005530 <_printf_i+0x174>
 8005568:	0659      	lsls	r1, r3, #25
 800556a:	bf48      	it	mi
 800556c:	b2b6      	uxthmi	r6, r6
 800556e:	e7e6      	b.n	800553e <_printf_i+0x182>
 8005570:	4615      	mov	r5, r2
 8005572:	e7bb      	b.n	80054ec <_printf_i+0x130>
 8005574:	682b      	ldr	r3, [r5, #0]
 8005576:	6826      	ldr	r6, [r4, #0]
 8005578:	6961      	ldr	r1, [r4, #20]
 800557a:	1d18      	adds	r0, r3, #4
 800557c:	6028      	str	r0, [r5, #0]
 800557e:	0635      	lsls	r5, r6, #24
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	d501      	bpl.n	8005588 <_printf_i+0x1cc>
 8005584:	6019      	str	r1, [r3, #0]
 8005586:	e002      	b.n	800558e <_printf_i+0x1d2>
 8005588:	0670      	lsls	r0, r6, #25
 800558a:	d5fb      	bpl.n	8005584 <_printf_i+0x1c8>
 800558c:	8019      	strh	r1, [r3, #0]
 800558e:	2300      	movs	r3, #0
 8005590:	6123      	str	r3, [r4, #16]
 8005592:	4615      	mov	r5, r2
 8005594:	e7ba      	b.n	800550c <_printf_i+0x150>
 8005596:	682b      	ldr	r3, [r5, #0]
 8005598:	1d1a      	adds	r2, r3, #4
 800559a:	602a      	str	r2, [r5, #0]
 800559c:	681d      	ldr	r5, [r3, #0]
 800559e:	6862      	ldr	r2, [r4, #4]
 80055a0:	2100      	movs	r1, #0
 80055a2:	4628      	mov	r0, r5
 80055a4:	f7fa fe24 	bl	80001f0 <memchr>
 80055a8:	b108      	cbz	r0, 80055ae <_printf_i+0x1f2>
 80055aa:	1b40      	subs	r0, r0, r5
 80055ac:	6060      	str	r0, [r4, #4]
 80055ae:	6863      	ldr	r3, [r4, #4]
 80055b0:	6123      	str	r3, [r4, #16]
 80055b2:	2300      	movs	r3, #0
 80055b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055b8:	e7a8      	b.n	800550c <_printf_i+0x150>
 80055ba:	6923      	ldr	r3, [r4, #16]
 80055bc:	462a      	mov	r2, r5
 80055be:	4649      	mov	r1, r9
 80055c0:	4640      	mov	r0, r8
 80055c2:	47d0      	blx	sl
 80055c4:	3001      	adds	r0, #1
 80055c6:	d0ab      	beq.n	8005520 <_printf_i+0x164>
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	079b      	lsls	r3, r3, #30
 80055cc:	d413      	bmi.n	80055f6 <_printf_i+0x23a>
 80055ce:	68e0      	ldr	r0, [r4, #12]
 80055d0:	9b03      	ldr	r3, [sp, #12]
 80055d2:	4298      	cmp	r0, r3
 80055d4:	bfb8      	it	lt
 80055d6:	4618      	movlt	r0, r3
 80055d8:	e7a4      	b.n	8005524 <_printf_i+0x168>
 80055da:	2301      	movs	r3, #1
 80055dc:	4632      	mov	r2, r6
 80055de:	4649      	mov	r1, r9
 80055e0:	4640      	mov	r0, r8
 80055e2:	47d0      	blx	sl
 80055e4:	3001      	adds	r0, #1
 80055e6:	d09b      	beq.n	8005520 <_printf_i+0x164>
 80055e8:	3501      	adds	r5, #1
 80055ea:	68e3      	ldr	r3, [r4, #12]
 80055ec:	9903      	ldr	r1, [sp, #12]
 80055ee:	1a5b      	subs	r3, r3, r1
 80055f0:	42ab      	cmp	r3, r5
 80055f2:	dcf2      	bgt.n	80055da <_printf_i+0x21e>
 80055f4:	e7eb      	b.n	80055ce <_printf_i+0x212>
 80055f6:	2500      	movs	r5, #0
 80055f8:	f104 0619 	add.w	r6, r4, #25
 80055fc:	e7f5      	b.n	80055ea <_printf_i+0x22e>
 80055fe:	bf00      	nop
 8005600:	08005985 	.word	0x08005985
 8005604:	08005996 	.word	0x08005996

08005608 <_sbrk_r>:
 8005608:	b538      	push	{r3, r4, r5, lr}
 800560a:	4d06      	ldr	r5, [pc, #24]	; (8005624 <_sbrk_r+0x1c>)
 800560c:	2300      	movs	r3, #0
 800560e:	4604      	mov	r4, r0
 8005610:	4608      	mov	r0, r1
 8005612:	602b      	str	r3, [r5, #0]
 8005614:	f7fb fc62 	bl	8000edc <_sbrk>
 8005618:	1c43      	adds	r3, r0, #1
 800561a:	d102      	bne.n	8005622 <_sbrk_r+0x1a>
 800561c:	682b      	ldr	r3, [r5, #0]
 800561e:	b103      	cbz	r3, 8005622 <_sbrk_r+0x1a>
 8005620:	6023      	str	r3, [r4, #0]
 8005622:	bd38      	pop	{r3, r4, r5, pc}
 8005624:	20000168 	.word	0x20000168

08005628 <__sread>:
 8005628:	b510      	push	{r4, lr}
 800562a:	460c      	mov	r4, r1
 800562c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005630:	f000 f8a0 	bl	8005774 <_read_r>
 8005634:	2800      	cmp	r0, #0
 8005636:	bfab      	itete	ge
 8005638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800563a:	89a3      	ldrhlt	r3, [r4, #12]
 800563c:	181b      	addge	r3, r3, r0
 800563e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005642:	bfac      	ite	ge
 8005644:	6563      	strge	r3, [r4, #84]	; 0x54
 8005646:	81a3      	strhlt	r3, [r4, #12]
 8005648:	bd10      	pop	{r4, pc}

0800564a <__swrite>:
 800564a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800564e:	461f      	mov	r7, r3
 8005650:	898b      	ldrh	r3, [r1, #12]
 8005652:	05db      	lsls	r3, r3, #23
 8005654:	4605      	mov	r5, r0
 8005656:	460c      	mov	r4, r1
 8005658:	4616      	mov	r6, r2
 800565a:	d505      	bpl.n	8005668 <__swrite+0x1e>
 800565c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005660:	2302      	movs	r3, #2
 8005662:	2200      	movs	r2, #0
 8005664:	f000 f868 	bl	8005738 <_lseek_r>
 8005668:	89a3      	ldrh	r3, [r4, #12]
 800566a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800566e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005672:	81a3      	strh	r3, [r4, #12]
 8005674:	4632      	mov	r2, r6
 8005676:	463b      	mov	r3, r7
 8005678:	4628      	mov	r0, r5
 800567a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800567e:	f000 b817 	b.w	80056b0 <_write_r>

08005682 <__sseek>:
 8005682:	b510      	push	{r4, lr}
 8005684:	460c      	mov	r4, r1
 8005686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800568a:	f000 f855 	bl	8005738 <_lseek_r>
 800568e:	1c43      	adds	r3, r0, #1
 8005690:	89a3      	ldrh	r3, [r4, #12]
 8005692:	bf15      	itete	ne
 8005694:	6560      	strne	r0, [r4, #84]	; 0x54
 8005696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800569a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800569e:	81a3      	strheq	r3, [r4, #12]
 80056a0:	bf18      	it	ne
 80056a2:	81a3      	strhne	r3, [r4, #12]
 80056a4:	bd10      	pop	{r4, pc}

080056a6 <__sclose>:
 80056a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056aa:	f000 b813 	b.w	80056d4 <_close_r>
	...

080056b0 <_write_r>:
 80056b0:	b538      	push	{r3, r4, r5, lr}
 80056b2:	4d07      	ldr	r5, [pc, #28]	; (80056d0 <_write_r+0x20>)
 80056b4:	4604      	mov	r4, r0
 80056b6:	4608      	mov	r0, r1
 80056b8:	4611      	mov	r1, r2
 80056ba:	2200      	movs	r2, #0
 80056bc:	602a      	str	r2, [r5, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	f7fb fbbb 	bl	8000e3a <_write>
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	d102      	bne.n	80056ce <_write_r+0x1e>
 80056c8:	682b      	ldr	r3, [r5, #0]
 80056ca:	b103      	cbz	r3, 80056ce <_write_r+0x1e>
 80056cc:	6023      	str	r3, [r4, #0]
 80056ce:	bd38      	pop	{r3, r4, r5, pc}
 80056d0:	20000168 	.word	0x20000168

080056d4 <_close_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	4d06      	ldr	r5, [pc, #24]	; (80056f0 <_close_r+0x1c>)
 80056d8:	2300      	movs	r3, #0
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	602b      	str	r3, [r5, #0]
 80056e0:	f7fb fbc7 	bl	8000e72 <_close>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_close_r+0x1a>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_close_r+0x1a>
 80056ec:	6023      	str	r3, [r4, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	20000168 	.word	0x20000168

080056f4 <_fstat_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	4d07      	ldr	r5, [pc, #28]	; (8005714 <_fstat_r+0x20>)
 80056f8:	2300      	movs	r3, #0
 80056fa:	4604      	mov	r4, r0
 80056fc:	4608      	mov	r0, r1
 80056fe:	4611      	mov	r1, r2
 8005700:	602b      	str	r3, [r5, #0]
 8005702:	f7fb fbc2 	bl	8000e8a <_fstat>
 8005706:	1c43      	adds	r3, r0, #1
 8005708:	d102      	bne.n	8005710 <_fstat_r+0x1c>
 800570a:	682b      	ldr	r3, [r5, #0]
 800570c:	b103      	cbz	r3, 8005710 <_fstat_r+0x1c>
 800570e:	6023      	str	r3, [r4, #0]
 8005710:	bd38      	pop	{r3, r4, r5, pc}
 8005712:	bf00      	nop
 8005714:	20000168 	.word	0x20000168

08005718 <_isatty_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4d06      	ldr	r5, [pc, #24]	; (8005734 <_isatty_r+0x1c>)
 800571c:	2300      	movs	r3, #0
 800571e:	4604      	mov	r4, r0
 8005720:	4608      	mov	r0, r1
 8005722:	602b      	str	r3, [r5, #0]
 8005724:	f7fb fbc1 	bl	8000eaa <_isatty>
 8005728:	1c43      	adds	r3, r0, #1
 800572a:	d102      	bne.n	8005732 <_isatty_r+0x1a>
 800572c:	682b      	ldr	r3, [r5, #0]
 800572e:	b103      	cbz	r3, 8005732 <_isatty_r+0x1a>
 8005730:	6023      	str	r3, [r4, #0]
 8005732:	bd38      	pop	{r3, r4, r5, pc}
 8005734:	20000168 	.word	0x20000168

08005738 <_lseek_r>:
 8005738:	b538      	push	{r3, r4, r5, lr}
 800573a:	4d07      	ldr	r5, [pc, #28]	; (8005758 <_lseek_r+0x20>)
 800573c:	4604      	mov	r4, r0
 800573e:	4608      	mov	r0, r1
 8005740:	4611      	mov	r1, r2
 8005742:	2200      	movs	r2, #0
 8005744:	602a      	str	r2, [r5, #0]
 8005746:	461a      	mov	r2, r3
 8005748:	f7fb fbba 	bl	8000ec0 <_lseek>
 800574c:	1c43      	adds	r3, r0, #1
 800574e:	d102      	bne.n	8005756 <_lseek_r+0x1e>
 8005750:	682b      	ldr	r3, [r5, #0]
 8005752:	b103      	cbz	r3, 8005756 <_lseek_r+0x1e>
 8005754:	6023      	str	r3, [r4, #0]
 8005756:	bd38      	pop	{r3, r4, r5, pc}
 8005758:	20000168 	.word	0x20000168

0800575c <__malloc_lock>:
 800575c:	4801      	ldr	r0, [pc, #4]	; (8005764 <__malloc_lock+0x8>)
 800575e:	f7ff bb1d 	b.w	8004d9c <__retarget_lock_acquire_recursive>
 8005762:	bf00      	nop
 8005764:	2000015c 	.word	0x2000015c

08005768 <__malloc_unlock>:
 8005768:	4801      	ldr	r0, [pc, #4]	; (8005770 <__malloc_unlock+0x8>)
 800576a:	f7ff bb18 	b.w	8004d9e <__retarget_lock_release_recursive>
 800576e:	bf00      	nop
 8005770:	2000015c 	.word	0x2000015c

08005774 <_read_r>:
 8005774:	b538      	push	{r3, r4, r5, lr}
 8005776:	4d07      	ldr	r5, [pc, #28]	; (8005794 <_read_r+0x20>)
 8005778:	4604      	mov	r4, r0
 800577a:	4608      	mov	r0, r1
 800577c:	4611      	mov	r1, r2
 800577e:	2200      	movs	r2, #0
 8005780:	602a      	str	r2, [r5, #0]
 8005782:	461a      	mov	r2, r3
 8005784:	f7fb fb3c 	bl	8000e00 <_read>
 8005788:	1c43      	adds	r3, r0, #1
 800578a:	d102      	bne.n	8005792 <_read_r+0x1e>
 800578c:	682b      	ldr	r3, [r5, #0]
 800578e:	b103      	cbz	r3, 8005792 <_read_r+0x1e>
 8005790:	6023      	str	r3, [r4, #0]
 8005792:	bd38      	pop	{r3, r4, r5, pc}
 8005794:	20000168 	.word	0x20000168

08005798 <_init>:
 8005798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800579a:	bf00      	nop
 800579c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800579e:	bc08      	pop	{r3}
 80057a0:	469e      	mov	lr, r3
 80057a2:	4770      	bx	lr

080057a4 <_fini>:
 80057a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057a6:	bf00      	nop
 80057a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057aa:	bc08      	pop	{r3}
 80057ac:	469e      	mov	lr, r3
 80057ae:	4770      	bx	lr
