{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@122:132@HdlIdDef", "wire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@123:133", "\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\nassign status_ifs_ready = ifs_ready;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@124:134", "reg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\nreg  align_found;\n\nassign status_ifs_ready = ifs_ready;\nassign status_frame_align = frame_align;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@120:130", "wire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\nreg  [DPW_LOG2:0] jj;\n"]], "Diff Content": {"Delete": [[127, "wire ilas_monitor_reset_s;\n"]], "Add": []}}