

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Sun May  8 20:47:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   320521|   320521|  3.205 ms|  3.205 ms|  320521|  320521|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3  |   320519|   320519|         9|          1|          1|  320512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    395|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    119|    -|
|Register         |        -|    -|     792|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|     792|    674|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_7ns_6ns_11_4_1_U26  |mac_muladd_6ns_7ns_6ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fft_coeff_M_imag_V_U  |fft_fft_coeff_M_imag_V  |        2|  0|   0|    0|  1521|   10|     1|        15210|
    |fft_coeff_M_real_V_U  |fft_fft_coeff_M_real_V  |        2|  0|   0|    0|  1521|   10|     1|        15210|
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                        |        4|  0|   0|    0|  3042|   20|     2|        30420|
    +----------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln117_1_fu_229_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln117_fu_331_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln118_1_fu_317_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln118_fu_273_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln119_fu_311_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln121_1_fu_379_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln121_fu_365_p2       |         +|   0|  0|  17|          14|          14|
    |empty_28_fu_486_p2        |         +|   0|  0|  17|          14|          14|
    |ret_V_2_fu_447_p2         |         +|   0|  0|  47|          40|          40|
    |sum_M_imag_V_4_fu_467_p2  |         +|   0|  0|  39|          32|          32|
    |sum_M_real_V_4_fu_461_p2  |         +|   0|  0|  39|          32|          32|
    |ret_V_fu_433_p2           |         -|   0|  0|  47|          40|          40|
    |and_ln117_fu_267_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_235_p2      |      icmp|   0|  0|  13|          19|          19|
    |icmp_ln118_fu_241_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln119_fu_261_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln122_fu_305_p2      |      icmp|   0|  0|  10|           6|           5|
    |or_ln118_fu_279_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln117_1_fu_337_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln117_fu_247_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln118_1_fu_293_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln118_2_fu_323_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln118_fu_285_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln117_fu_255_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 395|         290|         257|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_212_p4  |   9|          2|    9|         18|
    |ap_phi_mux_j_phi_fu_190_p4  |   9|          2|    6|         12|
    |i_reg_208                   |   9|          2|    9|         18|
    |indvar_flatten19_reg_164    |   9|          2|   19|         38|
    |indvar_flatten_reg_175      |   9|          2|   12|         24|
    |j_reg_186                   |   9|          2|    6|         12|
    |k_reg_197                   |   9|          2|    6|         12|
    |sum_M_imag_V_fu_82          |   9|          2|   32|         64|
    |sum_M_real_V_fu_78          |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 119|         26|  134|        270|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln121_reg_577                 |  11|   0|   14|          3|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |fft_coeff_M_imag_V_load_reg_617   |  10|   0|   10|          0|
    |fft_coeff_M_real_V_load_reg_612   |  10|   0|   10|          0|
    |i_reg_208                         |   9|   0|    9|          0|
    |icmp_ln117_reg_525                |   1|   0|    1|          0|
    |icmp_ln118_reg_529                |   1|   0|    1|          0|
    |icmp_ln118_reg_529_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln122_reg_551                |   1|   0|    1|          0|
    |indvar_flatten19_reg_164          |  19|   0|   19|          0|
    |indvar_flatten_reg_175            |  12|   0|   12|          0|
    |j_reg_186                         |   6|   0|    6|          0|
    |k_reg_197                         |   6|   0|    6|          0|
    |mul_ln1192_reg_661                |  40|   0|   40|          0|
    |mul_ln1193_reg_651                |  40|   0|   40|          0|
    |mul_ln703_2_reg_656               |  40|   0|   40|          0|
    |mul_ln703_reg_646                 |  40|   0|   40|          0|
    |r_V_4_reg_607                     |  32|   0|   32|          0|
    |r_V_reg_602                       |  32|   0|   32|          0|
    |select_ln117_1_reg_565            |   9|   0|    9|          0|
    |select_ln118_1_reg_540            |   6|   0|    6|          0|
    |select_ln118_reg_534              |   6|   0|    6|          0|
    |sum_M_imag_V_4_reg_671            |  32|   0|   32|          0|
    |sum_M_imag_V_fu_82                |  32|   0|   32|          0|
    |sum_M_real_V_4_reg_666            |  32|   0|   32|          0|
    |sum_M_real_V_fu_78                |  32|   0|   32|          0|
    |add_ln121_reg_577                 |  64|  32|   14|          3|
    |icmp_ln117_reg_525                |  64|  32|    1|          0|
    |icmp_ln122_reg_551                |  64|  32|    1|          0|
    |select_ln118_1_reg_540            |  64|  32|    6|          0|
    |select_ln118_reg_534              |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 792| 160|  503|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1130_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1134_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1146_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_din0   |  out|   10|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_din1   |  out|   32|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_dout0  |   in|   40|  ap_ctrl_hs|           fft|  return value|
|grp_fu_1150_p_ce     |  out|    1|  ap_ctrl_hs|           fft|  return value|
|a_M_real_address0    |  out|   14|   ap_memory|      a_M_real|         array|
|a_M_real_ce0         |  out|    1|   ap_memory|      a_M_real|         array|
|a_M_real_q0          |   in|   32|   ap_memory|      a_M_real|         array|
|a_M_imag_address0    |  out|   14|   ap_memory|      a_M_imag|         array|
|a_M_imag_ce0         |  out|    1|   ap_memory|      a_M_imag|         array|
|a_M_imag_q0          |   in|   32|   ap_memory|      a_M_imag|         array|
|out_M_real_address0  |  out|   14|   ap_memory|    out_M_real|         array|
|out_M_real_ce0       |  out|    1|   ap_memory|    out_M_real|         array|
|out_M_real_we0       |  out|    1|   ap_memory|    out_M_real|         array|
|out_M_real_d0        |  out|   32|   ap_memory|    out_M_real|         array|
|out_M_imag_address0  |  out|   14|   ap_memory|    out_M_imag|         array|
|out_M_imag_ce0       |  out|    1|   ap_memory|    out_M_imag|         array|
|out_M_imag_we0       |  out|    1|   ap_memory|    out_M_imag|         array|
|out_M_imag_d0        |  out|   32|   ap_memory|    out_M_imag|         array|
+---------------------+-----+-----+------------+--------------+--------------+

