Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep  1 17:27:03 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopSPI_timing_summary_routed.rpt -pb TopSPI_timing_summary_routed.pb -rpx TopSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSPI
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (268)
5. checking no_input_delay (46)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: mas\.clk (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: slv\.clkOut (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (268)
--------------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  309          inf        0.000                      0                  309           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mas\\.clk
                            (input port)
  Destination:            mas\\.clkOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.950ns  (logic 4.113ns (51.737%)  route 3.837ns (48.263%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  mas\\.clk (IN)
                         net (fo=0)                   0.000     0.000    mas\\.clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  n_1_69_BUFG_inst_i_1/O
                         net (fo=2, routed)           1.770     2.816    master/n_1_69_BUFG_inst_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.152     2.968 r  master/mas\\.clkOut_INST_0_i_1/O
                         net (fo=1, routed)           2.067     5.035    master_n_15
    T11                  OBUF (Prop_obuf_I_O)         2.915     7.950 r  mas\\.clkOut_INST_0/O
                         net (fo=0)                   0.000     7.950    mas\\.clkOut
    T11                                                               r  mas\\.clkOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 3.198ns (49.298%)  route 3.289ns (50.702%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  slave3/data_reg[6]_lopt_replica/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  slave3/data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.289     3.708    lopt_30
    F16                  OBUF (Prop_obuf_I_O)         2.779     6.487 r  slv\\.sDataOut[2][6]_INST_0/O
                         net (fo=0)                   0.000     6.487    slv\\.sDataOut[2][6]
    F16                                                               r  slv\\.sDataOut[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 3.215ns (49.600%)  route 3.267ns (50.400%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  slave3/data_reg[7]_lopt_replica/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  slave3/data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.267     3.686    lopt_31
    E19                  OBUF (Prop_obuf_I_O)         2.796     6.482 r  slv\\.sDataOut[2][7]_INST_0/O
                         net (fo=0)                   0.000     6.482    slv\\.sDataOut[2][7]
    E19                                                               r  slv\\.sDataOut[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.198ns (49.641%)  route 3.245ns (50.359%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  slave3/data_reg[5]_lopt_replica/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  slave3/data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.245     3.664    lopt_29
    F17                  OBUF (Prop_obuf_I_O)         2.779     6.443 r  slv\\.sDataOut[2][5]_INST_0/O
                         net (fo=0)                   0.000     6.443    slv\\.sDataOut[2][5]
    F17                                                               r  slv\\.sDataOut[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 3.154ns (50.043%)  route 3.149ns (49.957%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE                         0.000     0.000 r  slave2/data_reg[6]_lopt_replica/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slave2/data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.149     3.667    lopt_22
    K19                  OBUF (Prop_obuf_I_O)         2.636     6.302 r  slv\\.sDataOut[1][6]_INST_0/O
                         net (fo=0)                   0.000     6.302    slv\\.sDataOut[1][6]
    K19                                                               r  slv\\.sDataOut[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.270ns  (logic 3.150ns (50.238%)  route 3.120ns (49.762%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  slave3/data_reg[4]_lopt_replica/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave3/data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.120     3.576    lopt_28
    M19                  OBUF (Prop_obuf_I_O)         2.694     6.270 r  slv\\.sDataOut[2][4]_INST_0/O
                         net (fo=0)                   0.000     6.270    slv\\.sDataOut[2][4]
    M19                                                               r  slv\\.sDataOut[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 3.138ns (50.250%)  route 3.107ns (49.750%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  slave3/data_reg[1]_lopt_replica/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave3/data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.107     3.563    lopt_25
    M18                  OBUF (Prop_obuf_I_O)         2.682     6.246 r  slv\\.sDataOut[2][1]_INST_0/O
                         net (fo=0)                   0.000     6.246    slv\\.sDataOut[2][1]
    M18                                                               r  slv\\.sDataOut[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.236ns  (logic 3.140ns (50.355%)  route 3.096ns (49.645%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  slave3/data_reg[3]_lopt_replica/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave3/data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.096     3.552    lopt_27
    M20                  OBUF (Prop_obuf_I_O)         2.684     6.236 r  slv\\.sDataOut[2][3]_INST_0/O
                         net (fo=0)                   0.000     6.236    slv\\.sDataOut[2][3]
    M20                                                               r  slv\\.sDataOut[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 3.158ns (50.974%)  route 3.037ns (49.026%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE                         0.000     0.000 r  slave2/data_reg[2]_lopt_replica/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slave2/data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.037     3.555    lopt_18
    K17                  OBUF (Prop_obuf_I_O)         2.640     6.194 r  slv\\.sDataOut[1][2]_INST_0/O
                         net (fo=0)                   0.000     6.194    slv\\.sDataOut[1][2]
    K17                                                               r  slv\\.sDataOut[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slv\\.sDataOut[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.192ns  (logic 3.177ns (51.304%)  route 3.015ns (48.696%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  slave2/data_reg[7]_lopt_replica/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slave2/data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.015     3.533    lopt_23
    L20                  OBUF (Prop_obuf_I_O)         2.659     6.192 r  slv\\.sDataOut[1][7]_INST_0/O
                         net (fo=0)                   0.000     6.192    slv\\.sDataOut[1][7]
    L20                                                               r  slv\\.sDataOut[1][7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slave1/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave1/MISO_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  slave1/data_reg[7]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave1/data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    slave1/Q[7]
    SLICE_X42Y42         FDRE                                         r  slave1/MISO_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.142     0.283    slave3/state_reg_n_2
    SLICE_X42Y37         FDRE                                         r  slave3/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.142     0.283    slave3/state_reg_n_2
    SLICE_X42Y37         FDRE                                         r  slave3/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.142     0.283    slave3/state_reg_n_2
    SLICE_X42Y37         FDRE                                         r  slave3/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  slave3/state_reg/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/state_reg/Q
                         net (fo=16, routed)          0.142     0.283    slave3/state_reg_n_2
    SLICE_X42Y37         FDRE                                         r  slave3/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.555%)  route 0.162ns (53.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  slave2/state_reg/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave2/state_reg/Q
                         net (fo=16, routed)          0.162     0.303    slave2/state_reg_n_2
    SLICE_X40Y40         FDRE                                         r  slave2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.555%)  route 0.162ns (53.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  slave2/state_reg/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave2/state_reg/Q
                         net (fo=16, routed)          0.162     0.303    slave2/state_reg_n_2
    SLICE_X40Y40         FDRE                                         r  slave2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.555%)  route 0.162ns (53.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  slave2/state_reg/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave2/state_reg/Q
                         net (fo=16, routed)          0.162     0.303    slave2/state_reg_n_2
    SLICE_X40Y40         FDRE                                         r  slave2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave2/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.555%)  route 0.162ns (53.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  slave2/state_reg/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave2/state_reg/Q
                         net (fo=16, routed)          0.162     0.303    slave2/state_reg_n_2
    SLICE_X40Y40         FDRE                                         r  slave2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave3/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave3/MISO_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  slave3/data_reg[7]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave3/data_reg[7]/Q
                         net (fo=1, routed)           0.170     0.311    slave3/Q[7]
    SLICE_X41Y42         FDRE                                         r  slave3/MISO_reg/D
  -------------------------------------------------------------------    -------------------





