
*** Running vivado
    with args -log Bitshift.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Bitshift.tcl



****** Vivado v2024.1.1 (64-bit)
  **** SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
  **** Start of session at: Wed Dec 25 17:57:20 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Kailan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Bitshift.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 514.266 ; gain = 196.551
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/utils_1/imports/synth_1/Bitshift.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/utils_1/imports/synth_1/Bitshift.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Bitshift -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4192
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1368.863 ; gain = 449.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clk_out' is not allowed [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/Slow_Clock_4Hz.v:28]
INFO: [Synth 8-6157] synthesizing module 'Bitshift' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:25]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:52]
INFO: [Synth 8-6157] synthesizing module 'Slow_Clock_4Hz' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/Slow_Clock_4Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Slow_Clock_4Hz' (0#1) [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/Slow_Clock_4Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/D_FF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (0#1) [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/D_FF.v:1]
WARNING: [Synth 8-7071] port 'QNot' of module 'D_FF' is unconnected for instance 'd1' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:45]
WARNING: [Synth 8-7023] instance 'd1' of module 'D_FF' has 4 connections declared, but only 3 given [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:45]
WARNING: [Synth 8-7071] port 'QNot' of module 'D_FF' is unconnected for instance 'd2' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:46]
WARNING: [Synth 8-7023] instance 'd2' of module 'D_FF' has 4 connections declared, but only 3 given [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:46]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (0#1) [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevseg4top' [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/sevseg4top.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/sevseg4top.v:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/sevseg4top.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/sevseg4top.v:56]
INFO: [Synth 8-226] default block is never used [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/sevseg4top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'sevseg4top' (0#1) [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/imports/new/sevseg4top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bitshift' (0#1) [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/sources_1/new/Bitshift.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.219 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.219 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.219 ; gain = 558.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1478.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/constrs_1/imports/Vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/constrs_1/imports/Vivado/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.srcs/constrs_1/imports/Vivado/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Bitshift_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Bitshift_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1558.688 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Bitshift has port B[5] driven by constant 0
WARNING: [Synth 8-3917] design Bitshift has port B[4] driven by constant 0
WARNING: [Synth 8-3917] design Bitshift has port B[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |     7|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT6   |    14|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |FDRE   |    48|
|11    |IBUF   |     8|
|12    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1558.688 ; gain = 558.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1558.688 ; gain = 638.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1558.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4d9363ff
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1558.688 ; gain = 1033.406
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1558.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kailan/Documents/Vivado Projects/Binary Bit Shift Project/Binary Bit Shift Project.runs/synth_1/Bitshift.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Bitshift_utilization_synth.rpt -pb Bitshift_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 17:58:15 2024...
