# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/ip/INS_RAM/sim/INS_RAM.v" \
"../../../../project_1.srcs/sources_1/ip/BRAM64_1024/sim/BRAM64_1024.v" \
"../../../../../Verilog_src/common_blocks/ComputeCore.v" \
"../../../../../Verilog_src/common_blocks/ComputeCoreWrapper.v" \
"../../../../../Verilog_src/common_blocks/ISA_control.v" \
"../../../../../Verilog_src/trng/RO_rng/ring_oscillators.v" \
"../../../../../Verilog_src/trng/RO_rng/trng_ro.v" \
"../../../../../Verilog_src/trng/RO_rng/trng_wrapper.v" \
"../../../../project_1.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
