<profile>

<section name = "Vitis HLS Report for 'read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s'" level="0">
<item name = "Date">Sun May  8 11:37:36 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LLS_SineReconstructor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.845 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 40.000 ns, 40.000 ns, 4, 4, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_319_1">2, 2, 2, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 88, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln319_fu_240_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln325_fu_274_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln326_fu_285_p2">+, 0, 0, 10, 3, 3</column>
<column name="sub_ln325_fu_268_p2">-, 0, 0, 10, 3, 3</column>
<column name="icmp_ln319_fu_246_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln324_1_fu_313_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln324_fu_302_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln324_fu_307_p2">or, 0, 0, 2, 2, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_k_phi_fu_224_p4">9, 2, 2, 4</column>
<column name="col_i_blk_n">9, 2, 1, 2</column>
<column name="col_j_blk_n">9, 2, 1, 2</column>
<column name="k_reg_220">9, 2, 2, 4</column>
<column name="n_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln319_reg_342">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_i_load_cast_reg_332">2, 0, 3, 1</column>
<column name="icmp_ln319_reg_347">1, 0, 1, 0</column>
<column name="icmp_ln324_1_reg_375">1, 0, 1, 0</column>
<column name="icmp_ln324_reg_371">1, 0, 1, 0</column>
<column name="k_reg_220">2, 0, 2, 0</column>
<column name="n_read_reg_326">2, 0, 2, 0</column>
<column name="zext_ln319_1_reg_337">2, 0, 3, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_V_2cols&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 3, 2, 2&gt;, return value</column>
<column name="n_dout">in, 2, ap_fifo, n, pointer</column>
<column name="n_empty_n">in, 1, ap_fifo, n, pointer</column>
<column name="n_read">out, 1, ap_fifo, n, pointer</column>
<column name="col_i_dout">in, 2, ap_fifo, col_i, pointer</column>
<column name="col_i_empty_n">in, 1, ap_fifo, col_i, pointer</column>
<column name="col_i_read">out, 1, ap_fifo, col_i, pointer</column>
<column name="col_j_dout">in, 2, ap_fifo, col_j, pointer</column>
<column name="col_j_empty_n">in, 1, ap_fifo, col_j, pointer</column>
<column name="col_j_read">out, 1, ap_fifo, col_j, pointer</column>
<column name="V_i_V_0_address1">out, 1, ap_memory, V_i_V_0, array</column>
<column name="V_i_V_0_ce1">out, 1, ap_memory, V_i_V_0, array</column>
<column name="V_i_V_0_we1">out, 1, ap_memory, V_i_V_0, array</column>
<column name="V_i_V_0_d1">out, 64, ap_memory, V_i_V_0, array</column>
<column name="V_i_V_1_address1">out, 1, ap_memory, V_i_V_1, array</column>
<column name="V_i_V_1_ce1">out, 1, ap_memory, V_i_V_1, array</column>
<column name="V_i_V_1_we1">out, 1, ap_memory, V_i_V_1, array</column>
<column name="V_i_V_1_d1">out, 64, ap_memory, V_i_V_1, array</column>
<column name="V_j_V_0_address1">out, 1, ap_memory, V_j_V_0, array</column>
<column name="V_j_V_0_ce1">out, 1, ap_memory, V_j_V_0, array</column>
<column name="V_j_V_0_we1">out, 1, ap_memory, V_j_V_0, array</column>
<column name="V_j_V_0_d1">out, 64, ap_memory, V_j_V_0, array</column>
<column name="V_j_V_1_address1">out, 1, ap_memory, V_j_V_1, array</column>
<column name="V_j_V_1_ce1">out, 1, ap_memory, V_j_V_1, array</column>
<column name="V_j_V_1_we1">out, 1, ap_memory, V_j_V_1, array</column>
<column name="V_j_V_1_d1">out, 64, ap_memory, V_j_V_1, array</column>
<column name="matV_V_0_address0">out, 3, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_ce0">out, 1, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_q0">in, 64, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_address1">out, 3, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_ce1">out, 1, ap_memory, matV_V_0, array</column>
<column name="matV_V_0_q1">in, 64, ap_memory, matV_V_0, array</column>
<column name="matV_V_1_address0">out, 3, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_ce0">out, 1, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_q0">in, 64, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_address1">out, 3, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_ce1">out, 1, ap_memory, matV_V_1, array</column>
<column name="matV_V_1_q1">in, 64, ap_memory, matV_V_1, array</column>
</table>
</item>
</section>
</profile>
