{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734560575373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734560575373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 19:22:55 2024 " "Processing started: Wed Dec 18 19:22:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734560575373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560575373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_16b -c ula_16b " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_16b -c ula_16b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560575373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734560575464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734560575464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file view_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 view_altera-rtl " "Found design unit 1: view_altera-rtl" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580214 ""} { "Info" "ISGN_ENTITY_NAME" "1 view_altera " "Found entity 1: view_altera" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560580214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder16b-Structural " "Found design unit 1: full_adder16b-Structural" {  } { { "full_adder16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder16b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580215 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder16b " "Found entity 1: full_adder16b" {  } { { "full_adder16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560580215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_16b-Structural " "Found design unit 1: ula_16b-Structural" {  } { { "ula_16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_16b " "Found entity 1: ula_16b" {  } { { "ula_16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560580215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder1b-Behavioral " "Found design unit 1: full_adder1b-Behavioral" {  } { { "full_adder1b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder1b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580216 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder1b " "Found entity 1: full_adder1b" {  } { { "full_adder1b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560580216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_component-Behavioral " "Found design unit 1: logic_component-Behavioral" {  } { { "logic_component.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/logic_component.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580216 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_component " "Found entity 1: logic_component" {  } { { "logic_component.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/logic_component.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734560580216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560580216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_16b " "Elaborating entity \"ula_16b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734560580249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_component logic_component:i0 " "Elaborating entity \"logic_component\" for hierarchy \"logic_component:i0\"" {  } { { "ula_16b.vhd" "i0" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734560580253 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "select_signal logic_component.vhd(23) " "VHDL Process Statement warning at logic_component.vhd(23): signal \"select_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic_component.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/logic_component.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734560580253 "|ula_16b|logic_component:i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder16b full_adder16b:i1 " "Elaborating entity \"full_adder16b\" for hierarchy \"full_adder16b:i1\"" {  } { { "ula_16b.vhd" "i1" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734560580256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder1b full_adder16b:i1\|full_adder1b:\\gen_adders:0:adder " "Elaborating entity \"full_adder1b\" for hierarchy \"full_adder16b:i1\|full_adder1b:\\gen_adders:0:adder\"" {  } { { "full_adder16b.vhd" "\\gen_adders:0:adder" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder16b.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734560580256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734560580560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734560580825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734560580825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734560580845 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734560580845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734560580845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734560580845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734560580848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 19:23:00 2024 " "Processing ended: Wed Dec 18 19:23:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734560580848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734560580848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734560580848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734560580848 ""}
