--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf
cpu_top.ucf

Design file:              cpu_top.ncd
Physical constraint file: cpu_top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock port_clk_50
------------------+------------+------------+------------------+--------+
                  |Max Setup to|Max Hold to |                  | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------+------------+------------+------------------+--------+
port_mem1_data<0> |    3.104(R)|   -1.117(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<1> |    2.951(R)|   -0.995(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<2> |    2.221(R)|   -0.416(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<3> |    2.954(R)|   -0.995(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<4> |    2.910(R)|   -0.965(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<5> |    3.097(R)|   -1.114(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<6> |    3.022(R)|   -1.059(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<7> |    3.023(R)|   -1.060(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<8> |    3.215(R)|   -1.218(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<9> |    2.641(R)|   -0.757(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<10>|    3.306(R)|   -0.185(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<11>|    3.306(R)|   -0.185(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<12>|    3.302(R)|   -0.179(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<13>|    2.592(R)|   -0.715(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<14>|    3.194(R)|   -1.172(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<15>|    3.169(R)|   -1.166(R)|port_clk_50_BUFGP |   0.000|
------------------+------------+------------+------------------+--------+

Clock port_clk_50 to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
port_led<0>       |    6.278(R)|port_clk_50_BUFGP |   0.000|
port_led<1>       |    6.323(R)|port_clk_50_BUFGP |   0.000|
port_led<2>       |    6.246(R)|port_clk_50_BUFGP |   0.000|
port_led<3>       |    9.750(R)|port_clk_50_BUFGP |   0.000|
port_led<4>       |   10.049(R)|port_clk_50_BUFGP |   0.000|
port_led<5>       |   10.228(R)|port_clk_50_BUFGP |   0.000|
port_led<6>       |    6.236(R)|port_clk_50_BUFGP |   0.000|
port_led<7>       |    6.232(R)|port_clk_50_BUFGP |   0.000|
port_led<8>       |    6.245(R)|port_clk_50_BUFGP |   0.000|
port_led<9>       |    6.245(R)|port_clk_50_BUFGP |   0.000|
port_led<10>      |    6.260(R)|port_clk_50_BUFGP |   0.000|
port_led<11>      |    6.260(R)|port_clk_50_BUFGP |   0.000|
port_led<12>      |    6.272(R)|port_clk_50_BUFGP |   0.000|
port_led<13>      |    6.253(R)|port_clk_50_BUFGP |   0.000|
port_led<14>      |    6.269(R)|port_clk_50_BUFGP |   0.000|
port_led<15>      |    6.269(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<0> |    8.483(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<1> |    8.469(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<2> |    8.723(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<3> |    8.742(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<4> |    8.597(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<5> |    8.994(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<6> |    9.121(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<7> |    9.136(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<8> |    8.862(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<9> |    8.876(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<10>|    9.637(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<11>|    9.654(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<12>|    9.381(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<13>|    9.395(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<14>|   10.656(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<15>|   10.678(R)|port_clk_50_BUFGP |   0.000|
port_mem1_oe      |   10.222(R)|port_clk_50_BUFGP |   0.000|
port_mem1_we      |    8.661(R)|port_clk_50_BUFGP |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock port_clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
port_clk_50    |    3.902|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 20 11:36:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



