{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592747888938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592747888938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipelined_cpu_with_fpu_top 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"pipelined_cpu_with_fpu_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592747888942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592747888970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592747888971 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VRAM:VRAM\|altsyncram:altsyncram_component\|altsyncram_vlu1:auto_generated\|ram_block1a24 " "Atom \"VRAM:VRAM\|altsyncram:altsyncram_component\|altsyncram_vlu1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1592747889024 "|pipelined_cpu_with_fpu_top|VRAM:VRAM|altsyncram:altsyncram_component|altsyncram_vlu1:auto_generated|ram_block1a24"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1592747889024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592747889153 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592747889166 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592747889214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592747889220 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1592747892409 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 46 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 46 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1592747892529 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1592747892529 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592747892529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592747892534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592747892534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592747892536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592747892536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592747892536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592747892537 ""}
{ "Info" "ISTA_SDC_FOUND" "pipelined_cpu_with_fpu_top.sdc " "Reading SDC File: 'pipelined_cpu_with_fpu_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592747893243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1592747893244 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vgaif:vga\|syncgen:syncgen\|PCK " "Node: vgaif:vga\|syncgen:syncgen\|PCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vgaif:vga\|syncgen:syncgen\|VCNT\[0\] vgaif:vga\|syncgen:syncgen\|PCK " "Register vgaif:vga\|syncgen:syncgen\|VCNT\[0\] is being clocked by vgaif:vga\|syncgen:syncgen\|PCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592747893245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592747893245 "|pipelined_cpu_with_fpu_top|vgaif:vga|syncgen:syncgen|PCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpuclk " "Node: cpuclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_exe_mem_reg:exe_mem_reg\|malu\[9\] cpuclk " "Register pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_exe_mem_reg:exe_mem_reg\|malu\[9\] is being clocked by cpuclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592747893245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592747893245 "|pipelined_cpu_with_fpu_top|cpuclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592747893247 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592747893248 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592747893248 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592747893248 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592747893248 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592747893248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592747893270 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592747893271 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592747893271 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET_N " "Node \"RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592747893341 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1592747893341 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592747893342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592747894666 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1592747894984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592747895495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592747896060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592747896336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592747896337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592747897508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y34 X32_Y45 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y34 to location X32_Y45" {  } { { "loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y34 to location X32_Y45"} { { 12 { 0 ""} 22 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592747898865 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592747898865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592747899022 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1592747899022 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592747899022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592747899023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592747900194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592747900208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592747900638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592747900638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592747901060 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592747904325 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592747904454 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "38 " "Following 38 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/" { { 0 { 0 ""} 0 2164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592747904461 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1592747904461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/output_files/pipelined_cpu_with_fpu_top.fit.smsg " "Generated suppressed messages file /mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/output_files/pipelined_cpu_with_fpu_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592747904508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2496 " "Peak virtual memory: 2496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592747904860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 22:58:24 2020 " "Processing ended: Sun Jun 21 22:58:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592747904860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592747904860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592747904860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592747904860 ""}
