Welcome to the week 3 repo akhileshkumarp_VSD_RISC-V_SOC_Tapeout_Program_week_3 as part of the VSD_RISC-V_SOC_Tapeout_Program.

This week_3 has the follwing conents: 

Post Synthesis GLS & STA Fundamentals
Part 1 Post Synthesis GLS
Part 2 Fundamentals of STA (Static Timing Analysis)
Part 3 Generate Timing Graphs with OpenSTA

contents will be updated here


Please find the History contents below:

The week 0 repo which has initial setup of ubuntu with yosys, iverilog and gtkwave can be found here : https://github.com/akhileshkumarp/akhileshkumarp_VSD_RISC-V_SOC_Tapeout_Program

weeek 1 repo which has rtl design, synthesis and optimization techniques can be found here: https://github.com/akhileshkumarp/akhileshkumarp_VSD_RISC-V_SOC_Tapeout_Program_week1

week 2 repo which has theory and simulation of RISC-V VSDBabysoc and can be found here : https://github.com/akhileshkumarp/akhileshkumarp_VSD_RISC-V_SOC_Tapeout_Program_week2

for community support go to: https://github.com/vsdip/IndiaRiscvTapeoutProgram