INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab05/project_2/project_2.srcs/sources_1/new/dFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab05/project_2/project_2.srcs/sources_1/new/serialAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module serialAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab05/project_2/project_2.srcs/sources_1/new/shiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab05/project_2/project_2.srcs/sources_1/new/sumShiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumShiftRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MONSTER/Desktop/lab05/project_2/project_2.srcs/sim_1/new/testbench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MONSTER/Desktop/lab05/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
