// Seed: 1475365355
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5
);
endmodule
module module_1 #(
    parameter id_8 = 32'd52
) (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire _id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri id_11,
    input supply1 id_12,
    output supply1 id_13
);
  logic [7:0] id_15;
  ;
  assign id_11 = id_8 & -1;
  supply0 id_16;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_12,
      id_2,
      id_9,
      id_3
  );
  assign id_16 = -1;
  assign id_15 = id_15[id_8];
endmodule
