// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "resample.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic resample::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic resample::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> resample::ap_ST_fsm_state1 = "1";
const sc_lv<3> resample::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> resample::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<32> resample::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool resample::ap_const_boolean_1 = true;
const sc_lv<1> resample::ap_const_lv1_1 = "1";
const sc_lv<32> resample::ap_const_lv32_1 = "1";
const bool resample::ap_const_boolean_0 = false;
const sc_lv<32> resample::ap_const_lv32_2 = "10";
const sc_lv<5> resample::ap_const_lv5_1A = "11010";
const sc_lv<5> resample::ap_const_lv5_19 = "11001";
const sc_lv<5> resample::ap_const_lv5_18 = "11000";
const sc_lv<5> resample::ap_const_lv5_17 = "10111";
const sc_lv<5> resample::ap_const_lv5_16 = "10110";
const sc_lv<5> resample::ap_const_lv5_15 = "10101";
const sc_lv<5> resample::ap_const_lv5_14 = "10100";
const sc_lv<5> resample::ap_const_lv5_13 = "10011";
const sc_lv<5> resample::ap_const_lv5_12 = "10010";
const sc_lv<5> resample::ap_const_lv5_11 = "10001";
const sc_lv<5> resample::ap_const_lv5_10 = "10000";
const sc_lv<5> resample::ap_const_lv5_F = "1111";
const sc_lv<5> resample::ap_const_lv5_E = "1110";
const sc_lv<5> resample::ap_const_lv5_D = "1101";
const sc_lv<5> resample::ap_const_lv5_C = "1100";
const sc_lv<5> resample::ap_const_lv5_B = "1011";
const sc_lv<5> resample::ap_const_lv5_A = "1010";
const sc_lv<5> resample::ap_const_lv5_9 = "1001";
const sc_lv<5> resample::ap_const_lv5_8 = "1000";
const sc_lv<5> resample::ap_const_lv5_7 = "111";
const sc_lv<5> resample::ap_const_lv5_6 = "110";
const sc_lv<5> resample::ap_const_lv5_5 = "101";
const sc_lv<5> resample::ap_const_lv5_4 = "100";
const sc_lv<5> resample::ap_const_lv5_3 = "11";
const sc_lv<5> resample::ap_const_lv5_2 = "10";
const sc_lv<5> resample::ap_const_lv5_1 = "1";
const sc_lv<5> resample::ap_const_lv5_0 = "00000";
const sc_lv<5> resample::ap_const_lv5_1B = "11011";
const sc_lv<5> resample::ap_const_lv5_1C = "11100";
const sc_lv<5> resample::ap_const_lv5_1D = "11101";
const sc_lv<5> resample::ap_const_lv5_1E = "11110";
const sc_lv<5> resample::ap_const_lv5_1F = "11111";
const sc_lv<1> resample::ap_const_lv1_0 = "0";
const sc_lv<10> resample::ap_const_lv10_0 = "0000000000";
const sc_lv<10> resample::ap_const_lv10_1C = "11100";
const sc_lv<10> resample::ap_const_lv10_1 = "1";
const sc_lv<10> resample::ap_const_lv10_30F = "1100001111";

resample::resample(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter1);

    SC_METHOD(thread_ap_condition_1000);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_condition_423);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_ap_condition_596);
    sensitive << ( i_mid2_reg_2721 );

    SC_METHOD(thread_ap_condition_986);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( rewind_enable );
    sensitive << ( ap_enable_reg_pp0_iter0_reg );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_idle_pp0_0to0);
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_i3_phi_fu_1310_p6);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( i3_reg_1306 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( ap_condition_986 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten2_phi_fu_1352_p6);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( indvar_flatten2_reg_1348 );
    sensitive << ( indvar_flatten_next_reg_3043 );
    sensitive << ( ap_condition_1000 );

    SC_METHOD(thread_ap_phi_mux_j5_phi_fu_1296_p6);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( j5_reg_1292 );
    sensitive << ( j_reg_2866 );
    sensitive << ( ap_condition_986 );

    SC_METHOD(thread_ap_phi_mux_l4_phi_fu_1338_p6);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( l4_reg_1334 );
    sensitive << ( l_mid2_reg_3038 );
    sensitive << ( ap_condition_1000 );

    SC_METHOD(thread_ap_phi_mux_l_s_phi_fu_1324_p6);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( l_s_reg_1320 );
    sensitive << ( tmp_2_reg_3244 );
    sensitive << ( ap_condition_1000 );

    SC_METHOD(thread_ap_phi_mux_tmp_7_phi_fu_1281_p6);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( tmp_7_reg_1277 );
    sensitive << ( tmp_s_reg_3218 );
    sensitive << ( ap_condition_986 );

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362);

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to0 );

    SC_METHOD(thread_exitcond_flatten_fu_2686_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_phi_mux_indvar_flatten2_phi_fu_1352_p6 );

    SC_METHOD(thread_extLd1_fu_2705_p1);
    sensitive << ( square_image_29_V_q0 );

    SC_METHOD(thread_extLd6_fu_2626_p1);
    sensitive << ( square_image_0_V_q0 );

    SC_METHOD(thread_extLd7_fu_2630_p1);
    sensitive << ( square_image_0_V_q1 );

    SC_METHOD(thread_extLd8_fu_2673_p1);
    sensitive << ( square_image_29_V_q0 );

    SC_METHOD(thread_extLd9_fu_2677_p1);
    sensitive << ( square_image_29_V_q1 );

    SC_METHOD(thread_extLd_fu_2701_p1);
    sensitive << ( square_image_0_V_q0 );

    SC_METHOD(thread_i_fu_2502_p2);
    sensitive << ( ap_phi_mux_i3_phi_fu_1310_p6 );

    SC_METHOD(thread_i_mid2_fu_2516_p3);
    sensitive << ( ap_phi_mux_tmp_7_phi_fu_1281_p6 );
    sensitive << ( ap_phi_mux_i3_phi_fu_1310_p6 );
    sensitive << ( i_fu_2502_p2 );

    SC_METHOD(thread_indvar_flatten_next_fu_2620_p2);
    sensitive << ( ap_phi_mux_indvar_flatten2_phi_fu_1352_p6 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( exitcond_flatten_reg_3223 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_j_fu_2558_p2);
    sensitive << ( j_mid2_fu_2508_p3 );

    SC_METHOD(thread_j_mid2_fu_2508_p3);
    sensitive << ( ap_phi_mux_tmp_7_phi_fu_1281_p6 );
    sensitive << ( ap_phi_mux_j5_phi_fu_1296_p6 );

    SC_METHOD(thread_l_1_mid2_fu_2604_p3);
    sensitive << ( tmp_7_reg_1277 );
    sensitive << ( ap_phi_mux_l_s_phi_fu_1324_p6 );
    sensitive << ( l_3_dup_fu_2598_p2 );

    SC_METHOD(thread_l_3_dup_fu_2598_p2);
    sensitive << ( ap_phi_mux_l4_phi_fu_1338_p6 );

    SC_METHOD(thread_l_mid2_fu_2612_p3);
    sensitive << ( tmp_7_reg_1277 );
    sensitive << ( ap_phi_mux_l4_phi_fu_1338_p6 );
    sensitive << ( l_3_dup_fu_2598_p2 );

    SC_METHOD(thread_resampled_0_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_fu_2692_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_resampled_0_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_0_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 );

    SC_METHOD(thread_resampled_0_0_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_0_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_fu_2692_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_resampled_0_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_0_1_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 );

    SC_METHOD(thread_resampled_0_1_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_0_2_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( tmp_1_reg_3227 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_resampled_0_2_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_0_2_V_d0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 );

    SC_METHOD(thread_resampled_0_2_V_we0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_1_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_fu_2692_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_resampled_1_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_1_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 );

    SC_METHOD(thread_resampled_1_0_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_1_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_fu_2692_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_resampled_1_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_1_1_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 );

    SC_METHOD(thread_resampled_1_1_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_1_2_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( tmp_1_reg_3227 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_resampled_1_2_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_1_2_V_d0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 );

    SC_METHOD(thread_resampled_1_2_V_we0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_2_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_fu_2692_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_resampled_2_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_2_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 );

    SC_METHOD(thread_resampled_2_0_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_2_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_1_fu_2692_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_resampled_2_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_2_1_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 );

    SC_METHOD(thread_resampled_2_1_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_2_2_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( tmp_1_reg_3227 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_resampled_2_2_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_2_2_V_d0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 );

    SC_METHOD(thread_resampled_2_2_V_we0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_rewind_ap_ready);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( exitcond_flatten_fu_2686_p2 );
    sensitive << ( rewind_ap_ready_reg );

    SC_METHOD(thread_rewind_enable);
    sensitive << ( ap_start );
    sensitive << ( rewind_ap_ready_reg );

    SC_METHOD(thread_square_image_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_square_image_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_square_image_10_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_10_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_10_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_10_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_11_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_11_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_11_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_11_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_12_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_12_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_12_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_12_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_13_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_13_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_13_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_13_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_14_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_14_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_14_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_14_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_15_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_15_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_15_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_15_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_16_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_16_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_16_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_16_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_17_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_17_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_17_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_17_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_18_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_18_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_18_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_18_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_19_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_19_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_19_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_19_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_1_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_20_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_20_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_20_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_20_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_21_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_21_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_21_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_21_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_22_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_22_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_22_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_22_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_23_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_23_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_23_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_23_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_24_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_24_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_24_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_24_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_25_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_25_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_25_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_25_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_26_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_26_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_26_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_26_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_27_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_27_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_27_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_27_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_28_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_28_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_28_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_28_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_29_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_29_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_29_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_square_image_29_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_square_image_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_2_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_2_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_3_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_3_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_3_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_4_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_4_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_4_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_4_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_5_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_5_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_5_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_5_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_6_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_6_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_6_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_6_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_7_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_7_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_7_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_7_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_8_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_8_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_8_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_8_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_9_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_3_fu_2524_p1 );
    sensitive << ( tmp_19_0_2_fu_2639_p1 );

    SC_METHOD(thread_square_image_9_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_19_0_1_fu_2564_p1 );

    SC_METHOD(thread_square_image_9_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_2721 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_square_image_9_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_2516_p3 );

    SC_METHOD(thread_tmp_18_0_2_fu_2634_p2);
    sensitive << ( j_mid2_reg_2716 );

    SC_METHOD(thread_tmp_19_0_1_fu_2564_p1);
    sensitive << ( j_fu_2558_p2 );

    SC_METHOD(thread_tmp_19_0_2_fu_2639_p1);
    sensitive << ( tmp_18_0_2_fu_2634_p2 );

    SC_METHOD(thread_tmp_1_fu_2692_p1);
    sensitive << ( l_1_mid2_reg_3032 );

    SC_METHOD(thread_tmp_2_fu_2709_p2);
    sensitive << ( l_1_mid2_reg_3032 );

    SC_METHOD(thread_tmp_3_fu_2524_p1);
    sensitive << ( j_mid2_fu_2508_p3 );

    SC_METHOD(thread_tmp_s_fu_2681_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( j_reg_2866 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    rewind_ap_ready_reg = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "resample_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, square_image_0_V_address0, "(port)square_image_0_V_address0");
    sc_trace(mVcdFile, square_image_0_V_ce0, "(port)square_image_0_V_ce0");
    sc_trace(mVcdFile, square_image_0_V_q0, "(port)square_image_0_V_q0");
    sc_trace(mVcdFile, square_image_0_V_address1, "(port)square_image_0_V_address1");
    sc_trace(mVcdFile, square_image_0_V_ce1, "(port)square_image_0_V_ce1");
    sc_trace(mVcdFile, square_image_0_V_q1, "(port)square_image_0_V_q1");
    sc_trace(mVcdFile, square_image_1_V_address0, "(port)square_image_1_V_address0");
    sc_trace(mVcdFile, square_image_1_V_ce0, "(port)square_image_1_V_ce0");
    sc_trace(mVcdFile, square_image_1_V_q0, "(port)square_image_1_V_q0");
    sc_trace(mVcdFile, square_image_1_V_address1, "(port)square_image_1_V_address1");
    sc_trace(mVcdFile, square_image_1_V_ce1, "(port)square_image_1_V_ce1");
    sc_trace(mVcdFile, square_image_1_V_q1, "(port)square_image_1_V_q1");
    sc_trace(mVcdFile, square_image_2_V_address0, "(port)square_image_2_V_address0");
    sc_trace(mVcdFile, square_image_2_V_ce0, "(port)square_image_2_V_ce0");
    sc_trace(mVcdFile, square_image_2_V_q0, "(port)square_image_2_V_q0");
    sc_trace(mVcdFile, square_image_2_V_address1, "(port)square_image_2_V_address1");
    sc_trace(mVcdFile, square_image_2_V_ce1, "(port)square_image_2_V_ce1");
    sc_trace(mVcdFile, square_image_2_V_q1, "(port)square_image_2_V_q1");
    sc_trace(mVcdFile, square_image_3_V_address0, "(port)square_image_3_V_address0");
    sc_trace(mVcdFile, square_image_3_V_ce0, "(port)square_image_3_V_ce0");
    sc_trace(mVcdFile, square_image_3_V_q0, "(port)square_image_3_V_q0");
    sc_trace(mVcdFile, square_image_3_V_address1, "(port)square_image_3_V_address1");
    sc_trace(mVcdFile, square_image_3_V_ce1, "(port)square_image_3_V_ce1");
    sc_trace(mVcdFile, square_image_3_V_q1, "(port)square_image_3_V_q1");
    sc_trace(mVcdFile, square_image_4_V_address0, "(port)square_image_4_V_address0");
    sc_trace(mVcdFile, square_image_4_V_ce0, "(port)square_image_4_V_ce0");
    sc_trace(mVcdFile, square_image_4_V_q0, "(port)square_image_4_V_q0");
    sc_trace(mVcdFile, square_image_4_V_address1, "(port)square_image_4_V_address1");
    sc_trace(mVcdFile, square_image_4_V_ce1, "(port)square_image_4_V_ce1");
    sc_trace(mVcdFile, square_image_4_V_q1, "(port)square_image_4_V_q1");
    sc_trace(mVcdFile, square_image_5_V_address0, "(port)square_image_5_V_address0");
    sc_trace(mVcdFile, square_image_5_V_ce0, "(port)square_image_5_V_ce0");
    sc_trace(mVcdFile, square_image_5_V_q0, "(port)square_image_5_V_q0");
    sc_trace(mVcdFile, square_image_5_V_address1, "(port)square_image_5_V_address1");
    sc_trace(mVcdFile, square_image_5_V_ce1, "(port)square_image_5_V_ce1");
    sc_trace(mVcdFile, square_image_5_V_q1, "(port)square_image_5_V_q1");
    sc_trace(mVcdFile, square_image_6_V_address0, "(port)square_image_6_V_address0");
    sc_trace(mVcdFile, square_image_6_V_ce0, "(port)square_image_6_V_ce0");
    sc_trace(mVcdFile, square_image_6_V_q0, "(port)square_image_6_V_q0");
    sc_trace(mVcdFile, square_image_6_V_address1, "(port)square_image_6_V_address1");
    sc_trace(mVcdFile, square_image_6_V_ce1, "(port)square_image_6_V_ce1");
    sc_trace(mVcdFile, square_image_6_V_q1, "(port)square_image_6_V_q1");
    sc_trace(mVcdFile, square_image_7_V_address0, "(port)square_image_7_V_address0");
    sc_trace(mVcdFile, square_image_7_V_ce0, "(port)square_image_7_V_ce0");
    sc_trace(mVcdFile, square_image_7_V_q0, "(port)square_image_7_V_q0");
    sc_trace(mVcdFile, square_image_7_V_address1, "(port)square_image_7_V_address1");
    sc_trace(mVcdFile, square_image_7_V_ce1, "(port)square_image_7_V_ce1");
    sc_trace(mVcdFile, square_image_7_V_q1, "(port)square_image_7_V_q1");
    sc_trace(mVcdFile, square_image_8_V_address0, "(port)square_image_8_V_address0");
    sc_trace(mVcdFile, square_image_8_V_ce0, "(port)square_image_8_V_ce0");
    sc_trace(mVcdFile, square_image_8_V_q0, "(port)square_image_8_V_q0");
    sc_trace(mVcdFile, square_image_8_V_address1, "(port)square_image_8_V_address1");
    sc_trace(mVcdFile, square_image_8_V_ce1, "(port)square_image_8_V_ce1");
    sc_trace(mVcdFile, square_image_8_V_q1, "(port)square_image_8_V_q1");
    sc_trace(mVcdFile, square_image_9_V_address0, "(port)square_image_9_V_address0");
    sc_trace(mVcdFile, square_image_9_V_ce0, "(port)square_image_9_V_ce0");
    sc_trace(mVcdFile, square_image_9_V_q0, "(port)square_image_9_V_q0");
    sc_trace(mVcdFile, square_image_9_V_address1, "(port)square_image_9_V_address1");
    sc_trace(mVcdFile, square_image_9_V_ce1, "(port)square_image_9_V_ce1");
    sc_trace(mVcdFile, square_image_9_V_q1, "(port)square_image_9_V_q1");
    sc_trace(mVcdFile, square_image_10_V_address0, "(port)square_image_10_V_address0");
    sc_trace(mVcdFile, square_image_10_V_ce0, "(port)square_image_10_V_ce0");
    sc_trace(mVcdFile, square_image_10_V_q0, "(port)square_image_10_V_q0");
    sc_trace(mVcdFile, square_image_10_V_address1, "(port)square_image_10_V_address1");
    sc_trace(mVcdFile, square_image_10_V_ce1, "(port)square_image_10_V_ce1");
    sc_trace(mVcdFile, square_image_10_V_q1, "(port)square_image_10_V_q1");
    sc_trace(mVcdFile, square_image_11_V_address0, "(port)square_image_11_V_address0");
    sc_trace(mVcdFile, square_image_11_V_ce0, "(port)square_image_11_V_ce0");
    sc_trace(mVcdFile, square_image_11_V_q0, "(port)square_image_11_V_q0");
    sc_trace(mVcdFile, square_image_11_V_address1, "(port)square_image_11_V_address1");
    sc_trace(mVcdFile, square_image_11_V_ce1, "(port)square_image_11_V_ce1");
    sc_trace(mVcdFile, square_image_11_V_q1, "(port)square_image_11_V_q1");
    sc_trace(mVcdFile, square_image_12_V_address0, "(port)square_image_12_V_address0");
    sc_trace(mVcdFile, square_image_12_V_ce0, "(port)square_image_12_V_ce0");
    sc_trace(mVcdFile, square_image_12_V_q0, "(port)square_image_12_V_q0");
    sc_trace(mVcdFile, square_image_12_V_address1, "(port)square_image_12_V_address1");
    sc_trace(mVcdFile, square_image_12_V_ce1, "(port)square_image_12_V_ce1");
    sc_trace(mVcdFile, square_image_12_V_q1, "(port)square_image_12_V_q1");
    sc_trace(mVcdFile, square_image_13_V_address0, "(port)square_image_13_V_address0");
    sc_trace(mVcdFile, square_image_13_V_ce0, "(port)square_image_13_V_ce0");
    sc_trace(mVcdFile, square_image_13_V_q0, "(port)square_image_13_V_q0");
    sc_trace(mVcdFile, square_image_13_V_address1, "(port)square_image_13_V_address1");
    sc_trace(mVcdFile, square_image_13_V_ce1, "(port)square_image_13_V_ce1");
    sc_trace(mVcdFile, square_image_13_V_q1, "(port)square_image_13_V_q1");
    sc_trace(mVcdFile, square_image_14_V_address0, "(port)square_image_14_V_address0");
    sc_trace(mVcdFile, square_image_14_V_ce0, "(port)square_image_14_V_ce0");
    sc_trace(mVcdFile, square_image_14_V_q0, "(port)square_image_14_V_q0");
    sc_trace(mVcdFile, square_image_14_V_address1, "(port)square_image_14_V_address1");
    sc_trace(mVcdFile, square_image_14_V_ce1, "(port)square_image_14_V_ce1");
    sc_trace(mVcdFile, square_image_14_V_q1, "(port)square_image_14_V_q1");
    sc_trace(mVcdFile, square_image_15_V_address0, "(port)square_image_15_V_address0");
    sc_trace(mVcdFile, square_image_15_V_ce0, "(port)square_image_15_V_ce0");
    sc_trace(mVcdFile, square_image_15_V_q0, "(port)square_image_15_V_q0");
    sc_trace(mVcdFile, square_image_15_V_address1, "(port)square_image_15_V_address1");
    sc_trace(mVcdFile, square_image_15_V_ce1, "(port)square_image_15_V_ce1");
    sc_trace(mVcdFile, square_image_15_V_q1, "(port)square_image_15_V_q1");
    sc_trace(mVcdFile, square_image_16_V_address0, "(port)square_image_16_V_address0");
    sc_trace(mVcdFile, square_image_16_V_ce0, "(port)square_image_16_V_ce0");
    sc_trace(mVcdFile, square_image_16_V_q0, "(port)square_image_16_V_q0");
    sc_trace(mVcdFile, square_image_16_V_address1, "(port)square_image_16_V_address1");
    sc_trace(mVcdFile, square_image_16_V_ce1, "(port)square_image_16_V_ce1");
    sc_trace(mVcdFile, square_image_16_V_q1, "(port)square_image_16_V_q1");
    sc_trace(mVcdFile, square_image_17_V_address0, "(port)square_image_17_V_address0");
    sc_trace(mVcdFile, square_image_17_V_ce0, "(port)square_image_17_V_ce0");
    sc_trace(mVcdFile, square_image_17_V_q0, "(port)square_image_17_V_q0");
    sc_trace(mVcdFile, square_image_17_V_address1, "(port)square_image_17_V_address1");
    sc_trace(mVcdFile, square_image_17_V_ce1, "(port)square_image_17_V_ce1");
    sc_trace(mVcdFile, square_image_17_V_q1, "(port)square_image_17_V_q1");
    sc_trace(mVcdFile, square_image_18_V_address0, "(port)square_image_18_V_address0");
    sc_trace(mVcdFile, square_image_18_V_ce0, "(port)square_image_18_V_ce0");
    sc_trace(mVcdFile, square_image_18_V_q0, "(port)square_image_18_V_q0");
    sc_trace(mVcdFile, square_image_18_V_address1, "(port)square_image_18_V_address1");
    sc_trace(mVcdFile, square_image_18_V_ce1, "(port)square_image_18_V_ce1");
    sc_trace(mVcdFile, square_image_18_V_q1, "(port)square_image_18_V_q1");
    sc_trace(mVcdFile, square_image_19_V_address0, "(port)square_image_19_V_address0");
    sc_trace(mVcdFile, square_image_19_V_ce0, "(port)square_image_19_V_ce0");
    sc_trace(mVcdFile, square_image_19_V_q0, "(port)square_image_19_V_q0");
    sc_trace(mVcdFile, square_image_19_V_address1, "(port)square_image_19_V_address1");
    sc_trace(mVcdFile, square_image_19_V_ce1, "(port)square_image_19_V_ce1");
    sc_trace(mVcdFile, square_image_19_V_q1, "(port)square_image_19_V_q1");
    sc_trace(mVcdFile, square_image_20_V_address0, "(port)square_image_20_V_address0");
    sc_trace(mVcdFile, square_image_20_V_ce0, "(port)square_image_20_V_ce0");
    sc_trace(mVcdFile, square_image_20_V_q0, "(port)square_image_20_V_q0");
    sc_trace(mVcdFile, square_image_20_V_address1, "(port)square_image_20_V_address1");
    sc_trace(mVcdFile, square_image_20_V_ce1, "(port)square_image_20_V_ce1");
    sc_trace(mVcdFile, square_image_20_V_q1, "(port)square_image_20_V_q1");
    sc_trace(mVcdFile, square_image_21_V_address0, "(port)square_image_21_V_address0");
    sc_trace(mVcdFile, square_image_21_V_ce0, "(port)square_image_21_V_ce0");
    sc_trace(mVcdFile, square_image_21_V_q0, "(port)square_image_21_V_q0");
    sc_trace(mVcdFile, square_image_21_V_address1, "(port)square_image_21_V_address1");
    sc_trace(mVcdFile, square_image_21_V_ce1, "(port)square_image_21_V_ce1");
    sc_trace(mVcdFile, square_image_21_V_q1, "(port)square_image_21_V_q1");
    sc_trace(mVcdFile, square_image_22_V_address0, "(port)square_image_22_V_address0");
    sc_trace(mVcdFile, square_image_22_V_ce0, "(port)square_image_22_V_ce0");
    sc_trace(mVcdFile, square_image_22_V_q0, "(port)square_image_22_V_q0");
    sc_trace(mVcdFile, square_image_22_V_address1, "(port)square_image_22_V_address1");
    sc_trace(mVcdFile, square_image_22_V_ce1, "(port)square_image_22_V_ce1");
    sc_trace(mVcdFile, square_image_22_V_q1, "(port)square_image_22_V_q1");
    sc_trace(mVcdFile, square_image_23_V_address0, "(port)square_image_23_V_address0");
    sc_trace(mVcdFile, square_image_23_V_ce0, "(port)square_image_23_V_ce0");
    sc_trace(mVcdFile, square_image_23_V_q0, "(port)square_image_23_V_q0");
    sc_trace(mVcdFile, square_image_23_V_address1, "(port)square_image_23_V_address1");
    sc_trace(mVcdFile, square_image_23_V_ce1, "(port)square_image_23_V_ce1");
    sc_trace(mVcdFile, square_image_23_V_q1, "(port)square_image_23_V_q1");
    sc_trace(mVcdFile, square_image_24_V_address0, "(port)square_image_24_V_address0");
    sc_trace(mVcdFile, square_image_24_V_ce0, "(port)square_image_24_V_ce0");
    sc_trace(mVcdFile, square_image_24_V_q0, "(port)square_image_24_V_q0");
    sc_trace(mVcdFile, square_image_24_V_address1, "(port)square_image_24_V_address1");
    sc_trace(mVcdFile, square_image_24_V_ce1, "(port)square_image_24_V_ce1");
    sc_trace(mVcdFile, square_image_24_V_q1, "(port)square_image_24_V_q1");
    sc_trace(mVcdFile, square_image_25_V_address0, "(port)square_image_25_V_address0");
    sc_trace(mVcdFile, square_image_25_V_ce0, "(port)square_image_25_V_ce0");
    sc_trace(mVcdFile, square_image_25_V_q0, "(port)square_image_25_V_q0");
    sc_trace(mVcdFile, square_image_25_V_address1, "(port)square_image_25_V_address1");
    sc_trace(mVcdFile, square_image_25_V_ce1, "(port)square_image_25_V_ce1");
    sc_trace(mVcdFile, square_image_25_V_q1, "(port)square_image_25_V_q1");
    sc_trace(mVcdFile, square_image_26_V_address0, "(port)square_image_26_V_address0");
    sc_trace(mVcdFile, square_image_26_V_ce0, "(port)square_image_26_V_ce0");
    sc_trace(mVcdFile, square_image_26_V_q0, "(port)square_image_26_V_q0");
    sc_trace(mVcdFile, square_image_26_V_address1, "(port)square_image_26_V_address1");
    sc_trace(mVcdFile, square_image_26_V_ce1, "(port)square_image_26_V_ce1");
    sc_trace(mVcdFile, square_image_26_V_q1, "(port)square_image_26_V_q1");
    sc_trace(mVcdFile, square_image_27_V_address0, "(port)square_image_27_V_address0");
    sc_trace(mVcdFile, square_image_27_V_ce0, "(port)square_image_27_V_ce0");
    sc_trace(mVcdFile, square_image_27_V_q0, "(port)square_image_27_V_q0");
    sc_trace(mVcdFile, square_image_27_V_address1, "(port)square_image_27_V_address1");
    sc_trace(mVcdFile, square_image_27_V_ce1, "(port)square_image_27_V_ce1");
    sc_trace(mVcdFile, square_image_27_V_q1, "(port)square_image_27_V_q1");
    sc_trace(mVcdFile, square_image_28_V_address0, "(port)square_image_28_V_address0");
    sc_trace(mVcdFile, square_image_28_V_ce0, "(port)square_image_28_V_ce0");
    sc_trace(mVcdFile, square_image_28_V_q0, "(port)square_image_28_V_q0");
    sc_trace(mVcdFile, square_image_28_V_address1, "(port)square_image_28_V_address1");
    sc_trace(mVcdFile, square_image_28_V_ce1, "(port)square_image_28_V_ce1");
    sc_trace(mVcdFile, square_image_28_V_q1, "(port)square_image_28_V_q1");
    sc_trace(mVcdFile, square_image_29_V_address0, "(port)square_image_29_V_address0");
    sc_trace(mVcdFile, square_image_29_V_ce0, "(port)square_image_29_V_ce0");
    sc_trace(mVcdFile, square_image_29_V_q0, "(port)square_image_29_V_q0");
    sc_trace(mVcdFile, square_image_29_V_address1, "(port)square_image_29_V_address1");
    sc_trace(mVcdFile, square_image_29_V_ce1, "(port)square_image_29_V_ce1");
    sc_trace(mVcdFile, square_image_29_V_q1, "(port)square_image_29_V_q1");
    sc_trace(mVcdFile, resampled_0_0_V_address0, "(port)resampled_0_0_V_address0");
    sc_trace(mVcdFile, resampled_0_0_V_ce0, "(port)resampled_0_0_V_ce0");
    sc_trace(mVcdFile, resampled_0_0_V_we0, "(port)resampled_0_0_V_we0");
    sc_trace(mVcdFile, resampled_0_0_V_d0, "(port)resampled_0_0_V_d0");
    sc_trace(mVcdFile, resampled_0_1_V_address0, "(port)resampled_0_1_V_address0");
    sc_trace(mVcdFile, resampled_0_1_V_ce0, "(port)resampled_0_1_V_ce0");
    sc_trace(mVcdFile, resampled_0_1_V_we0, "(port)resampled_0_1_V_we0");
    sc_trace(mVcdFile, resampled_0_1_V_d0, "(port)resampled_0_1_V_d0");
    sc_trace(mVcdFile, resampled_0_2_V_address0, "(port)resampled_0_2_V_address0");
    sc_trace(mVcdFile, resampled_0_2_V_ce0, "(port)resampled_0_2_V_ce0");
    sc_trace(mVcdFile, resampled_0_2_V_we0, "(port)resampled_0_2_V_we0");
    sc_trace(mVcdFile, resampled_0_2_V_d0, "(port)resampled_0_2_V_d0");
    sc_trace(mVcdFile, resampled_1_0_V_address0, "(port)resampled_1_0_V_address0");
    sc_trace(mVcdFile, resampled_1_0_V_ce0, "(port)resampled_1_0_V_ce0");
    sc_trace(mVcdFile, resampled_1_0_V_we0, "(port)resampled_1_0_V_we0");
    sc_trace(mVcdFile, resampled_1_0_V_d0, "(port)resampled_1_0_V_d0");
    sc_trace(mVcdFile, resampled_1_1_V_address0, "(port)resampled_1_1_V_address0");
    sc_trace(mVcdFile, resampled_1_1_V_ce0, "(port)resampled_1_1_V_ce0");
    sc_trace(mVcdFile, resampled_1_1_V_we0, "(port)resampled_1_1_V_we0");
    sc_trace(mVcdFile, resampled_1_1_V_d0, "(port)resampled_1_1_V_d0");
    sc_trace(mVcdFile, resampled_1_2_V_address0, "(port)resampled_1_2_V_address0");
    sc_trace(mVcdFile, resampled_1_2_V_ce0, "(port)resampled_1_2_V_ce0");
    sc_trace(mVcdFile, resampled_1_2_V_we0, "(port)resampled_1_2_V_we0");
    sc_trace(mVcdFile, resampled_1_2_V_d0, "(port)resampled_1_2_V_d0");
    sc_trace(mVcdFile, resampled_2_0_V_address0, "(port)resampled_2_0_V_address0");
    sc_trace(mVcdFile, resampled_2_0_V_ce0, "(port)resampled_2_0_V_ce0");
    sc_trace(mVcdFile, resampled_2_0_V_we0, "(port)resampled_2_0_V_we0");
    sc_trace(mVcdFile, resampled_2_0_V_d0, "(port)resampled_2_0_V_d0");
    sc_trace(mVcdFile, resampled_2_1_V_address0, "(port)resampled_2_1_V_address0");
    sc_trace(mVcdFile, resampled_2_1_V_ce0, "(port)resampled_2_1_V_ce0");
    sc_trace(mVcdFile, resampled_2_1_V_we0, "(port)resampled_2_1_V_we0");
    sc_trace(mVcdFile, resampled_2_1_V_d0, "(port)resampled_2_1_V_d0");
    sc_trace(mVcdFile, resampled_2_2_V_address0, "(port)resampled_2_2_V_address0");
    sc_trace(mVcdFile, resampled_2_2_V_ce0, "(port)resampled_2_2_V_ce0");
    sc_trace(mVcdFile, resampled_2_2_V_we0, "(port)resampled_2_2_V_we0");
    sc_trace(mVcdFile, resampled_2_2_V_d0, "(port)resampled_2_2_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, exitcond_flatten_reg_3223, "exitcond_flatten_reg_3223");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, tmp_7_reg_1277, "tmp_7_reg_1277");
    sc_trace(mVcdFile, j5_reg_1292, "j5_reg_1292");
    sc_trace(mVcdFile, i3_reg_1306, "i3_reg_1306");
    sc_trace(mVcdFile, l_s_reg_1320, "l_s_reg_1320");
    sc_trace(mVcdFile, l4_reg_1334, "l4_reg_1334");
    sc_trace(mVcdFile, indvar_flatten2_reg_1348, "indvar_flatten2_reg_1348");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter1, "ap_block_state5_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, i_mid2_reg_2721, "i_mid2_reg_2721");
    sc_trace(mVcdFile, j_mid2_fu_2508_p3, "j_mid2_fu_2508_p3");
    sc_trace(mVcdFile, j_mid2_reg_2716, "j_mid2_reg_2716");
    sc_trace(mVcdFile, i_mid2_fu_2516_p3, "i_mid2_fu_2516_p3");
    sc_trace(mVcdFile, j_fu_2558_p2, "j_fu_2558_p2");
    sc_trace(mVcdFile, j_reg_2866, "j_reg_2866");
    sc_trace(mVcdFile, l_1_mid2_fu_2604_p3, "l_1_mid2_fu_2604_p3");
    sc_trace(mVcdFile, l_1_mid2_reg_3032, "l_1_mid2_reg_3032");
    sc_trace(mVcdFile, l_mid2_fu_2612_p3, "l_mid2_fu_2612_p3");
    sc_trace(mVcdFile, l_mid2_reg_3038, "l_mid2_reg_3038");
    sc_trace(mVcdFile, indvar_flatten_next_fu_2620_p2, "indvar_flatten_next_fu_2620_p2");
    sc_trace(mVcdFile, indvar_flatten_next_reg_3043, "indvar_flatten_next_reg_3043");
    sc_trace(mVcdFile, extLd6_fu_2626_p1, "extLd6_fu_2626_p1");
    sc_trace(mVcdFile, extLd7_fu_2630_p1, "extLd7_fu_2630_p1");
    sc_trace(mVcdFile, extLd8_fu_2673_p1, "extLd8_fu_2673_p1");
    sc_trace(mVcdFile, extLd9_fu_2677_p1, "extLd9_fu_2677_p1");
    sc_trace(mVcdFile, tmp_s_fu_2681_p2, "tmp_s_fu_2681_p2");
    sc_trace(mVcdFile, tmp_s_reg_3218, "tmp_s_reg_3218");
    sc_trace(mVcdFile, exitcond_flatten_fu_2686_p2, "exitcond_flatten_fu_2686_p2");
    sc_trace(mVcdFile, tmp_1_fu_2692_p1, "tmp_1_fu_2692_p1");
    sc_trace(mVcdFile, tmp_1_reg_3227, "tmp_1_reg_3227");
    sc_trace(mVcdFile, extLd_fu_2701_p1, "extLd_fu_2701_p1");
    sc_trace(mVcdFile, extLd1_fu_2705_p1, "extLd1_fu_2705_p1");
    sc_trace(mVcdFile, tmp_2_fu_2709_p2, "tmp_2_fu_2709_p2");
    sc_trace(mVcdFile, tmp_2_reg_3244, "tmp_2_reg_3244");
    sc_trace(mVcdFile, rewind_ap_ready, "rewind_ap_ready");
    sc_trace(mVcdFile, rewind_ap_ready_reg, "rewind_ap_ready_reg");
    sc_trace(mVcdFile, rewind_enable, "rewind_enable");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0_reg, "ap_enable_reg_pp0_iter0_reg");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_phi_mux_tmp_7_phi_fu_1281_p6, "ap_phi_mux_tmp_7_phi_fu_1281_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_j5_phi_fu_1296_p6, "ap_phi_mux_j5_phi_fu_1296_p6");
    sc_trace(mVcdFile, ap_phi_mux_i3_phi_fu_1310_p6, "ap_phi_mux_i3_phi_fu_1310_p6");
    sc_trace(mVcdFile, ap_phi_mux_l_s_phi_fu_1324_p6, "ap_phi_mux_l_s_phi_fu_1324_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_l4_phi_fu_1338_p6, "ap_phi_mux_l4_phi_fu_1338_p6");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten2_phi_fu_1352_p6, "ap_phi_mux_indvar_flatten2_phi_fu_1352_p6");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362, "ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362, "ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424, "ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424, "ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486, "ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486, "ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548, "ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548, "ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610, "ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610, "ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672, "ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672, "ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734, "ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734, "ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796, "ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796, "ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858, "ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858, "ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858");
    sc_trace(mVcdFile, tmp_3_fu_2524_p1, "tmp_3_fu_2524_p1");
    sc_trace(mVcdFile, tmp_19_0_1_fu_2564_p1, "tmp_19_0_1_fu_2564_p1");
    sc_trace(mVcdFile, tmp_19_0_2_fu_2639_p1, "tmp_19_0_2_fu_2639_p1");
    sc_trace(mVcdFile, i_fu_2502_p2, "i_fu_2502_p2");
    sc_trace(mVcdFile, l_3_dup_fu_2598_p2, "l_3_dup_fu_2598_p2");
    sc_trace(mVcdFile, tmp_18_0_2_fu_2634_p2, "tmp_18_0_2_fu_2634_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_idle_pp0_0to0, "ap_idle_pp0_0to0");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_986, "ap_condition_986");
    sc_trace(mVcdFile, ap_condition_1000, "ap_condition_1000");
    sc_trace(mVcdFile, ap_condition_596, "ap_condition_596");
    sc_trace(mVcdFile, ap_condition_423, "ap_condition_423");
#endif

    }
}

resample::~resample() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void resample::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
            ap_enable_reg_pp0_iter0_reg = rewind_enable.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage1_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_423.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_596.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_28_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_27_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_26_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_25_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_24_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_23_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_22_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_21_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_20_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_19_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_18_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_17_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_16_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_15_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_14_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_13_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_12_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_11_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_10_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_9_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_8_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_7_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_6_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_5_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_4_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_3_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_2_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = square_image_1_V_q0.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486 = ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_423.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_596.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_28_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_27_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_26_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_25_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_24_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_23_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_22_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_21_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_20_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_19_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_18_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_17_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_16_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_15_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_14_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_13_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_12_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_11_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_10_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_9_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_8_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_7_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_6_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_5_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_4_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_3_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_2_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = square_image_1_V_q1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548 = ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F)))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_28_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_27_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_26_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_25_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_24_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_23_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_22_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_21_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_20_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_19_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_18_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_17_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_16_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_15_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_14_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_13_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_12_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_11_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_10_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_9_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_8_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_7_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_6_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_5_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_4_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_3_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_2_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = square_image_1_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796 = ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796.read();
    }
    if (esl_seteq<1,1,1>(ap_condition_423.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_596.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = extLd8_fu_2673_p1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_28_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_27_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_26_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_25_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_24_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_23_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_22_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_21_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_20_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_19_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_18_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_17_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_16_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_15_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_14_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_13_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_12_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_11_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_10_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_9_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_8_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_7_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_6_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_5_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_4_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_3_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = square_image_2_V_q0.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610 = ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_423.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_596.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = extLd9_fu_2677_p1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_28_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_27_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_26_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_25_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_24_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_23_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_22_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_21_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_20_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_19_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_18_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_17_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_16_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_15_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_14_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_13_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_12_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_11_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_10_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_9_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_8_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_7_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_6_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_5_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_4_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_3_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = square_image_2_V_q1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672 = ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F)))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = extLd1_fu_2705_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_28_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_27_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_26_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_25_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_24_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_23_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_22_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_21_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_20_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_19_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_18_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_17_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_16_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_15_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_14_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_13_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_12_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_11_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_10_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_9_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_8_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_7_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_6_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_5_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_4_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_3_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = square_image_2_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858 = ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F)))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_27_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_26_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_25_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_24_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_23_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_22_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_21_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_20_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_19_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_18_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_17_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_16_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_15_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_14_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_13_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_12_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_11_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_10_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_9_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_8_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_7_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_6_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_5_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_4_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_3_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_2_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = square_image_1_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = extLd_fu_2701_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734 = ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734.read();
    }
    if (esl_seteq<1,1,1>(ap_condition_423.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_596.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_27_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_26_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_25_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_24_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_23_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_22_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_21_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_20_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_19_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_18_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_17_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_16_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_15_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_14_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_13_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_12_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_11_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_10_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_9_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_8_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_7_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_6_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_5_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_4_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_3_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_2_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = square_image_1_V_q1.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = extLd7_fu_2630_p1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424 = ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_423.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_596.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_27_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_26_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_25_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_24_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_23_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_22_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_21_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_20_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_19_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_18_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_17_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_16_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_15_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_14_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_13_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_12_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_11_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_10_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_9_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_8_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_7_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_6_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_5_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_4_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_3_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_2_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = square_image_1_V_q0.read();
        } else if (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = extLd6_fu_2626_p1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362 = ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0))) {
        i3_reg_1306 = i_mid2_reg_2721.read();
    } else if (((esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())))) {
        i3_reg_1306 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0))) {
        indvar_flatten2_reg_1348 = indvar_flatten_next_reg_3043.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        indvar_flatten2_reg_1348 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0))) {
        j5_reg_1292 = j_reg_2866.read();
    } else if (((esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())))) {
        j5_reg_1292 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0))) {
        l4_reg_1334 = l_mid2_reg_3038.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        l4_reg_1334 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0))) {
        l_s_reg_1320 = tmp_2_reg_3244.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        l_s_reg_1320 = ap_const_lv10_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        rewind_ap_ready_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()))) {
            rewind_ap_ready_reg = rewind_ap_ready.read();
        } else {
            rewind_ap_ready_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0))) {
        tmp_7_reg_1277 = tmp_s_reg_3218.read();
    } else if (((esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())))) {
        tmp_7_reg_1277 = ap_const_lv1_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_3223 = exitcond_flatten_fu_2686_p2.read();
        l_1_mid2_reg_3032 = l_1_mid2_fu_2604_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_mid2_reg_2721 = i_mid2_fu_2516_p3.read();
        j_reg_2866 = j_fu_2558_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_next_reg_3043 = indvar_flatten_next_fu_2620_p2.read();
        l_mid2_reg_3038 = l_mid2_fu_2612_p3.read();
        tmp_s_reg_3218 = tmp_s_fu_2681_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        j_mid2_reg_2716 = j_mid2_fu_2508_p3.read();
        tmp_1_reg_3227 = tmp_1_fu_2692_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_2_reg_3244 = tmp_2_fu_2709_p2.read();
    }
}

void resample::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void resample::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void resample::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void resample::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1);
}

void resample::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1);
}

void resample::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void resample::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_block_state5_pp0_stage1_iter1() {
    ap_block_state5_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample::thread_ap_condition_1000() {
    ap_condition_1000 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0));
}

void resample::thread_ap_condition_423() {
    ap_condition_423 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0));
}

void resample::thread_ap_condition_596() {
    ap_condition_596 = (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F));
}

void resample::thread_ap_condition_986() {
    ap_condition_986 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0));
}

void resample::thread_ap_done() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void resample::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void resample::thread_ap_enable_reg_pp0_iter0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
        ap_enable_reg_pp0_iter0 = rewind_enable.read();
    } else {
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg.read();
    }
}

void resample::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void resample::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void resample::thread_ap_idle_pp0_0to0() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read())) {
        ap_idle_pp0_0to0 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to0 = ap_const_logic_0;
    }
}

void resample::thread_ap_phi_mux_i3_phi_fu_1310_p6() {
    if (esl_seteq<1,1,1>(ap_condition_986.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1)) {
            ap_phi_mux_i3_phi_fu_1310_p6 = ap_const_lv5_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0)) {
            ap_phi_mux_i3_phi_fu_1310_p6 = i_mid2_reg_2721.read();
        } else {
            ap_phi_mux_i3_phi_fu_1310_p6 = i3_reg_1306.read();
        }
    } else {
        ap_phi_mux_i3_phi_fu_1310_p6 = i3_reg_1306.read();
    }
}

void resample::thread_ap_phi_mux_indvar_flatten2_phi_fu_1352_p6() {
    if (esl_seteq<1,1,1>(ap_condition_1000.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1)) {
            ap_phi_mux_indvar_flatten2_phi_fu_1352_p6 = ap_const_lv10_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0)) {
            ap_phi_mux_indvar_flatten2_phi_fu_1352_p6 = indvar_flatten_next_reg_3043.read();
        } else {
            ap_phi_mux_indvar_flatten2_phi_fu_1352_p6 = indvar_flatten2_reg_1348.read();
        }
    } else {
        ap_phi_mux_indvar_flatten2_phi_fu_1352_p6 = indvar_flatten2_reg_1348.read();
    }
}

void resample::thread_ap_phi_mux_j5_phi_fu_1296_p6() {
    if (esl_seteq<1,1,1>(ap_condition_986.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1)) {
            ap_phi_mux_j5_phi_fu_1296_p6 = ap_const_lv5_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0)) {
            ap_phi_mux_j5_phi_fu_1296_p6 = j_reg_2866.read();
        } else {
            ap_phi_mux_j5_phi_fu_1296_p6 = j5_reg_1292.read();
        }
    } else {
        ap_phi_mux_j5_phi_fu_1296_p6 = j5_reg_1292.read();
    }
}

void resample::thread_ap_phi_mux_l4_phi_fu_1338_p6() {
    if (esl_seteq<1,1,1>(ap_condition_1000.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1)) {
            ap_phi_mux_l4_phi_fu_1338_p6 = ap_const_lv10_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0)) {
            ap_phi_mux_l4_phi_fu_1338_p6 = l_mid2_reg_3038.read();
        } else {
            ap_phi_mux_l4_phi_fu_1338_p6 = l4_reg_1334.read();
        }
    } else {
        ap_phi_mux_l4_phi_fu_1338_p6 = l4_reg_1334.read();
    }
}

void resample::thread_ap_phi_mux_l_s_phi_fu_1324_p6() {
    if (esl_seteq<1,1,1>(ap_condition_1000.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1)) {
            ap_phi_mux_l_s_phi_fu_1324_p6 = ap_const_lv10_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0)) {
            ap_phi_mux_l_s_phi_fu_1324_p6 = tmp_2_reg_3244.read();
        } else {
            ap_phi_mux_l_s_phi_fu_1324_p6 = l_s_reg_1320.read();
        }
    } else {
        ap_phi_mux_l_s_phi_fu_1324_p6 = l_s_reg_1320.read();
    }
}

void resample::thread_ap_phi_mux_tmp_7_phi_fu_1281_p6() {
    if (esl_seteq<1,1,1>(ap_condition_986.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1)) {
            ap_phi_mux_tmp_7_phi_fu_1281_p6 = ap_const_lv1_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_0)) {
            ap_phi_mux_tmp_7_phi_fu_1281_p6 = tmp_s_reg_3218.read();
        } else {
            ap_phi_mux_tmp_7_phi_fu_1281_p6 = tmp_7_reg_1277.read();
        }
    } else {
        ap_phi_mux_tmp_7_phi_fu_1281_p6 = tmp_7_reg_1277.read();
    }
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486() {
    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548() {
    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796() {
    ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610() {
    ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672() {
    ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858() {
    ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734() {
    ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424() {
    ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362() {
    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362 =  (sc_lv<18>) ("XXXXXXXXXXXXXXXXXX");
}

void resample::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void resample::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to0.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void resample::thread_exitcond_flatten_fu_2686_p2() {
    exitcond_flatten_fu_2686_p2 = (!ap_phi_mux_indvar_flatten2_phi_fu_1352_p6.read().is_01() || !ap_const_lv10_30F.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten2_phi_fu_1352_p6.read() == ap_const_lv10_30F);
}

void resample::thread_extLd1_fu_2705_p1() {
    extLd1_fu_2705_p1 = esl_zext<18,1>(square_image_29_V_q0.read());
}

void resample::thread_extLd6_fu_2626_p1() {
    extLd6_fu_2626_p1 = esl_zext<18,1>(square_image_0_V_q0.read());
}

void resample::thread_extLd7_fu_2630_p1() {
    extLd7_fu_2630_p1 = esl_zext<18,1>(square_image_0_V_q1.read());
}

void resample::thread_extLd8_fu_2673_p1() {
    extLd8_fu_2673_p1 = esl_zext<18,1>(square_image_29_V_q0.read());
}

void resample::thread_extLd9_fu_2677_p1() {
    extLd9_fu_2677_p1 = esl_zext<18,1>(square_image_29_V_q1.read());
}

void resample::thread_extLd_fu_2701_p1() {
    extLd_fu_2701_p1 = esl_zext<18,1>(square_image_0_V_q0.read());
}

void resample::thread_i_fu_2502_p2() {
    i_fu_2502_p2 = (!ap_phi_mux_i3_phi_fu_1310_p6.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_i3_phi_fu_1310_p6.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void resample::thread_i_mid2_fu_2516_p3() {
    i_mid2_fu_2516_p3 = (!ap_phi_mux_tmp_7_phi_fu_1281_p6.read()[0].is_01())? sc_lv<5>(): ((ap_phi_mux_tmp_7_phi_fu_1281_p6.read()[0].to_bool())? i_fu_2502_p2.read(): ap_phi_mux_i3_phi_fu_1310_p6.read());
}

void resample::thread_indvar_flatten_next_fu_2620_p2() {
    indvar_flatten_next_fu_2620_p2 = (!ap_phi_mux_indvar_flatten2_phi_fu_1352_p6.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(ap_phi_mux_indvar_flatten2_phi_fu_1352_p6.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void resample::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_3223.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void resample::thread_j_fu_2558_p2() {
    j_fu_2558_p2 = (!j_mid2_fu_2508_p3.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j_mid2_fu_2508_p3.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void resample::thread_j_mid2_fu_2508_p3() {
    j_mid2_fu_2508_p3 = (!ap_phi_mux_tmp_7_phi_fu_1281_p6.read()[0].is_01())? sc_lv<5>(): ((ap_phi_mux_tmp_7_phi_fu_1281_p6.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_j5_phi_fu_1296_p6.read());
}

void resample::thread_l_1_mid2_fu_2604_p3() {
    l_1_mid2_fu_2604_p3 = (!tmp_7_reg_1277.read()[0].is_01())? sc_lv<10>(): ((tmp_7_reg_1277.read()[0].to_bool())? l_3_dup_fu_2598_p2.read(): ap_phi_mux_l_s_phi_fu_1324_p6.read());
}

void resample::thread_l_3_dup_fu_2598_p2() {
    l_3_dup_fu_2598_p2 = (!ap_phi_mux_l4_phi_fu_1338_p6.read().is_01() || !ap_const_lv10_1C.is_01())? sc_lv<10>(): (sc_biguint<10>(ap_phi_mux_l4_phi_fu_1338_p6.read()) + sc_biguint<10>(ap_const_lv10_1C));
}

void resample::thread_l_mid2_fu_2612_p3() {
    l_mid2_fu_2612_p3 = (!tmp_7_reg_1277.read()[0].is_01())? sc_lv<10>(): ((tmp_7_reg_1277.read()[0].to_bool())? l_3_dup_fu_2598_p2.read(): ap_phi_mux_l4_phi_fu_1338_p6.read());
}

void resample::thread_resampled_0_0_V_address0() {
    resampled_0_0_V_address0 =  (sc_lv<10>) (tmp_1_fu_2692_p1.read());
}

void resample::thread_resampled_0_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_0_0_V_ce0 = ap_const_logic_1;
    } else {
        resampled_0_0_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_0_0_V_d0() {
    resampled_0_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362.read();
}

void resample::thread_resampled_0_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_0_0_V_we0 = ap_const_logic_1;
    } else {
        resampled_0_0_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_0_1_V_address0() {
    resampled_0_1_V_address0 =  (sc_lv<10>) (tmp_1_fu_2692_p1.read());
}

void resample::thread_resampled_0_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_0_1_V_ce0 = ap_const_logic_1;
    } else {
        resampled_0_1_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_0_1_V_d0() {
    resampled_0_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424.read();
}

void resample::thread_resampled_0_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_0_1_V_we0 = ap_const_logic_1;
    } else {
        resampled_0_1_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_0_2_V_address0() {
    resampled_0_2_V_address0 =  (sc_lv<10>) (tmp_1_reg_3227.read());
}

void resample::thread_resampled_0_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        resampled_0_2_V_ce0 = ap_const_logic_1;
    } else {
        resampled_0_2_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_0_2_V_d0() {
    resampled_0_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734.read();
}

void resample::thread_resampled_0_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        resampled_0_2_V_we0 = ap_const_logic_1;
    } else {
        resampled_0_2_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_1_0_V_address0() {
    resampled_1_0_V_address0 =  (sc_lv<10>) (tmp_1_fu_2692_p1.read());
}

void resample::thread_resampled_1_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_1_0_V_ce0 = ap_const_logic_1;
    } else {
        resampled_1_0_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_1_0_V_d0() {
    resampled_1_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486.read();
}

void resample::thread_resampled_1_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_1_0_V_we0 = ap_const_logic_1;
    } else {
        resampled_1_0_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_1_1_V_address0() {
    resampled_1_1_V_address0 =  (sc_lv<10>) (tmp_1_fu_2692_p1.read());
}

void resample::thread_resampled_1_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_1_1_V_ce0 = ap_const_logic_1;
    } else {
        resampled_1_1_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_1_1_V_d0() {
    resampled_1_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548.read();
}

void resample::thread_resampled_1_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_1_1_V_we0 = ap_const_logic_1;
    } else {
        resampled_1_1_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_1_2_V_address0() {
    resampled_1_2_V_address0 =  (sc_lv<10>) (tmp_1_reg_3227.read());
}

void resample::thread_resampled_1_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        resampled_1_2_V_ce0 = ap_const_logic_1;
    } else {
        resampled_1_2_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_1_2_V_d0() {
    resampled_1_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796.read();
}

void resample::thread_resampled_1_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        resampled_1_2_V_we0 = ap_const_logic_1;
    } else {
        resampled_1_2_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_2_0_V_address0() {
    resampled_2_0_V_address0 =  (sc_lv<10>) (tmp_1_fu_2692_p1.read());
}

void resample::thread_resampled_2_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_2_0_V_ce0 = ap_const_logic_1;
    } else {
        resampled_2_0_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_2_0_V_d0() {
    resampled_2_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610.read();
}

void resample::thread_resampled_2_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_2_0_V_we0 = ap_const_logic_1;
    } else {
        resampled_2_0_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_2_1_V_address0() {
    resampled_2_1_V_address0 =  (sc_lv<10>) (tmp_1_fu_2692_p1.read());
}

void resample::thread_resampled_2_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_2_1_V_ce0 = ap_const_logic_1;
    } else {
        resampled_2_1_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_2_1_V_d0() {
    resampled_2_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672.read();
}

void resample::thread_resampled_2_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_2_1_V_we0 = ap_const_logic_1;
    } else {
        resampled_2_1_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_2_2_V_address0() {
    resampled_2_2_V_address0 =  (sc_lv<10>) (tmp_1_reg_3227.read());
}

void resample::thread_resampled_2_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        resampled_2_2_V_ce0 = ap_const_logic_1;
    } else {
        resampled_2_2_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_resampled_2_2_V_d0() {
    resampled_2_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858.read();
}

void resample::thread_resampled_2_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        resampled_2_2_V_we0 = ap_const_logic_1;
    } else {
        resampled_2_2_V_we0 = ap_const_logic_0;
    }
}

void resample::thread_rewind_ap_ready() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_fu_2686_p2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, rewind_ap_ready_reg.read()))) {
        rewind_ap_ready = ap_const_logic_1;
    } else {
        rewind_ap_ready = ap_const_logic_0;
    }
}

void resample::thread_rewind_enable() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, rewind_ap_ready_reg.read()))) {
        rewind_enable = ap_const_logic_1;
    } else {
        rewind_enable = ap_const_logic_0;
    }
}

void resample::thread_square_image_0_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            square_image_0_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            square_image_0_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
        } else {
            square_image_0_V_address0 = "XXXXX";
        }
    } else {
        square_image_0_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_0_V_address1() {
    square_image_0_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        square_image_0_V_ce0 = ap_const_logic_1;
    } else {
        square_image_0_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        square_image_0_V_ce1 = ap_const_logic_1;
    } else {
        square_image_0_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_10_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_10_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())))) {
        square_image_10_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_10_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_10_V_address1() {
    square_image_10_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_10_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())))) {
        square_image_10_V_ce0 = ap_const_logic_1;
    } else {
        square_image_10_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_10_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())))) {
        square_image_10_V_ce1 = ap_const_logic_1;
    } else {
        square_image_10_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_11_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_11_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())))) {
        square_image_11_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_11_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_11_V_address1() {
    square_image_11_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_11_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())))) {
        square_image_11_V_ce0 = ap_const_logic_1;
    } else {
        square_image_11_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_11_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())))) {
        square_image_11_V_ce1 = ap_const_logic_1;
    } else {
        square_image_11_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_12_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_12_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())))) {
        square_image_12_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_12_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_12_V_address1() {
    square_image_12_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_12_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())))) {
        square_image_12_V_ce0 = ap_const_logic_1;
    } else {
        square_image_12_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_12_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_A, i_mid2_fu_2516_p3.read())))) {
        square_image_12_V_ce1 = ap_const_logic_1;
    } else {
        square_image_12_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_13_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_13_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())))) {
        square_image_13_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_13_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_13_V_address1() {
    square_image_13_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_13_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_B)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())))) {
        square_image_13_V_ce0 = ap_const_logic_1;
    } else {
        square_image_13_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_13_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_B, i_mid2_fu_2516_p3.read())))) {
        square_image_13_V_ce1 = ap_const_logic_1;
    } else {
        square_image_13_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_14_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_14_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())))) {
        square_image_14_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_14_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_14_V_address1() {
    square_image_14_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_14_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())))) {
        square_image_14_V_ce0 = ap_const_logic_1;
    } else {
        square_image_14_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_14_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_C, i_mid2_fu_2516_p3.read())))) {
        square_image_14_V_ce1 = ap_const_logic_1;
    } else {
        square_image_14_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_15_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_15_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())))) {
        square_image_15_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_15_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_15_V_address1() {
    square_image_15_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_15_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())))) {
        square_image_15_V_ce0 = ap_const_logic_1;
    } else {
        square_image_15_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_15_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_D, i_mid2_fu_2516_p3.read())))) {
        square_image_15_V_ce1 = ap_const_logic_1;
    } else {
        square_image_15_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_16_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_16_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())))) {
        square_image_16_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_16_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_16_V_address1() {
    square_image_16_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_16_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_E)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())))) {
        square_image_16_V_ce0 = ap_const_logic_1;
    } else {
        square_image_16_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_16_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_E, i_mid2_fu_2516_p3.read())))) {
        square_image_16_V_ce1 = ap_const_logic_1;
    } else {
        square_image_16_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_17_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_17_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())))) {
        square_image_17_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_17_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_17_V_address1() {
    square_image_17_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_17_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_F)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())))) {
        square_image_17_V_ce0 = ap_const_logic_1;
    } else {
        square_image_17_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_17_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_F, i_mid2_fu_2516_p3.read())))) {
        square_image_17_V_ce1 = ap_const_logic_1;
    } else {
        square_image_17_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_18_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_18_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())))) {
        square_image_18_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_18_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_18_V_address1() {
    square_image_18_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_18_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_10)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())))) {
        square_image_18_V_ce0 = ap_const_logic_1;
    } else {
        square_image_18_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_18_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_10, i_mid2_fu_2516_p3.read())))) {
        square_image_18_V_ce1 = ap_const_logic_1;
    } else {
        square_image_18_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_19_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_19_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())))) {
        square_image_19_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_19_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_19_V_address1() {
    square_image_19_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_19_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_11)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())))) {
        square_image_19_V_ce0 = ap_const_logic_1;
    } else {
        square_image_19_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_19_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_11, i_mid2_fu_2516_p3.read())))) {
        square_image_19_V_ce1 = ap_const_logic_1;
    } else {
        square_image_19_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_1_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_1_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_0, i_mid2_fu_2516_p3.read())))) {
        square_image_1_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_1_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_1_V_address1() {
    square_image_1_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_1_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_0, i_mid2_fu_2516_p3.read())))) {
        square_image_1_V_ce0 = ap_const_logic_1;
    } else {
        square_image_1_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_1_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_0, i_mid2_fu_2516_p3.read())))) {
        square_image_1_V_ce1 = ap_const_logic_1;
    } else {
        square_image_1_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_20_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_20_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())))) {
        square_image_20_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_20_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_20_V_address1() {
    square_image_20_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_20_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_12)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())))) {
        square_image_20_V_ce0 = ap_const_logic_1;
    } else {
        square_image_20_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_20_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_12, i_mid2_fu_2516_p3.read())))) {
        square_image_20_V_ce1 = ap_const_logic_1;
    } else {
        square_image_20_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_21_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_21_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())))) {
        square_image_21_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_21_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_21_V_address1() {
    square_image_21_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_21_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_13)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())))) {
        square_image_21_V_ce0 = ap_const_logic_1;
    } else {
        square_image_21_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_21_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_13, i_mid2_fu_2516_p3.read())))) {
        square_image_21_V_ce1 = ap_const_logic_1;
    } else {
        square_image_21_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_22_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_22_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())))) {
        square_image_22_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_22_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_22_V_address1() {
    square_image_22_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_22_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_14)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())))) {
        square_image_22_V_ce0 = ap_const_logic_1;
    } else {
        square_image_22_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_22_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_14, i_mid2_fu_2516_p3.read())))) {
        square_image_22_V_ce1 = ap_const_logic_1;
    } else {
        square_image_22_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_23_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_23_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())))) {
        square_image_23_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_23_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_23_V_address1() {
    square_image_23_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_23_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_15)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())))) {
        square_image_23_V_ce0 = ap_const_logic_1;
    } else {
        square_image_23_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_23_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_15, i_mid2_fu_2516_p3.read())))) {
        square_image_23_V_ce1 = ap_const_logic_1;
    } else {
        square_image_23_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_24_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_24_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())))) {
        square_image_24_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_24_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_24_V_address1() {
    square_image_24_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_24_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_16)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())))) {
        square_image_24_V_ce0 = ap_const_logic_1;
    } else {
        square_image_24_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_24_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_16, i_mid2_fu_2516_p3.read())))) {
        square_image_24_V_ce1 = ap_const_logic_1;
    } else {
        square_image_24_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_25_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_25_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())))) {
        square_image_25_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_25_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_25_V_address1() {
    square_image_25_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_25_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_17)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())))) {
        square_image_25_V_ce0 = ap_const_logic_1;
    } else {
        square_image_25_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_25_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_17, i_mid2_fu_2516_p3.read())))) {
        square_image_25_V_ce1 = ap_const_logic_1;
    } else {
        square_image_25_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_26_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_26_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())))) {
        square_image_26_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_26_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_26_V_address1() {
    square_image_26_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_26_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_18)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())))) {
        square_image_26_V_ce0 = ap_const_logic_1;
    } else {
        square_image_26_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_26_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_18, i_mid2_fu_2516_p3.read())))) {
        square_image_26_V_ce1 = ap_const_logic_1;
    } else {
        square_image_26_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_27_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F)) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_27_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 (esl_seteq<1,5,5>(ap_const_lv5_1B, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1C, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1D, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1E, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1F, i_mid2_fu_2516_p3.read()))))) {
        square_image_27_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_27_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_27_V_address1() {
    square_image_27_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_27_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_19)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,5,5>(ap_const_lv5_1B, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1C, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1D, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1E, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1F, i_mid2_fu_2516_p3.read()))))) {
        square_image_27_V_ce0 = ap_const_logic_1;
    } else {
        square_image_27_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_27_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_19, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,5,5>(ap_const_lv5_1B, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1C, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1D, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1E, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1F, i_mid2_fu_2516_p3.read()))))) {
        square_image_27_V_ce1 = ap_const_logic_1;
    } else {
        square_image_27_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_28_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F)) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_28_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 (esl_seteq<1,5,5>(ap_const_lv5_1B, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1C, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1D, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1E, i_mid2_fu_2516_p3.read()) || 
                  esl_seteq<1,5,5>(ap_const_lv5_1F, i_mid2_fu_2516_p3.read()))))) {
        square_image_28_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_28_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_28_V_address1() {
    square_image_28_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_28_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          (esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1B) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1C) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1D) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1E) || 
           esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1F))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,5,5>(ap_const_lv5_1B, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1C, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1D, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1E, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1F, i_mid2_fu_2516_p3.read()))))) {
        square_image_28_V_ce0 = ap_const_logic_1;
    } else {
        square_image_28_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_28_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1A, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,5,5>(ap_const_lv5_1B, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1C, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1D, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1E, i_mid2_fu_2516_p3.read()) || 
           esl_seteq<1,5,5>(ap_const_lv5_1F, i_mid2_fu_2516_p3.read()))))) {
        square_image_28_V_ce1 = ap_const_logic_1;
    } else {
        square_image_28_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_29_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            square_image_29_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            square_image_29_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
        } else {
            square_image_29_V_address0 = "XXXXX";
        }
    } else {
        square_image_29_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_29_V_address1() {
    square_image_29_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_29_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        square_image_29_V_ce0 = ap_const_logic_1;
    } else {
        square_image_29_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_29_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        square_image_29_V_ce1 = ap_const_logic_1;
    } else {
        square_image_29_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_2_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_2_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_0, i_mid2_fu_2516_p3.read())))) {
        square_image_2_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_2_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_2_V_address1() {
    square_image_2_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_2_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_0, i_mid2_fu_2516_p3.read())))) {
        square_image_2_V_ce0 = ap_const_logic_1;
    } else {
        square_image_2_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_2_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_0, i_mid2_fu_2516_p3.read())))) {
        square_image_2_V_ce1 = ap_const_logic_1;
    } else {
        square_image_2_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_3_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_3_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())))) {
        square_image_3_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_3_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_3_V_address1() {
    square_image_3_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_3_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())))) {
        square_image_3_V_ce0 = ap_const_logic_1;
    } else {
        square_image_3_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_3_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_1, i_mid2_fu_2516_p3.read())))) {
        square_image_3_V_ce1 = ap_const_logic_1;
    } else {
        square_image_3_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_4_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_4_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())))) {
        square_image_4_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_4_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_4_V_address1() {
    square_image_4_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_4_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())))) {
        square_image_4_V_ce0 = ap_const_logic_1;
    } else {
        square_image_4_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_4_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_2, i_mid2_fu_2516_p3.read())))) {
        square_image_4_V_ce1 = ap_const_logic_1;
    } else {
        square_image_4_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_5_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_5_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())))) {
        square_image_5_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_5_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_5_V_address1() {
    square_image_5_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_5_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())))) {
        square_image_5_V_ce0 = ap_const_logic_1;
    } else {
        square_image_5_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_5_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_3, i_mid2_fu_2516_p3.read())))) {
        square_image_5_V_ce1 = ap_const_logic_1;
    } else {
        square_image_5_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_6_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_6_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())))) {
        square_image_6_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_6_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_6_V_address1() {
    square_image_6_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_6_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())))) {
        square_image_6_V_ce0 = ap_const_logic_1;
    } else {
        square_image_6_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_6_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_4, i_mid2_fu_2516_p3.read())))) {
        square_image_6_V_ce1 = ap_const_logic_1;
    } else {
        square_image_6_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_7_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_7_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())))) {
        square_image_7_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_7_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_7_V_address1() {
    square_image_7_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_7_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())))) {
        square_image_7_V_ce0 = ap_const_logic_1;
    } else {
        square_image_7_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_7_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_5, i_mid2_fu_2516_p3.read())))) {
        square_image_7_V_ce1 = ap_const_logic_1;
    } else {
        square_image_7_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_8_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_8_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())))) {
        square_image_8_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_8_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_8_V_address1() {
    square_image_8_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_8_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())))) {
        square_image_8_V_ce0 = ap_const_logic_1;
    } else {
        square_image_8_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_8_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_6, i_mid2_fu_2516_p3.read())))) {
        square_image_8_V_ce1 = ap_const_logic_1;
    } else {
        square_image_8_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_square_image_9_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_9_V_address0 =  (sc_lv<5>) (tmp_19_0_2_fu_2639_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())))) {
        square_image_9_V_address0 =  (sc_lv<5>) (tmp_3_fu_2524_p1.read());
    } else {
        square_image_9_V_address0 = "XXXXX";
    }
}

void resample::thread_square_image_9_V_address1() {
    square_image_9_V_address1 =  (sc_lv<5>) (tmp_19_0_1_fu_2564_p1.read());
}

void resample::thread_square_image_9_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_9)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,5,5>(i_mid2_reg_2721.read(), ap_const_lv5_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())))) {
        square_image_9_V_ce0 = ap_const_logic_1;
    } else {
        square_image_9_V_ce0 = ap_const_logic_0;
    }
}

void resample::thread_square_image_9_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_9, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_8, i_mid2_fu_2516_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,5,5>(ap_const_lv5_7, i_mid2_fu_2516_p3.read())))) {
        square_image_9_V_ce1 = ap_const_logic_1;
    } else {
        square_image_9_V_ce1 = ap_const_logic_0;
    }
}

void resample::thread_tmp_18_0_2_fu_2634_p2() {
    tmp_18_0_2_fu_2634_p2 = (!j_mid2_reg_2716.read().is_01() || !ap_const_lv5_2.is_01())? sc_lv<5>(): (sc_biguint<5>(j_mid2_reg_2716.read()) + sc_biguint<5>(ap_const_lv5_2));
}

void resample::thread_tmp_19_0_1_fu_2564_p1() {
    tmp_19_0_1_fu_2564_p1 = esl_zext<64,5>(j_fu_2558_p2.read());
}

void resample::thread_tmp_19_0_2_fu_2639_p1() {
    tmp_19_0_2_fu_2639_p1 = esl_zext<64,5>(tmp_18_0_2_fu_2634_p2.read());
}

void resample::thread_tmp_1_fu_2692_p1() {
    tmp_1_fu_2692_p1 = esl_zext<64,10>(l_1_mid2_reg_3032.read());
}

void resample::thread_tmp_2_fu_2709_p2() {
    tmp_2_fu_2709_p2 = (!l_1_mid2_reg_3032.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(l_1_mid2_reg_3032.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void resample::thread_tmp_3_fu_2524_p1() {
    tmp_3_fu_2524_p1 = esl_zext<64,5>(j_mid2_fu_2508_p3.read());
}

void resample::thread_tmp_s_fu_2681_p2() {
    tmp_s_fu_2681_p2 = (!j_reg_2866.read().is_01() || !ap_const_lv5_1C.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_2866.read() == ap_const_lv5_1C);
}

void resample::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage1_subdone.read()) && esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage1_subdone.read()) && esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<3>) ("XXX");
            break;
    }
}

}

