// Seed: 4036913086
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    output wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    output tri1 id_11,
    output wire id_12,
    output tri1 id_13,
    output tri0 id_14,
    input wand id_15,
    input supply1 id_16,
    input supply1 id_17
);
  logic [7:0] id_19;
  supply1 id_20, id_21;
  assign id_1  = id_20;
  assign id_13 = id_19[1];
  assign id_14 = 1;
  assign id_21 = 1;
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_22
  );
  assign id_13 = 1;
endmodule
