#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan  4 14:00:21 2024
# Process ID: 12268
# Current directory: C:/Users/user/Desktop/SoC/Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20608 C:\Users\user\Desktop\SoC\Final\Final.xpr
# Log file: C:/Users/user/Desktop/SoC/Final/vivado.log
# Journal file: C:/Users/user/Desktop/SoC/Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/SoC/Final/Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 843.949 ; gain = 147.414
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/user/Desktop/SoC/Final/Final.sdk -hwspec C:/Users/user/Desktop/SoC/Final/Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/user/Desktop/SoC/Final/Final.sdk -hwspec C:/Users/user/Desktop/SoC/Final/Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/user/Desktop/SoC/Final/Final.sdk -hwspec C:/Users/user/Desktop/SoC/Final/Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/user/Desktop/SoC/Final/Final.sdk -hwspec C:/Users/user/Desktop/SoC/Final/Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/user/Desktop/SoC/Final/Final.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <C:/Users/user/Desktop/SoC/Final/Final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 902.555 ; gain = 56.504
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 16:12:32 2024...
