git clone --depth 1 --no-tags https://github.com/serfedor/Labs_MIPS_Proc.git f:/verilog_sva_gh_scraper/data/full_repos/157201323
git clone --depth 1 --no-tags https://github.com/AlonLib/LD.git f:/verilog_sva_gh_scraper/data/full_repos/157528076
git clone --depth 1 --no-tags https://github.com/Keb-L/EE371_Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/157424065
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SFP.git f:/verilog_sva_gh_scraper/data/full_repos/157175124
git clone --depth 1 --no-tags https://github.com/seckincengiz/fpga-spartan3e-examples.git f:/verilog_sva_gh_scraper/data/full_repos/157027511
git clone --depth 1 --no-tags https://github.com/gohuynh/tetris350.git f:/verilog_sva_gh_scraper/data/full_repos/157117907
git clone --depth 1 --no-tags https://github.com/yuzeng2333/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/156288800
git clone --depth 1 --no-tags https://github.com/xxxbano/v_tools.git f:/verilog_sva_gh_scraper/data/full_repos/156409705
git clone --depth 1 --no-tags https://github.com/mphschwarz/pro5E.git f:/verilog_sva_gh_scraper/data/full_repos/156191235
git clone --depth 1 --no-tags https://github.com/yarinbar/ld_hw_1.git f:/verilog_sva_gh_scraper/data/full_repos/156241126
git clone --depth 1 --no-tags https://github.com/xcjthu/MIPS32CPU.git f:/verilog_sva_gh_scraper/data/full_repos/154911487
git clone --depth 1 --no-tags https://github.com/TeemoKill/1D-16bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/155228982
git clone --depth 1 --no-tags https://github.com/shreya231191/CacheCompression.git f:/verilog_sva_gh_scraper/data/full_repos/154950767
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tpf-team-5.git f:/verilog_sva_gh_scraper/data/full_repos/155080791
git clone --depth 1 --no-tags https://github.com/vinhvu97/CECS-201.git f:/verilog_sva_gh_scraper/data/full_repos/154261062
git clone --depth 1 --no-tags https://github.com/AndreFAgostinho/ECOMPproj.git f:/verilog_sva_gh_scraper/data/full_repos/154371523
git clone --depth 1 --no-tags https://github.com/eortizc/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/153563594
git clone --depth 1 --no-tags https://github.com/awkwrdwizard/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/155502746
git clone --depth 1 --no-tags https://github.com/AlbertGuan/ECE5760.git f:/verilog_sva_gh_scraper/data/full_repos/155500159
git clone --depth 1 --no-tags https://github.com/karamveer17156/Embedded-Logic-Design1.git f:/verilog_sva_gh_scraper/data/full_repos/152906549
git clone --depth 1 --no-tags https://github.com/lanfenson/CompArch-HW4.git f:/verilog_sva_gh_scraper/data/full_repos/152749730
git clone --depth 1 --no-tags https://github.com/FernandoOrtiz/Spark_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/152782354
git clone --depth 1 --no-tags https://github.com/WiseWillian/verilog-processor.git f:/verilog_sva_gh_scraper/data/full_repos/153827924
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE4305Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/154050030
git clone --depth 1 --no-tags https://github.com/Siddharthasenapati/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/154155495
git clone --depth 1 --no-tags https://github.com/Siddhartha15/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/154178577
git clone --depth 1 --no-tags https://github.com/jswang/bruce_in_a_box.git f:/verilog_sva_gh_scraper/data/full_repos/152917542
git clone --depth 1 --no-tags https://github.com/victorjiefu/FPGA-guitar-hero.git f:/verilog_sva_gh_scraper/data/full_repos/153178529
git clone --depth 1 --no-tags https://github.com/Rajath-S/program-counter.git f:/verilog_sva_gh_scraper/data/full_repos/153345790
git clone --depth 1 --no-tags https://github.com/CassiopeiaR/ECOP.git f:/verilog_sva_gh_scraper/data/full_repos/153441500
git clone --depth 1 --no-tags https://github.com/mehedi050/or1200_immu_top.git f:/verilog_sva_gh_scraper/data/full_repos/153416276
git clone --depth 1 --no-tags https://github.com/yiming-ecnu/SCCPU.git f:/verilog_sva_gh_scraper/data/full_repos/153487988
git clone --depth 1 --no-tags https://github.com/dangerggg/MIPS32-Fighting.git f:/verilog_sva_gh_scraper/data/full_repos/153566498
git clone --depth 1 --no-tags https://github.com/hercules8088/Verilog_trash.git f:/verilog_sva_gh_scraper/data/full_repos/153658024
git clone --depth 1 --no-tags https://github.com/tertiarycourses/VerilogFPGATraining.git f:/verilog_sva_gh_scraper/data/full_repos/155153810
git clone --depth 1 --no-tags https://github.com/nishilajima/Simple-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/155298450
git clone --depth 1 --no-tags https://github.com/gerikkub/TURTLE.git f:/verilog_sva_gh_scraper/data/full_repos/155004694
git clone --depth 1 --no-tags https://github.com/omrids/AddressTranslationAndIramCache.git f:/verilog_sva_gh_scraper/data/full_repos/154358915
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE4305Lab9b.git f:/verilog_sva_gh_scraper/data/full_repos/154584147
git clone --depth 1 --no-tags https://github.com/victorlb25/cl2.git f:/verilog_sva_gh_scraper/data/full_repos/154717946
git clone --depth 1 --no-tags https://github.com/luiscameroo/fpga_audiovisualizer.git f:/verilog_sva_gh_scraper/data/full_repos/153966281
git clone --depth 1 --no-tags https://github.com/snxiong/Adder-Subtractor-5-bit.git f:/verilog_sva_gh_scraper/data/full_repos/154922403
git clone --depth 1 --no-tags https://github.com/ruddha21/RTL-design-codes.git f:/verilog_sva_gh_scraper/data/full_repos/155448424
git clone --depth 1 --no-tags https://github.com/ishaanthakur/Heart-Rate-Monitor.git f:/verilog_sva_gh_scraper/data/full_repos/157135695
git clone --depth 1 --no-tags https://github.com/DarkPalladium/Codificador-Morse.git f:/verilog_sva_gh_scraper/data/full_repos/156712378
git clone --depth 1 --no-tags https://github.com/eomwonju/2017_LogicCircuitDesign.git f:/verilog_sva_gh_scraper/data/full_repos/157215883
git clone --depth 1 --no-tags https://github.com/DanNicolau/fpga-daw.git f:/verilog_sva_gh_scraper/data/full_repos/157060420
git clone --depth 1 --no-tags https://github.com/SyahX/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/157566365
git clone --depth 1 --no-tags https://github.com/Krohnis/Verilog-Computer-Organizations.git f:/verilog_sva_gh_scraper/data/full_repos/154278820
git clone --depth 1 --no-tags https://github.com/DiyaJ/Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/154309939
git clone --depth 1 --no-tags https://github.com/matthewying/git_ignore.git f:/verilog_sva_gh_scraper/data/full_repos/154236584
git clone --depth 1 --no-tags https://github.com/alti21/Processor_MicroArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/154874664
git clone --depth 1 --no-tags https://github.com/jasonsu0211230/single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/156044399
git clone --depth 1 --no-tags https://github.com/liuyh73/ECOP.git f:/verilog_sva_gh_scraper/data/full_repos/156070259
git clone --depth 1 --no-tags https://github.com/AdDraw/Hard_Video_Processing.git f:/verilog_sva_gh_scraper/data/full_repos/156971787
git clone --depth 1 --no-tags https://github.com/mayawarrier/raycast-3D-CycloneFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/157034059
git clone --depth 1 --no-tags https://github.com/jiawenqi11/ab.git f:/verilog_sva_gh_scraper/data/full_repos/155877123
git clone --depth 1 --no-tags https://github.com/lifeishard/DE2-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/155902722
git clone --depth 1 --no-tags https://github.com/Erkin97-zz/MIPS-design.git f:/verilog_sva_gh_scraper/data/full_repos/155959307
git clone --depth 1 --no-tags https://github.com/quinnmagendanz/risc_processor.git f:/verilog_sva_gh_scraper/data/full_repos/155919751
git clone --depth 1 --no-tags https://github.com/taoluezhou/test.git f:/verilog_sva_gh_scraper/data/full_repos/156859967
git clone --depth 1 --no-tags https://github.com/Double-oxygeN/lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/156845434
git clone --depth 1 --no-tags https://github.com/ie700723/Examen_2_CornejoLara.git f:/verilog_sva_gh_scraper/data/full_repos/156876304
git clone --depth 1 --no-tags https://github.com/shishu8385/spi_core.git f:/verilog_sva_gh_scraper/data/full_repos/154424341
git clone --depth 1 --no-tags https://github.com/ramk94/SimpleBOT.git f:/verilog_sva_gh_scraper/data/full_repos/153023217
git clone --depth 1 --no-tags https://github.com/NIanBeIx/Mojo-FPGA-16-bits-ALU-in-Lucid.git f:/verilog_sva_gh_scraper/data/full_repos/155435315
git clone --depth 1 --no-tags https://github.com/chiayewken/16-Bit-ALU-on-Mojo-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/155423721
git clone --depth 1 --no-tags https://github.com/oliverschwartz/circuitry.git f:/verilog_sva_gh_scraper/data/full_repos/155645635
git clone --depth 1 --no-tags https://github.com/kevin-gadek/fp_mul.git f:/verilog_sva_gh_scraper/data/full_repos/155634881
git clone --depth 1 --no-tags https://github.com/kgonz224/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/155467968
git clone --depth 1 --no-tags https://github.com/ewesterhoff/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/156151939
git clone --depth 1 --no-tags https://github.com/yjiang0929/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/156141839
git clone --depth 1 --no-tags https://github.com/Ali-Omrani/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/156513965
git clone --depth 1 --no-tags https://github.com/joshuabae/ELEC-326.git f:/verilog_sva_gh_scraper/data/full_repos/156609477
git clone --depth 1 --no-tags https://github.com/Pejoicen/extra.git f:/verilog_sva_gh_scraper/data/full_repos/157377062
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_SFP.git f:/verilog_sva_gh_scraper/data/full_repos/157175910
git clone --depth 1 --no-tags https://github.com/parthsagar2010/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/157473963
git clone --depth 1 --no-tags https://github.com/Daniel-International/Project3.git f:/verilog_sva_gh_scraper/data/full_repos/157606875
git clone --depth 1 --no-tags https://github.com/Fabio752/VERI.git f:/verilog_sva_gh_scraper/data/full_repos/157547194
git clone --depth 1 --no-tags https://github.com/EmilyBlues/ComputerOrganizationLab.git f:/verilog_sva_gh_scraper/data/full_repos/152713850
git clone --depth 1 --no-tags https://github.com/zohashazaib/lab08.git f:/verilog_sva_gh_scraper/data/full_repos/153429210
git clone --depth 1 --no-tags https://github.com/yuteno/ReservoirComputingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/153725271
git clone --depth 1 --no-tags https://github.com/MatheusNascimentoti99/Control_MatrizLed.git f:/verilog_sva_gh_scraper/data/full_repos/155022870
git clone --depth 1 --no-tags https://github.com/rplante97/ECE473-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/155118053
git clone --depth 1 --no-tags https://github.com/franciscotis/Microarquitetura.git f:/verilog_sva_gh_scraper/data/full_repos/153649533
git clone --depth 1 --no-tags https://github.com/tonggege001/DigitalCircuitsCourseDesign.git f:/verilog_sva_gh_scraper/data/full_repos/153983944
git clone --depth 1 --no-tags https://github.com/TruongLQ/thanhnv.git f:/verilog_sva_gh_scraper/data/full_repos/154988274
git clone --depth 1 --no-tags https://github.com/aparajits/LD_lab.git f:/verilog_sva_gh_scraper/data/full_repos/155057169
git clone --depth 1 --no-tags https://github.com/billybobozhu/16alu.git f:/verilog_sva_gh_scraper/data/full_repos/155261438
git clone --depth 1 --no-tags https://github.com/Xyro0-k/simple_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/156965540
git clone --depth 1 --no-tags https://github.com/FujiiNoritsugu/Ogaki_Mini_Maker_Faire_2018.git f:/verilog_sva_gh_scraper/data/full_repos/155620449
git clone --depth 1 --no-tags https://github.com/noteisenheim/best-ca-project-eva.git f:/verilog_sva_gh_scraper/data/full_repos/157570595
git clone --depth 1 --no-tags https://github.com/Keb-L/EE371_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/155917762
git clone --depth 1 --no-tags https://github.com/tssu123/Monero-Phase2_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/156184933
git clone --depth 1 --no-tags https://github.com/ariarostami/eecs151-proj.git f:/verilog_sva_gh_scraper/data/full_repos/153866663
git clone --depth 1 --no-tags https://github.com/HunterBook/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/154562717
git clone --depth 1 --no-tags https://github.com/FurlanV/MIPS-PIPELINE-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/155642567
git clone --depth 1 --no-tags https://github.com/ThatOtherMikeGuy/StopWatch-DigitalSystemProject.git f:/verilog_sva_gh_scraper/data/full_repos/155596699
git clone --depth 1 --no-tags https://github.com/cpebud/CECS301_Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/154255479
git clone --depth 1 --no-tags https://github.com/carlosjosetam/TP_TEST_PHELMA.git f:/verilog_sva_gh_scraper/data/full_repos/154319812
