Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Altera\MicroP_Mini_Project\MicroP.qsys --block-symbol-file --output-directory=D:\Altera\MicroP_Mini_Project\MicroP --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading MicroP_Mini_Project/MicroP.qsys
Progress: Reading input file
Progress: Adding Buzzer [altera_avalon_pio 15.0]
Progress: Parameterizing module Buzzer
Progress: Adding Clk_check [altera_avalon_pio 15.0]
Progress: Parameterizing module Clk_check
Progress: Adding RFID_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module RFID_cs
Progress: Adding RFID_spi [altera_avalon_spi 15.0]
Progress: Parameterizing module RFID_spi
Progress: Adding Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Switches
Progress: Adding bluetooth_UART [altera_avalon_uart 15.0]
Progress: Parameterizing module bluetooth_UART
Progress: Adding button_int [altera_avalon_pio 15.0]
Progress: Parameterizing module button_int
Progress: Adding clk_25 [altera_pll 15.0]
Progress: Parameterizing module clk_25
Progress: Adding jtag [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag
Progress: Adding keypad_column [altera_avalon_pio 15.0]
Progress: Parameterizing module keypad_column
Progress: Adding keypad_row [altera_avalon_pio 15.0]
Progress: Parameterizing module keypad_row
Progress: Adding nios2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding system_clk [clock_source 15.0]
Progress: Parameterizing module system_clk
Progress: Adding ultrasonic_in [altera_avalon_pio 15.0]
Progress: Parameterizing module ultrasonic_in
Progress: Adding ultrasonic_out [altera_avalon_pio 15.0]
Progress: Parameterizing module ultrasonic_out
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 15.0]
Progress: Parameterizing module vga_controller
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 15.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MicroP.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.button_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.clk_25: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: MicroP.clk_25: Able to implement PLL with user settings
Info: MicroP.keypad_column: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MicroP.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MicroP.ultrasonic_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: MicroP.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Altera\MicroP_Mini_Project\MicroP.qsys --synthesis=VERILOG --output-directory=D:\Altera\MicroP_Mini_Project\MicroP\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading MicroP_Mini_Project/MicroP.qsys
Progress: Reading input file
Progress: Adding Buzzer [altera_avalon_pio 15.0]
Progress: Parameterizing module Buzzer
Progress: Adding Clk_check [altera_avalon_pio 15.0]
Progress: Parameterizing module Clk_check
Progress: Adding RFID_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module RFID_cs
Progress: Adding RFID_spi [altera_avalon_spi 15.0]
Progress: Parameterizing module RFID_spi
Progress: Adding Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Switches
Progress: Adding bluetooth_UART [altera_avalon_uart 15.0]
Progress: Parameterizing module bluetooth_UART
Progress: Adding button_int [altera_avalon_pio 15.0]
Progress: Parameterizing module button_int
Progress: Adding clk_25 [altera_pll 15.0]
Progress: Parameterizing module clk_25
Progress: Adding jtag [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag
Progress: Adding keypad_column [altera_avalon_pio 15.0]
Progress: Parameterizing module keypad_column
Progress: Adding keypad_row [altera_avalon_pio 15.0]
Progress: Parameterizing module keypad_row
Progress: Adding nios2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding system_clk [clock_source 15.0]
Progress: Parameterizing module system_clk
Progress: Adding ultrasonic_in [altera_avalon_pio 15.0]
Progress: Parameterizing module ultrasonic_in
Progress: Adding ultrasonic_out [altera_avalon_pio 15.0]
Progress: Parameterizing module ultrasonic_out
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 15.0]
Progress: Parameterizing module vga_controller
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 15.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MicroP.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.button_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.clk_25: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: MicroP.clk_25: Able to implement PLL with user settings
Info: MicroP.keypad_column: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MicroP.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MicroP.ultrasonic_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MicroP.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: MicroP.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: MicroP: Generating MicroP "MicroP" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: MicroP: "No matching role found for bluetooth_UART:s1:dataavailable (dataavailable)"
Warning: MicroP: "No matching role found for bluetooth_UART:s1:readyfordata (readyfordata)"
Info: Buzzer: Starting RTL generation for module 'MicroP_Buzzer'
Info: Buzzer:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MicroP_Buzzer --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0041_Buzzer_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0041_Buzzer_gen//MicroP_Buzzer_component_configuration.pl  --do_build_sim=0  ]
Info: Buzzer: Done RTL generation for module 'MicroP_Buzzer'
Info: Buzzer: "MicroP" instantiated altera_avalon_pio "Buzzer"
Info: RFID_spi: Starting RTL generation for module 'MicroP_RFID_spi'
Info: RFID_spi:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=MicroP_RFID_spi --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0042_RFID_spi_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0042_RFID_spi_gen//MicroP_RFID_spi_component_configuration.pl  --do_build_sim=0  ]
Info: RFID_spi: Done RTL generation for module 'MicroP_RFID_spi'
Info: RFID_spi: "MicroP" instantiated altera_avalon_spi "RFID_spi"
Info: Switches: Starting RTL generation for module 'MicroP_Switches'
Info: Switches:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MicroP_Switches --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0043_Switches_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0043_Switches_gen//MicroP_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'MicroP_Switches'
Info: Switches: "MicroP" instantiated altera_avalon_pio "Switches"
Info: bluetooth_UART: Starting RTL generation for module 'MicroP_bluetooth_UART'
Info: bluetooth_UART:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=MicroP_bluetooth_UART --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0044_bluetooth_UART_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0044_bluetooth_UART_gen//MicroP_bluetooth_UART_component_configuration.pl  --do_build_sim=0  ]
Info: bluetooth_UART: Done RTL generation for module 'MicroP_bluetooth_UART'
Info: bluetooth_UART: "MicroP" instantiated altera_avalon_uart "bluetooth_UART"
Info: button_int: Starting RTL generation for module 'MicroP_button_int'
Info: button_int:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MicroP_button_int --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0045_button_int_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0045_button_int_gen//MicroP_button_int_component_configuration.pl  --do_build_sim=0  ]
Info: button_int: Done RTL generation for module 'MicroP_button_int'
Info: button_int: "MicroP" instantiated altera_avalon_pio "button_int"
Info: clk_25: "MicroP" instantiated altera_pll "clk_25"
Info: jtag: Starting RTL generation for module 'MicroP_jtag'
Info: jtag:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MicroP_jtag --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0047_jtag_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0047_jtag_gen//MicroP_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'MicroP_jtag'
Info: jtag: "MicroP" instantiated altera_avalon_jtag_uart "jtag"
Info: keypad_column: Starting RTL generation for module 'MicroP_keypad_column'
Info: keypad_column:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MicroP_keypad_column --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0048_keypad_column_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0048_keypad_column_gen//MicroP_keypad_column_component_configuration.pl  --do_build_sim=0  ]
Info: keypad_column: Done RTL generation for module 'MicroP_keypad_column'
Info: keypad_column: "MicroP" instantiated altera_avalon_pio "keypad_column"
Info: keypad_row: Starting RTL generation for module 'MicroP_keypad_row'
Info: keypad_row:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MicroP_keypad_row --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0049_keypad_row_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0049_keypad_row_gen//MicroP_keypad_row_component_configuration.pl  --do_build_sim=0  ]
Info: keypad_row: Done RTL generation for module 'MicroP_keypad_row'
Info: keypad_row: "MicroP" instantiated altera_avalon_pio "keypad_row"
Info: nios2: "MicroP" instantiated altera_nios2_gen2 "nios2"
Info: ram: Starting RTL generation for module 'MicroP_ram'
Info: ram:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MicroP_ram --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0050_ram_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0050_ram_gen//MicroP_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'MicroP_ram'
Info: ram: "MicroP" instantiated altera_avalon_onchip_memory2 "ram"
Info: sysid_qsys: "MicroP" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: ultrasonic_in: Starting RTL generation for module 'MicroP_ultrasonic_in'
Info: ultrasonic_in:   Generation command is [exec D:/altera/quartus/bin64/perl/bin/perl.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MicroP_ultrasonic_in --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0052_ultrasonic_in_gen/ --quartus_dir=D:/altera/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0052_ultrasonic_in_gen//MicroP_ultrasonic_in_component_configuration.pl  --do_build_sim=0  ]
Info: ultrasonic_in: Done RTL generation for module 'MicroP_ultrasonic_in'
Info: ultrasonic_in: "MicroP" instantiated altera_avalon_pio "ultrasonic_in"
Info: vga_controller: Starting Generation of VGA Controller
Info: vga_controller: "MicroP" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: video_character_buffer_with_dma_0: Starting Generation of Character Buffer
Info: video_character_buffer_with_dma_0: "MicroP" instantiated altera_up_avalon_video_character_buffer_with_dma "video_character_buffer_with_dma_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MicroP" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "MicroP" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MicroP" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'MicroP_nios2_cpu'
Info: cpu:   Generation command is [exec D:/altera/quartus/bin64/eperlcmd.exe -I D:/altera/quartus/bin64/perl/lib -I D:/altera/quartus/sopc_builder/bin/europa -I D:/altera/quartus/sopc_builder/bin/perl_lib -I D:/altera/quartus/sopc_builder/bin -I D:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MicroP_nios2_cpu --dir=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0057_cpu_gen/ --quartus_bindir=D:/altera/quartus/bin64 --verilog --config=C:/Users/User/AppData/Local/Temp/alt0107_3877996535877017140.dir/0057_cpu_gen//MicroP_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.01.19 19:55:41 (*) Starting Nios II generation
Info: cpu: # 2025.01.19 19:55:41 (*)   Checking for plaintext license.
Info: cpu: # 2025.01.19 19:55:42 (*)   Couldn't query license setup in Quartus directory D:/altera/quartus/bin64
Info: cpu: # 2025.01.19 19:55:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.01.19 19:55:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.01.19 19:55:42 (*)   Plaintext license not found.
Info: cpu: # 2025.01.19 19:55:42 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.01.19 19:55:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.01.19 19:55:42 (*)   Creating all objects for CPU
Info: cpu: # 2025.01.19 19:55:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.01.19 19:55:43 (*)   Creating plain-text RTL
Info: cpu: # 2025.01.19 19:55:44 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MicroP_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Altera/MicroP_Mini_Project/MicroP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Altera/MicroP_Mini_Project/MicroP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Altera/MicroP_Mini_Project/MicroP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"
Info: Reusing file D:/Altera/MicroP_Mini_Project/MicroP/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Altera/MicroP_Mini_Project/MicroP/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/Altera/MicroP_Mini_Project/MicroP/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: MicroP: Done "MicroP" with 46 modules, 75 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
