================================================================================ 
Commit: 412660ce899e4581a726fb86fbc1cecc6079c1d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:23:23 2024 +0530 
-------------------------------------------------------------------------------- 
Updated: Doxygen, LICENSE and SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt

================================================================================ 
Commit: a4f00c851a163e2243007be85ee1ca2e04c4c534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:19:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4195_80

Hsd-es-id: N/A"
Original commit date: Fri May 10 16:20:58 2024 -0700
Original commit hash: b0cd5f8b374f41f6f5079ced2a8867a42550ea3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6419ab37a618dd29f89715c642ca6ebda4b332bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:19:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Fri May 10 14:58:55 2024 -0700
Change-Id: I3aa8c70a53e01b39ca308bb06e0f1af19c62bc86
Original commit hash: 36fba708fd089b2dd5873acc236d1fd6cc90b4d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05b2ccb5926b81643fa4f5a6ef3fc1d337e8b616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:19:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4195_00

Hsd-es-id: N/A"
Original commit date: Fri May 10 11:09:36 2024 -0700
Original commit hash: caef094ff3f91aaa50c812c877c9bfd5b7766bfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6a4176d70ade29a403eda2142d01ff5c0cbba942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:19:15 2024 +0530 
-------------------------------------------------------------------------------- 
Add SOC-S Device IDs

[Feature Description]
Add SOC-S Device IDs

Package/Module: SocInfoLib

[Impacted Platform]
S

Hsd-es-id: 14022269645
Original commit date: Wed May 8 09:55:00 2024 -0700
Change-Id: I65e89743e6465902ee9914f3b21e01557cab14de
Original commit hash: 6007fb2f47ac4bd778a7de08d20305925ffd768b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocRegsLpc.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c

================================================================================ 
Commit: b7ce081a2f14cdcee15460fab3b5bdc79e03a20f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:19:00 2024 +0530 
-------------------------------------------------------------------------------- 
FX module not supported when guid is set on Alpha custom guid

[Issue Description]
FX Modules are not supported when guid is set on Alpha custom guid,
when guid is moved from alpha to gamma, FX modules work properly.

[Resolution]
Remove code that overrides NVS variable for Alpha guid and add
the 3rd party modules to supported list.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038373430
Original commit date: Tue May 7 15:02:32 2024 +0200
Change-Id: I17407f979273b1831173bab8219cec826eba3c16
Original commit hash: 1fa182b2f05573cd3829e77db3bb11d2e02dd9c3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/EnableProcessingModules.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SndwDevTopologySt06Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/Mobile/SndwDevTopologySt06Ssdt/SndwDevTopologySt07Ssdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: fdfc8a334627b71d836990085edbc1bf4853cca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:18:44 2024 +0530 
-------------------------------------------------------------------------------- 
Fix _PLD issue

[Issue Description]
currently the _PLD of some Usb Ports return
wrong buffer length

[Resolution]
return the correct buffer length in _PLD method

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16023866969
Original commit date: Mon May 6 12:58:12 2024 +0530
Change-Id: I93c7e3a30dd71bd41e5a7fb10db9fa5cdc8071c4
Original commit hash: b41aac1a156499b2c5de54e822f08aad777459da

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlHDdr5SODimmAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSDdr5SODimm2DpcAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaErb.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaUDimm2Dpc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlHLpCammModPc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1RvpBom1.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5Crb.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPGcs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5CrbFabB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5OnlyDpRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Ppv.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5PpvFabB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5RvpFabB.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5Sbc.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPsDdr5TcpRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl

================================================================================ 
Commit: 6fa83b8996501823100246c8014abb9777f36fee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:18:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4194_00

Hsd-es-id: N/A"
Original commit date: Thu May 9 21:34:11 2024 -0700
Change-Id: I601e101d1b57db556375d324a027ab9916d68dbe
Original commit hash: 35cb9fe5bba946dd0fda28cab0311183065b920d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e889e348d1c187f0bfd807072e59acfa778fab0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:18:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update Visual Studio version in the readme file

[Issue Description]
Support version of VS is showing 2015

[Resolution]
VS Supported Version is 2019

Package/Module:
MeateorlakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16024102659
Original commit date: Wed May 8 17:00:30 2024 +0530
Change-Id: I30b41598e3115bdff32764acea68d566efa217a5
Original commit hash: 690c0ccbab8ce41d07d42022b34d5d6980f9a7b2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/ReadMe.md

================================================================================ 
Commit: 21389fd28cac00cb3fffad93b610a0c3d6e6ea5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:17:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Program PRMRR as 2MB

[Feature Description]
Program PRMRR as 2MB

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 14022114139
Original commit date: Fri Apr 26 21:13:41 2024 +0800
Change-Id: Ida6025791b5551c947c3a2d4577abc6a1550fc60
Original commit hash: f65880d9ff4d42c249ef4b2d84e3df6bbf1b0ce7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 260f45e9468a9c2a90f4ea286d8f20d8c7af1a68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:17:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4192_00

Hsd-es-id: N/A"
Original commit date: Tue May 7 21:32:37 2024 -0700
Original commit hash: b80c441f5d487a073e9de4157818805fb83c9cde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5f39a47a20288da8b9154b577956274767b65715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:17:29 2024 +0530 
-------------------------------------------------------------------------------- 
SUT cant can't power on after disabling ACE in the setup

[Issue Description]
HdaBar and DspBar is not initialized correctly while the audio
controller be disabled.

[Resolution]
Add error handling to stop execution when ACE is not detected
and MMIO cannot be enabled.

Package/Module:
Features/Audio/SndwFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038350169
Original commit date: Mon May 6 10:33:41 2024 +0200
Change-Id: Ia31a500d2e8f40e0bafa43397d877a3748485dc6
Original commit hash: cddb425a69c7e4a1dfb09bdd885cb001b1cce5e0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/SndwBeepExample/SndwBeepExample.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: faeed7d8ec2739b6c6756eed9fb12405991e37a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:17:15 2024 +0530 
-------------------------------------------------------------------------------- 
Remove obsolete audio related knobs

[Issue Description]
In BIOS setup there are two options that don't take any effect when
enabled/disabled.

[Resolution]
Remove obsolete audio related knobs that the SW driver no longer
supports.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18038354371
Original commit date: Mon May 6 13:25:44 2024 +0200
Change-Id: Ifa3b4fa9fc5d0d3f52ea3a233e94045158bcce25
Original commit hash: 0de2d94f0ccc911c10f94b4eb95904ed4d4bd795

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 1591749f7feb0434e311b83f3baed5478e400c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:16:46 2024 +0530 
-------------------------------------------------------------------------------- 
Greyout Low power S0 idle Capability BIOS option

[Issue Description]
Low power S0 idle Capability BIOS option Enable/Disable are available
to configure in ARL U/H

[Resolution]
Remove S3 Support for ARL, MTL U/H.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL, MTL U/H

Hsd-es-id: 22020024790
Original commit date: Thu May 2 14:19:41 2024 +0530
Change-Id: I84f686b4ab606c4de6d3ecd2fff45cbc83a677d9
Original commit hash: e2177f7497d4170e52a6056440cb1abf57cc9ef7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c

================================================================================ 
Commit: dedd764148ed63137995ae3953a37e3dc091709f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:16:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4191_00

Hsd-es-id: N/A"
Original commit date: Mon May 6 21:31:14 2024 -0700
Original commit hash: 9c308e9008f47852fee4de6825ed7993961a48f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d632416642ed9f9f6bb77ce11f05a547707b8b10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:16:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4190_00

Hsd-es-id: N/A"
Original commit date: Sun May 5 21:31:29 2024 -0700
Original commit hash: 6f05cccc4e8701215475daaa00ae1b3d680b1ab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 263ff5aff51c8964e8c37123e61eb79628b7ebb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:16:01 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4186_00

Hsd-es-id: N/A"
Original commit date: Sat May 4 21:31:11 2024 -0700
Original commit hash: ada4b02ee68f4bb66c8a4be302ee88e7af36cecd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9418745f91780bc1696bac92cbe009849bde0317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:15:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4185_00

Hsd-es-id: N/A"
Original commit date: Fri May 3 21:31:37 2024 -0700
Original commit hash: 57afebeb22440812f944fedfa072cf50f58f8f7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cd169ae3e2ac145e07678e0ad881456395d3e824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:15:32 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4184_02

Hsd-es-id: N/A"
Original commit date: Thu May 2 22:54:05 2024 -0700
Original commit hash: f9119069e74abd320bb6462b0cd38aea81813dfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e8baad2a4a0e9c1199572cfd4d1d8883550c0b86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:15:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4184_01

Hsd-es-id: N/A"
Original commit date: Thu May 2 22:41:57 2024 -0700
Original commit hash: a64a45a8624cc9d55854cda6b466d025e16161ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2875d6a277e1c357e0353650daa0930a7af72a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:14:51 2024 +0530 
-------------------------------------------------------------------------------- 
Default setting for VTIO Support & IPU Device setup knob

[Feature Description]
VTIO setup knob is default disabled in setup page.
IPU Setup knob is default enabled in setup page.

ARL U, Disable default IPU & VTIO both knob disabled.
MTL HU,ARL H Enable default IPU & VTIO both knob.

Package/Module:
MeteorLakeBoards

[Impacted Platform]
U, H

Hsd-es-id: 16024023753
Original commit date: Sun Apr 28 23:37:15 2024 +0800
Change-Id: Iadee418014f5ca338c75d3ac7187e1ae443fbdc6
Original commit hash: becb0da3ce9f521bbd76456a2e31414c358230b1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: b71fdb67783346266de3650ae0c222fbe53baf2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:14:32 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4184_00

Hsd-es-id: N/A"
Original commit date: Thu May 2 21:31:21 2024 -0700
Change-Id: Ib93940596e691b4c92c6b5e8937597c201209a18
Original commit hash: 09c73af75d02d545a5231f983d6f4cb7af9eeca5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b2b550b99b18987023408983f7c2c7b056b49ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:13:08 2024 +0530 
-------------------------------------------------------------------------------- 
PCIE ASPM is set to L1 instead of L0sL1

[Issue Description]
ASPM set as L1 which is not correct

[Resolution]
ASPM set to Auto

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
U,H

Hsd-es-id: 22020006680
Original commit date: Fri May 3 00:04:54 2024 +0530
Change-Id: I33f591be766027ccc16138fef188ccee49ca285e
Original commit hash: df78b7cd967334cfb1ce866fd149d9a227c4e37b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 20de329cafd4a6260a21e57cf60597f8554da2a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:12:51 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4185_81

Hsd-es-id: N/A"
Original commit date: Fri May 10 10:17:55 2024 -0700
Original commit hash: fc0a387efbb718a970053d66020ff1ec2ba098f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8ba37002bc2ad7b617a403059121bb07de4f783d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:12:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.0.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu May 9 17:45:59 2024 +0800
Change-Id: I5910bbcb2b05c98d744bf2f05cc7d7a3ff57f745
Original commit hash: 9652bb654cd222a07169b5927c4f439f11ea1d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b88e3b22f349422dc8a2394b2fa533c8f102ea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:12:11 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] CS eye clipped after normalization across all Channels/Ranks

[Issue Description]
When first sample point are normalizing to near 0 PI,
shifting the next point will loose CS/CLK alignment

[Resolution]
Update normalization requirement to be a full cycle (128)
+ 32 PI tick GB for Margining
Search for the lowest cycle normalization for all:
Vref, Controller, Channel, Rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016021528
Original commit date: Wed May 8 14:52:24 2024 +0800
Change-Id: I6f425d8621f6d882c67d4400e8bb9113d9290f58
Original commit hash: 2e20ddb8a7ae60a09752a7407bda833bf8e0a0e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 0dfa6ddbd1819ffd68f12debf386215285b99d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:11:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.0.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu May 9 17:44:11 2024 +0800
Change-Id: I777aa7c4be174cdb094743ea18ffcd701666971a
Original commit hash: b36794c4dd2b81542274a10d6014490f5b22dd2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb8ebd8afb6743d3f8390af60351a0f65f2288c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:11:32 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Refpi training fail with one channel populated

[Issue Description]
RefPi training fail when only one channel populated

[Resolution]
This is due to incorrect DataPartitionToLogicalCh for IL
causing incorrect partition being disabled.
The partition that should be disabled is still enabled causing
the failure.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15015945719
Original commit date: Thu Apr 25 13:24:43 2024 +0800
Change-Id: I69c8d3759c6b5e09b0c5e34f6fc505204433ffe3
Original commit hash: 9836093be694aedfeceda85ada2b8deab64551e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 529063dbc99900b2c427c4333b97e0b9a087fe97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:11:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.0.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu May 9 17:43:31 2024 +0800
Change-Id: I909c09b797b25c679d1a3c1c46ff2bc694f2e0b2
Original commit hash: e373c1b59f766b80e59a7a72cb513528fa483fcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 769555de9125375784110be6cb0db1e70eec9fe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:10:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Memory Corruption observed with Fast Boot disable cycles

[Feature Description]
For 6400 2R DIMM in -S:
- Remove DdrSafeMode PeriodicComp
- Set MR5 RonUp to 0 (34)
- Skip DIMMRONT
- Skip Train RTT Dqs Park to use default RttParkDQS (80)
Remove SAGV hardcode to use default SAGV for 6400 2R:
- S: 4000G4 4800G4 6000G2 6400G2
- Hx: 3200G4 4800G4 6000G2 6400G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S, Hx

Hsd-es-id: 22019964871
Original commit date: Tue Apr 23 13:22:08 2024 +0800
Change-Id: I1cf2daf43e59f9337595e19afe8f61ba339d4a84
Original commit hash: 8ecab6285ac4eaeeeb73bb1242adcc4308c989fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 5ca3c879b2c6071a65baf59e19bdfb26ab55b4dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:10:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 13:52:03 2024 -0700
Original commit hash: 1f3d4fea924bd34a733596dcf4a13c49847360be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ee9f90932322b0eca31a2800adcf06dcab95d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:10:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 13:50:51 2024 -0700
Original commit hash: e3976b10014b4cc999c6791b977388d03630eb36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85213fa2e80566c0b26355992ecd915f5914a2c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:10:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Add back CCC Split training callers to MRC Call table

[Feature Description]
Add back CCC Split training callers to MRC Call table.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019988784
Original commit date: Thu Apr 25 14:57:50 2024 -0700
Change-Id: I70720ca4123381f0ccc5cbc05c5b6f9bbb2957bd
Original commit hash: 883f26539aaae078381b3338064ac390c4bc45a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: b8afeaf83d478256921d7ae85030d784140c67c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:09:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 13:50:37 2024 -0700
Original commit hash: 3368fe07c51c0e19800302da57f187ecda5b0d2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c7587d1529a99eedb78dd724d302b0d0c820584 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:09:39 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P][LP5] Remove incorrect conditional code related to 8400 enabling.

[Feature Description]
Remove unwanted conditional code from MrcCalcSagvTypeConfig().

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ARL-H LP5

Hsd-es-id: 22019988715
Original commit date: Thu Apr 25 17:13:23 2024 -0700
Change-Id: I9635dbc6de88233cd8a768cf45bd6e0ba561a1f1
Original commit hash: 95a0770c2609bfc9f736b92ad353fd4d5bc36461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: be5dccfc3a87bc37a60a911107101a40d4afe6c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:09:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 12:20:13 2024 -0700
Original commit hash: bc47eb0a5f86cf94075e1d0484f28c985ca3ec53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93a863688f1e1056ef408b6f80c76e40afbf5af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:09:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] Change CmdV stepsize and disable CmdDS at high freq

[Feature Description]
CMD drive strength training cannot run above 8800 freq since
CaVref margin is too narrow.
- Adjust RcompTarget[CmdDS] frequencies for f8267 and above
- Disable CMDDS and DIMMODTCA at 8800 MHz and above
- Change CmdV stepsize to 2 or 1 and reduce MinWidth to 0
at high freq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019334411
Original commit date: Thu Jan 11 18:35:28 2024 -0800
Change-Id: Ibbf00412f0306977fc5b3d6e8c0cca147dd5960f
Original commit hash: 73c37211b70a5ed10bef2b8f5333a5360170a858

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7b507ee3734dddb74477b550fcfb83976b2cfbff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:08:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:13:30 2024 -0700
Change-Id: Ibfaea65eb84c16c306a0d566ed4f7919d9843f7d
Original commit hash: 8f20021354fdfbbbfaf07535533038625097ba83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c82008886d704408ad6b4a85812b97fc0b70c01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:08:41 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Remove Limit Frequency for Vendor Approved Dimm

[Feature Description]
Memory FV has approved for certain subgroup of DIMMs to have the
frequency restriction removed

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
P

Hsd-es-id: 22019887111
Original commit date: Mon Apr 15 08:28:10 2024 -0700
Change-Id: I8a3fe741be9e38837659fc38271ef16175855a56
Original commit hash: ffd2ef20b61c0baed3c000402a70ddca7278f3a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 53cd6388c1772ccbd35489c4e472d03f2eed640a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:08:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:11:29 2024 -0700
Change-Id: Ic83d116a5bf64783fae47345d928668f8cb46fe1
Original commit hash: e3dc1ef0ea2fb8123be357363d2c89140f728114

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 690af56700a54e51f4e135350c5dc429eed0b1d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:08:14 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] Vendor Dimm failing at RD Timing Centering

[Issue Description]
Vendor dimms failing Rd Timing Centering at high frequency due to
teardrop shaped Tx eyes, which the Early 2D algos don't handle well.

[Resolution]
TxVref sweep code at the end of the Tx Early 2D algo

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
P, M

Hsd-es-id: 22019891700
Original commit date: Tue Apr 16 12:43:49 2024 -0700
Change-Id: I5971fbac2a56ef8b55a342084522a650646d13d8
Original commit hash: dc01ae72da3a08c27ffdb57ed99357b588eea6ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 744e163ef0920537aa80593482e18d12e992d031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:08:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:10:49 2024 -0700
Change-Id: I09b86b296bf26583df92bea5efc2439b18577dd7
Original commit hash: b9ccbb6fd9ecc8d6395c195f33ebe883259168c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c34f5a42129ddf8a8013602a122b6cff5ab8f75c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:07:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | LP5] Adjust Initial CAC Vref Limits

[Issue Description]
Multiple Vendors dimms reported low CAC Vref Margins and would
cause to fail UPM Limits by several ticks

[Resolution]
Change the initial value such that the starting value is more
accurate

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019916628
Original commit date: Wed Apr 17 14:19:30 2024 -0700
Change-Id: Ib3d139de57dcd3618e7726ab0053dd09ebaa914e
Original commit hash: cac52ad4b2bf03c2cceb62795476f690f8e272e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cb1c31bbafcef5396a2f492d88fffdc9582c5065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:07:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:10:15 2024 -0700
Change-Id: I54abee8a0174f2fc8b08cbe91f5318c1ab0044e2
Original commit hash: ae61e546d4dcee100271fe3650beff15103f6962

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 085e2e78c734bf1b5951b7af53d2ef091470e65d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:07:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Ibecc Ec Dis Setup Menu Knob

[Feature Description]
For debug purposes, a user input should be added
to change the Ibecc EC Dis field. This will
expedite debugging the IBECC single bit error seen
on MTL/ARL by controlling when to trigger MCA.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019862347
Original commit date: Thu Apr 11 10:53:22 2024 -0700
Change-Id: If3efbd2a7bb22b6ecb16b3e544a150fea34513bc
Original commit hash: 6b0215357a6e2b7a63d72b195d8ee6ddb167d81c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4e9719254de68f283f7a4b918230a3b871218766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:07:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:09:18 2024 -0700
Change-Id: I3ade825141050a6f0734f56978ce884fb69cfa8c
Original commit hash: 796c1f3e3c91a8e502788fc152b89d94a133dfbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f99364fd1a1c7156d5c2743fd3e2bdba4f9c93d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:06:54 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] Remove Mobile A0 Code

[Feature Description]
In order to reduce MRC code size, MRC must remove
unused mobile A0 specific code. Greenlight from
BIOS team was given for this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019802883
Original commit date: Mon Apr 8 12:02:17 2024 -0700
Change-Id: If063440b83e4de0ea98bd7a8ea052cd04266caea
Original commit hash: 0d0a8682b378f92751409061ee580642bf880f5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatchedPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 2721b07402fcdc03f3088eaeeb0c266f3dec6c35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:06:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:07:49 2024 -0700
Change-Id: I649f6b5d05bb9f0dc595e7f2dda5ec362ca4ce1a
Original commit hash: c9300800abf9f8e80ac7c4db22db106c73943bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4616a3d010fffb0b53add9948a7edba47f3cb402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:06:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][LP5][DDR5] Turn DdrSafeMode[bit0]=0 off as default for ARL-H...

[Feature Description]
(1) MRC must set DdrSafeMode[bit0]=0 as default for ARL-H LP5 & DDR5.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ARL-H

Hsd-es-id: 22019925287
Original commit date: Fri Apr 19 09:54:28 2024 -0700
Change-Id: I7da132dc9de39be2817c9ab442f0fd797ad64699
Original commit hash: 0b1137f6d4c5b47f5bf4e5b87d0b30e838e7582d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 768e16c958d48865cdd541684208939b0d81adb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:06:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:07:00 2024 -0700
Change-Id: Ic747abc250a86c443859c36292b64c262adf260f
Original commit hash: e66cf1ce0af0f1ac1e45583624012f73d71d3083

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfca1293614c7f98e91df784f8f98ab8b9185e7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:05:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:04:32 2024 -0700
Change-Id: I1ee43eebee348373b20c82e03972fb6ec5018d9d
Original commit hash: b3fc01c62fd17137fecad6ae5b6915f806b83dc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81a27784590338e8248a804313869ae3218193bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:05:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Write Drive Strength Boot Time Optimization

[Feature Description]
(1) MRC must disable Write Drive Strength by default on all mobile
configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, U

Hsd-es-id: 22019878315
Original commit date: Fri Apr 12 16:41:38 2024 -0700
Change-Id: Ie551eb8f0f3cc42bf7eba9b5bbfc3ddcbe587761
Original commit hash: be5afbd645eb0fc7b8d41c3196f4c0607bfe8f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8d4ed6fbabfcd0ad8ac47ab0a056219521dc7a39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:05:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 16:03:56 2024 -0700
Change-Id: Ib0bfa44cfff2a25aa8849d20db08470615897fbd
Original commit hash: 35880fc39c17892f83dc9ce01c13f8291cb29e42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b8952d0185107eef4e1c6806c86a818b4aa8967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:05:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Space saving optimization for desktop

[Issue Description]
It been known that we are loosing space for other skus

[Resolution]
Idea is apply space saving preprocessor defines to reduce space
for other binaries generated

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S, H

Hsd-es-id: 22019751246
Original commit date: Tue Apr 2 10:55:28 2024 -0700
Change-Id: I352247e88b0b09b596a828416267ce3b266d63e3
Original commit hash: e19bdb82a30c992a2337f41e4d29d03763f36e22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: ee539d98a1cfa053f2a968e2de3d29d16a547719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:04:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 15:45:46 2024 -0700
Change-Id: I37bd002896b2c0eb47078c22c49a524e58a1836a
Original commit hash: b8683ab83c59d0de120fff341a40f65b13a3f24f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edc457dcc673f4facb175f0dd7245bfb340b3569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:04:36 2024 +0530 
-------------------------------------------------------------------------------- 
RefPiOffset 1D Sweep Boot Time Optimization

[Feature Description]
(1) MRC must use a single CPGC point test to evaluate a Pass \ Fail
condition for the RefPiOffset 1D sweep.
(2) MRC must not remove redundant IoReset performed during
MrcLinear1DSweep

These changes are expected to provide about 1.5 seconds in boot time
reduction.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019789082
Original commit date: Tue Mar 19 14:12:46 2024 -0700
Change-Id: Ia8ce5ed1fe833315b9a4a057de82a4656e802131
Original commit hash: bae45c080412be07d1804c9ecba1e46510b16b81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 235670c869e423343296c7a75349eaea1c29fb8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:04:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 15:22:30 2024 -0700
Change-Id: I5298c7d0e4860c5264cca54140578f6221fe39bb
Original commit hash: d56758952ae3ee9779d4eb5945a7b41d2bc0e36b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fe5d3b7d01ef760548cf5f5184a5a6058a42f29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:04:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Re-Integrate Optimize MrcReadMprTrainingNormal at Per-Bit Level

[Feature Description]
Changes the optimization to MrcReadMprTrainingNormal to work with
the per-bit level implementation.

Early ReadMPR 2D takes a long time to execute, even after some
optimization. With one DDR5 ECC memory module at freq 4800,
Early ReadMPR 2D took 28924ms.

This patch optimizes MrcReadMprTrainingNormal by:
1) Sweeping in two directions from the center DqsDelay value.
Downward from 0 to -40, then 1 to 39.
2) Stopping each sweep after an edge is found.
This is determined by seeing several passing values followed by
several failing values.

Additionally, two GetSetStrobe calls in EarlyLinearCentering2D in
byte loops were changed to multicast writes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019440077
Original commit date: Wed Jan 31 13:58:21 2024 -0800
Change-Id: Ia6cf283665e9ee6e480f90f3666949318825d1e6
Original commit hash: cc61616a5c50cc69ab19c3fce640181d6c76362d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 3fd60d0e472226e5b7edc262c88a9d919fd4696f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:03:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 15:01:30 2024 -0700
Change-Id: I80a1dd338f59cb03752c907dd70943fa57ddf044
Original commit hash: b2d9fc3567c0f9f16f4548691fc924dc56fcf932

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8567f9d420186e9a767ca8d87854bd656a1bdb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:03:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Optimize MrcReadMprTrainingNormal

[Feature Description]
Early ReadMPR 2D takes a long time to execute, even after some
optimization. With one DDR5 ECC memory module at freq 4800,
Early ReadMPR 2D took 28924ms.

This patch optimizes MrcReadMprTrainingNormal by:
1) Sweeping in two directions from the center DqsDelay value.
Downward from 0 to -40, then 1 to 39.
2) Stopping each sweep after an edge is found.
This is determined by seeing several passing values followed by
several failing values.

Additionally, two GetSetStrobe calls in EarlyLinearCentering2D in
byte loops were changed to multicast writes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019349248
Original commit date: Tue Jan 16 19:51:38 2024 -0800
Change-Id: I5a0b8e5cb9bd6b4d2c29b0c6b3d0780eec909910
Original commit hash: 1fd56276034048e6e93c96c619e9fec429bb547b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a8e35693984fbe4bc205c8c1bd49464206b5771f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:03:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.19.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 19 14:56:29 2024 -0700
Change-Id: Ifce516eaa7ce5ad94fdc17ceb0c80d4a60f0613d
Original commit hash: 2ea9d43a86f5eaacafd4ca80142321462c93148b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8140f79ed81828d0d51c9639e59ae6a382ab228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:03:13 2024 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg: Make UCSI2.0 BIOS knob as default option.

[Feature Description]
Set UCSI2.0 as default value.

Package/Module: PlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15016001749
Original commit date: Thu May 9 13:58:27 2024 +0800
Change-Id: I69a8e17e369f6a3fb00299cd27c335c2a35bcced
Original commit hash: 0533ff0ab3dfc51a7935acd545644772054a328e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 23e64f489e78c28bfe1f25dbed308c124d845391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 24 12:02:48 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4185_80

Hsd-es-id: N/A"
Original commit date: Thu May 2 19:38:24 2024 -0700
Original commit hash: 0a5a7614dcc6f8a420754dfc1d496405c3cd3305

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
