library ieee;
use ieee.std_logic_1164.all;
use ieee.textio.all;

entity read_file is
end entity;

architecture rtl of read_file is
begin
  process
    file input_file : text open read_mode is "input.txt";
    variable line : line;
  begin
    while not endfile(input_file) loop
      readline(input_file, line);
      -- process the line here
    end loop;
    file_close(input_file);
  end process;
end architecture;