module ram1(clk,din,inaddr,outaddr,we,dout);





endmodule