
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.350412                       # Number of seconds simulated
sim_ticks                                350412189000                       # Number of ticks simulated
final_tick                               992698263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188716                       # Simulator instruction rate (inst/s)
host_op_rate                                   203533                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33064212                       # Simulator tick rate (ticks/s)
host_mem_usage                                2284664                       # Number of bytes of host memory used
host_seconds                                 10597.93                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2157028071                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       467648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             485056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       175744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          175744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         7307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2746                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2746                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        49679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      1334565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1384244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        49679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            49679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          501535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               501535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          501535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        49679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      1334565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1885779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2746                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  174464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  485056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               175744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              147                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  349697058000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.558659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.471291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.623774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          372     25.98%     25.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          249     17.39%     43.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147     10.27%     53.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      5.87%     59.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      5.03%     64.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      3.70%     68.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      3.56%     71.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      3.42%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          355     24.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.023810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.898293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.184289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            47     27.98%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            28     16.67%     44.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            21     12.50%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            20     11.90%     69.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      8.33%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      4.17%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      1.79%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      2.98%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      4.17%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      1.19%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      1.19%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      1.19%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      1.19%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      1.79%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.60%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.60%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.60%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           168                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.698179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              151     89.88%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      8.33%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.19%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           168                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    302753750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               444860000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37895000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39946.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58696.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6633                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   33868964.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4805220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2554035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                25896780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6373620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         186235920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            102098400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15915840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       327335040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       275064480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      83741328045                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            84687704430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.680247                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         346272909000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     33910000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      79338000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 348712462000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    716296500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     152352000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    717830500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5419260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2880405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                28217280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7856100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         279661200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            130723800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             21839520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       541062810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       408240480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      83548896840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            84974797695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.499549                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         349461548750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     45167250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     119092000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 347818962000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1063127000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     179307000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1186533750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3158908                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           397855327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3159932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.906294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    18.009959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1005.990041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.017588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.982412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         794464820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        794464820                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    292057016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       292057016                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     99329403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99329403                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data         1895                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1895                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    391386419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        391386419                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    391388314                       # number of overall hits
system.cpu.dcache.overall_hits::total       391388314                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2584432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2584432                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1679993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1679993                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          177                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4264425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4264425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4264602                       # number of overall misses
system.cpu.dcache.overall_misses::total       4264602                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  33115825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33115825500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  21459197937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21459197937                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  54575023437                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54575023437                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  54575023437                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54575023437                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    294641448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    294641448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data         2072                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2072                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    395650844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    395650844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    395652916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    395652916                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008771                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016632                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.085425                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.085425                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010779                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12813.579734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12813.579734                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 12773.385328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12773.385328                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12797.744933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12797.744933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12797.213770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12797.213770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       798367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             98991                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              87                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.065046                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     3.183908                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2969511                       # number of writebacks
system.cpu.dcache.writebacks::total           2969511                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       471329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       471329                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       634276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       634276                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1105605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1105605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1105605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1105605                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2113103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2113103                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1045717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1045717                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           88                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           88                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3158820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3158820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3158908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3158908                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  25911195500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25911195500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13085310543                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13085310543                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1056000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1056000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  38996506043                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38996506043                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  38997562043                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38997562043                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.042471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007984                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007984                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12262.154519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12262.154519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12513.242630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12513.242630                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12345.276414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12345.276414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12345.266796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12345.266796                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            500352                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           272193021                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            500864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            543.446966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    48.775483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   463.224515                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.095265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.904735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         448269908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        448269908                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    223377390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       223377390                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    223377390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        223377390                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    223377390                       # number of overall hits
system.cpu.icache.overall_hits::total       223377390                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       507387                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        507387                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       507387                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         507387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       507387                       # number of overall misses
system.cpu.icache.overall_misses::total        507387                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   6647010000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6647010000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   6647010000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6647010000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   6647010000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6647010000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    223884777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    223884777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    223884777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    223884777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    223884777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    223884777                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002266                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002266                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002266                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002266                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002266                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13100.473603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13100.473603                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13100.473603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13100.473603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13100.473603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13100.473603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       500352                       # number of writebacks
system.cpu.icache.writebacks::total            500352                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7033                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7033                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7033                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7033                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7033                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7033                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       500354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       500354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       500354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       500354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       500354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       500354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   6100958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6100958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   6100958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6100958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   6100958500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6100958500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002235                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002235                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002235                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002235                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12193.284155                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12193.284155                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12193.284155                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12193.284155                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12193.284155                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12193.284155                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4738                       # number of replacements
system.l2.tags.tagsinuse                 32049.189949                       # Cycle average of tags in use
system.l2.tags.total_refs                    14351238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    387.431510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.355791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3190.792049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22020.920121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   249.443712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6587.678276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.097375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.672025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.007612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.201040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57818308                       # Number of tag accesses
system.l2.tags.data_accesses                 57818308                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2969511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2969511                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       467657                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           467657                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1041803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1041803                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       500078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             500078                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2109796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2109796                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        500078                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3151599                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3651677                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       500078                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3151599                       # number of overall hits
system.l2.overall_hits::total                 3651677                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         4003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4003                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              274                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         3306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3306                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         7309                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7583                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          274                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         7309                       # number of overall misses
system.l2.overall_misses::total                  7583                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    372862000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     372862000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     34908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34908000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    383854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    383854500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     34908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    756716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        791624500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     34908000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    756716500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       791624500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2969511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2969511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       467657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       467657                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1045806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1045806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       500352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         500352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2113102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2113102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       500352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3158908                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3659260                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       500352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3158908                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3659260                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.003828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003828                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000548                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.001565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001565                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.002314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002072                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.002314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002072                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93145.640769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93145.640769                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 127401.459854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 127401.459854                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 116108.439201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116108.439201                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 127401.459854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 103532.152141                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104394.632731                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 127401.459854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 103532.152141                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104394.632731                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 2746                       # number of writebacks
system.l2.writebacks::total                      2746                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4003                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         3304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3304                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         7307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         7307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7579                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    332832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    332832000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     32048000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32048000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    350630000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    350630000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     32048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    683462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    715510000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     32048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    683462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    715510000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.003828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.001564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001564                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.002313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.002313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002071                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83145.640769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83145.640769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 117823.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 117823.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 106122.881356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106122.881356                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 117823.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 93535.240181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94406.913841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 117823.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 93535.240181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94406.913841                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         12316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2746                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1991                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4003                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3576                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       660800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  660800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7579                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11650000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20543000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        49440301                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     42178193                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       348489                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     28229395                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        26621362                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.303693                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1485286                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       711823                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       706348                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         5475                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        77176                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 992698263000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                700824771                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    235598645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1007483233                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            49440301                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     28812996                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             464424356                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          752140                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           74                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         223884777                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        121555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    700399164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.502296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.309982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        254582543     36.35%     36.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         98256571     14.03%     50.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         88729732     12.67%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        258830318     36.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    700399164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.070546                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.437568                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        223450053                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      42092008                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         425209492                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9285730                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         361853                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     26522932                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         15352                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1049707849                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1098582                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         361853                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        229714838                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8290381                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6535                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         427750433                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      34275097                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1048479094                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts        595138                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        539770                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           2711                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       21797199                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        7554273                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         4432                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1739054484                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6460496532                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1116989797                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    612207278                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732509272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6545185                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          204                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          22252181                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    305340032                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    101572705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8291521                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4726276                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1047898056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1047298227                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       116449                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      3784250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      9716542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    700399164                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.495288                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.161877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    170011371     24.27%     24.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    193599392     27.64%     51.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    184803279     26.39%     78.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128987362     18.42%     96.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19453515      2.78%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2109197      0.30%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1323253      0.19%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        63732      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        48063      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    700399164                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        43398512     35.46%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8194      0.01%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     35.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       470638      0.38%     35.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     35.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       164645      0.13%     35.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            3      0.00%     35.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         6806      0.01%     35.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       370892      0.30%     36.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1671761      1.37%     37.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        63044      0.05%     37.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt          114      0.00%     37.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       64526585     52.72%     90.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11714993      9.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     516782045     49.34%     49.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        48539      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            37      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     10656795      1.02%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      4862714      0.46%     50.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         9488      0.00%     50.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       972944      0.09%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     17439516      1.67%     52.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     47857853      4.57%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41492129      3.96%     61.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       214527      0.02%     61.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    160767669     15.35%     76.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     53892386      5.15%     81.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    144753677     13.82%     95.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     47547908      4.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1047298227                       # Type of FU issued
system.switch_cpus.iq.rate                   1.494380                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           122396187                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.116869                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2292856332                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    740015010                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    735468708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    624651922                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    311698403                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    310491109                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      855996096                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       313698318                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9906070                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1294301                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        17080                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        30887                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       370683                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          953                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       376315                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         361853                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          248274                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       6655782                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1047900929                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     305340032                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    101572705                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       6655273                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        30887                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       200518                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       138894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       339412                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1046656333                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     305258962                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       641894                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2620                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            406638994                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48926322                       # Number of branches executed
system.switch_cpus.iew.exec_stores          101380032                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.493464                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1045979556                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1045959817                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         492944508                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         718095820                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.492470                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.686461                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      3223647                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          209                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       334272                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    699807543                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.492005                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.047908                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    327908610     46.86%     46.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    120771649     17.26%     64.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     98072443     14.01%     78.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59330134      8.48%     86.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25572195      3.65%     90.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19431560      2.78%     93.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16359808      2.34%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7284993      1.04%     96.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     25076151      3.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    699807543                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000002472                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1044116524                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              405247752                       # Number of memory references committed
system.switch_cpus.commit.loads             304045730                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches           48766196                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          310247040                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         875575085                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1469147                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    515537723     49.38%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        47206      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            3      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     10629957      1.02%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      4827057      0.46%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         9349      0.00%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       969029      0.09%     50.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     17332441      1.66%     52.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     47822285      4.58%     57.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41479601      3.97%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       214121      0.02%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    159764999     15.30%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     53692496      5.14%     81.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    144280731     13.82%     95.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47509526      4.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1044116524                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      25076151                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1722069626                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2095272555                       # The number of ROB writes
system.switch_cpus.timesIdled                  182046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  425607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1044114054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.700825                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.700825                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.426890                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.426890                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1101021018                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       590546001                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         610590579                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        501378520                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4051040589                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        535058952                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2670134564                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      106502521                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7318524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3659272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        92187                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 992698263000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2613456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2972257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       500352                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191389                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1045806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1045806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        500354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2113102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1501058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9476728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10977786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     64045056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    392218816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              456263872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4740                       # Total snoops (count)
system.tol2bus.snoopTraffic                    175872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3664002                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025164                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156622                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3571802     97.48%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  92200      2.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3664002                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7129125000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         751651255                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4738514696                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
