(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvmul (bvudiv #x475e5191  #x1c6d1fd9 ) (bvnor bv_2 bv_3)) (bvshl (bvnand #xac2c425b  #xb8f61052 ) (bvsub #x49541a18  #xa41c7c56 ))))
(assert (=> (=> (bvsgt bv_0 bv_0) (bvult bv_4 bv_4)) (or (bvslt #x1ab4d5a8  bv_0) (bvsgt #x1119f1d9  #x4fa73e05 ))))
(assert (bvule (bvxor (bvudiv bv_0 #x922853e1 ) (bvadd bv_4 bv_3)) (bvadd (bvsdiv bv_4 bv_4) (bvmul bv_1 bv_2))))
(assert (bvsgt (bvurem (bvsrem #x92a879b5  #x6766c773 ) (bvmul #x958f3760  bv_1)) (bvadd (bvand bv_3 bv_0) (bvudiv bv_1 #x66ae6e54 ))))
(assert (bvuge (bvsdiv (bvshl #xfdf5329b  #x14d4321d ) (bvudiv #xb6e74616  #x949175ba )) (bvurem (bvsrem bv_3 #x591218ac ) (bvxor bv_3 bv_0))))
(check-sat)
(exit)
