Classic Timing Analyzer report for counter
Tue Sep 24 08:32:25 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'f_anemo'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.908 ns                                       ; fin_count     ; speed[0]~reg0 ; --         ; f_anemo  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.364 ns                                       ; speed[2]~reg0 ; speed[2]      ; f_anemo    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.351 ns                                      ; reset_n       ; speed[7]~reg0 ; --         ; f_anemo  ; 0            ;
; Clock Setup: 'f_anemo'       ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]      ; count[7]      ; f_anemo    ; f_anemo  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; f_anemo         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'f_anemo'                                                                                                                                                                        ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.761 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.690 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[5]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.576 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[5]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; count[5]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[4]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3] ; count[5]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.403 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[3]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[4]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[2]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; count[4]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[5] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.310 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4] ; count[5]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[3]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[1]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3] ; count[4]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; count[3]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[5] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[2]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[6] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; count[0]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3] ; count[3]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; count[2]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0] ; speed[0]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[5] ; count[5]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[7] ; count[7]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4] ; count[4]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; count[1]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[6] ; count[6]      ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[5] ; speed[5]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1] ; speed[1]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[7] ; speed[7]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4] ; speed[4]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2] ; speed[2]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3] ; speed[3]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[6] ; speed[6]~reg0 ; f_anemo    ; f_anemo  ; None                        ; None                      ; 0.541 ns                ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-----------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To            ; To Clock ;
+-------+--------------+------------+-----------+---------------+----------+
; N/A   ; None         ; 1.908 ns   ; fin_count ; speed[0]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[1]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[2]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[3]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[4]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[5]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[6]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.769 ns   ; fin_count ; speed[7]~reg0 ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[0]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[1]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[2]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[3]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[4]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[5]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[6]      ; f_anemo  ;
; N/A   ; None         ; 1.092 ns   ; fin_count ; count[7]      ; f_anemo  ;
; N/A   ; None         ; 0.720 ns   ; reset_n   ; speed[0]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[1]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[2]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[3]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[4]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[5]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[6]~reg0 ; f_anemo  ;
; N/A   ; None         ; 0.581 ns   ; reset_n   ; speed[7]~reg0 ; f_anemo  ;
+-------+--------------+------------+-----------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 6.364 ns   ; speed[2]~reg0 ; speed[2] ; f_anemo    ;
; N/A   ; None         ; 6.355 ns   ; speed[7]~reg0 ; speed[7] ; f_anemo    ;
; N/A   ; None         ; 6.330 ns   ; speed[6]~reg0 ; speed[6] ; f_anemo    ;
; N/A   ; None         ; 6.250 ns   ; speed[0]~reg0 ; speed[0] ; f_anemo    ;
; N/A   ; None         ; 6.067 ns   ; speed[4]~reg0 ; speed[4] ; f_anemo    ;
; N/A   ; None         ; 6.067 ns   ; speed[1]~reg0 ; speed[1] ; f_anemo    ;
; N/A   ; None         ; 6.059 ns   ; speed[5]~reg0 ; speed[5] ; f_anemo    ;
; N/A   ; None         ; 6.056 ns   ; speed[3]~reg0 ; speed[3] ; f_anemo    ;
+-------+--------------+------------+---------------+----------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-----------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To            ; To Clock ;
+---------------+-------------+-----------+-----------+---------------+----------+
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[1]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[2]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[3]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[4]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[5]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[6]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.351 ns ; reset_n   ; speed[7]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.490 ns ; reset_n   ; speed[0]~reg0 ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[0]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[1]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[2]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[3]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[4]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[5]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[6]      ; f_anemo  ;
; N/A           ; None        ; -0.862 ns ; fin_count ; count[7]      ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[1]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[2]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[3]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[4]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[5]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[6]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.539 ns ; fin_count ; speed[7]~reg0 ; f_anemo  ;
; N/A           ; None        ; -1.678 ns ; fin_count ; speed[0]~reg0 ; f_anemo  ;
+---------------+-------------+-----------+-----------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 24 08:32:24 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "f_anemo" is an undefined clock
Info: Clock "f_anemo" Internal fmax is restricted to 420.17 MHz between source register "count[0]" and destination register "count[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.761 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N7; Fanout = 3; REG Node = 'count[0]'
            Info: 2: + IC(0.339 ns) + CELL(0.414 ns) = 0.753 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 2; COMB Node = 'count[0]~17'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.824 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 2; COMB Node = 'count[1]~19'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.895 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 2; COMB Node = 'count[2]~21'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X1_Y13_N12; Fanout = 2; COMB Node = 'count[3]~23'
            Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.125 ns; Loc. = LCCOMB_X1_Y13_N14; Fanout = 2; COMB Node = 'count[4]~25'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.196 ns; Loc. = LCCOMB_X1_Y13_N16; Fanout = 2; COMB Node = 'count[5]~27'
            Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.267 ns; Loc. = LCCOMB_X1_Y13_N18; Fanout = 1; COMB Node = 'count[6]~29'
            Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.677 ns; Loc. = LCCOMB_X1_Y13_N20; Fanout = 1; COMB Node = 'count[7]~30'
            Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.761 ns; Loc. = LCFF_X1_Y13_N21; Fanout = 2; REG Node = 'count[7]'
            Info: Total cell delay = 1.422 ns ( 80.75 % )
            Info: Total interconnect delay = 0.339 ns ( 19.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "f_anemo" to destination register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'f_anemo'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'f_anemo~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X1_Y13_N21; Fanout = 2; REG Node = 'count[7]'
                Info: Total cell delay = 1.536 ns ( 57.74 % )
                Info: Total interconnect delay = 1.124 ns ( 42.26 % )
            Info: - Longest clock path from clock "f_anemo" to source register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'f_anemo'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'f_anemo~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X1_Y13_N7; Fanout = 3; REG Node = 'count[0]'
                Info: Total cell delay = 1.536 ns ( 57.74 % )
                Info: Total interconnect delay = 1.124 ns ( 42.26 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "speed[0]~reg0" (data pin = "fin_count", clock pin = "f_anemo") is 1.908 ns
    Info: + Longest pin to register delay is 4.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'fin_count'
        Info: 2: + IC(2.322 ns) + CELL(0.275 ns) = 3.576 ns; Loc. = LCCOMB_X1_Y13_N30; Fanout = 8; COMB Node = 'speed[7]~8'
        Info: 3: + IC(0.372 ns) + CELL(0.660 ns) = 4.608 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 1; REG Node = 'speed[0]~reg0'
        Info: Total cell delay = 1.914 ns ( 41.54 % )
        Info: Total interconnect delay = 2.694 ns ( 58.46 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "f_anemo" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'f_anemo'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'f_anemo~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 1; REG Node = 'speed[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
Info: tco from clock "f_anemo" to destination pin "speed[2]" through register "speed[2]~reg0" is 6.364 ns
    Info: + Longest clock path from clock "f_anemo" to source register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'f_anemo'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'f_anemo~clkctrl'
        Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X1_Y13_N27; Fanout = 1; REG Node = 'speed[2]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.74 % )
        Info: Total interconnect delay = 1.124 ns ( 42.26 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N27; Fanout = 1; REG Node = 'speed[2]~reg0'
        Info: 2: + IC(0.812 ns) + CELL(2.642 ns) = 3.454 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'speed[2]'
        Info: Total cell delay = 2.642 ns ( 76.49 % )
        Info: Total interconnect delay = 0.812 ns ( 23.51 % )
Info: th for register "speed[1]~reg0" (data pin = "reset_n", clock pin = "f_anemo") is -0.351 ns
    Info: + Longest clock path from clock "f_anemo" to destination register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'f_anemo'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'f_anemo~clkctrl'
        Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X1_Y13_N25; Fanout = 1; REG Node = 'speed[1]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.74 % )
        Info: Total interconnect delay = 1.124 ns ( 42.26 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'reset_n'
        Info: 2: + IC(0.951 ns) + CELL(0.438 ns) = 2.388 ns; Loc. = LCCOMB_X1_Y13_N30; Fanout = 8; COMB Node = 'speed[7]~8'
        Info: 3: + IC(0.229 ns) + CELL(0.660 ns) = 3.277 ns; Loc. = LCFF_X1_Y13_N25; Fanout = 1; REG Node = 'speed[1]~reg0'
        Info: Total cell delay = 2.097 ns ( 63.99 % )
        Info: Total interconnect delay = 1.180 ns ( 36.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Sep 24 08:32:25 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


