Solution:

`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
	
    wire tmp_1, tmp_2;
    assign tmp_1 = a& b;
    assign tmp_2 = c& d;
    assign out = tmp_1| tmp_2;
    assign out_n = ~out;
    
endmodule
