<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ComSquare: ComSquare::CPU::CPU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ComSquare
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceComSquare.html">ComSquare</a></li><li class="navelem"><a class="el" href="namespaceComSquare_1_1CPU.html">CPU</a></li><li class="navelem"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classComSquare_1_1CPU_1_1CPU-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ComSquare::CPU::CPU Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The main <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  
 <a href="classComSquare_1_1CPU_1_1CPU.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="CPU_8hpp_source.html">CPU.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ComSquare::CPU::CPU:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classComSquare_1_1CPU_1_1CPU__inherit__graph.svg" width="254" height="1102"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Collaboration diagram for ComSquare::CPU::CPU:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classComSquare_1_1CPU_1_1CPU__coll__graph.svg" width="1264" height="1292"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a49b4bd7407a08a6e01bdc5adcb9fab2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a49b4bd7407a08a6e01bdc5adcb9fab2b">getBus</a> ()</td></tr>
<tr class="memdesc:a49b4bd7407a08a6e01bdc5adcb9fab2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the memory bus used by this <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  <a href="classComSquare_1_1CPU_1_1CPU.html#a49b4bd7407a08a6e01bdc5adcb9fab2b">More...</a><br /></td></tr>
<tr class="separator:a49b4bd7407a08a6e01bdc5adcb9fab2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1107f85a98f6f6e6bad68ca195b9d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#afe1107f85a98f6f6e6bad68ca195b9d8">setBus</a> (<a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a> &amp;bus)</td></tr>
<tr class="memdesc:afe1107f85a98f6f6e6bad68ca195b9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the memory bus used by this <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  <a href="classComSquare_1_1CPU_1_1CPU.html#afe1107f85a98f6f6e6bad68ca195b9d8">More...</a><br /></td></tr>
<tr class="separator:afe1107f85a98f6f6e6bad68ca195b9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f925ccdb5f0d4951c34179f81fb8fc1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a7f925ccdb5f0d4951c34179f81fb8fc1">CPU</a> (<a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a> &amp;bus, <a class="el" href="structComSquare_1_1Cartridge_1_1Header.html">Cartridge::Header</a> &amp;cartridgeHeader)</td></tr>
<tr class="memdesc:a7f925ccdb5f0d4951c34179f81fb8fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct a new generic <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  <a href="classComSquare_1_1CPU_1_1CPU.html#a7f925ccdb5f0d4951c34179f81fb8fc1">More...</a><br /></td></tr>
<tr class="separator:a7f925ccdb5f0d4951c34179f81fb8fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab713039b6c010a21d8f1945f598b4ed2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab713039b6c010a21d8f1945f598b4ed2">CPU</a> (const <a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a> &amp;)=default</td></tr>
<tr class="memdesc:ab713039b6c010a21d8f1945f598b4ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">A default copy constructor.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab713039b6c010a21d8f1945f598b4ed2">More...</a><br /></td></tr>
<tr class="separator:ab713039b6c010a21d8f1945f598b4ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60d8b0a2ead2a5697badc4a4b5280bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ad60d8b0a2ead2a5697badc4a4b5280bb">operator=</a> (const <a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a> &amp;)=delete</td></tr>
<tr class="memdesc:ad60d8b0a2ead2a5697badc4a4b5280bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">A <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> is not assignable.  <a href="classComSquare_1_1CPU_1_1CPU.html#ad60d8b0a2ead2a5697badc4a4b5280bb">More...</a><br /></td></tr>
<tr class="separator:ad60d8b0a2ead2a5697badc4a4b5280bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b4b3f791cc53ab8442fb390b9a9132"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa0b4b3f791cc53ab8442fb390b9a9132">~CPU</a> () override=default</td></tr>
<tr class="memdesc:aa0b4b3f791cc53ab8442fb390b9a9132"><td class="mdescLeft">&#160;</td><td class="mdescRight">A default destructor.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa0b4b3f791cc53ab8442fb390b9a9132">More...</a><br /></td></tr>
<tr class="separator:aa0b4b3f791cc53ab8442fb390b9a9132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2430bced5669db1a437368f10a3e8452"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a2430bced5669db1a437368f10a3e8452">update</a> (unsigned maxCycle)</td></tr>
<tr class="memdesc:a2430bced5669db1a437368f10a3e8452"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function continue to execute the <a class="el" href="namespaceComSquare_1_1Cartridge.html">Cartridge</a> code.  <a href="classComSquare_1_1CPU_1_1CPU.html#a2430bced5669db1a437368f10a3e8452">More...</a><br /></td></tr>
<tr class="separator:a2430bced5669db1a437368f10a3e8452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163e4df4251fa32e0b9e51266d36e3f3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a163e4df4251fa32e0b9e51266d36e3f3">executeInstruction</a> ()</td></tr>
<tr class="memdesc:a163e4df4251fa32e0b9e51266d36e3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute a single instruction.  <a href="classComSquare_1_1CPU_1_1CPU.html#a163e4df4251fa32e0b9e51266d36e3f3">More...</a><br /></td></tr>
<tr class="separator:a163e4df4251fa32e0b9e51266d36e3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd035c4c932f7d0e725325736cae7ae9"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#acd035c4c932f7d0e725325736cae7ae9">runDMA</a> (unsigned maxCycles)</td></tr>
<tr class="memdesc:acd035c4c932f7d0e725325736cae7ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run <a class="el" href="classComSquare_1_1CPU_1_1DMA.html" title="Class handling all DMA/HDMA transfers (Direct Memory Access or H-Blank Direct Memory Access)">DMA</a>'s pending transfers.  <a href="classComSquare_1_1CPU_1_1CPU.html#acd035c4c932f7d0e725325736cae7ae9">More...</a><br /></td></tr>
<tr class="separator:acd035c4c932f7d0e725325736cae7ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5e100896256e62f1995a0172f3a5e5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a2f5e100896256e62f1995a0172f3a5e5">read</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr) override</td></tr>
<tr class="memdesc:a2f5e100896256e62f1995a0172f3a5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the internal <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> register.  <a href="classComSquare_1_1CPU_1_1CPU.html#a2f5e100896256e62f1995a0172f3a5e5">More...</a><br /></td></tr>
<tr class="separator:a2f5e100896256e62f1995a0172f3a5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d7a910393934e63f4ea479cea49f2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a98d7a910393934e63f4ea479cea49f2e">write</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, uint8_t data) override</td></tr>
<tr class="memdesc:a98d7a910393934e63f4ea479cea49f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to the internal <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> register.  <a href="classComSquare_1_1CPU_1_1CPU.html#a98d7a910393934e63f4ea479cea49f2e">More...</a><br /></td></tr>
<tr class="separator:a98d7a910393934e63f4ea479cea49f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3032863a475f3bc1a49bfb9c429941c"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ad3032863a475f3bc1a49bfb9c429941c">getValueName</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr) const override</td></tr>
<tr class="memdesc:ad3032863a475f3bc1a49bfb9c429941c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of the data at the address.  <a href="classComSquare_1_1CPU_1_1CPU.html#ad3032863a475f3bc1a49bfb9c429941c">More...</a><br /></td></tr>
<tr class="separator:ad3032863a475f3bc1a49bfb9c429941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdb38e48a7f5ea9d91a2c77a9172157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aafdb38e48a7f5ea9d91a2c77a9172157">getSize</a> () const override</td></tr>
<tr class="memdesc:aafdb38e48a7f5ea9d91a2c77a9172157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the data. This size can be lower than the mapped data.  <a href="classComSquare_1_1CPU_1_1CPU.html#aafdb38e48a7f5ea9d91a2c77a9172157">More...</a><br /></td></tr>
<tr class="separator:aafdb38e48a7f5ea9d91a2c77a9172157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de75cee00237888b5998677df33205a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a2de75cee00237888b5998677df33205a">getName</a> () const override</td></tr>
<tr class="memdesc:a2de75cee00237888b5998677df33205a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of this accessor (used for debug purpose)  <a href="classComSquare_1_1CPU_1_1CPU.html#a2de75cee00237888b5998677df33205a">More...</a><br /></td></tr>
<tr class="separator:a2de75cee00237888b5998677df33205a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8a35786bc453f56d913b4a9a9c2946"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceComSquare.html#a891b49feb5c3e0aaa4873ff19b49968c">Component</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#acc8a35786bc453f56d913b4a9a9c2946">getComponent</a> () const override</td></tr>
<tr class="memdesc:acc8a35786bc453f56d913b4a9a9c2946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the component of this accessor (used for debug purpose)  <a href="classComSquare_1_1CPU_1_1CPU.html#acc8a35786bc453f56d913b4a9a9c2946">More...</a><br /></td></tr>
<tr class="separator:acc8a35786bc453f56d913b4a9a9c2946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803d393fbde6b5e001619826d3301326"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a803d393fbde6b5e001619826d3301326">RESB</a> ()</td></tr>
<tr class="memdesc:a803d393fbde6b5e001619826d3301326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset interrupt - Called on boot and when the reset button is pressed.  <a href="classComSquare_1_1CPU_1_1CPU.html#a803d393fbde6b5e001619826d3301326">More...</a><br /></td></tr>
<tr class="separator:a803d393fbde6b5e001619826d3301326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classComSquare_1_1Memory_1_1AMemory"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classComSquare_1_1Memory_1_1AMemory')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classComSquare_1_1Memory_1_1AMemory.html">ComSquare::Memory::AMemory</a></td></tr>
<tr class="memitem:aff943c07bcf7f7ccb88c82fe47127928 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1AMemory.html#aff943c07bcf7f7ccb88c82fe47127928">getRelativeAddress</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr) const override</td></tr>
<tr class="memdesc:aff943c07bcf7f7ccb88c82fe47127928 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">Translate an absolute address to a relative address.  <a href="classComSquare_1_1Memory_1_1AMemory.html#aff943c07bcf7f7ccb88c82fe47127928">More...</a><br /></td></tr>
<tr class="separator:aff943c07bcf7f7ccb88c82fe47127928 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f0d99dbda62614dda07fdd74d52773 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1AMemory.html#ae5f0d99dbda62614dda07fdd74d52773">setMemoryRegion</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> start, <a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> end)</td></tr>
<tr class="memdesc:ae5f0d99dbda62614dda07fdd74d52773 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change starting and ending points of this mapped memory.  <a href="classComSquare_1_1Memory_1_1AMemory.html#ae5f0d99dbda62614dda07fdd74d52773">More...</a><br /></td></tr>
<tr class="separator:ae5f0d99dbda62614dda07fdd74d52773 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadca52185b1b3db17d6881e91d81516f inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1AMemory.html#aadca52185b1b3db17d6881e91d81516f">hasMemoryAt</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr) const override</td></tr>
<tr class="memdesc:aadca52185b1b3db17d6881e91d81516f inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this component has mapped the address.  <a href="classComSquare_1_1Memory_1_1AMemory.html#aadca52185b1b3db17d6881e91d81516f">More...</a><br /></td></tr>
<tr class="separator:aadca52185b1b3db17d6881e91d81516f inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed637aac92569a5aa0f0f18095742ff3 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1AMemory.html#aed637aac92569a5aa0f0f18095742ff3">~AMemory</a> () override=default</td></tr>
<tr class="memdesc:aed637aac92569a5aa0f0f18095742ff3 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">A default destructor.  <a href="classComSquare_1_1Memory_1_1AMemory.html#aed637aac92569a5aa0f0f18095742ff3">More...</a><br /></td></tr>
<tr class="separator:aed637aac92569a5aa0f0f18095742ff3 inherit pub_methods_classComSquare_1_1Memory_1_1AMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classComSquare_1_1Memory_1_1IMemory"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classComSquare_1_1Memory_1_1IMemory')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html">ComSquare::Memory::IMemory</a></td></tr>
<tr class="memitem:a0a0679f3cf924e3562d6f89a80aae069 inherit pub_methods_classComSquare_1_1Memory_1_1IMemory"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a0a0679f3cf924e3562d6f89a80aae069">~IMemory</a> ()=default</td></tr>
<tr class="memdesc:a0a0679f3cf924e3562d6f89a80aae069 inherit pub_methods_classComSquare_1_1Memory_1_1IMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">A virtual default destructor.  <a href="classComSquare_1_1Memory_1_1IMemory.html#a0a0679f3cf924e3562d6f89a80aae069">More...</a><br /></td></tr>
<tr class="separator:a0a0679f3cf924e3562d6f89a80aae069 inherit pub_methods_classComSquare_1_1Memory_1_1IMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:afe70164debc171bb4c454836bd7a4048"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structComSquare_1_1CPU_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#afe70164debc171bb4c454836bd7a4048">instructions</a> [0x100]</td></tr>
<tr class="memdesc:afe70164debc171bb4c454836bd7a4048"><td class="mdescLeft">&#160;</td><td class="mdescRight">All the instructions of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. @info Instructions are indexed by their opcode.  <a href="classComSquare_1_1CPU_1_1CPU.html#afe70164debc171bb4c454836bd7a4048">More...</a><br /></td></tr>
<tr class="separator:afe70164debc171bb4c454836bd7a4048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac45ef09663d8fb21d54b99c34b9a04a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classComSquare_1_1Callback.html">Callback</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aac45ef09663d8fb21d54b99c34b9a04a">onReset</a></td></tr>
<tr class="memdesc:aac45ef09663d8fb21d54b99c34b9a04a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The callback triggered on reset.  <a href="classComSquare_1_1CPU_1_1CPU.html#aac45ef09663d8fb21d54b99c34b9a04a">More...</a><br /></td></tr>
<tr class="separator:aac45ef09663d8fb21d54b99c34b9a04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0847e910a9431c98dd1c53c518ba76"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a5b0847e910a9431c98dd1c53c518ba76">IsNMIRequested</a> = false</td></tr>
<tr class="memdesc:a5b0847e910a9431c98dd1c53c518ba76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is an NMI (non-maskable interrupt) requested.  <a href="classComSquare_1_1CPU_1_1CPU.html#a5b0847e910a9431c98dd1c53c518ba76">More...</a><br /></td></tr>
<tr class="separator:a5b0847e910a9431c98dd1c53c518ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca2e6b626337d000a5213fa2cb9e5e2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#abca2e6b626337d000a5213fa2cb9e5e2">IsIRQRequested</a> = false</td></tr>
<tr class="memdesc:abca2e6b626337d000a5213fa2cb9e5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is an interrupt (maskable) requested.  <a href="classComSquare_1_1CPU_1_1CPU.html#abca2e6b626337d000a5213fa2cb9e5e2">More...</a><br /></td></tr>
<tr class="separator:abca2e6b626337d000a5213fa2cb9e5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891c21555fbce93807088f4cfbffa4b6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a891c21555fbce93807088f4cfbffa4b6">IsAbortRequested</a> = false</td></tr>
<tr class="memdesc:a891c21555fbce93807088f4cfbffa4b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is an abort requested.  <a href="classComSquare_1_1CPU_1_1CPU.html#a891c21555fbce93807088f4cfbffa4b6">More...</a><br /></td></tr>
<tr class="separator:a891c21555fbce93807088f4cfbffa4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5332788152d43c0a9c86e7f2fff68662"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a5332788152d43c0a9c86e7f2fff68662">isDisabled</a> = false</td></tr>
<tr class="memdesc:a5332788152d43c0a9c86e7f2fff68662"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if you want to disable updates of this <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  <a href="classComSquare_1_1CPU_1_1CPU.html#a5332788152d43c0a9c86e7f2fff68662">More...</a><br /></td></tr>
<tr class="separator:a5332788152d43c0a9c86e7f2fff68662"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a9df7f188f853c3ccfc4c828026c288e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a9df7f188f853c3ccfc4c828026c288e3">_getImmediateAddr8Bits</a> ()</td></tr>
<tr class="memdesc:a9df7f188f853c3ccfc4c828026c288e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Immediate address mode is specified with a value in 8 bits. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#a9df7f188f853c3ccfc4c828026c288e3">More...</a><br /></td></tr>
<tr class="separator:a9df7f188f853c3ccfc4c828026c288e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb96c1d19d9d26014e3e218dc4ef4320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#afb96c1d19d9d26014e3e218dc4ef4320">_getImmediateAddr16Bits</a> ()</td></tr>
<tr class="memdesc:afb96c1d19d9d26014e3e218dc4ef4320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Immediate address mode is specified with a value in 16 bits. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#afb96c1d19d9d26014e3e218dc4ef4320">More...</a><br /></td></tr>
<tr class="separator:afb96c1d19d9d26014e3e218dc4ef4320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d47eaa54c22bf44b7b913872dea167e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a7d47eaa54c22bf44b7b913872dea167e">_getImmediateAddrForA</a> ()</td></tr>
<tr class="memdesc:a7d47eaa54c22bf44b7b913872dea167e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Immediate address mode is specified with a value in 8 or 16 bits. The value is 16 bits if the m flag is unset. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#a7d47eaa54c22bf44b7b913872dea167e">More...</a><br /></td></tr>
<tr class="separator:a7d47eaa54c22bf44b7b913872dea167e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe0557a7b83897c18b2acb4cf1c4e22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a6fe0557a7b83897c18b2acb4cf1c4e22">_getImmediateAddrForX</a> ()</td></tr>
<tr class="memdesc:a6fe0557a7b83897c18b2acb4cf1c4e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Immediate address mode is specified with a value in 8 or 16 bits. The value is 16 bits if the x flag is unset. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#a6fe0557a7b83897c18b2acb4cf1c4e22">More...</a><br /></td></tr>
<tr class="separator:a6fe0557a7b83897c18b2acb4cf1c4e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc033896af066c9ceb86ec6b953fef1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adfc033896af066c9ceb86ec6b953fef1">_getDirectAddr</a> ()</td></tr>
<tr class="memdesc:adfc033896af066c9ceb86ec6b953fef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The destination is formed by adding the direct page register with the 8-bit address to form an effective address. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#adfc033896af066c9ceb86ec6b953fef1">More...</a><br /></td></tr>
<tr class="separator:adfc033896af066c9ceb86ec6b953fef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5ca3492e2d6a06433c2a07a6af84a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adb5ca3492e2d6a06433c2a07a6af84a7">_getAbsoluteAddr</a> ()</td></tr>
<tr class="memdesc:adb5ca3492e2d6a06433c2a07a6af84a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The effective address is formed by DBR:&lt;16-bit exp&gt;. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#adb5ca3492e2d6a06433c2a07a6af84a7">More...</a><br /></td></tr>
<tr class="separator:adb5ca3492e2d6a06433c2a07a6af84a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe98b74cecbff2b571d7c0fbc18a98f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#affe98b74cecbff2b571d7c0fbc18a98f">_getAbsoluteLongAddr</a> ()</td></tr>
<tr class="memdesc:affe98b74cecbff2b571d7c0fbc18a98f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The effective address is the expression. (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#affe98b74cecbff2b571d7c0fbc18a98f">More...</a><br /></td></tr>
<tr class="separator:affe98b74cecbff2b571d7c0fbc18a98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1b1e18fce187ed354337ae0ecab979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a1e1b1e18fce187ed354337ae0ecab979">_getDirectIndirectIndexedYAddr</a> ()</td></tr>
<tr class="memdesc:a1e1b1e18fce187ed354337ae0ecab979"><td class="mdescLeft">&#160;</td><td class="mdescRight">The address is DBR:$(read($($Value + D)) + Y). (This functions returns the 24bit space address of the value).  <a href="classComSquare_1_1CPU_1_1CPU.html#a1e1b1e18fce187ed354337ae0ecab979">More...</a><br /></td></tr>
<tr class="separator:a1e1b1e18fce187ed354337ae0ecab979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75152a2c49f704d2b91d4cc83f25caf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a75152a2c49f704d2b91d4cc83f25caf9">_getDirectIndirectIndexedYLongAddr</a> ()</td></tr>
<tr class="memdesc:a75152a2c49f704d2b91d4cc83f25caf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This mode is like the previous addressing mode, but the difference is that rather than pulling 2 bytes from the DP address, it pulls 3 bytes to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a75152a2c49f704d2b91d4cc83f25caf9">More...</a><br /></td></tr>
<tr class="separator:a75152a2c49f704d2b91d4cc83f25caf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6db946174eaab43d8d556700a19a0f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab6db946174eaab43d8d556700a19a0f6">_getDirectIndirectIndexedXAddr</a> ()</td></tr>
<tr class="memdesc:ab6db946174eaab43d8d556700a19a0f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The direct page address is calculated and added with x. 2 bytes from the dp address combined with DBR will form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab6db946174eaab43d8d556700a19a0f6">More...</a><br /></td></tr>
<tr class="separator:ab6db946174eaab43d8d556700a19a0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec22f557d0b0a5cee13bea0af012b96d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aec22f557d0b0a5cee13bea0af012b96d">_getDirectIndexedByXAddr</a> ()</td></tr>
<tr class="memdesc:aec22f557d0b0a5cee13bea0af012b96d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DP address is added to X to form the effective address. The effective address is always in bank 0.  <a href="classComSquare_1_1CPU_1_1CPU.html#aec22f557d0b0a5cee13bea0af012b96d">More...</a><br /></td></tr>
<tr class="separator:aec22f557d0b0a5cee13bea0af012b96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174ca3702122c120653c3bdb73dd1d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a174ca3702122c120653c3bdb73dd1d2e">_getDirectIndexedByYAddr</a> ()</td></tr>
<tr class="memdesc:a174ca3702122c120653c3bdb73dd1d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DP address is added to Y to form the effective address. The effective address is always in bank 0.  <a href="classComSquare_1_1CPU_1_1CPU.html#a174ca3702122c120653c3bdb73dd1d2e">More...</a><br /></td></tr>
<tr class="separator:a174ca3702122c120653c3bdb73dd1d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f4f4cb800af467e9cb2d0829a0754a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a02f4f4cb800af467e9cb2d0829a0754a">_getAbsoluteIndexedByXAddr</a> ()</td></tr>
<tr class="memdesc:a02f4f4cb800af467e9cb2d0829a0754a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The absolute expression is added with X and combined with DBR to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a02f4f4cb800af467e9cb2d0829a0754a">More...</a><br /></td></tr>
<tr class="separator:a02f4f4cb800af467e9cb2d0829a0754a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c2252e06c67ef31e688162c302e96c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a96c2252e06c67ef31e688162c302e96c">_getAbsoluteIndexedByYAddr</a> ()</td></tr>
<tr class="memdesc:a96c2252e06c67ef31e688162c302e96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The absolute expression is added with Y and combined with DBR to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a96c2252e06c67ef31e688162c302e96c">More...</a><br /></td></tr>
<tr class="separator:a96c2252e06c67ef31e688162c302e96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e69b745ee9ab32fed126ac73c6e575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab3e69b745ee9ab32fed126ac73c6e575">_getAbsoluteIndexedByXLongAddr</a> ()</td></tr>
<tr class="memdesc:ab3e69b745ee9ab32fed126ac73c6e575"><td class="mdescLeft">&#160;</td><td class="mdescRight">The effective address is formed by adding the &lt;long exp&gt; with X.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab3e69b745ee9ab32fed126ac73c6e575">More...</a><br /></td></tr>
<tr class="separator:ab3e69b745ee9ab32fed126ac73c6e575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a2a8f3366da01d25a8c2d21ea2405a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a48a2a8f3366da01d25a8c2d21ea2405a">_getAbsoluteIndirectAddr</a> ()</td></tr>
<tr class="memdesc:a48a2a8f3366da01d25a8c2d21ea2405a"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 bytes are pulled from the &lt;abs exp&gt; to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a48a2a8f3366da01d25a8c2d21ea2405a">More...</a><br /></td></tr>
<tr class="separator:a48a2a8f3366da01d25a8c2d21ea2405a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9b5200bd1e79334e926578dfb4cd80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a7e9b5200bd1e79334e926578dfb4cd80">_getAbsoluteIndirectLongAddr</a> ()</td></tr>
<tr class="memdesc:a7e9b5200bd1e79334e926578dfb4cd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bytes are pulled from the &lt;abs exp&gt; to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a7e9b5200bd1e79334e926578dfb4cd80">More...</a><br /></td></tr>
<tr class="separator:a7e9b5200bd1e79334e926578dfb4cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79274634263c49c0c534889fd2679372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a79274634263c49c0c534889fd2679372">_getAbsoluteIndirectIndexedByXAddr</a> ()</td></tr>
<tr class="memdesc:a79274634263c49c0c534889fd2679372"><td class="mdescLeft">&#160;</td><td class="mdescRight">The &lt;abs exp&gt; is added with X, then 2 bytes are pulled from that address to form the new location.  <a href="classComSquare_1_1CPU_1_1CPU.html#a79274634263c49c0c534889fd2679372">More...</a><br /></td></tr>
<tr class="separator:a79274634263c49c0c534889fd2679372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84176b8cb7da896b8f04ab85f0c02a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab84176b8cb7da896b8f04ab85f0c02a1">_getDirectIndirectAddr</a> ()</td></tr>
<tr class="memdesc:ab84176b8cb7da896b8f04ab85f0c02a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 bytes are pulled from the direct page address to form the 16-bit address. It is combined with DBR to form a 24-bit effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab84176b8cb7da896b8f04ab85f0c02a1">More...</a><br /></td></tr>
<tr class="separator:ab84176b8cb7da896b8f04ab85f0c02a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07402e1deb2b724a6d8ca4f4c694da02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a07402e1deb2b724a6d8ca4f4c694da02">_getDirectIndirectLongAddr</a> ()</td></tr>
<tr class="memdesc:a07402e1deb2b724a6d8ca4f4c694da02"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bytes are pulled from the direct page address to form an effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a07402e1deb2b724a6d8ca4f4c694da02">More...</a><br /></td></tr>
<tr class="separator:a07402e1deb2b724a6d8ca4f4c694da02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073ea4f887a9fc0172912be56edab4fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a073ea4f887a9fc0172912be56edab4fa">_getStackRelativeAddr</a> ()</td></tr>
<tr class="memdesc:a073ea4f887a9fc0172912be56edab4fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The stack register is added to the &lt;8-bit exp&gt; to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a073ea4f887a9fc0172912be56edab4fa">More...</a><br /></td></tr>
<tr class="separator:a073ea4f887a9fc0172912be56edab4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc20ff88b5960fbdd868364c7108ef62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#abc20ff88b5960fbdd868364c7108ef62">_getStackRelativeIndirectIndexedYAddr</a> ()</td></tr>
<tr class="memdesc:abc20ff88b5960fbdd868364c7108ef62"><td class="mdescLeft">&#160;</td><td class="mdescRight">The &lt;8-bit exp&gt; is added to S and combined with DBR to form the base address. Y is added to the base address to form the effective address.  <a href="classComSquare_1_1CPU_1_1CPU.html#abc20ff88b5960fbdd868364c7108ef62">More...</a><br /></td></tr>
<tr class="separator:abc20ff88b5960fbdd868364c7108ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950cffbe0440dcd700f2b2dde1228aa7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a950cffbe0440dcd700f2b2dde1228aa7">_push</a> (uint8_t data)</td></tr>
<tr class="memdesc:a950cffbe0440dcd700f2b2dde1228aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push 8 bits of data to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a950cffbe0440dcd700f2b2dde1228aa7">More...</a><br /></td></tr>
<tr class="separator:a950cffbe0440dcd700f2b2dde1228aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee989641734e32b070a69daf41b2ca9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a6ee989641734e32b070a69daf41b2ca9">_push</a> (uint16_t data)</td></tr>
<tr class="memdesc:a6ee989641734e32b070a69daf41b2ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push 16 bits of data to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a6ee989641734e32b070a69daf41b2ca9">More...</a><br /></td></tr>
<tr class="separator:a6ee989641734e32b070a69daf41b2ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb830e6c1d95ee76bbedac3225f2ad1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aceb830e6c1d95ee76bbedac3225f2ad1">_pop</a> ()</td></tr>
<tr class="memdesc:aceb830e6c1d95ee76bbedac3225f2ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pop 8 bits of data from the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#aceb830e6c1d95ee76bbedac3225f2ad1">More...</a><br /></td></tr>
<tr class="separator:aceb830e6c1d95ee76bbedac3225f2ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fac77f8fa8c4df9834b9fe89d67ce4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa1fac77f8fa8c4df9834b9fe89d67ce4">_pop16</a> ()</td></tr>
<tr class="memdesc:aa1fac77f8fa8c4df9834b9fe89d67ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pop 16 bits of data from the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa1fac77f8fa8c4df9834b9fe89d67ce4">More...</a><br /></td></tr>
<tr class="separator:aa1fac77f8fa8c4df9834b9fe89d67ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20fa3fdcb2307d67d96c49bcc162f1ca"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a20fa3fdcb2307d67d96c49bcc162f1ca">_readPC</a> ()</td></tr>
<tr class="memdesc:a20fa3fdcb2307d67d96c49bcc162f1ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the data at the program bank concatenated with the program counter. It also increment the program counter (the program bank is not incremented on overflows).  <a href="classComSquare_1_1CPU_1_1CPU.html#a20fa3fdcb2307d67d96c49bcc162f1ca">More...</a><br /></td></tr>
<tr class="separator:a20fa3fdcb2307d67d96c49bcc162f1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ea5b4694d2c357dfea8e94e6da4d90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa7ea5b4694d2c357dfea8e94e6da4d90">_checkInterrupts</a> ()</td></tr>
<tr class="memdesc:aa7ea5b4694d2c357dfea8e94e6da4d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if an interrupt is requested and handle it.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa7ea5b4694d2c357dfea8e94e6da4d90">More...</a><br /></td></tr>
<tr class="separator:aa7ea5b4694d2c357dfea8e94e6da4d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adc5467ebb92d1d0a90e245502ad27c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a9adc5467ebb92d1d0a90e245502ad27c">_runInterrupt</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> nativeHandler, <a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> emulationHandler)</td></tr>
<tr class="memdesc:a9adc5467ebb92d1d0a90e245502ad27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run an interrupt (save state of the processor and jump to the interrupt handler)  <a href="classComSquare_1_1CPU_1_1CPU.html#a9adc5467ebb92d1d0a90e245502ad27c">More...</a><br /></td></tr>
<tr class="separator:a9adc5467ebb92d1d0a90e245502ad27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4095ccc1c84f7ca2a44e7d6cbd09b949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a4095ccc1c84f7ca2a44e7d6cbd09b949">_getValueAddr</a> (const <a class="el" href="structComSquare_1_1CPU_1_1Instruction.html">Instruction</a> &amp;instruction)</td></tr>
<tr class="memdesc:a4095ccc1c84f7ca2a44e7d6cbd09b949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the parameter address of an instruction from it's addressing mode. @info The current program counter should point to the instruction's opcode + 1.  <a href="classComSquare_1_1CPU_1_1CPU.html#a4095ccc1c84f7ca2a44e7d6cbd09b949">More...</a><br /></td></tr>
<tr class="separator:a4095ccc1c84f7ca2a44e7d6cbd09b949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86dba6e400d61d89c595fb041d6cc6b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ac86dba6e400d61d89c595fb041d6cc6b">BRK</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ac86dba6e400d61d89c595fb041d6cc6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break instruction - Causes a software break. The PC is loaded from a vector table.  <a href="classComSquare_1_1CPU_1_1CPU.html#ac86dba6e400d61d89c595fb041d6cc6b">More...</a><br /></td></tr>
<tr class="separator:ac86dba6e400d61d89c595fb041d6cc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132055b5a8885b3de504fb93499dd2f5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a132055b5a8885b3de504fb93499dd2f5">COP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a132055b5a8885b3de504fb93499dd2f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Co-Processor Enable instruction - Causes a software break. The PC is loaded from a vector table.  <a href="classComSquare_1_1CPU_1_1CPU.html#a132055b5a8885b3de504fb93499dd2f5">More...</a><br /></td></tr>
<tr class="separator:a132055b5a8885b3de504fb93499dd2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf8b5542748d6ff446f4309af899ee8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aebf8b5542748d6ff446f4309af899ee8">RTI</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aebf8b5542748d6ff446f4309af899ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return from Interrupt - Used to return from a interrupt handler.  <a href="classComSquare_1_1CPU_1_1CPU.html#aebf8b5542748d6ff446f4309af899ee8">More...</a><br /></td></tr>
<tr class="separator:aebf8b5542748d6ff446f4309af899ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64eec8d034981997a8d3572a2c8c271b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a64eec8d034981997a8d3572a2c8c271b">ADC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a64eec8d034981997a8d3572a2c8c271b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add with carry - Adds operand to the Accumulator; adds an additional 1 if carry is set.  <a href="classComSquare_1_1CPU_1_1CPU.html#a64eec8d034981997a8d3572a2c8c271b">More...</a><br /></td></tr>
<tr class="separator:a64eec8d034981997a8d3572a2c8c271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918df98ecc9e6fe73d838d639a2677bd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a918df98ecc9e6fe73d838d639a2677bd">STA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a918df98ecc9e6fe73d838d639a2677bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the accumulator to memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#a918df98ecc9e6fe73d838d639a2677bd">More...</a><br /></td></tr>
<tr class="separator:a918df98ecc9e6fe73d838d639a2677bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08330caa60b1bad81763ea3b9c916380"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a08330caa60b1bad81763ea3b9c916380">STX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a08330caa60b1bad81763ea3b9c916380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the index register X to memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#a08330caa60b1bad81763ea3b9c916380">More...</a><br /></td></tr>
<tr class="separator:a08330caa60b1bad81763ea3b9c916380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3b91c146dcb356cb186b12b470079c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aaa3b91c146dcb356cb186b12b470079c">STY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aaa3b91c146dcb356cb186b12b470079c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the index register Y to memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#aaa3b91c146dcb356cb186b12b470079c">More...</a><br /></td></tr>
<tr class="separator:aaa3b91c146dcb356cb186b12b470079c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e952ebcde020de6d820479559ac3788"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a4e952ebcde020de6d820479559ac3788">STZ</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a4e952ebcde020de6d820479559ac3788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store zero to the memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#a4e952ebcde020de6d820479559ac3788">More...</a><br /></td></tr>
<tr class="separator:a4e952ebcde020de6d820479559ac3788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15d67e816e1fcbafd5d30559d2a0054"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ae15d67e816e1fcbafd5d30559d2a0054">LDA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ae15d67e816e1fcbafd5d30559d2a0054"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the accumulator from memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#ae15d67e816e1fcbafd5d30559d2a0054">More...</a><br /></td></tr>
<tr class="separator:ae15d67e816e1fcbafd5d30559d2a0054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecc0516ac3f151edf3c357f979dd945"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a5ecc0516ac3f151edf3c357f979dd945">LDX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a5ecc0516ac3f151edf3c357f979dd945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the X index register from memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#a5ecc0516ac3f151edf3c357f979dd945">More...</a><br /></td></tr>
<tr class="separator:a5ecc0516ac3f151edf3c357f979dd945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a2ce36b077ab179932facfef242bbc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a26a2ce36b077ab179932facfef242bbc">LDY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a26a2ce36b077ab179932facfef242bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the Y index register from memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#a26a2ce36b077ab179932facfef242bbc">More...</a><br /></td></tr>
<tr class="separator:a26a2ce36b077ab179932facfef242bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae311bdc62842b9533f20912b81c82e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a3ae311bdc62842b9533f20912b81c82e">SEP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a3ae311bdc62842b9533f20912b81c82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set status bits.  <a href="classComSquare_1_1CPU_1_1CPU.html#a3ae311bdc62842b9533f20912b81c82e">More...</a><br /></td></tr>
<tr class="separator:a3ae311bdc62842b9533f20912b81c82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa03a28905adcf67aace60f361f8c504"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#afa03a28905adcf67aace60f361f8c504">REP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:afa03a28905adcf67aace60f361f8c504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status bits.  <a href="classComSquare_1_1CPU_1_1CPU.html#afa03a28905adcf67aace60f361f8c504">More...</a><br /></td></tr>
<tr class="separator:afa03a28905adcf67aace60f361f8c504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa2053dd40431ef80dd3e80ee68d47f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a6fa2053dd40431ef80dd3e80ee68d47f">JSR</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a6fa2053dd40431ef80dd3e80ee68d47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Jump to subroutine.  <a href="classComSquare_1_1CPU_1_1CPU.html#a6fa2053dd40431ef80dd3e80ee68d47f">More...</a><br /></td></tr>
<tr class="separator:a6fa2053dd40431ef80dd3e80ee68d47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3531b353074e7da70666020c61ccc0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a2a3531b353074e7da70666020c61ccc0">JSL</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a2a3531b353074e7da70666020c61ccc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Jump to subroutine (long)  <a href="classComSquare_1_1CPU_1_1CPU.html#a2a3531b353074e7da70666020c61ccc0">More...</a><br /></td></tr>
<tr class="separator:a2a3531b353074e7da70666020c61ccc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ae9316662759d38ec95b2923e2a14b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a72ae9316662759d38ec95b2923e2a14b">PHA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a72ae9316662759d38ec95b2923e2a14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the accumulator to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a72ae9316662759d38ec95b2923e2a14b">More...</a><br /></td></tr>
<tr class="separator:a72ae9316662759d38ec95b2923e2a14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce1b4b92f7af34ad569d1786910fd7b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a3ce1b4b92f7af34ad569d1786910fd7b">PHB</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a3ce1b4b92f7af34ad569d1786910fd7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the data bank register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a3ce1b4b92f7af34ad569d1786910fd7b">More...</a><br /></td></tr>
<tr class="separator:a3ce1b4b92f7af34ad569d1786910fd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa93147c53f18511d4760c6b0937d18"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a1aa93147c53f18511d4760c6b0937d18">PHD</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a1aa93147c53f18511d4760c6b0937d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the direct page register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a1aa93147c53f18511d4760c6b0937d18">More...</a><br /></td></tr>
<tr class="separator:a1aa93147c53f18511d4760c6b0937d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de8d7e1c88e5d264ba7f1d82712f1e0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a2de8d7e1c88e5d264ba7f1d82712f1e0">PHK</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a2de8d7e1c88e5d264ba7f1d82712f1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the program bank register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a2de8d7e1c88e5d264ba7f1d82712f1e0">More...</a><br /></td></tr>
<tr class="separator:a2de8d7e1c88e5d264ba7f1d82712f1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb16c2fbae3114862bc289634f64848d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adb16c2fbae3114862bc289634f64848d">PHP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:adb16c2fbae3114862bc289634f64848d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the processor status register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#adb16c2fbae3114862bc289634f64848d">More...</a><br /></td></tr>
<tr class="separator:adb16c2fbae3114862bc289634f64848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e0cc41a9af88ceb1414db1f8097aa9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a42e0cc41a9af88ceb1414db1f8097aa9">PHX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a42e0cc41a9af88ceb1414db1f8097aa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the x index register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a42e0cc41a9af88ceb1414db1f8097aa9">More...</a><br /></td></tr>
<tr class="separator:a42e0cc41a9af88ceb1414db1f8097aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7b43a08ce8f98785dc4df9c5a57c7d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aec7b43a08ce8f98785dc4df9c5a57c7d">PHY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aec7b43a08ce8f98785dc4df9c5a57c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push the y index register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#aec7b43a08ce8f98785dc4df9c5a57c7d">More...</a><br /></td></tr>
<tr class="separator:aec7b43a08ce8f98785dc4df9c5a57c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7f1406cc42df0ec98582d8e455e3c8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aeb7f1406cc42df0ec98582d8e455e3c8">PLA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aeb7f1406cc42df0ec98582d8e455e3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull the accumulator to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#aeb7f1406cc42df0ec98582d8e455e3c8">More...</a><br /></td></tr>
<tr class="separator:aeb7f1406cc42df0ec98582d8e455e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f044dc01617116ad380ff74780dccc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa8f044dc01617116ad380ff74780dccc">PLB</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aa8f044dc01617116ad380ff74780dccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull the data bank register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa8f044dc01617116ad380ff74780dccc">More...</a><br /></td></tr>
<tr class="separator:aa8f044dc01617116ad380ff74780dccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80b82b0cefe9be78b47bc2d62c2d1ef"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ae80b82b0cefe9be78b47bc2d62c2d1ef">PLD</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ae80b82b0cefe9be78b47bc2d62c2d1ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull the direct page register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#ae80b82b0cefe9be78b47bc2d62c2d1ef">More...</a><br /></td></tr>
<tr class="separator:ae80b82b0cefe9be78b47bc2d62c2d1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3233b8d712ac2aa368a38208f8f0d0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aeb3233b8d712ac2aa368a38208f8f0d0">PLP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aeb3233b8d712ac2aa368a38208f8f0d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull the processor status register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#aeb3233b8d712ac2aa368a38208f8f0d0">More...</a><br /></td></tr>
<tr class="separator:aeb3233b8d712ac2aa368a38208f8f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad5e23741a1c053cd06384893367327"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a1ad5e23741a1c053cd06384893367327">PLX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a1ad5e23741a1c053cd06384893367327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull the x index register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a1ad5e23741a1c053cd06384893367327">More...</a><br /></td></tr>
<tr class="separator:a1ad5e23741a1c053cd06384893367327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94154f049b7a5083fab08b461794ec60"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a94154f049b7a5083fab08b461794ec60">PLY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a94154f049b7a5083fab08b461794ec60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull the y index register to the stack.  <a href="classComSquare_1_1CPU_1_1CPU.html#a94154f049b7a5083fab08b461794ec60">More...</a><br /></td></tr>
<tr class="separator:a94154f049b7a5083fab08b461794ec60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4353180585b31196112579a38b9d8d6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ae4353180585b31196112579a38b9d8d6">CLC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ae4353180585b31196112579a38b9d8d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the carry flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#ae4353180585b31196112579a38b9d8d6">More...</a><br /></td></tr>
<tr class="separator:ae4353180585b31196112579a38b9d8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47b1624d18df46c57ba58f03bd85755"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ae47b1624d18df46c57ba58f03bd85755">CLI</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ae47b1624d18df46c57ba58f03bd85755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Interrupt Disable flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#ae47b1624d18df46c57ba58f03bd85755">More...</a><br /></td></tr>
<tr class="separator:ae47b1624d18df46c57ba58f03bd85755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6124d141634268fb999f1a43659c8459"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a6124d141634268fb999f1a43659c8459">CLD</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a6124d141634268fb999f1a43659c8459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the decimal flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#a6124d141634268fb999f1a43659c8459">More...</a><br /></td></tr>
<tr class="separator:a6124d141634268fb999f1a43659c8459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be09d0aba7fbbbf147fb61d65bbf92e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a5be09d0aba7fbbbf147fb61d65bbf92e">CLV</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a5be09d0aba7fbbbf147fb61d65bbf92e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the overflow flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#a5be09d0aba7fbbbf147fb61d65bbf92e">More...</a><br /></td></tr>
<tr class="separator:a5be09d0aba7fbbbf147fb61d65bbf92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17be91d6075073b132842ad2fa17aa7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab17be91d6075073b132842ad2fa17aa7">SEC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ab17be91d6075073b132842ad2fa17aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the carry Flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab17be91d6075073b132842ad2fa17aa7">More...</a><br /></td></tr>
<tr class="separator:ab17be91d6075073b132842ad2fa17aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c9aa7734f4786496b1438cda28d903"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a95c9aa7734f4786496b1438cda28d903">SED</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a95c9aa7734f4786496b1438cda28d903"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the decimal flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#a95c9aa7734f4786496b1438cda28d903">More...</a><br /></td></tr>
<tr class="separator:a95c9aa7734f4786496b1438cda28d903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0595eec64c80b8e1a8ae646310b29a09"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a0595eec64c80b8e1a8ae646310b29a09">SEI</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a0595eec64c80b8e1a8ae646310b29a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Interrupt Disable flag.  <a href="classComSquare_1_1CPU_1_1CPU.html#a0595eec64c80b8e1a8ae646310b29a09">More...</a><br /></td></tr>
<tr class="separator:a0595eec64c80b8e1a8ae646310b29a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ec05b5b7178d75c5e2f14e803fe808"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a33ec05b5b7178d75c5e2f14e803fe808">XCE</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a33ec05b5b7178d75c5e2f14e803fe808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exchange Carry and Emulation Flags.  <a href="classComSquare_1_1CPU_1_1CPU.html#a33ec05b5b7178d75c5e2f14e803fe808">More...</a><br /></td></tr>
<tr class="separator:a33ec05b5b7178d75c5e2f14e803fe808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ed9b100bddfa261d26086be6bff950"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa9ed9b100bddfa261d26086be6bff950">AND</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aa9ed9b100bddfa261d26086be6bff950"><td class="mdescLeft">&#160;</td><td class="mdescRight">And accumulator with memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa9ed9b100bddfa261d26086be6bff950">More...</a><br /></td></tr>
<tr class="separator:aa9ed9b100bddfa261d26086be6bff950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83cfde2836e77ab29adbb7908bc16f5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ae83cfde2836e77ab29adbb7908bc16f5">SBC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ae83cfde2836e77ab29adbb7908bc16f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subtract with Borrow from Accumulator.  <a href="classComSquare_1_1CPU_1_1CPU.html#ae83cfde2836e77ab29adbb7908bc16f5">More...</a><br /></td></tr>
<tr class="separator:ae83cfde2836e77ab29adbb7908bc16f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6348cca3d08a0cf48e9129c49def29a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a6348cca3d08a0cf48e9129c49def29a1">TAX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a6348cca3d08a0cf48e9129c49def29a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer A to X.  <a href="classComSquare_1_1CPU_1_1CPU.html#a6348cca3d08a0cf48e9129c49def29a1">More...</a><br /></td></tr>
<tr class="separator:a6348cca3d08a0cf48e9129c49def29a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742eb91d4a715872c0837b07db3ea127"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a742eb91d4a715872c0837b07db3ea127">TAY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a742eb91d4a715872c0837b07db3ea127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer A to Y.  <a href="classComSquare_1_1CPU_1_1CPU.html#a742eb91d4a715872c0837b07db3ea127">More...</a><br /></td></tr>
<tr class="separator:a742eb91d4a715872c0837b07db3ea127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18065e33aac6c33cdf46d4c69895a15b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a18065e33aac6c33cdf46d4c69895a15b">TXS</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a18065e33aac6c33cdf46d4c69895a15b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer X to SP.  <a href="classComSquare_1_1CPU_1_1CPU.html#a18065e33aac6c33cdf46d4c69895a15b">More...</a><br /></td></tr>
<tr class="separator:a18065e33aac6c33cdf46d4c69895a15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad027ed50dc1e28368fd9cf0e02a0fe33"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ad027ed50dc1e28368fd9cf0e02a0fe33">INX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ad027ed50dc1e28368fd9cf0e02a0fe33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the X register.  <a href="classComSquare_1_1CPU_1_1CPU.html#ad027ed50dc1e28368fd9cf0e02a0fe33">More...</a><br /></td></tr>
<tr class="separator:ad027ed50dc1e28368fd9cf0e02a0fe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95d1bdcb5299dd2f5be0e318cf0cb9c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab95d1bdcb5299dd2f5be0e318cf0cb9c">INY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ab95d1bdcb5299dd2f5be0e318cf0cb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the Y register.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab95d1bdcb5299dd2f5be0e318cf0cb9c">More...</a><br /></td></tr>
<tr class="separator:ab95d1bdcb5299dd2f5be0e318cf0cb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa076ca695cfa607fd58b856d400fa4cc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa076ca695cfa607fd58b856d400fa4cc">CPX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aa076ca695cfa607fd58b856d400fa4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare the X register with the memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa076ca695cfa607fd58b856d400fa4cc">More...</a><br /></td></tr>
<tr class="separator:aa076ca695cfa607fd58b856d400fa4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174c317c13380178307255459cf23560"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a174c317c13380178307255459cf23560">CPY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a174c317c13380178307255459cf23560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare the Y register with the memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#a174c317c13380178307255459cf23560">More...</a><br /></td></tr>
<tr class="separator:a174c317c13380178307255459cf23560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d777e489b00576fe4810cccac2f5a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a58d777e489b00576fe4810cccac2f5a1">BCC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a58d777e489b00576fe4810cccac2f5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if carry clear.  <a href="classComSquare_1_1CPU_1_1CPU.html#a58d777e489b00576fe4810cccac2f5a1">More...</a><br /></td></tr>
<tr class="separator:a58d777e489b00576fe4810cccac2f5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5f9886cf881c22c2dca569da9b0373"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a3d5f9886cf881c22c2dca569da9b0373">BCS</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a3d5f9886cf881c22c2dca569da9b0373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if carry set.  <a href="classComSquare_1_1CPU_1_1CPU.html#a3d5f9886cf881c22c2dca569da9b0373">More...</a><br /></td></tr>
<tr class="separator:a3d5f9886cf881c22c2dca569da9b0373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dad70ff8ba6d6f80c9983b8a7fc298"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a67dad70ff8ba6d6f80c9983b8a7fc298">BEQ</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a67dad70ff8ba6d6f80c9983b8a7fc298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if equal.  <a href="classComSquare_1_1CPU_1_1CPU.html#a67dad70ff8ba6d6f80c9983b8a7fc298">More...</a><br /></td></tr>
<tr class="separator:a67dad70ff8ba6d6f80c9983b8a7fc298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf947b1993f4c8992d059579f7389383"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adf947b1993f4c8992d059579f7389383">BNE</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:adf947b1993f4c8992d059579f7389383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if not equal.  <a href="classComSquare_1_1CPU_1_1CPU.html#adf947b1993f4c8992d059579f7389383">More...</a><br /></td></tr>
<tr class="separator:adf947b1993f4c8992d059579f7389383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbe2dec33ed1fc9a9667c6b8abcfab1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a8bbe2dec33ed1fc9a9667c6b8abcfab1">BMI</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a8bbe2dec33ed1fc9a9667c6b8abcfab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if minus.  <a href="classComSquare_1_1CPU_1_1CPU.html#a8bbe2dec33ed1fc9a9667c6b8abcfab1">More...</a><br /></td></tr>
<tr class="separator:a8bbe2dec33ed1fc9a9667c6b8abcfab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f724781ef108d643d82072f30e02b3d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a5f724781ef108d643d82072f30e02b3d">BPL</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a5f724781ef108d643d82072f30e02b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if plus.  <a href="classComSquare_1_1CPU_1_1CPU.html#a5f724781ef108d643d82072f30e02b3d">More...</a><br /></td></tr>
<tr class="separator:a5f724781ef108d643d82072f30e02b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31f4e445b94b3bab00881b186bb3c43"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ac31f4e445b94b3bab00881b186bb3c43">BVC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ac31f4e445b94b3bab00881b186bb3c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if Overflow Clear.  <a href="classComSquare_1_1CPU_1_1CPU.html#ac31f4e445b94b3bab00881b186bb3c43">More...</a><br /></td></tr>
<tr class="separator:ac31f4e445b94b3bab00881b186bb3c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d664ceb4a1f91d066b607c29f2459b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a73d664ceb4a1f91d066b607c29f2459b">BVS</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a73d664ceb4a1f91d066b607c29f2459b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch if Overflow Set.  <a href="classComSquare_1_1CPU_1_1CPU.html#a73d664ceb4a1f91d066b607c29f2459b">More...</a><br /></td></tr>
<tr class="separator:a73d664ceb4a1f91d066b607c29f2459b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648c092eb66ca06ecb94a4a85fc23b28"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a648c092eb66ca06ecb94a4a85fc23b28">BRA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a648c092eb66ca06ecb94a4a85fc23b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch always.  <a href="classComSquare_1_1CPU_1_1CPU.html#a648c092eb66ca06ecb94a4a85fc23b28">More...</a><br /></td></tr>
<tr class="separator:a648c092eb66ca06ecb94a4a85fc23b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4ad6dec0332feb8ceff77d61246184"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adb4ad6dec0332feb8ceff77d61246184">BRL</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:adb4ad6dec0332feb8ceff77d61246184"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch always long.  <a href="classComSquare_1_1CPU_1_1CPU.html#adb4ad6dec0332feb8ceff77d61246184">More...</a><br /></td></tr>
<tr class="separator:adb4ad6dec0332feb8ceff77d61246184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203de0115f6b8e8313e43115530998a4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a203de0115f6b8e8313e43115530998a4">JMP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a203de0115f6b8e8313e43115530998a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Jump.  <a href="classComSquare_1_1CPU_1_1CPU.html#a203de0115f6b8e8313e43115530998a4">More...</a><br /></td></tr>
<tr class="separator:a203de0115f6b8e8313e43115530998a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a341059d03dec27b1875bae5679d9df"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a9a341059d03dec27b1875bae5679d9df">JML</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a9a341059d03dec27b1875bae5679d9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Long jump.  <a href="classComSquare_1_1CPU_1_1CPU.html#a9a341059d03dec27b1875bae5679d9df">More...</a><br /></td></tr>
<tr class="separator:a9a341059d03dec27b1875bae5679d9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0450b4a99a00bccd5883409c81899ee"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa0450b4a99a00bccd5883409c81899ee">NOP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aa0450b4a99a00bccd5883409c81899ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">No OP.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa0450b4a99a00bccd5883409c81899ee">More...</a><br /></td></tr>
<tr class="separator:aa0450b4a99a00bccd5883409c81899ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca417b59b1e61d85c8ad9d52b55f2310"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aca417b59b1e61d85c8ad9d52b55f2310">DEX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aca417b59b1e61d85c8ad9d52b55f2310"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement the X register.  <a href="classComSquare_1_1CPU_1_1CPU.html#aca417b59b1e61d85c8ad9d52b55f2310">More...</a><br /></td></tr>
<tr class="separator:aca417b59b1e61d85c8ad9d52b55f2310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b3984a180b3f97a34b785066cfc2b8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a16b3984a180b3f97a34b785066cfc2b8">DEY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a16b3984a180b3f97a34b785066cfc2b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement the Y register.  <a href="classComSquare_1_1CPU_1_1CPU.html#a16b3984a180b3f97a34b785066cfc2b8">More...</a><br /></td></tr>
<tr class="separator:a16b3984a180b3f97a34b785066cfc2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5fe7b97ecbdb42f7127306d8c5d45d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adb5fe7b97ecbdb42f7127306d8c5d45d">ORA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> valueAddr, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a> mode)</td></tr>
<tr class="memdesc:adb5fe7b97ecbdb42f7127306d8c5d45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Or accumulator with memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#adb5fe7b97ecbdb42f7127306d8c5d45d">More...</a><br /></td></tr>
<tr class="separator:adb5fe7b97ecbdb42f7127306d8c5d45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0e10813bd634115ee626821021a06a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#acb0e10813bd634115ee626821021a06a">RTS</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:acb0e10813bd634115ee626821021a06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return from subroutine.  <a href="classComSquare_1_1CPU_1_1CPU.html#acb0e10813bd634115ee626821021a06a">More...</a><br /></td></tr>
<tr class="separator:acb0e10813bd634115ee626821021a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a4cb224ff5807ea801f397ae422da7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a68a4cb224ff5807ea801f397ae422da7">RTL</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a68a4cb224ff5807ea801f397ae422da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return from subroutine long.  <a href="classComSquare_1_1CPU_1_1CPU.html#a68a4cb224ff5807ea801f397ae422da7">More...</a><br /></td></tr>
<tr class="separator:a68a4cb224ff5807ea801f397ae422da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153036927c878c221b62f10313110b6c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a153036927c878c221b62f10313110b6c">CMP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a153036927c878c221b62f10313110b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare Accumulator with <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a>.  <a href="classComSquare_1_1CPU_1_1CPU.html#a153036927c878c221b62f10313110b6c">More...</a><br /></td></tr>
<tr class="separator:a153036927c878c221b62f10313110b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dffdb4340269a4c8d2f597ac3af074"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a90dffdb4340269a4c8d2f597ac3af074">INC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a90dffdb4340269a4c8d2f597ac3af074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment.  <a href="classComSquare_1_1CPU_1_1CPU.html#a90dffdb4340269a4c8d2f597ac3af074">More...</a><br /></td></tr>
<tr class="separator:a90dffdb4340269a4c8d2f597ac3af074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc3f3d2acc2f5db10c71b643971e62b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aadc3f3d2acc2f5db10c71b643971e62b">DEC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aadc3f3d2acc2f5db10c71b643971e62b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement.  <a href="classComSquare_1_1CPU_1_1CPU.html#aadc3f3d2acc2f5db10c71b643971e62b">More...</a><br /></td></tr>
<tr class="separator:aadc3f3d2acc2f5db10c71b643971e62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcae5914bbdd738f1182864683209e72"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#afcae5914bbdd738f1182864683209e72">EOR</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:afcae5914bbdd738f1182864683209e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOR, Exclusive OR accumulator with memory.  <a href="classComSquare_1_1CPU_1_1CPU.html#afcae5914bbdd738f1182864683209e72">More...</a><br /></td></tr>
<tr class="separator:afcae5914bbdd738f1182864683209e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d52750126fa4a194dc334585ad68d3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ac1d52750126fa4a194dc334585ad68d3">TCD</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ac1d52750126fa4a194dc334585ad68d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer 16 bit A to DP.  <a href="classComSquare_1_1CPU_1_1CPU.html#ac1d52750126fa4a194dc334585ad68d3">More...</a><br /></td></tr>
<tr class="separator:ac1d52750126fa4a194dc334585ad68d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38e2d2b94d1045d0f392087f9fbad7f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#af38e2d2b94d1045d0f392087f9fbad7f">TCS</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:af38e2d2b94d1045d0f392087f9fbad7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer 16 bit A to SP.  <a href="classComSquare_1_1CPU_1_1CPU.html#af38e2d2b94d1045d0f392087f9fbad7f">More...</a><br /></td></tr>
<tr class="separator:af38e2d2b94d1045d0f392087f9fbad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faf7524d7a65a320af2caac6c188a3c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a9faf7524d7a65a320af2caac6c188a3c">TDC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a9faf7524d7a65a320af2caac6c188a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer DP to 16 bit A.  <a href="classComSquare_1_1CPU_1_1CPU.html#a9faf7524d7a65a320af2caac6c188a3c">More...</a><br /></td></tr>
<tr class="separator:a9faf7524d7a65a320af2caac6c188a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c17837117b4fa9b517d3873e85f00b2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a7c17837117b4fa9b517d3873e85f00b2">TSC</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a7c17837117b4fa9b517d3873e85f00b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer DP to 16 bit A.  <a href="classComSquare_1_1CPU_1_1CPU.html#a7c17837117b4fa9b517d3873e85f00b2">More...</a><br /></td></tr>
<tr class="separator:a7c17837117b4fa9b517d3873e85f00b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e13b99b321e42774da9803f18783b0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a12e13b99b321e42774da9803f18783b0">TSX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a12e13b99b321e42774da9803f18783b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer SP to X.  <a href="classComSquare_1_1CPU_1_1CPU.html#a12e13b99b321e42774da9803f18783b0">More...</a><br /></td></tr>
<tr class="separator:a12e13b99b321e42774da9803f18783b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c7059a6ca85394f1800461afd3c702"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab7c7059a6ca85394f1800461afd3c702">TXA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ab7c7059a6ca85394f1800461afd3c702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer X to A.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab7c7059a6ca85394f1800461afd3c702">More...</a><br /></td></tr>
<tr class="separator:ab7c7059a6ca85394f1800461afd3c702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fbd81becf124669cf1d0014379b228"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a07fbd81becf124669cf1d0014379b228">TYA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a07fbd81becf124669cf1d0014379b228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Y to A.  <a href="classComSquare_1_1CPU_1_1CPU.html#a07fbd81becf124669cf1d0014379b228">More...</a><br /></td></tr>
<tr class="separator:a07fbd81becf124669cf1d0014379b228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5659a45a9799e243a4c7b2ff5200f29d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a5659a45a9799e243a4c7b2ff5200f29d">TXY</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a5659a45a9799e243a4c7b2ff5200f29d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer X to Y.  <a href="classComSquare_1_1CPU_1_1CPU.html#a5659a45a9799e243a4c7b2ff5200f29d">More...</a><br /></td></tr>
<tr class="separator:a5659a45a9799e243a4c7b2ff5200f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549fb1a5c8b2ce94ce2a34b59f309feb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a549fb1a5c8b2ce94ce2a34b59f309feb">TYX</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a549fb1a5c8b2ce94ce2a34b59f309feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Y to X.  <a href="classComSquare_1_1CPU_1_1CPU.html#a549fb1a5c8b2ce94ce2a34b59f309feb">More...</a><br /></td></tr>
<tr class="separator:a549fb1a5c8b2ce94ce2a34b59f309feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b61baa3167cf0064c10c5b44d69e063"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a1b61baa3167cf0064c10c5b44d69e063">TSB</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a1b61baa3167cf0064c10c5b44d69e063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test and Set <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a> Bits Against Accumulator.  <a href="classComSquare_1_1CPU_1_1CPU.html#a1b61baa3167cf0064c10c5b44d69e063">More...</a><br /></td></tr>
<tr class="separator:a1b61baa3167cf0064c10c5b44d69e063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b372e11d638155eb095223ba6ac96"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aad6b372e11d638155eb095223ba6ac96">TRB</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aad6b372e11d638155eb095223ba6ac96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test and Reset <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a> Bits Against Accumulator.  <a href="classComSquare_1_1CPU_1_1CPU.html#aad6b372e11d638155eb095223ba6ac96">More...</a><br /></td></tr>
<tr class="separator:aad6b372e11d638155eb095223ba6ac96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc68d4493d064df1a43073b9e44cb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a31cbc68d4493d064df1a43073b9e44cb">XBA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a31cbc68d4493d064df1a43073b9e44cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exchange the B and A Accumulators.  <a href="classComSquare_1_1CPU_1_1CPU.html#a31cbc68d4493d064df1a43073b9e44cb">More...</a><br /></td></tr>
<tr class="separator:a31cbc68d4493d064df1a43073b9e44cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde81e97c668c9692face47fc92b90bf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adde81e97c668c9692face47fc92b90bf">BIT</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:adde81e97c668c9692face47fc92b90bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a> Bits against Accumulator.  <a href="classComSquare_1_1CPU_1_1CPU.html#adde81e97c668c9692face47fc92b90bf">More...</a><br /></td></tr>
<tr class="separator:adde81e97c668c9692face47fc92b90bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e26cafa58627cb72428148e45ad4437"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a8e26cafa58627cb72428148e45ad4437">ASL</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a8e26cafa58627cb72428148e45ad4437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetic Shift Left.  <a href="classComSquare_1_1CPU_1_1CPU.html#a8e26cafa58627cb72428148e45ad4437">More...</a><br /></td></tr>
<tr class="separator:a8e26cafa58627cb72428148e45ad4437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42115a79960fbe265306b20a828d4fb7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a42115a79960fbe265306b20a828d4fb7">LSR</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="separator:a42115a79960fbe265306b20a828d4fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86accccda3b65b489fc4d9e1f734533e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a86accccda3b65b489fc4d9e1f734533e">ROL</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="separator:a86accccda3b65b489fc4d9e1f734533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad034183fc31c65aa30e15b8b5e733af2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ad034183fc31c65aa30e15b8b5e733af2">ROR</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="separator:ad034183fc31c65aa30e15b8b5e733af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1251a78fdd1a3a951f85c1e4efdb7fb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ab1251a78fdd1a3a951f85c1e4efdb7fb">PER</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ab1251a78fdd1a3a951f85c1e4efdb7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push Effective PC Relative Indirect Address.  <a href="classComSquare_1_1CPU_1_1CPU.html#ab1251a78fdd1a3a951f85c1e4efdb7fb">More...</a><br /></td></tr>
<tr class="separator:ab1251a78fdd1a3a951f85c1e4efdb7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de16fd52a0dc596e0e00399eb0b7847"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a0de16fd52a0dc596e0e00399eb0b7847">PEI</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a0de16fd52a0dc596e0e00399eb0b7847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push Effective Indirect Address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a0de16fd52a0dc596e0e00399eb0b7847">More...</a><br /></td></tr>
<tr class="separator:a0de16fd52a0dc596e0e00399eb0b7847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721c704c94e428584d485020f7f78a4e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a721c704c94e428584d485020f7f78a4e">PEA</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a721c704c94e428584d485020f7f78a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push Effective Absolute Address.  <a href="classComSquare_1_1CPU_1_1CPU.html#a721c704c94e428584d485020f7f78a4e">More...</a><br /></td></tr>
<tr class="separator:a721c704c94e428584d485020f7f78a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64fa4c9368f35615963c0904b15f05e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ad64fa4c9368f35615963c0904b15f05e">STP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:ad64fa4c9368f35615963c0904b15f05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop the processor.  <a href="classComSquare_1_1CPU_1_1CPU.html#ad64fa4c9368f35615963c0904b15f05e">More...</a><br /></td></tr>
<tr class="separator:ad64fa4c9368f35615963c0904b15f05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a06f0839b3919bbe2b8a518a7d225e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#aa5a06f0839b3919bbe2b8a518a7d225e">WAI</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:aa5a06f0839b3919bbe2b8a518a7d225e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Interrupt.  <a href="classComSquare_1_1CPU_1_1CPU.html#aa5a06f0839b3919bbe2b8a518a7d225e">More...</a><br /></td></tr>
<tr class="separator:aa5a06f0839b3919bbe2b8a518a7d225e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1c50f2656d89fe358c3039317e51a8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a9e1c50f2656d89fe358c3039317e51a8">WDM</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a9e1c50f2656d89fe358c3039317e51a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDM Reserved for Future Expansion (used as a code breakpoint)  <a href="classComSquare_1_1CPU_1_1CPU.html#a9e1c50f2656d89fe358c3039317e51a8">More...</a><br /></td></tr>
<tr class="separator:a9e1c50f2656d89fe358c3039317e51a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd3ce82736c8bde86a59bb36d74dd36"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#adcd3ce82736c8bde86a59bb36d74dd36">MVN</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:adcd3ce82736c8bde86a59bb36d74dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Move Next. This instruction is special: it takes parameter in the registers.  <a href="classComSquare_1_1CPU_1_1CPU.html#adcd3ce82736c8bde86a59bb36d74dd36">More...</a><br /></td></tr>
<tr class="separator:adcd3ce82736c8bde86a59bb36d74dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3645d0d2937a57ae7eba2f76efdb0c94"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a3645d0d2937a57ae7eba2f76efdb0c94">MVP</a> (<a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>, <a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>)</td></tr>
<tr class="memdesc:a3645d0d2937a57ae7eba2f76efdb0c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Move Previous. This instruction is special: it takes parameter in the registers.  <a href="classComSquare_1_1CPU_1_1CPU.html#a3645d0d2937a57ae7eba2f76efdb0c94">More...</a><br /></td></tr>
<tr class="separator:a3645d0d2937a57ae7eba2f76efdb0c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a579c0dd2e1cafca0dd3617c05a33d1f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structComSquare_1_1CPU_1_1Registers.html">Registers</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a579c0dd2e1cafca0dd3617c05a33d1f7">_registers</a> {}</td></tr>
<tr class="memdesc:a579c0dd2e1cafca0dd3617c05a33d1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">All the registers of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  <a href="classComSquare_1_1CPU_1_1CPU.html#a579c0dd2e1cafca0dd3617c05a33d1f7">More...</a><br /></td></tr>
<tr class="separator:a579c0dd2e1cafca0dd3617c05a33d1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4566720e2cf2ce891a1332932c2f1e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html">InternalRegisters</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a4566720e2cf2ce891a1332932c2f1e0e">_internalRegisters</a> {}</td></tr>
<tr class="memdesc:a4566720e2cf2ce891a1332932c2f1e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal registers of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> (accessible from the bus via addr $4200 to $421F).  <a href="classComSquare_1_1CPU_1_1CPU.html#a4566720e2cf2ce891a1332932c2f1e0e">More...</a><br /></td></tr>
<tr class="separator:a4566720e2cf2ce891a1332932c2f1e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c6fa76bf7171654b0b52896f699927"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ac9c6fa76bf7171654b0b52896f699927">_isEmulationMode</a> = true</td></tr>
<tr class="memdesc:ac9c6fa76bf7171654b0b52896f699927"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> running in emulation mode (in 8bits)  <a href="classComSquare_1_1CPU_1_1CPU.html#ac9c6fa76bf7171654b0b52896f699927">More...</a><br /></td></tr>
<tr class="separator:ac9c6fa76bf7171654b0b52896f699927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a09a31cc4854aade007daee005578e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a79a09a31cc4854aade007daee005578e">_isStopped</a> = false</td></tr>
<tr class="memdesc:a79a09a31cc4854aade007daee005578e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the processor is stopped (using an STP instruction), the clock is stopped and no instruction will be run until a manual reset.  <a href="classComSquare_1_1CPU_1_1CPU.html#a79a09a31cc4854aade007daee005578e">More...</a><br /></td></tr>
<tr class="separator:a79a09a31cc4854aade007daee005578e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a235d66ddfd03d92f90546e65eef53d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a8a235d66ddfd03d92f90546e65eef53d">_isWaitingForInterrupt</a> = false</td></tr>
<tr class="memdesc:a8a235d66ddfd03d92f90546e65eef53d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the processor waiting for an interrupt (if true, instructions are not run until an interrupt is requested).  <a href="classComSquare_1_1CPU_1_1CPU.html#a8a235d66ddfd03d92f90546e65eef53d">More...</a><br /></td></tr>
<tr class="separator:a8a235d66ddfd03d92f90546e65eef53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8fca14532e3680d2437ae306b09228"><td class="memItemLeft" align="right" valign="top">std::reference_wrapper&lt; <a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#afa8fca14532e3680d2437ae306b09228">_bus</a></td></tr>
<tr class="memdesc:afa8fca14532e3680d2437ae306b09228"><td class="mdescLeft">&#160;</td><td class="mdescRight">The memory bus to use for read/write.  <a href="classComSquare_1_1CPU_1_1CPU.html#afa8fca14532e3680d2437ae306b09228">More...</a><br /></td></tr>
<tr class="separator:afa8fca14532e3680d2437ae306b09228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51fd27a1d318f195a64721f455f4fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structComSquare_1_1Cartridge_1_1Header.html">Cartridge::Header</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#ae51fd27a1d318f195a64721f455f4fc4">_cartridgeHeader</a></td></tr>
<tr class="memdesc:ae51fd27a1d318f195a64721f455f4fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The cartridge header (stored for interrupt vectors..)  <a href="classComSquare_1_1CPU_1_1CPU.html#ae51fd27a1d318f195a64721f455f4fc4">More...</a><br /></td></tr>
<tr class="separator:ae51fd27a1d318f195a64721f455f4fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499c541b6f8e43185d06de680c5b3477"><td class="memItemLeft" align="right" valign="top">std::array&lt; <a class="el" href="classComSquare_1_1CPU_1_1DMA.html">DMA</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a499c541b6f8e43185d06de680c5b3477">_dmaChannels</a></td></tr>
<tr class="memdesc:a499c541b6f8e43185d06de680c5b3477"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classComSquare_1_1CPU_1_1DMA.html" title="Class handling all DMA/HDMA transfers (Direct Memory Access or H-Blank Direct Memory Access)">DMA</a> channels witch are mapped to the bus.  <a href="classComSquare_1_1CPU_1_1CPU.html#a499c541b6f8e43185d06de680c5b3477">More...</a><br /></td></tr>
<tr class="separator:a499c541b6f8e43185d06de680c5b3477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26311dd1002189892f60e2668109bdcf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html#a26311dd1002189892f60e2668109bdcf">_hasIndexCrossedPageBoundary</a> = false</td></tr>
<tr class="memdesc:a26311dd1002189892f60e2668109bdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an addressing mode with an iterator (x, y) has crossed the page. (Used because crossing the page boundary take one more cycle to run certain instructions).  <a href="classComSquare_1_1CPU_1_1CPU.html#a26311dd1002189892f60e2668109bdcf">More...</a><br /></td></tr>
<tr class="separator:a26311dd1002189892f60e2668109bdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classComSquare_1_1Memory_1_1AMemory')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classComSquare_1_1Memory_1_1AMemory.html">ComSquare::Memory::AMemory</a></td></tr>
<tr class="memitem:a360315d82100f5a8b0c6f002028054de inherit pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1AMemory.html#a360315d82100f5a8b0c6f002028054de">_start</a> = 0</td></tr>
<tr class="memdesc:a360315d82100f5a8b0c6f002028054de inherit pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">The starting address mapped to this component.  <a href="classComSquare_1_1Memory_1_1AMemory.html#a360315d82100f5a8b0c6f002028054de">More...</a><br /></td></tr>
<tr class="separator:a360315d82100f5a8b0c6f002028054de inherit pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f0e308e2f8dee9ba61bf9bb96c292b inherit pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classComSquare_1_1Memory_1_1AMemory.html#a69f0e308e2f8dee9ba61bf9bb96c292b">_end</a> = 0</td></tr>
<tr class="memdesc:a69f0e308e2f8dee9ba61bf9bb96c292b inherit pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td class="mdescLeft">&#160;</td><td class="mdescRight">The last continuous address mapped to this components. For shadows, see the <a class="el" href="classComSquare_1_1Memory_1_1MemoryShadow.html">MemoryShadow</a> class.  <a href="classComSquare_1_1Memory_1_1AMemory.html#a69f0e308e2f8dee9ba61bf9bb96c292b">More...</a><br /></td></tr>
<tr class="separator:a69f0e308e2f8dee9ba61bf9bb96c292b inherit pro_attribs_classComSquare_1_1Memory_1_1AMemory"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The main <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a7f925ccdb5f0d4951c34179f81fb8fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f925ccdb5f0d4951c34179f81fb8fc1">&#9670;&nbsp;</a></span>CPU() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ComSquare::CPU::CPU::CPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a> &amp;&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structComSquare_1_1Cartridge_1_1Header.html">Cartridge::Header</a> &amp;&#160;</td>
          <td class="paramname"><em>cartridgeHeader</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Construct a new generic <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>The memory bus to use to transfer data. </td></tr>
    <tr><td class="paramname">cartridgeHeader</td><td>The header used to know interrupts, main entry point etc... </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab713039b6c010a21d8f1945f598b4ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab713039b6c010a21d8f1945f598b4ed2">&#9670;&nbsp;</a></span>CPU() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ComSquare::CPU::CPU::CPU </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A default copy constructor. </p>

</div>
</div>
<a id="aa0b4b3f791cc53ab8442fb390b9a9132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b4b3f791cc53ab8442fb390b9a9132">&#9670;&nbsp;</a></span>~CPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ComSquare::CPU::CPU::~CPU </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A default destructor. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa7ea5b4694d2c357dfea8e94e6da4d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ea5b4694d2c357dfea8e94e6da4d90">&#9670;&nbsp;</a></span>_checkInterrupts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ComSquare::CPU::CPU::_checkInterrupts </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if an interrupt is requested and handle it. </p>

</div>
</div>
<a id="adb5ca3492e2d6a06433c2a07a6af84a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5ca3492e2d6a06433c2a07a6af84a7">&#9670;&nbsp;</a></span>_getAbsoluteAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The effective address is formed by DBR:&lt;16-bit exp&gt;. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="a02f4f4cb800af467e9cb2d0829a0754a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f4f4cb800af467e9cb2d0829a0754a">&#9670;&nbsp;</a></span>_getAbsoluteIndexedByXAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteIndexedByXAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The absolute expression is added with X and combined with DBR to form the effective address. </p>

</div>
</div>
<a id="ab3e69b745ee9ab32fed126ac73c6e575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e69b745ee9ab32fed126ac73c6e575">&#9670;&nbsp;</a></span>_getAbsoluteIndexedByXLongAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteIndexedByXLongAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The effective address is formed by adding the &lt;long exp&gt; with X. </p>

</div>
</div>
<a id="a96c2252e06c67ef31e688162c302e96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c2252e06c67ef31e688162c302e96c">&#9670;&nbsp;</a></span>_getAbsoluteIndexedByYAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteIndexedByYAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The absolute expression is added with Y and combined with DBR to form the effective address. </p>

</div>
</div>
<a id="a48a2a8f3366da01d25a8c2d21ea2405a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a2a8f3366da01d25a8c2d21ea2405a">&#9670;&nbsp;</a></span>_getAbsoluteIndirectAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteIndirectAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>2 bytes are pulled from the &lt;abs exp&gt; to form the effective address. </p>

</div>
</div>
<a id="a79274634263c49c0c534889fd2679372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79274634263c49c0c534889fd2679372">&#9670;&nbsp;</a></span>_getAbsoluteIndirectIndexedByXAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteIndirectIndexedByXAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The &lt;abs exp&gt; is added with X, then 2 bytes are pulled from that address to form the new location. </p>

</div>
</div>
<a id="a7e9b5200bd1e79334e926578dfb4cd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9b5200bd1e79334e926578dfb4cd80">&#9670;&nbsp;</a></span>_getAbsoluteIndirectLongAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteIndirectLongAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>3 bytes are pulled from the &lt;abs exp&gt; to form the effective address. </p>

</div>
</div>
<a id="affe98b74cecbff2b571d7c0fbc18a98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe98b74cecbff2b571d7c0fbc18a98f">&#9670;&nbsp;</a></span>_getAbsoluteLongAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getAbsoluteLongAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The effective address is the expression. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="adfc033896af066c9ceb86ec6b953fef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc033896af066c9ceb86ec6b953fef1">&#9670;&nbsp;</a></span>_getDirectAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The destination is formed by adding the direct page register with the 8-bit address to form an effective address. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="aec22f557d0b0a5cee13bea0af012b96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec22f557d0b0a5cee13bea0af012b96d">&#9670;&nbsp;</a></span>_getDirectIndexedByXAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndexedByXAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The DP address is added to X to form the effective address. The effective address is always in bank 0. </p>

</div>
</div>
<a id="a174ca3702122c120653c3bdb73dd1d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174ca3702122c120653c3bdb73dd1d2e">&#9670;&nbsp;</a></span>_getDirectIndexedByYAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndexedByYAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The DP address is added to Y to form the effective address. The effective address is always in bank 0. </p>

</div>
</div>
<a id="ab84176b8cb7da896b8f04ab85f0c02a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84176b8cb7da896b8f04ab85f0c02a1">&#9670;&nbsp;</a></span>_getDirectIndirectAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndirectAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>2 bytes are pulled from the direct page address to form the 16-bit address. It is combined with DBR to form a 24-bit effective address. </p>

</div>
</div>
<a id="ab6db946174eaab43d8d556700a19a0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6db946174eaab43d8d556700a19a0f6">&#9670;&nbsp;</a></span>_getDirectIndirectIndexedXAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndirectIndexedXAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The direct page address is calculated and added with x. 2 bytes from the dp address combined with DBR will form the effective address. </p>

</div>
</div>
<a id="a1e1b1e18fce187ed354337ae0ecab979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1b1e18fce187ed354337ae0ecab979">&#9670;&nbsp;</a></span>_getDirectIndirectIndexedYAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndirectIndexedYAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The address is DBR:$(read($($Value + D)) + Y). (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="a75152a2c49f704d2b91d4cc83f25caf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75152a2c49f704d2b91d4cc83f25caf9">&#9670;&nbsp;</a></span>_getDirectIndirectIndexedYLongAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndirectIndexedYLongAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This mode is like the previous addressing mode, but the difference is that rather than pulling 2 bytes from the DP address, it pulls 3 bytes to form the effective address. </p>

</div>
</div>
<a id="a07402e1deb2b724a6d8ca4f4c694da02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07402e1deb2b724a6d8ca4f4c694da02">&#9670;&nbsp;</a></span>_getDirectIndirectLongAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getDirectIndirectLongAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>3 bytes are pulled from the direct page address to form an effective address. </p>

</div>
</div>
<a id="afb96c1d19d9d26014e3e218dc4ef4320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb96c1d19d9d26014e3e218dc4ef4320">&#9670;&nbsp;</a></span>_getImmediateAddr16Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getImmediateAddr16Bits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Immediate address mode is specified with a value in 16 bits. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="a9df7f188f853c3ccfc4c828026c288e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df7f188f853c3ccfc4c828026c288e3">&#9670;&nbsp;</a></span>_getImmediateAddr8Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getImmediateAddr8Bits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Immediate address mode is specified with a value in 8 bits. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="a7d47eaa54c22bf44b7b913872dea167e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d47eaa54c22bf44b7b913872dea167e">&#9670;&nbsp;</a></span>_getImmediateAddrForA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getImmediateAddrForA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Immediate address mode is specified with a value in 8 or 16 bits. The value is 16 bits if the m flag is unset. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="a6fe0557a7b83897c18b2acb4cf1c4e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe0557a7b83897c18b2acb4cf1c4e22">&#9670;&nbsp;</a></span>_getImmediateAddrForX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getImmediateAddrForX </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Immediate address mode is specified with a value in 8 or 16 bits. The value is 16 bits if the x flag is unset. (This functions returns the 24bit space address of the value). </p>

</div>
</div>
<a id="a073ea4f887a9fc0172912be56edab4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073ea4f887a9fc0172912be56edab4fa">&#9670;&nbsp;</a></span>_getStackRelativeAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getStackRelativeAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The stack register is added to the &lt;8-bit exp&gt; to form the effective address. </p>

</div>
</div>
<a id="abc20ff88b5960fbdd868364c7108ef62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc20ff88b5960fbdd868364c7108ef62">&#9670;&nbsp;</a></span>_getStackRelativeIndirectIndexedYAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getStackRelativeIndirectIndexedYAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The &lt;8-bit exp&gt; is added to S and combined with DBR to form the base address. Y is added to the base address to form the effective address. </p>

</div>
</div>
<a id="a4095ccc1c84f7ca2a44e7d6cbd09b949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4095ccc1c84f7ca2a44e7d6cbd09b949">&#9670;&nbsp;</a></span>_getValueAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::_getValueAddr </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structComSquare_1_1CPU_1_1Instruction.html">Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>instruction</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the parameter address of an instruction from it's addressing mode. @info The current program counter should point to the instruction's opcode + 1. </p>
<dl class="section return"><dt>Returns</dt><dd>The address of the data to read on the instruction. </dd></dl>

</div>
</div>
<a id="aceb830e6c1d95ee76bbedac3225f2ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb830e6c1d95ee76bbedac3225f2ad1">&#9670;&nbsp;</a></span>_pop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::CPU::_pop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pop 8 bits of data from the stack. </p>

</div>
</div>
<a id="aa1fac77f8fa8c4df9834b9fe89d67ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fac77f8fa8c4df9834b9fe89d67ce4">&#9670;&nbsp;</a></span>_pop16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ComSquare::CPU::CPU::_pop16 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pop 16 bits of data from the stack. </p>

</div>
</div>
<a id="a6ee989641734e32b070a69daf41b2ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee989641734e32b070a69daf41b2ca9">&#9670;&nbsp;</a></span>_push() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ComSquare::CPU::CPU::_push </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push 16 bits of data to the stack. </p>

</div>
</div>
<a id="a950cffbe0440dcd700f2b2dde1228aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950cffbe0440dcd700f2b2dde1228aa7">&#9670;&nbsp;</a></span>_push() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ComSquare::CPU::CPU::_push </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push 8 bits of data to the stack. </p>

</div>
</div>
<a id="a20fa3fdcb2307d67d96c49bcc162f1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20fa3fdcb2307d67d96c49bcc162f1ca">&#9670;&nbsp;</a></span>_readPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::CPU::_readPC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the data at the program bank concatenated with the program counter. It also increment the program counter (the program bank is not incremented on overflows). </p>

</div>
</div>
<a id="a9adc5467ebb92d1d0a90e245502ad27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adc5467ebb92d1d0a90e245502ad27c">&#9670;&nbsp;</a></span>_runInterrupt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ComSquare::CPU::CPU::_runInterrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>nativeHandler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>emulationHandler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Run an interrupt (save state of the processor and jump to the interrupt handler) </p>

</div>
</div>
<a id="a64eec8d034981997a8d3572a2c8c271b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64eec8d034981997a8d3572a2c8c271b">&#9670;&nbsp;</a></span>ADC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::ADC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add with carry - Adds operand to the Accumulator; adds an additional 1 if carry is set. </p>

</div>
</div>
<a id="aa9ed9b100bddfa261d26086be6bff950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ed9b100bddfa261d26086be6bff950">&#9670;&nbsp;</a></span>AND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::AND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>And accumulator with memory. </p>

</div>
</div>
<a id="a8e26cafa58627cb72428148e45ad4437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e26cafa58627cb72428148e45ad4437">&#9670;&nbsp;</a></span>ASL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::ASL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arithmetic Shift Left. </p>

</div>
</div>
<a id="a58d777e489b00576fe4810cccac2f5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d777e489b00576fe4810cccac2f5a1">&#9670;&nbsp;</a></span>BCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if carry clear. </p>

</div>
</div>
<a id="a3d5f9886cf881c22c2dca569da9b0373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5f9886cf881c22c2dca569da9b0373">&#9670;&nbsp;</a></span>BCS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BCS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if carry set. </p>

</div>
</div>
<a id="a67dad70ff8ba6d6f80c9983b8a7fc298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67dad70ff8ba6d6f80c9983b8a7fc298">&#9670;&nbsp;</a></span>BEQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BEQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if equal. </p>

</div>
</div>
<a id="adde81e97c668c9692face47fc92b90bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde81e97c668c9692face47fc92b90bf">&#9670;&nbsp;</a></span>BIT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BIT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a> Bits against Accumulator. </p>

</div>
</div>
<a id="a8bbe2dec33ed1fc9a9667c6b8abcfab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbe2dec33ed1fc9a9667c6b8abcfab1">&#9670;&nbsp;</a></span>BMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if minus. </p>

</div>
</div>
<a id="adf947b1993f4c8992d059579f7389383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf947b1993f4c8992d059579f7389383">&#9670;&nbsp;</a></span>BNE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BNE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if not equal. </p>

</div>
</div>
<a id="a5f724781ef108d643d82072f30e02b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f724781ef108d643d82072f30e02b3d">&#9670;&nbsp;</a></span>BPL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BPL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if plus. </p>

</div>
</div>
<a id="a648c092eb66ca06ecb94a4a85fc23b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648c092eb66ca06ecb94a4a85fc23b28">&#9670;&nbsp;</a></span>BRA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BRA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch always. </p>

</div>
</div>
<a id="ac86dba6e400d61d89c595fb041d6cc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86dba6e400d61d89c595fb041d6cc6b">&#9670;&nbsp;</a></span>BRK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BRK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break instruction - Causes a software break. The PC is loaded from a vector table. </p>

</div>
</div>
<a id="adb4ad6dec0332feb8ceff77d61246184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4ad6dec0332feb8ceff77d61246184">&#9670;&nbsp;</a></span>BRL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BRL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch always long. </p>

</div>
</div>
<a id="ac31f4e445b94b3bab00881b186bb3c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31f4e445b94b3bab00881b186bb3c43">&#9670;&nbsp;</a></span>BVC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BVC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if Overflow Clear. </p>

</div>
</div>
<a id="a73d664ceb4a1f91d066b607c29f2459b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d664ceb4a1f91d066b607c29f2459b">&#9670;&nbsp;</a></span>BVS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::BVS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Branch if Overflow Set. </p>

</div>
</div>
<a id="ae4353180585b31196112579a38b9d8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4353180585b31196112579a38b9d8d6">&#9670;&nbsp;</a></span>CLC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CLC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the carry flag. </p>

</div>
</div>
<a id="a6124d141634268fb999f1a43659c8459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6124d141634268fb999f1a43659c8459">&#9670;&nbsp;</a></span>CLD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CLD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the decimal flag. </p>

</div>
</div>
<a id="ae47b1624d18df46c57ba58f03bd85755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47b1624d18df46c57ba58f03bd85755">&#9670;&nbsp;</a></span>CLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the Interrupt Disable flag. </p>

</div>
</div>
<a id="a5be09d0aba7fbbbf147fb61d65bbf92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be09d0aba7fbbbf147fb61d65bbf92e">&#9670;&nbsp;</a></span>CLV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CLV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the overflow flag. </p>

</div>
</div>
<a id="a153036927c878c221b62f10313110b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153036927c878c221b62f10313110b6c">&#9670;&nbsp;</a></span>CMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compare Accumulator with <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a>. </p>

</div>
</div>
<a id="a132055b5a8885b3de504fb93499dd2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132055b5a8885b3de504fb93499dd2f5">&#9670;&nbsp;</a></span>COP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::COP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Co-Processor Enable instruction - Causes a software break. The PC is loaded from a vector table. </p>

</div>
</div>
<a id="aa076ca695cfa607fd58b856d400fa4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa076ca695cfa607fd58b856d400fa4cc">&#9670;&nbsp;</a></span>CPX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CPX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compare the X register with the memory. </p>

</div>
</div>
<a id="a174c317c13380178307255459cf23560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174c317c13380178307255459cf23560">&#9670;&nbsp;</a></span>CPY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::CPY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compare the Y register with the memory. </p>

</div>
</div>
<a id="aadc3f3d2acc2f5db10c71b643971e62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc3f3d2acc2f5db10c71b643971e62b">&#9670;&nbsp;</a></span>DEC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::DEC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement. </p>

</div>
</div>
<a id="aca417b59b1e61d85c8ad9d52b55f2310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca417b59b1e61d85c8ad9d52b55f2310">&#9670;&nbsp;</a></span>DEX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::DEX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement the X register. </p>

</div>
</div>
<a id="a16b3984a180b3f97a34b785066cfc2b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b3984a180b3f97a34b785066cfc2b8">&#9670;&nbsp;</a></span>DEY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::DEY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement the Y register. </p>

</div>
</div>
<a id="afcae5914bbdd738f1182864683209e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcae5914bbdd738f1182864683209e72">&#9670;&nbsp;</a></span>EOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::EOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>XOR, Exclusive OR accumulator with memory. </p>

</div>
</div>
<a id="a163e4df4251fa32e0b9e51266d36e3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163e4df4251fa32e0b9e51266d36e3f3">&#9670;&nbsp;</a></span>executeInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ComSquare::CPU::CPU::executeInstruction </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execute a single instruction. </p>
<dl class="section return"><dt>Returns</dt><dd>The number of <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> cycles that the instruction took. </dd></dl>

</div>
</div>
<a id="a49b4bd7407a08a6e01bdc5adcb9fab2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b4bd7407a08a6e01bdc5adcb9fab2b">&#9670;&nbsp;</a></span>getBus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a>&amp; ComSquare::CPU::CPU::getBus </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the memory bus used by this <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>

</div>
</div>
<a id="acc8a35786bc453f56d913b4a9a9c2946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc8a35786bc453f56d913b4a9a9c2946">&#9670;&nbsp;</a></span>getComponent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceComSquare.html#a891b49feb5c3e0aaa4873ff19b49968c">Component</a> ComSquare::CPU::CPU::getComponent </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the component of this accessor (used for debug purpose) </p>

<p>Implements <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a31289443bb26086fb74c724cdafd2241">ComSquare::Memory::IMemory</a>.</p>

</div>
</div>
<a id="a2de75cee00237888b5998677df33205a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de75cee00237888b5998677df33205a">&#9670;&nbsp;</a></span>getName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ComSquare::CPU::CPU::getName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of this accessor (used for debug purpose) </p>

<p>Implements <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a34d654c04a8a992b439c4270d566263f">ComSquare::Memory::IMemory</a>.</p>

</div>
</div>
<a id="aafdb38e48a7f5ea9d91a2c77a9172157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdb38e48a7f5ea9d91a2c77a9172157">&#9670;&nbsp;</a></span>getSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> ComSquare::CPU::CPU::getSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the size of the data. This size can be lower than the mapped data. </p>
<dl class="section return"><dt>Returns</dt><dd>The number of bytes inside this memory. </dd></dl>

<p>Implements <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a1072ab44e7389913ff67cb77ff118c8b">ComSquare::Memory::IMemory</a>.</p>

</div>
</div>
<a id="ad3032863a475f3bc1a49bfb9c429941c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3032863a475f3bc1a49bfb9c429941c">&#9670;&nbsp;</a></span>getValueName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ComSquare::CPU::CPU::getValueName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of the data at the address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address (in local space) </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a1f02b894a85d7b1a0b8bae677039d821">ComSquare::Memory::IMemory</a>.</p>

</div>
</div>
<a id="a90dffdb4340269a4c8d2f597ac3af074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90dffdb4340269a4c8d2f597ac3af074">&#9670;&nbsp;</a></span>INC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::INC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Increment. </p>

</div>
</div>
<a id="ad027ed50dc1e28368fd9cf0e02a0fe33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad027ed50dc1e28368fd9cf0e02a0fe33">&#9670;&nbsp;</a></span>INX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::INX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Increment the X register. </p>

</div>
</div>
<a id="ab95d1bdcb5299dd2f5be0e318cf0cb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95d1bdcb5299dd2f5be0e318cf0cb9c">&#9670;&nbsp;</a></span>INY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::INY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Increment the Y register. </p>

</div>
</div>
<a id="a9a341059d03dec27b1875bae5679d9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a341059d03dec27b1875bae5679d9df">&#9670;&nbsp;</a></span>JML()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::JML </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Long jump. </p>

</div>
</div>
<a id="a203de0115f6b8e8313e43115530998a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203de0115f6b8e8313e43115530998a4">&#9670;&nbsp;</a></span>JMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::JMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Jump. </p>

</div>
</div>
<a id="a2a3531b353074e7da70666020c61ccc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3531b353074e7da70666020c61ccc0">&#9670;&nbsp;</a></span>JSL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::JSL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Jump to subroutine (long) </p>

</div>
</div>
<a id="a6fa2053dd40431ef80dd3e80ee68d47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa2053dd40431ef80dd3e80ee68d47f">&#9670;&nbsp;</a></span>JSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::JSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Jump to subroutine. </p>

</div>
</div>
<a id="ae15d67e816e1fcbafd5d30559d2a0054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15d67e816e1fcbafd5d30559d2a0054">&#9670;&nbsp;</a></span>LDA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::LDA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load the accumulator from memory. </p>

</div>
</div>
<a id="a5ecc0516ac3f151edf3c357f979dd945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecc0516ac3f151edf3c357f979dd945">&#9670;&nbsp;</a></span>LDX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::LDX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load the X index register from memory. </p>

</div>
</div>
<a id="a26a2ce36b077ab179932facfef242bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a2ce36b077ab179932facfef242bbc">&#9670;&nbsp;</a></span>LDY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::LDY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load the Y index register from memory. </p>

</div>
</div>
<a id="a42115a79960fbe265306b20a828d4fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42115a79960fbe265306b20a828d4fb7">&#9670;&nbsp;</a></span>LSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::LSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd3ce82736c8bde86a59bb36d74dd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd3ce82736c8bde86a59bb36d74dd36">&#9670;&nbsp;</a></span>MVN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::MVN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>params</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Block Move Next. This instruction is special: it takes parameter in the registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">X_register</td><td>Source address </td></tr>
    <tr><td class="paramname">Y_register</td><td>Destination address </td></tr>
    <tr><td class="paramname">C_register</td><td>(16 bits accumulator) Length -1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3645d0d2937a57ae7eba2f76efdb0c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3645d0d2937a57ae7eba2f76efdb0c94">&#9670;&nbsp;</a></span>MVP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::MVP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>params</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Block Move Previous. This instruction is special: it takes parameter in the registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">X_register</td><td>Source address (last byte) </td></tr>
    <tr><td class="paramname">Y_register</td><td>Destination address (last byte) </td></tr>
    <tr><td class="paramname">C_register</td><td>(16 bits accumulator) Length -1 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa0450b4a99a00bccd5883409c81899ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0450b4a99a00bccd5883409c81899ee">&#9670;&nbsp;</a></span>NOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::NOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>No OP. </p>

</div>
</div>
<a id="ad60d8b0a2ead2a5697badc4a4b5280bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60d8b0a2ead2a5697badc4a4b5280bb">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a>&amp; ComSquare::CPU::CPU::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> is not assignable. </p>

</div>
</div>
<a id="adb5fe7b97ecbdb42f7127306d8c5d45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5fe7b97ecbdb42f7127306d8c5d45d">&#9670;&nbsp;</a></span>ORA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::ORA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Or accumulator with memory. </p>

</div>
</div>
<a id="a721c704c94e428584d485020f7f78a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721c704c94e428584d485020f7f78a4e">&#9670;&nbsp;</a></span>PEA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PEA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push Effective Absolute Address. </p>

</div>
</div>
<a id="a0de16fd52a0dc596e0e00399eb0b7847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de16fd52a0dc596e0e00399eb0b7847">&#9670;&nbsp;</a></span>PEI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PEI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push Effective Indirect Address. </p>

</div>
</div>
<a id="ab1251a78fdd1a3a951f85c1e4efdb7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1251a78fdd1a3a951f85c1e4efdb7fb">&#9670;&nbsp;</a></span>PER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push Effective PC Relative Indirect Address. </p>

</div>
</div>
<a id="a72ae9316662759d38ec95b2923e2a14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ae9316662759d38ec95b2923e2a14b">&#9670;&nbsp;</a></span>PHA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the accumulator to the stack. </p>

</div>
</div>
<a id="a3ce1b4b92f7af34ad569d1786910fd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce1b4b92f7af34ad569d1786910fd7b">&#9670;&nbsp;</a></span>PHB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the data bank register to the stack. </p>

</div>
</div>
<a id="a1aa93147c53f18511d4760c6b0937d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa93147c53f18511d4760c6b0937d18">&#9670;&nbsp;</a></span>PHD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the direct page register to the stack. </p>

</div>
</div>
<a id="a2de8d7e1c88e5d264ba7f1d82712f1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de8d7e1c88e5d264ba7f1d82712f1e0">&#9670;&nbsp;</a></span>PHK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the program bank register to the stack. </p>

</div>
</div>
<a id="adb16c2fbae3114862bc289634f64848d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb16c2fbae3114862bc289634f64848d">&#9670;&nbsp;</a></span>PHP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the processor status register to the stack. </p>

</div>
</div>
<a id="a42e0cc41a9af88ceb1414db1f8097aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e0cc41a9af88ceb1414db1f8097aa9">&#9670;&nbsp;</a></span>PHX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the x index register to the stack. </p>

</div>
</div>
<a id="aec7b43a08ce8f98785dc4df9c5a57c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7b43a08ce8f98785dc4df9c5a57c7d">&#9670;&nbsp;</a></span>PHY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PHY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push the y index register to the stack. </p>

</div>
</div>
<a id="aeb7f1406cc42df0ec98582d8e455e3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7f1406cc42df0ec98582d8e455e3c8">&#9670;&nbsp;</a></span>PLA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PLA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull the accumulator to the stack. </p>

</div>
</div>
<a id="aa8f044dc01617116ad380ff74780dccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f044dc01617116ad380ff74780dccc">&#9670;&nbsp;</a></span>PLB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PLB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull the data bank register to the stack. </p>

</div>
</div>
<a id="ae80b82b0cefe9be78b47bc2d62c2d1ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80b82b0cefe9be78b47bc2d62c2d1ef">&#9670;&nbsp;</a></span>PLD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PLD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull the direct page register to the stack. </p>

</div>
</div>
<a id="aeb3233b8d712ac2aa368a38208f8f0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3233b8d712ac2aa368a38208f8f0d0">&#9670;&nbsp;</a></span>PLP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PLP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull the processor status register to the stack. </p>

</div>
</div>
<a id="a1ad5e23741a1c053cd06384893367327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad5e23741a1c053cd06384893367327">&#9670;&nbsp;</a></span>PLX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PLX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull the x index register to the stack. </p>

</div>
</div>
<a id="a94154f049b7a5083fab08b461794ec60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94154f049b7a5083fab08b461794ec60">&#9670;&nbsp;</a></span>PLY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::PLY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull the y index register to the stack. </p>

</div>
</div>
<a id="a2f5e100896256e62f1995a0172f3a5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5e100896256e62f1995a0172f3a5e5">&#9670;&nbsp;</a></span>read()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::CPU::read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read from the internal <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> register. </p>
<p>@bref The <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>'s internal registers starts at $4200 and finish at $421F.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address to read from. The address 0x0 should refer to the first byte of the register. </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classComSquare_1_1InvalidAddress.html" title="Exception thrown when trying to read/write to an invalid address.">InvalidAddress</a></td><td>will be thrown if the address is more than $1F (the number of register). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return the value of the register. </dd></dl>

<p>Implements <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a8459ed12c4172ee29ecdc84330f99ff7">ComSquare::Memory::IMemory</a>.</p>

</div>
</div>
<a id="afa03a28905adcf67aace60f361f8c504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa03a28905adcf67aace60f361f8c504">&#9670;&nbsp;</a></span>REP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::REP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset status bits. </p>

</div>
</div>
<a id="a803d393fbde6b5e001619826d3301326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803d393fbde6b5e001619826d3301326">&#9670;&nbsp;</a></span>RESB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::RESB </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset interrupt - Called on boot and when the reset button is pressed. </p>
<dl class="section note"><dt>Note</dt><dd>This also triggers the callback onReset; </dd></dl>

</div>
</div>
<a id="a86accccda3b65b489fc4d9e1f734533e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86accccda3b65b489fc4d9e1f734533e">&#9670;&nbsp;</a></span>ROL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::ROL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad034183fc31c65aa30e15b8b5e733af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad034183fc31c65aa30e15b8b5e733af2">&#9670;&nbsp;</a></span>ROR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::ROR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aebf8b5542748d6ff446f4309af899ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf8b5542748d6ff446f4309af899ee8">&#9670;&nbsp;</a></span>RTI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::RTI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return from Interrupt - Used to return from a interrupt handler. </p>

</div>
</div>
<a id="a68a4cb224ff5807ea801f397ae422da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a4cb224ff5807ea801f397ae422da7">&#9670;&nbsp;</a></span>RTL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::RTL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return from subroutine long. </p>

</div>
</div>
<a id="acb0e10813bd634115ee626821021a06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0e10813bd634115ee626821021a06a">&#9670;&nbsp;</a></span>RTS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::RTS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return from subroutine. </p>

</div>
</div>
<a id="acd035c4c932f7d0e725325736cae7ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd035c4c932f7d0e725325736cae7ae9">&#9670;&nbsp;</a></span>runDMA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ComSquare::CPU::CPU::runDMA </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>maxCycles</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run <a class="el" href="classComSquare_1_1CPU_1_1DMA.html" title="Class handling all DMA/HDMA transfers (Direct Memory Access or H-Blank Direct Memory Access)">DMA</a>'s pending transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">maxCycles</td><td>The maximum of cycle to run </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> cycles that elapsed </dd></dl>

</div>
</div>
<a id="ae83cfde2836e77ab29adbb7908bc16f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83cfde2836e77ab29adbb7908bc16f5">&#9670;&nbsp;</a></span>SBC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::SBC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Subtract with Borrow from Accumulator. </p>

</div>
</div>
<a id="ab17be91d6075073b132842ad2fa17aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17be91d6075073b132842ad2fa17aa7">&#9670;&nbsp;</a></span>SEC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::SEC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the carry Flag. </p>

</div>
</div>
<a id="a95c9aa7734f4786496b1438cda28d903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c9aa7734f4786496b1438cda28d903">&#9670;&nbsp;</a></span>SED()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::SED </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the decimal flag. </p>

</div>
</div>
<a id="a0595eec64c80b8e1a8ae646310b29a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0595eec64c80b8e1a8ae646310b29a09">&#9670;&nbsp;</a></span>SEI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::SEI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the Interrupt Disable flag. </p>

</div>
</div>
<a id="a3ae311bdc62842b9533f20912b81c82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae311bdc62842b9533f20912b81c82e">&#9670;&nbsp;</a></span>SEP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::SEP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set status bits. </p>

</div>
</div>
<a id="afe1107f85a98f6f6e6bad68ca195b9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1107f85a98f6f6e6bad68ca195b9d8">&#9670;&nbsp;</a></span>setBus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ComSquare::CPU::CPU::setBus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a> &amp;&#160;</td>
          <td class="paramname"><em>bus</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the memory bus used by this <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>The bus to use. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a918df98ecc9e6fe73d838d639a2677bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918df98ecc9e6fe73d838d639a2677bd">&#9670;&nbsp;</a></span>STA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::STA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Store the accumulator to memory. </p>

</div>
</div>
<a id="ad64fa4c9368f35615963c0904b15f05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64fa4c9368f35615963c0904b15f05e">&#9670;&nbsp;</a></span>STP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::STP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Stop the processor. </p>

</div>
</div>
<a id="a08330caa60b1bad81763ea3b9c916380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08330caa60b1bad81763ea3b9c916380">&#9670;&nbsp;</a></span>STX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::STX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Store the index register X to memory. </p>

</div>
</div>
<a id="aaa3b91c146dcb356cb186b12b470079c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3b91c146dcb356cb186b12b470079c">&#9670;&nbsp;</a></span>STY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::STY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Store the index register Y to memory. </p>

</div>
</div>
<a id="a4e952ebcde020de6d820479559ac3788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e952ebcde020de6d820479559ac3788">&#9670;&nbsp;</a></span>STZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::STZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Store zero to the memory. </p>

</div>
</div>
<a id="a6348cca3d08a0cf48e9129c49def29a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6348cca3d08a0cf48e9129c49def29a1">&#9670;&nbsp;</a></span>TAX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer A to X. </p>

</div>
</div>
<a id="a742eb91d4a715872c0837b07db3ea127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742eb91d4a715872c0837b07db3ea127">&#9670;&nbsp;</a></span>TAY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TAY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer A to Y. </p>

</div>
</div>
<a id="ac1d52750126fa4a194dc334585ad68d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d52750126fa4a194dc334585ad68d3">&#9670;&nbsp;</a></span>TCD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TCD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer 16 bit A to DP. </p>

</div>
</div>
<a id="af38e2d2b94d1045d0f392087f9fbad7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38e2d2b94d1045d0f392087f9fbad7f">&#9670;&nbsp;</a></span>TCS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TCS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer 16 bit A to SP. </p>

</div>
</div>
<a id="a9faf7524d7a65a320af2caac6c188a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9faf7524d7a65a320af2caac6c188a3c">&#9670;&nbsp;</a></span>TDC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TDC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer DP to 16 bit A. </p>

</div>
</div>
<a id="aad6b372e11d638155eb095223ba6ac96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6b372e11d638155eb095223ba6ac96">&#9670;&nbsp;</a></span>TRB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TRB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test and Reset <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a> Bits Against Accumulator. </p>

</div>
</div>
<a id="a1b61baa3167cf0064c10c5b44d69e063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b61baa3167cf0064c10c5b44d69e063">&#9670;&nbsp;</a></span>TSB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TSB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>valueAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test and Set <a class="el" href="namespaceComSquare_1_1Memory.html">Memory</a> Bits Against Accumulator. </p>

</div>
</div>
<a id="a7c17837117b4fa9b517d3873e85f00b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c17837117b4fa9b517d3873e85f00b2">&#9670;&nbsp;</a></span>TSC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TSC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer DP to 16 bit A. </p>

</div>
</div>
<a id="a12e13b99b321e42774da9803f18783b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e13b99b321e42774da9803f18783b0">&#9670;&nbsp;</a></span>TSX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TSX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer SP to X. </p>

</div>
</div>
<a id="ab7c7059a6ca85394f1800461afd3c702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c7059a6ca85394f1800461afd3c702">&#9670;&nbsp;</a></span>TXA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TXA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer X to A. </p>

</div>
</div>
<a id="a18065e33aac6c33cdf46d4c69895a15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18065e33aac6c33cdf46d4c69895a15b">&#9670;&nbsp;</a></span>TXS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TXS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer X to SP. </p>

</div>
</div>
<a id="a5659a45a9799e243a4c7b2ff5200f29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5659a45a9799e243a4c7b2ff5200f29d">&#9670;&nbsp;</a></span>TXY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TXY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer X to Y. </p>

</div>
</div>
<a id="a07fbd81becf124669cf1d0014379b228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07fbd81becf124669cf1d0014379b228">&#9670;&nbsp;</a></span>TYA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TYA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer Y to A. </p>

</div>
</div>
<a id="a549fb1a5c8b2ce94ce2a34b59f309feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549fb1a5c8b2ce94ce2a34b59f309feb">&#9670;&nbsp;</a></span>TYX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::TYX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transfer Y to X. </p>

</div>
</div>
<a id="a2430bced5669db1a437368f10a3e8452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2430bced5669db1a437368f10a3e8452">&#9670;&nbsp;</a></span>update()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ComSquare::CPU::CPU::update </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>maxCycle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function continue to execute the <a class="el" href="namespaceComSquare_1_1Cartridge.html">Cartridge</a> code. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">maxCycle</td><td>The maximum number of cycle to run. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> cycles that elapsed </dd></dl>

</div>
</div>
<a id="aa5a06f0839b3919bbe2b8a518a7d225e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a06f0839b3919bbe2b8a518a7d225e">&#9670;&nbsp;</a></span>WAI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::WAI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Wait for Interrupt. </p>

</div>
</div>
<a id="a9e1c50f2656d89fe358c3039317e51a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1c50f2656d89fe358c3039317e51a8">&#9670;&nbsp;</a></span>WDM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::WDM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WDM Reserved for Future Expansion (used as a code breakpoint) </p>

</div>
</div>
<a id="a98d7a910393934e63f4ea479cea49f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d7a910393934e63f4ea479cea49f2e">&#9670;&nbsp;</a></span>write()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ComSquare::CPU::CPU::write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write data to the internal <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>The address to write to. The address 0x0 should refer to the first byte of register. </td></tr>
    <tr><td class="paramname">data</td><td>The new value of the register. </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classComSquare_1_1InvalidAddress.html" title="Exception thrown when trying to read/write to an invalid address.">InvalidAddress</a></td><td>will be thrown if the address is more than $1F (the number of register). </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classComSquare_1_1Memory_1_1IMemory.html#a449bc89798a0b86028bb0413106514d9">ComSquare::Memory::IMemory</a>.</p>

</div>
</div>
<a id="a31cbc68d4493d064df1a43073b9e44cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31cbc68d4493d064df1a43073b9e44cb">&#9670;&nbsp;</a></span>XBA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::XBA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Exchange the B and A Accumulators. </p>

</div>
</div>
<a id="a33ec05b5b7178d75c5e2f14e803fe808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ec05b5b7178d75c5e2f14e803fe808">&#9670;&nbsp;</a></span>XCE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ComSquare::CPU::CPU::XCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceComSquare_1_1CPU.html#a2c9982ab8e7f411dc611a2f3f5131457">AddressingMode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Exchange Carry and Emulation Flags. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="afa8fca14532e3680d2437ae306b09228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8fca14532e3680d2437ae306b09228">&#9670;&nbsp;</a></span>_bus</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::reference_wrapper&lt;<a class="el" href="classComSquare_1_1Memory_1_1IMemoryBus.html">Memory::IMemoryBus</a>&gt; ComSquare::CPU::CPU::_bus</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The memory bus to use for read/write. </p>

</div>
</div>
<a id="ae51fd27a1d318f195a64721f455f4fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae51fd27a1d318f195a64721f455f4fc4">&#9670;&nbsp;</a></span>_cartridgeHeader</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structComSquare_1_1Cartridge_1_1Header.html">Cartridge::Header</a>&amp; ComSquare::CPU::CPU::_cartridgeHeader</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The cartridge header (stored for interrupt vectors..) </p>

</div>
</div>
<a id="a499c541b6f8e43185d06de680c5b3477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499c541b6f8e43185d06de680c5b3477">&#9670;&nbsp;</a></span>_dmaChannels</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::array&lt;<a class="el" href="classComSquare_1_1CPU_1_1DMA.html">DMA</a>, 8&gt; ComSquare::CPU::CPU::_dmaChannels</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classComSquare_1_1CPU_1_1DMA.html" title="Class handling all DMA/HDMA transfers (Direct Memory Access or H-Blank Direct Memory Access)">DMA</a> channels witch are mapped to the bus. </p>

</div>
</div>
<a id="a26311dd1002189892f60e2668109bdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26311dd1002189892f60e2668109bdcf">&#9670;&nbsp;</a></span>_hasIndexCrossedPageBoundary</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::_hasIndexCrossedPageBoundary = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if an addressing mode with an iterator (x, y) has crossed the page. (Used because crossing the page boundary take one more cycle to run certain instructions). </p>

</div>
</div>
<a id="a4566720e2cf2ce891a1332932c2f1e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4566720e2cf2ce891a1332932c2f1e0e">&#9670;&nbsp;</a></span>_internalRegisters</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html">InternalRegisters</a> ComSquare::CPU::CPU::_internalRegisters {}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal registers of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> (accessible from the bus via addr $4200 to $421F). </p>

</div>
</div>
<a id="ac9c6fa76bf7171654b0b52896f699927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c6fa76bf7171654b0b52896f699927">&#9670;&nbsp;</a></span>_isEmulationMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::_isEmulationMode = true</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a> running in emulation mode (in 8bits) </p>

</div>
</div>
<a id="a79a09a31cc4854aade007daee005578e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a09a31cc4854aade007daee005578e">&#9670;&nbsp;</a></span>_isStopped</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::_isStopped = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the processor is stopped (using an STP instruction), the clock is stopped and no instruction will be run until a manual reset. </p>

</div>
</div>
<a id="a8a235d66ddfd03d92f90546e65eef53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a235d66ddfd03d92f90546e65eef53d">&#9670;&nbsp;</a></span>_isWaitingForInterrupt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::_isWaitingForInterrupt = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is the processor waiting for an interrupt (if true, instructions are not run until an interrupt is requested). </p>

</div>
</div>
<a id="a579c0dd2e1cafca0dd3617c05a33d1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579c0dd2e1cafca0dd3617c05a33d1f7">&#9670;&nbsp;</a></span>_registers</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structComSquare_1_1CPU_1_1Registers.html">Registers</a> ComSquare::CPU::CPU::_registers {}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>All the registers of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>

</div>
</div>
<a id="afe70164debc171bb4c454836bd7a4048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe70164debc171bb4c454836bd7a4048">&#9670;&nbsp;</a></span>instructions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structComSquare_1_1CPU_1_1Instruction.html">Instruction</a> ComSquare::CPU::CPU::instructions[0x100]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All the instructions of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. @info Instructions are indexed by their opcode. </p>

</div>
</div>
<a id="a891c21555fbce93807088f4cfbffa4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891c21555fbce93807088f4cfbffa4b6">&#9670;&nbsp;</a></span>IsAbortRequested</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::IsAbortRequested = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is an abort requested. </p>

</div>
</div>
<a id="a5332788152d43c0a9c86e7f2fff68662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5332788152d43c0a9c86e7f2fff68662">&#9670;&nbsp;</a></span>isDisabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::isDisabled = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if you want to disable updates of this <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>

</div>
</div>
<a id="abca2e6b626337d000a5213fa2cb9e5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca2e6b626337d000a5213fa2cb9e5e2">&#9670;&nbsp;</a></span>IsIRQRequested</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::IsIRQRequested = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is an interrupt (maskable) requested. </p>

</div>
</div>
<a id="a5b0847e910a9431c98dd1c53c518ba76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0847e910a9431c98dd1c53c518ba76">&#9670;&nbsp;</a></span>IsNMIRequested</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ComSquare::CPU::CPU::IsNMIRequested = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is an NMI (non-maskable interrupt) requested. </p>

</div>
</div>
<a id="aac45ef09663d8fb21d54b99c34b9a04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac45ef09663d8fb21d54b99c34b9a04a">&#9670;&nbsp;</a></span>onReset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classComSquare_1_1Callback.html">Callback</a> ComSquare::CPU::CPU::onReset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The callback triggered on reset. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>sources/CPU/<a class="el" href="CPU_8hpp_source.html">CPU.hpp</a></li>
<li>sources/CPU/<a class="el" href="AddressingModes_8cpp.html">AddressingModes.cpp</a></li>
<li>sources/CPU/<a class="el" href="CPU_8cpp.html">CPU.cpp</a></li>
<li>sources/CPU/Instructions/<a class="el" href="BitsInstructions_8cpp.html">BitsInstructions.cpp</a></li>
<li>sources/CPU/Instructions/<a class="el" href="InternalInstruction_8cpp.html">InternalInstruction.cpp</a></li>
<li>sources/CPU/Instructions/<a class="el" href="Interrupts_8cpp.html">Interrupts.cpp</a></li>
<li>sources/CPU/Instructions/<a class="el" href="MathematicalOperations_8cpp.html">MathematicalOperations.cpp</a></li>
<li>sources/CPU/Instructions/<a class="el" href="MemoryInstructions_8cpp.html">MemoryInstructions.cpp</a></li>
<li>sources/CPU/Instructions/<a class="el" href="TransferRegisters_8cpp.html">TransferRegisters.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
