\doxysection{HASH\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structHASH__TypeDef}{}\label{structHASH__TypeDef}\index{HASH\_TypeDef@{HASH\_TypeDef}}


HASH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_adba940f3265121b77f9304b1843010ea}{CR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_ac4f283960465f7a1d318ed66d4b88f74}{DIN}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_a4b07bc8eb36129062d3f331921316d66}{STR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_acb0d3ac4cdf8c478ca0ffeebadc04840}{HR}} \mbox{[}5\mbox{]}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_a01011d00eb28b8798af8c5dfedf6f35d}{IMR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_a8af8c27ac134cbeb13af4e4e856de537}{SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_a9f95e7cb8f85cae58cc429e14e96f663}{RESERVED}} \mbox{[}52\mbox{]}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{structHASH__TypeDef_af7ae6bac0500d97592f523fdbc1e3e12}{CSR}} \mbox{[}51\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HASH. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structHASH__TypeDef_adba940f3265121b77f9304b1843010ea}\label{structHASH__TypeDef_adba940f3265121b77f9304b1843010ea} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+CR}

HASH control register, Address offset\+: 0x00 ~\newline
 \Hypertarget{structHASH__TypeDef_af7ae6bac0500d97592f523fdbc1e3e12}\label{structHASH__TypeDef_af7ae6bac0500d97592f523fdbc1e3e12} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+CSR\mbox{[}51\mbox{]}}

HASH context swap registers, Address offset\+: 0x0\+F8-\/0x1\+C0 \Hypertarget{structHASH__TypeDef_ac4f283960465f7a1d318ed66d4b88f74}\label{structHASH__TypeDef_ac4f283960465f7a1d318ed66d4b88f74} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!DIN@{DIN}}
\index{DIN@{DIN}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIN}{DIN}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+DIN}

HASH data input register, Address offset\+: 0x04 ~\newline
 \Hypertarget{structHASH__TypeDef_acb0d3ac4cdf8c478ca0ffeebadc04840}\label{structHASH__TypeDef_acb0d3ac4cdf8c478ca0ffeebadc04840} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!HR@{HR}}
\index{HR@{HR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HR}{HR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+HR\mbox{[}5\mbox{]}}

HASH digest registers, Address offset\+: 0x0\+C-\/0x1C ~\newline
 \Hypertarget{structHASH__TypeDef_a01011d00eb28b8798af8c5dfedf6f35d}\label{structHASH__TypeDef_a01011d00eb28b8798af8c5dfedf6f35d} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+IMR}

HASH interrupt enable register, Address offset\+: 0x20 ~\newline
 \Hypertarget{structHASH__TypeDef_a9f95e7cb8f85cae58cc429e14e96f663}\label{structHASH__TypeDef_a9f95e7cb8f85cae58cc429e14e96f663} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+RESERVED\mbox{[}52\mbox{]}}

Reserved, 0x28-\/0x\+F4 ~\newline
 \Hypertarget{structHASH__TypeDef_a8af8c27ac134cbeb13af4e4e856de537}\label{structHASH__TypeDef_a8af8c27ac134cbeb13af4e4e856de537} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+SR}

HASH status register, Address offset\+: 0x24 ~\newline
 \Hypertarget{structHASH__TypeDef_a4b07bc8eb36129062d3f331921316d66}\label{structHASH__TypeDef_a4b07bc8eb36129062d3f331921316d66} 
\index{HASH\_TypeDef@{HASH\_TypeDef}!STR@{STR}}
\index{STR@{STR}!HASH\_TypeDef@{HASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STR}{STR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HASH\+\_\+\+Type\+Def\+::\+STR}

HASH start register, Address offset\+: 0x08 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/gijs/\+Documents/\+STM32/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
