K. Nakamura, Inverter-Minimum Networks, IEEE Transactions on Computers, v.36 n.2, p.226-230, February 1987
Shao Chin Sung , Keisuke Tanaka, Limiting negations in bounded-depth circuits: an extension of Markov's theorem, Information Processing Letters, v.90 n.1, p.15-20, 15 April 2004
Tso-Kai Liu, Synthesis Algorithms for 2-level MOS Networks, IEEE Transactions on Computers, v.24 n.1, p.72-79, January 1975
Stasys Jukna, On the minimum number of negations leading to super-polynomial savings, Information Processing Letters, v.89 n.2, p.71-74, 31 January 2004
Tso-Kai Liu, Synthesis of Multilevel Feed-Forward MOS Networks, IEEE Transactions on Computers, v.26 n.6, p.581-588, June 1977
Jing He , Hongyu Liang , Jayalal M. N. Sarma, Limiting negations in bounded treewidth and upward planar circuits, Proceedings of the 35th international conference on Mathematical foundations of computer science, p.417-428, August 23-27, 2010, Brno, Czech Republic
T. K. Liu, Synthesis of Feed-Forward MOS Networks with Cells of Similar Complexities, IEEE Transactions on Computers, v.26 n.8, p.826-831, August 1977
Keisuke Tanaka , Tetsuro Nishino, On the complexity of negation-limited Boolean networks, Proceedings of the twenty-sixth annual ACM symposium on Theory of computing, p.38-47, May 23-25, 1994, Montreal, Quebec, Canada
J. Paul Roth, Minimization over Boolean trees, IBM Journal of Research and Development, v.4 n.5, p.543-558, November 1960
Hiroki Morizumi, Note: Limiting negations in non-deterministic circuits, Theoretical Computer Science, v.410 n.38-40, p.3988-3994, September, 2009
Kazuo Iwama , Hiroki Morizumi , Jun Tarui, Negation-Limited complexity of parity and inverters, Proceedings of the 17th international conference on Algorithms and Computation, December 18-20, 2006, Kolkata, India
Kazuyuki Amano , Akira Maruoka , Jun Tarui, On the negation-limited circuit complexity of merging, Proceedings of the 5th annual international conference on Computing and combinatorics, July 26-28, 1999, Tokyo, Japan
Robert Beals , Tetsuro Nishino , Keisuke Tanaka, More on the complexity of negation-limited circuits, Proceedings of the twenty-seventh annual ACM symposium on Theory of computing, p.585-595, May 29-June 01, 1995, Las Vegas, Nevada, United States
Kazuyuki Amano , Akira Maruoka , Jun Tarui, On the negation-limited circuit complexity of merging, Discrete Applied Mathematics, v.126 n.1, p.3-8, March 2003
Hiroki Morizumi , Jun Tarui, Linear-size log-depth negation-limited inverter for k-tonic binary sequences, Theoretical Computer Science, v.410 n.11, p.1054-1060, March, 2009
Hiroki Morizumi, Limiting Negations in Formulas, Proceedings of the 36th International Colloquium on Automata, Languages and Programming: Part I, July 05-12, 2009, Rhodes, Greece
Takayuki Sato , Kazuyuki Amano , Akira Maruoka, On the negation-limited circuit complexity of sorting and invertingk-tonic sequences, Proceedings of the 12th annual international conference on Computing and Combinatorics, August 15-18, 2006, Taipei, Taiwan
Hiroki Morizumi , Jun Tarui, Linear-size log-depth negation-limited inverter for k-tonic binary sequences, Proceedings of the 4th international conference on Theory and applications of models of computation, May 22-25, 2007, Shanghai, China
Marc D. Riedel , Jehoshua Bruck, Cyclic Boolean circuits, Discrete Applied Mathematics, v.160 n.13-14, p.1877-1900, September, 2012
Tao Feng , Li-C Wang , Kwang-Ting (Tim) Cheng , Chih-Chang (Andy) Lin, Using 2-domain partitioned OBDD data structure in an enhanced symbolic simulator, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.4, p.627-650, October 2005
Benjamin Rossman, Correlation bounds against monotone NC, Proceedings of the 30th Conference on Computational Complexity, p.392-411, June 17-19, 2015, Portland, Oregon
