{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555346669593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555346669609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 10:44:29 2019 " "Processing started: Mon Apr 15 10:44:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555346669609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346669609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gated_sr_latch_test -c gated_sr_latch_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off gated_sr_latch_test -c gated_sr_latch_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346669609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555346670006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555346670006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file gated_sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_sr_latch " "Found entity 1: gated_sr_latch" {  } { { "gated_sr_latch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab12/gated_sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555346683262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346683262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gated_sr_latch_test.v 1 1 " "Using design file gated_sr_latch_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gated_sr_latch_test " "Found entity 1: gated_sr_latch_test" {  } { { "gated_sr_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab12/gated_sr_latch_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555346683294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1555346683294 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "gated_sr_latch_test.v(18) " "Verilog HDL Instantiation warning at gated_sr_latch_test.v(18): instance has no name" {  } { { "gated_sr_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab12/gated_sr_latch_test.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555346683294 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "LEDR gated_sr_latch_test.v(18) " "Verilog HDL error at gated_sr_latch_test.v(18): LEDR is not declared under this prefix" {  } { { "gated_sr_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab12/gated_sr_latch_test.v" 18 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1555346683294 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555346683403 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 15 10:44:43 2019 " "Processing ended: Mon Apr 15 10:44:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555346683403 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555346683403 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555346683403 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346683403 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555346684028 ""}
