#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct  9 13:58:04 2021
# Process ID: 29244
# Current directory: F:/AU/ERTS/Assignments/assignment2/ex3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19548 F:\AU\ERTS\Assignments\assignment2\ex3\ex3.xpr
# Log file: F:/AU/ERTS/Assignments/assignment2/ex3/vivado.log
# Journal file: F:/AU/ERTS/Assignments/assignment2/ex3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/AU/ERTS/Assignments/assignment2/ex3/ex3.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/AU/ERTS/Assignments/assignment2/ex3/ex3.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  F:/AU/ERTS/Assignments/assignment2/ex3/matrix_ip_1.0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_ip:1.0 matrix_ip_0
endgroup
set_property name matrix_ip [get_bd_cells matrix_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins matrix_ip/S00_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force F:/AU/ERTS/Assignments/assignment2/ex3/ex3.runs/impl_1/system_wrapper.sysdef F:/AU/ERTS/Assignments/assignment2/ex3/ex3.sdk/system_wrapper.hdf

