Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ise_projects/Decoder_4x16_using_3x8/dec_4x16_w2_isim_beh.exe -prj /home/ise/ise_projects/Decoder_4x16_using_3x8/dec_4x16_w2_beh.prj work.dec_4x16_w2 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/Decoder_4x16_using_3x8/dec_3x8.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/Decoder_4x16_using_3x8/dec_4x16_w_fault2.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/Decoder_4x16_using_3x8/dec_4x16_w2.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/ise_projects/Decoder_4x16_using_3x8/dec_4x16_w_fault2.v" Line 24: Size mismatch in connection of port <E>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 94924 KB
Fuse CPU Usage: 1350 ms
Compiling module dec_3x8
Compiling module dec_4x16_w_fault2
Compiling module dec_4x16_w2
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/ise/ise_projects/Decoder_4x16_using_3x8/dec_4x16_w2_isim_beh.exe
Fuse Memory Usage: 98048 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 350 ms
