Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 56A8A75E9D1
	for <lists+qemu-devel@lfdr.de>; Mon, 24 Jul 2023 04:36:07 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1qNlQY-00009s-1b; Sun, 23 Jul 2023 22:36:02 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1qNlQV-00006B-SU; Sun, 23 Jul 2023 22:36:00 -0400
Received: from mail-yb1-xb2d.google.com ([2607:f8b0:4864:20::b2d])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1qNlQT-0004Uo-WD; Sun, 23 Jul 2023 22:35:59 -0400
Received: by mail-yb1-xb2d.google.com with SMTP id
 3f1490d57ef6-c11e2b31b95so4291859276.3; 
 Sun, 23 Jul 2023 19:35:57 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20221208; t=1690166156; x=1690770956;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=iJlKx1f6kI60kqVTgGahmDqj4vp3CcN0Iec7vQ9gZbM=;
 b=DviKHP4JLkVQkETLQi8ek7O1xJcinwjkdIX7Cm/K0noVhe85DCoXWaiq1hoxu1yB8/
 VrIRvVxyCjVPhIenawX9KQ8Cm8caklSGuwj6jsBZbdDSd3lweJv9EcpvmPjUz+pb3wpE
 ppGMuTa1qBGdupa62xUrBGqSh9WM9IVhuCjP61peQKHGpCaxUxWdfwYGp40ki8beww1u
 EungaThaT3NxNqfC42bmz3ZMT/3AUqqz2Dh4bvI/yOb6t/bm/uvoKr3cQRLlACUuWpS1
 CpzQbdBl0+vC/X8nVAIgXVRa0/51vjZ0L4tOEjBMlx0oNxoNUVs5NxGiFlQxF+iMiiRg
 5UiA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20221208; t=1690166156; x=1690770956;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=iJlKx1f6kI60kqVTgGahmDqj4vp3CcN0Iec7vQ9gZbM=;
 b=WO9CVUUi03oINt29o8kMJ/bivmYKzcl3YywFOOoCS5eWIMwAhxVisvrpJVtAO3Fy1G
 iyAb29FLaESB2mCtt2AljFUw5R8SIyJnIRC0vkI1MDhbaw5Xmn0Nsej6luioUTM99YZh
 1pE2o3vxGP7V4KIqy6lp9OBu7l2UL8bWXPpjrxWfLMVgiqzxe5EcjaGDQTt+Df62QFaR
 wrXIKUprpr8vYAcGWnOVW4Ag1jziyshiCoVnqDmJQBl5aqROmsNzEa1abSoxVps8vKsS
 c987r5cQZRAaiVqJefcTG6yt4llRc7TgvMDi7Ap9YU5qTsldqsNhDOSVaqv8gdu1gL5A
 FCxw==
X-Gm-Message-State: ABy/qLY0QUBYPhauiGHM1n3xOTLfsj/87edRPRB+4DxC5QXdybIs1VnI
 +njD7MKhk89nwseIgkyjlFX44fLmVnksOgsAHeg=
X-Google-Smtp-Source: APBJJlHSlbzfFoYJdWIf0OMG/T9MUeyK7Aagu6wCmbt7EsMiko7xtvgSTA75aRH3oVoXS3Yn1Y7Hn6MrU2dXmnxO7AE=
X-Received: by 2002:a25:14d6:0:b0:d0a:d15b:3b0f with SMTP id
 205-20020a2514d6000000b00d0ad15b3b0fmr3713323ybu.33.1690166156533; Sun, 23
 Jul 2023 19:35:56 -0700 (PDT)
MIME-Version: 1.0
References: <cover.1689819031.git.tjeznach@rivosinc.com>
 <4e045d8bd6a211e821b07c6437c9023f183bcacc.1689819032.git.tjeznach@rivosinc.com>
In-Reply-To: <4e045d8bd6a211e821b07c6437c9023f183bcacc.1689819032.git.tjeznach@rivosinc.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 24 Jul 2023 12:35:30 +1000
Message-ID: <CAKmqyKPPFJ1o8chsNUnb0iLKu5gX67H-QBnm_+HkeNckEkfOTg@mail.gmail.com>
Subject: Re: [PATCH 5/5] hw/riscv: virt: support for RISC-V IOMMU platform
 device.
To: Tomasz Jeznach <tjeznach@rivosinc.com>
Cc: Alistair Francis <alistair.francis@wdc.com>,
 Bin Meng <bin.meng@windriver.com>, 
 Palmer Dabbelt <palmer@dabbelt.com>, Paolo Bonzini <pbonzini@redhat.com>, 
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 =?UTF-8?Q?Daniel_P_=2E_Berrang=C3=A9?= <berrange@redhat.com>, 
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, 
 =?UTF-8?B?TWFyYy1BbmRyw6kgTHVyZWF1?= <marcandre.lureau@redhat.com>, 
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@linaro.org>, 
 Thomas Huth <thuth@redhat.com>, Weiwei Li <liweiwei@iscas.ac.cn>,
 qemu-devel@nongnu.org, qemu-riscv@nongnu.org, linux@rivosinc.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::b2d;
 envelope-from=alistair23@gmail.com; helo=mail-yb1-xb2d.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Thu, Jul 20, 2023 at 12:35=E2=80=AFPM Tomasz Jeznach <tjeznach@rivosinc.=
com> wrote:
>
> Adding virt machine property 'iommu' to enable/disable IOMMU
> support, with platform RISC-V IOMMU device implementation.
>
> Generate device tree entry for riscv-iommu device, along with
> mapping all PCI device identifiers to the single IOMMU device
> instance.
>
> Signed-off-by: Tomasz Jeznach <tjeznach@rivosinc.com>
> ---
>  hw/riscv/Kconfig        |   1 +
>  hw/riscv/virt.c         | 100 +++++++++++++++++++++++++++++++++++++++-
>  include/hw/riscv/virt.h |   3 ++
>  3 files changed, 103 insertions(+), 1 deletion(-)
>
> diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig
> index 617a509f1b..b1a3a9994f 100644
> --- a/hw/riscv/Kconfig
> +++ b/hw/riscv/Kconfig
> @@ -41,6 +41,7 @@ config RISCV_VIRT
>      select SERIAL
>      select RISCV_ACLINT
>      select RISCV_APLIC
> +    select RISCV_IOMMU
>      select RISCV_IMSIC
>      select SIFIVE_PLIC
>      select SIFIVE_TEST
> diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> index d90286dc46..49cc7105af 100644
> --- a/hw/riscv/virt.c
> +++ b/hw/riscv/virt.c
> @@ -32,6 +32,7 @@
>  #include "hw/core/sysbus-fdt.h"
>  #include "target/riscv/pmu.h"
>  #include "hw/riscv/riscv_hart.h"
> +#include "hw/riscv/iommu.h"
>  #include "hw/riscv/virt.h"
>  #include "hw/riscv/boot.h"
>  #include "hw/riscv/numa.h"
> @@ -88,7 +89,8 @@ static const MemMapEntry virt_memmap[] =3D {
>      [VIRT_APLIC_M] =3D      {  0xc000000, APLIC_SIZE(VIRT_CPUS_MAX) },
>      [VIRT_APLIC_S] =3D      {  0xd000000, APLIC_SIZE(VIRT_CPUS_MAX) },
>      [VIRT_UART0] =3D        { 0x10000000,         0x100 },
> -    [VIRT_VIRTIO] =3D       { 0x10001000,        0x1000 },
> +    [VIRT_IOMMU] =3D        { 0x10001000,        0x1000 },
> +    [VIRT_VIRTIO] =3D       { 0x10008000,        0x1000 }, /* VIRTIO_COU=
NT */

We shouldn't change existing addresses

Alistair

>      [VIRT_FW_CFG] =3D       { 0x10100000,          0x18 },
>      [VIRT_FLASH] =3D        { 0x20000000,     0x4000000 },
>      [VIRT_IMSIC_M] =3D      { 0x24000000, VIRT_IMSIC_MAX_SIZE },
> @@ -1019,6 +1021,44 @@ static void create_fdt_fw_cfg(RISCVVirtState *s, c=
onst MemMapEntry *memmap)
>      g_free(nodename);
>  }
>
> +static void create_fdt_iommu(RISCVVirtState *s, const MemMapEntry *memma=
p,
> +    uint32_t irq_mmio_phandle)
> +{
> +    MachineState *ms =3D MACHINE(s);
> +    uint32_t iommu_phandle;
> +    const char *irq_names[] =3D { "cmdq", "fltq", "pm", "priq" };
> +    char *iommu_node;
> +    char *pci_node;
> +
> +    pci_node =3D g_strdup_printf("/soc/pci@%" PRIx64, memmap[VIRT_PCIE_E=
CAM].base);
> +    iommu_node =3D g_strdup_printf("/soc/iommu@%" PRIx64, memmap[VIRT_IO=
MMU].base);
> +
> +    iommu_phandle =3D qemu_fdt_alloc_phandle(ms->fdt);
> +    qemu_fdt_add_subnode(ms->fdt, iommu_node);
> +    qemu_fdt_setprop_string(ms->fdt, iommu_node, "compatible", "riscv,io=
mmu");
> +    qemu_fdt_setprop_cell(ms->fdt, iommu_node, "#iommu-cells", 1);
> +    qemu_fdt_setprop_cell(ms->fdt, iommu_node, "phandle", iommu_phandle)=
;
> +    qemu_fdt_setprop_cells(ms->fdt, iommu_node, "reg",
> +        0x0, memmap[VIRT_IOMMU].base, 0x0, memmap[VIRT_IOMMU].size);
> +    qemu_fdt_setprop_cell(ms->fdt, iommu_node, "interrupt-parent", irq_m=
mio_phandle);
> +    qemu_fdt_setprop_string_array(ms->fdt, iommu_node, "interrupt-names"=
,
> +        (char **) &irq_names, ARRAY_SIZE(irq_names));
> +    qemu_fdt_setprop_cells(ms->fdt, iommu_node, "interrupts",
> +        IOMMU_IRQ + 0, 0x4,
> +        IOMMU_IRQ + 1, 0x4,
> +        IOMMU_IRQ + 2, 0x4,
> +        IOMMU_IRQ + 3, 0x4);
> +    qemu_fdt_setprop_cells(ms->fdt, pci_node, "iommu-map",
> +        0x0, iommu_phandle, 0x0, 0xffff);
> +    g_free(iommu_node);
> +    g_free(pci_node);
> +}
> +
> +static bool virt_is_iommu_enabled(RISCVVirtState *s)
> +{
> +    return s->iommu !=3D ON_OFF_AUTO_OFF;
> +}
> +
>  static void create_fdt(RISCVVirtState *s, const MemMapEntry *memmap)
>  {
>      MachineState *ms =3D MACHINE(s);
> @@ -1051,6 +1091,10 @@ static void create_fdt(RISCVVirtState *s, const Me=
mMapEntry *memmap)
>
>      create_fdt_pcie(s, memmap, irq_pcie_phandle, msi_pcie_phandle);
>
> +    if (virt_is_iommu_enabled(s)) {
> +        create_fdt_iommu(s, memmap, irq_mmio_phandle);
> +    }
> +
>      create_fdt_reset(s, memmap, &phandle);
>
>      create_fdt_uart(s, memmap, irq_mmio_phandle);
> @@ -1210,6 +1254,31 @@ static DeviceState *virt_create_aia(RISCVVirtAIATy=
pe aia_type, int aia_guests,
>      return aplic_m;
>  }
>
> +static DeviceState *virt_create_iommu(RISCVVirtState *s, DeviceState *ir=
qchip)
> +{
> +    DeviceState *iommu;
> +    int i;
> +
> +    iommu =3D qdev_new(TYPE_RISCV_IOMMU_SYS);
> +
> +    if (s->aia_type !=3D VIRT_AIA_TYPE_APLIC_IMSIC) {
> +        /* Disable MSI_FLAT [22], MSI_MRIF [23] if IMSIC is not enabled.=
 */
> +        qdev_prop_set_uint64(iommu, "capabilities", ~(BIT_ULL(22) | BIT_=
ULL(23)));
> +    }
> +
> +    /* Fixed base register address */
> +    qdev_prop_set_uint64(iommu, "addr", virt_memmap[VIRT_IOMMU].base);
> +
> +    sysbus_realize_and_unref(SYS_BUS_DEVICE(iommu), &error_fatal);
> +
> +    for (i =3D 0; i < 4; i++) {
> +        sysbus_connect_irq(SYS_BUS_DEVICE(iommu), i,
> +            qdev_get_gpio_in(irqchip, IOMMU_IRQ + i));
> +    }
> +
> +    return iommu;
> +}
> +
>  static void create_platform_bus(RISCVVirtState *s, DeviceState *irqchip)
>  {
>      DeviceState *dev;
> @@ -1506,6 +1575,10 @@ static void virt_machine_init(MachineState *machin=
e)
>
>      create_platform_bus(s, mmio_irqchip);
>
> +    if (virt_is_iommu_enabled(s)) {
> +        virt_create_iommu(s, mmio_irqchip);
> +    }
> +
>      serial_mm_init(system_memory, memmap[VIRT_UART0].base,
>          0, qdev_get_gpio_in(mmio_irqchip, UART0_IRQ), 399193,
>          serial_hd(0), DEVICE_LITTLE_ENDIAN);
> @@ -1533,6 +1606,7 @@ static void virt_machine_instance_init(Object *obj)
>      s->oem_id =3D g_strndup(ACPI_BUILD_APPNAME6, 6);
>      s->oem_table_id =3D g_strndup(ACPI_BUILD_APPNAME8, 8);
>      s->acpi =3D ON_OFF_AUTO_AUTO;
> +    s->iommu =3D ON_OFF_AUTO_AUTO;
>  }
>
>  static char *virt_get_aia_guests(Object *obj, Error **errp)
> @@ -1607,6 +1681,23 @@ static void virt_set_aclint(Object *obj, bool valu=
e, Error **errp)
>      s->have_aclint =3D value;
>  }
>
> +static void virt_get_iommu(Object *obj, Visitor *v, const char *name,
> +                           void *opaque, Error **errp)
> +{
> +    RISCVVirtState *s =3D RISCV_VIRT_MACHINE(obj);
> +    OnOffAuto iommu =3D s->iommu;
> +
> +    visit_type_OnOffAuto(v, name, &iommu, errp);
> +}
> +
> +static void virt_set_iommu(Object *obj, Visitor *v, const char *name,
> +                           void *opaque, Error **errp)
> +{
> +    RISCVVirtState *s =3D RISCV_VIRT_MACHINE(obj);
> +
> +    visit_type_OnOffAuto(v, name, &s->iommu, errp);
> +}
> +
>  bool virt_is_acpi_enabled(RISCVVirtState *s)
>  {
>      return s->acpi !=3D ON_OFF_AUTO_OFF;
> @@ -1683,6 +1774,13 @@ static void virt_machine_class_init(ObjectClass *o=
c, void *data)
>      machine_class_allow_dynamic_sysbus_dev(mc, TYPE_TPM_TIS_SYSBUS);
>  #endif
>
> +    machine_class_allow_dynamic_sysbus_dev(mc, TYPE_RISCV_IOMMU_SYS);
> +    object_class_property_add(oc, "iommu", "OnOffAuto",
> +                              virt_get_iommu, virt_set_iommu,
> +                              NULL, NULL);
> +    object_class_property_set_description(oc, "iommu",
> +        "Set on/off to enable/disable emulating RISC-V IOMMU platform de=
vice");
> +
>      if (tcg_enabled()) {
>          object_class_property_add_bool(oc, "aclint", virt_get_aclint,
>                                         virt_set_aclint);
> diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h
> index e5c474b26e..47b9a4f103 100644
> --- a/include/hw/riscv/virt.h
> +++ b/include/hw/riscv/virt.h
> @@ -59,6 +59,7 @@ struct RISCVVirtState {
>      char *oem_id;
>      char *oem_table_id;
>      OnOffAuto acpi;
> +    OnOffAuto iommu;
>      const MemMapEntry *memmap;
>  };
>
> @@ -73,6 +74,7 @@ enum {
>      VIRT_APLIC_M,
>      VIRT_APLIC_S,
>      VIRT_UART0,
> +    VIRT_IOMMU,
>      VIRT_VIRTIO,
>      VIRT_FW_CFG,
>      VIRT_IMSIC_M,
> @@ -91,6 +93,7 @@ enum {
>      VIRTIO_IRQ =3D 1, /* 1 to 8 */
>      VIRTIO_COUNT =3D 8,
>      PCIE_IRQ =3D 0x20, /* 32 to 35 */
> +    IOMMU_IRQ =3D 60, /* 60 to 63 */
>      VIRT_PLATFORM_BUS_IRQ =3D 64, /* 64 to 95 */
>  };
>
> --
> 2.34.1
>
>

