<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='73' type='SmallVector&lt;llvm::MaskRolPair, 1&gt;'/>
<offset>704</offset>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1443' u='a' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='773' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
