<stg><name>fft1D_512</name>


<trans_list>

<trans id="2287" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="2" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="38" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="39" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="43" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="44" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="48" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="49" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="53" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="54" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="58" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="59" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="95" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="96" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="100" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="101" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="105" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="106" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="110" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="111" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="115" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="149" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %tid = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln114 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln114"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_x, void @empty_8, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %work_x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_y, void @empty_8, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %work_y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %DATA_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_x"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %DATA_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_y"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %data_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_x"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %data_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_y"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %smem = alloca i64 1

]]></Node>
<StgValue><ssdm name="smem"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %data_x_addr = getelementptr i64 %data_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_x_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %data_y_addr = getelementptr i64 %data_y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_y_addr"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %data_x_addr_1 = getelementptr i64 %data_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_x_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %data_y_addr_1 = getelementptr i64 %data_y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_y_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %data_x_addr_2 = getelementptr i64 %data_x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_x_addr_2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %data_y_addr_2 = getelementptr i64 %data_y, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_y_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %data_x_addr_3 = getelementptr i64 %data_x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_x_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %data_y_addr_3 = getelementptr i64 %data_y, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_y_addr_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %data_x_addr_4 = getelementptr i64 %data_x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_x_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %data_y_addr_4 = getelementptr i64 %data_y, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_y_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %data_x_addr_5 = getelementptr i64 %data_x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_x_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %data_y_addr_5 = getelementptr i64 %data_y, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_y_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %data_x_addr_6 = getelementptr i64 %data_x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_x_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %data_y_addr_6 = getelementptr i64 %data_y, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_y_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %data_x_addr_7 = getelementptr i64 %data_x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_x_addr_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %data_y_addr_7 = getelementptr i64 %data_y, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_y_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:27 %store_ln115 = store i7 0, i7 %tid

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:28 %br_ln128 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %tid_11 = load i7 %tid

]]></Node>
<StgValue><ssdm name="tid_11"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln128 = icmp_eq  i7 %tid_11, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln128 = add i7 %tid_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln128 = br i1 %icmp_ln128, void %for.inc.split, void %for.inc481.preheader

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:7 %xor_ln132 = xor i7 %tid_11, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:8 %zext_ln132 = zext i7 %xor_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %work_x_addr_1 = getelementptr i64 %work_x, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="work_x_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:10 %work_x_load_1 = load i9 %work_x_addr_1

]]></Node>
<StgValue><ssdm name="work_x_load_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:17 %sext_ln134 = sext i7 %xor_ln132

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:18 %zext_ln134 = zext i8 %sext_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %work_x_addr_3 = getelementptr i64 %work_x, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="work_x_addr_3"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:20 %work_x_load_3 = load i9 %work_x_addr_3

]]></Node>
<StgValue><ssdm name="work_x_load_3"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:45 %work_y_addr_1 = getelementptr i64 %work_y, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="work_y_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:46 %work_y_load_1 = load i9 %work_y_addr_1

]]></Node>
<StgValue><ssdm name="work_y_load_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:51 %work_y_addr_3 = getelementptr i64 %work_y, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="work_y_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:52 %work_y_load_3 = load i9 %work_y_addr_3

]]></Node>
<StgValue><ssdm name="work_y_load_3"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:246 %store_ln115 = store i7 %add_ln128, i7 %tid

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="32">
<![CDATA[
for.inc481.preheader:0 %tid_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc481.preheader:1 %store_ln115 = store i7 0, i7 %tid_1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
for.inc481.preheader:2 %br_ln176 = br void %for.inc481

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="7">
<![CDATA[
for.inc.split:1 %zext_ln128_1 = zext i7 %tid_11

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:10 %work_x_load_1 = load i9 %work_x_addr_1

]]></Node>
<StgValue><ssdm name="work_x_load_1"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:20 %work_x_load_3 = load i9 %work_x_addr_3

]]></Node>
<StgValue><ssdm name="work_x_load_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:27 %add_ln136 = add i9 %zext_ln128_1, i9 320

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:28 %zext_ln136 = zext i9 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %work_x_addr_5 = getelementptr i64 %work_x, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="work_x_addr_5"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:30 %work_x_load_5 = load i9 %work_x_addr_5

]]></Node>
<StgValue><ssdm name="work_x_load_5"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="7">
<![CDATA[
for.inc.split:37 %sext_ln138 = sext i7 %xor_ln132

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:38 %zext_ln138 = zext i9 %sext_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:39 %work_x_addr_7 = getelementptr i64 %work_x, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="work_x_addr_7"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:40 %work_x_load_7 = load i9 %work_x_addr_7

]]></Node>
<StgValue><ssdm name="work_x_load_7"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:46 %work_y_load_1 = load i9 %work_y_addr_1

]]></Node>
<StgValue><ssdm name="work_y_load_1"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:52 %work_y_load_3 = load i9 %work_y_addr_3

]]></Node>
<StgValue><ssdm name="work_y_load_3"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:57 %work_y_addr_5 = getelementptr i64 %work_y, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="work_y_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:58 %work_y_load_5 = load i9 %work_y_addr_5

]]></Node>
<StgValue><ssdm name="work_y_load_5"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:63 %work_y_addr_7 = getelementptr i64 %work_y, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="work_y_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:64 %work_y_load_7 = load i9 %work_y_addr_7

]]></Node>
<StgValue><ssdm name="work_y_load_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:11 %c0_x_1 = bitcast i64 %work_x_load_1

]]></Node>
<StgValue><ssdm name="c0_x_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc.split:12 %zext_ln133_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %tid_11

]]></Node>
<StgValue><ssdm name="zext_ln133_cast"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:13 %zext_ln133 = zext i8 %zext_ln133_cast

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %work_x_addr_2 = getelementptr i64 %work_x, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="work_x_addr_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:15 %work_x_load_2 = load i9 %work_x_addr_2

]]></Node>
<StgValue><ssdm name="work_x_load_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:21 %c0_x_3 = bitcast i64 %work_x_load_3

]]></Node>
<StgValue><ssdm name="c0_x_3"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:30 %work_x_load_5 = load i9 %work_x_addr_5

]]></Node>
<StgValue><ssdm name="work_x_load_5"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:31 %bitcast_ln136 = bitcast i64 %work_x_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln136"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8">
<![CDATA[
for.inc.split:32 %sext_ln137 = sext i8 %zext_ln133_cast

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:33 %zext_ln137 = zext i9 %sext_ln137

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:34 %work_x_addr_6 = getelementptr i64 %work_x, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="work_x_addr_6"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:35 %work_x_load_6 = load i9 %work_x_addr_6

]]></Node>
<StgValue><ssdm name="work_x_load_6"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:40 %work_x_load_7 = load i9 %work_x_addr_7

]]></Node>
<StgValue><ssdm name="work_x_load_7"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:41 %bitcast_ln138 = bitcast i64 %work_x_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln138"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:47 %c0_y_1 = bitcast i64 %work_y_load_1

]]></Node>
<StgValue><ssdm name="c0_y_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:48 %work_y_addr_2 = getelementptr i64 %work_y, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="work_y_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:49 %work_y_load_2 = load i9 %work_y_addr_2

]]></Node>
<StgValue><ssdm name="work_y_load_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:53 %c0_y_3 = bitcast i64 %work_y_load_3

]]></Node>
<StgValue><ssdm name="c0_y_3"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:58 %work_y_load_5 = load i9 %work_y_addr_5

]]></Node>
<StgValue><ssdm name="work_y_load_5"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:59 %bitcast_ln145 = bitcast i64 %work_y_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:60 %work_y_addr_6 = getelementptr i64 %work_y, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="work_y_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:61 %work_y_load_6 = load i9 %work_y_addr_6

]]></Node>
<StgValue><ssdm name="work_y_load_6"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:64 %work_y_load_7 = load i9 %work_y_addr_7

]]></Node>
<StgValue><ssdm name="work_y_load_7"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:65 %bitcast_ln147 = bitcast i64 %work_y_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:70 %c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:71 %c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:72 %tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:73 %sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:78 %add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:79 %add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:80 %tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:81 %sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln128 = zext i7 %tid_11

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %work_x_addr = getelementptr i64 %work_x, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="work_x_addr"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:5 %work_x_load = load i9 %work_x_addr

]]></Node>
<StgValue><ssdm name="work_x_load"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:15 %work_x_load_2 = load i9 %work_x_addr_2

]]></Node>
<StgValue><ssdm name="work_x_load_2"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:16 %c0_x_2 = bitcast i64 %work_x_load_2

]]></Node>
<StgValue><ssdm name="c0_x_2"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc.split:22 %zext_ln135_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %tid_11

]]></Node>
<StgValue><ssdm name="zext_ln135_cast"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:23 %zext_ln135 = zext i9 %zext_ln135_cast

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %work_x_addr_4 = getelementptr i64 %work_x, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="work_x_addr_4"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:25 %work_x_load_4 = load i9 %work_x_addr_4

]]></Node>
<StgValue><ssdm name="work_x_load_4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:35 %work_x_load_6 = load i9 %work_x_addr_6

]]></Node>
<StgValue><ssdm name="work_x_load_6"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:36 %bitcast_ln137 = bitcast i64 %work_x_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln137"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %work_y_addr = getelementptr i64 %work_y, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="work_y_addr"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:43 %work_y_load = load i9 %work_y_addr

]]></Node>
<StgValue><ssdm name="work_y_load"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:49 %work_y_load_2 = load i9 %work_y_addr_2

]]></Node>
<StgValue><ssdm name="work_y_load_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:50 %c0_y_2 = bitcast i64 %work_y_load_2

]]></Node>
<StgValue><ssdm name="c0_y_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:54 %work_y_addr_4 = getelementptr i64 %work_y, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="work_y_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:55 %work_y_load_4 = load i9 %work_y_addr_4

]]></Node>
<StgValue><ssdm name="work_y_load_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:61 %work_y_load_6 = load i9 %work_y_addr_6

]]></Node>
<StgValue><ssdm name="work_y_load_6"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:62 %bitcast_ln146 = bitcast i64 %work_y_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln146"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:70 %c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:71 %c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:72 %tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:73 %sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:74 %add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:75 %add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:76 %tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:77 %sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:78 %add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:79 %add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:80 %tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:81 %sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split:180 %trunc_ln153 = trunc i7 %tid_11

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:5 %work_x_load = load i9 %work_x_addr

]]></Node>
<StgValue><ssdm name="work_x_load"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:6 %c0_x = bitcast i64 %work_x_load

]]></Node>
<StgValue><ssdm name="c0_x"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:25 %work_x_load_4 = load i9 %work_x_addr_4

]]></Node>
<StgValue><ssdm name="work_x_load_4"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:26 %bitcast_ln135 = bitcast i64 %work_x_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln135"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:43 %work_y_load = load i9 %work_y_addr

]]></Node>
<StgValue><ssdm name="work_y_load"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:44 %c0_y = bitcast i64 %work_y_load

]]></Node>
<StgValue><ssdm name="c0_y"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:55 %work_y_load_4 = load i9 %work_y_addr_4

]]></Node>
<StgValue><ssdm name="work_y_load_4"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:56 %bitcast_ln144 = bitcast i64 %work_y_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln144"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:70 %c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:71 %c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:72 %tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:73 %sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:74 %add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:75 %add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:76 %tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:77 %sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:78 %add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:79 %add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:80 %tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:81 %sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="304" st_id="7" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:70 %c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:71 %c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:72 %tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:73 %sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:74 %add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:75 %add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:76 %tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:77 %sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:78 %add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:79 %add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:80 %tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:81 %sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="320" st_id="8" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:74 %add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:75 %add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:76 %tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:77 %sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:82 %bitcast_ln150 = bitcast i64 %sub3

]]></Node>
<StgValue><ssdm name="bitcast_ln150"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:83 %xor_ln150 = xor i64 %bitcast_ln150, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:84 %bitcast_ln150_1 = bitcast i64 %xor_ln150

]]></Node>
<StgValue><ssdm name="bitcast_ln150_1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:85 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:87 %bitcast_ln150_2 = bitcast i64 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_2"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:88 %xor_ln150_1 = xor i64 %bitcast_ln150_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:89 %bitcast_ln150_3 = bitcast i64 %xor_ln150_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_3"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:90 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:102 %bitcast_ln150_8 = bitcast i64 %tmp_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln150_8"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:103 %xor_ln150_4 = xor i64 %bitcast_ln150_8, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_4"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:104 %bitcast_ln150_9 = bitcast i64 %xor_ln150_4

]]></Node>
<StgValue><ssdm name="bitcast_ln150_9"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:105 %bitcast_ln150_10 = bitcast i64 %sub7

]]></Node>
<StgValue><ssdm name="bitcast_ln150_10"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:106 %xor_ln150_5 = xor i64 %bitcast_ln150_10, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_5"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:107 %bitcast_ln150_11 = bitcast i64 %xor_ln150_5

]]></Node>
<StgValue><ssdm name="bitcast_ln150_11"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:108 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:110 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:116 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:117 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:118 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:119 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="348" st_id="9" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:85 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:90 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:92 %mul7 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:100 %mul1 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:108 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:110 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:116 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:117 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:118 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:119 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="362" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:85 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:90 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:92 %mul7 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:100 %mul1 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:108 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:110 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:112 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:113 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:114 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:115 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:116 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:117 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:118 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:119 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="376" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:85 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:90 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:92 %mul7 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:100 %mul1 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:108 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:110 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:112 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:113 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:114 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:115 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:116 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:117 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:118 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:119 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="390" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:86 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:91 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:92 %mul7 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:100 %mul1 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:109 %mul4 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:111 %mul6 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:112 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:113 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:114 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:115 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:120 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:128 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="402" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:86 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:91 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:93 %bitcast_ln150_4 = bitcast i64 %sub5

]]></Node>
<StgValue><ssdm name="bitcast_ln150_4"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:94 %xor_ln150_2 = xor i64 %bitcast_ln150_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_2"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:95 %bitcast_ln150_5 = bitcast i64 %xor_ln150_2

]]></Node>
<StgValue><ssdm name="bitcast_ln150_5"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:96 %sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:97 %bitcast_ln150_6 = bitcast i64 %tmp_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_6"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:98 %xor_ln150_3 = xor i64 %bitcast_ln150_6, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_3"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:99 %bitcast_ln150_7 = bitcast i64 %xor_ln150_3

]]></Node>
<StgValue><ssdm name="bitcast_ln150_7"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:101 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:109 %mul4 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:111 %mul6 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:112 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:113 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:114 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:115 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:120 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:128 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="420" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:86 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:91 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:96 %sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:101 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:109 %mul4 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:111 %mul6 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:120 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:128 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:130 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:132 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:134 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:136 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="432" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:86 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:91 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:96 %sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:101 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:109 %mul4 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:111 %mul6 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:120 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:128 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:130 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:132 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:134 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:136 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="444" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:96 %sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:101 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:121 %bitcast_ln150_12 = bitcast i64 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln150_12"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:122 %xor_ln150_6 = xor i64 %bitcast_ln150_12, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_6"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:123 %bitcast_ln150_13 = bitcast i64 %xor_ln150_6

]]></Node>
<StgValue><ssdm name="bitcast_ln150_13"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:124 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:125 %bitcast_ln150_14 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln150_14"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:126 %xor_ln150_7 = xor i64 %bitcast_ln150_14, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_7"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:127 %bitcast_ln150_15 = bitcast i64 %xor_ln150_7

]]></Node>
<StgValue><ssdm name="bitcast_ln150_15"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:129 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:130 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:132 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:134 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:136 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:150 %add13 = dadd i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:151 %add14 = dadd i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:152 %tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="tmp_1_50"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:153 %sub14 = dsub i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="462" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:124 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:129 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:130 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:131 %store_ln150 = store i64 %add, i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:132 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:133 %store_ln150 = store i64 %add10, i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:134 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:135 %store_ln150 = store i64 %sub10, i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:136 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:137 %store_ln150 = store i64 %sub11, i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:146 %c0_x_11 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:147 %c0_y_11 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:148 %c0_x_10 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:149 %c0_y_10 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:150 %add13 = dadd i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:151 %add14 = dadd i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:152 %tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="tmp_1_50"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:153 %sub14 = dsub i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="480" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:124 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:129 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:146 %c0_x_11 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:147 %c0_y_11 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:148 %c0_x_10 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:149 %c0_y_10 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:150 %add13 = dadd i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:151 %add14 = dadd i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:152 %tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="tmp_1_50"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:153 %sub14 = dsub i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="490" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:124 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:129 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:146 %c0_x_11 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:147 %c0_y_11 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:148 %c0_x_10 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:149 %c0_y_10 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:150 %add13 = dadd i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:151 %add14 = dadd i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:152 %tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4

]]></Node>
<StgValue><ssdm name="tmp_1_50"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:153 %sub14 = dsub i64 %c0_y_9, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="500" st_id="20" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:138 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:140 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:142 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:144 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:146 %c0_x_11 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:147 %c0_y_11 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:148 %c0_x_10 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:149 %c0_y_10 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:154 %mul3 = dmul i64 %tmp_1_50, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:162 %mul5 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="510" st_id="21" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:138 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:140 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:142 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:144 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:154 %mul3 = dmul i64 %tmp_1_50, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:162 %mul5 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:164 %add15 = dadd i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:166 %add16 = dadd i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:168 %sub17 = dsub i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:170 %sub18 = dsub i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="520" st_id="22" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:138 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:140 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:142 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:144 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:154 %mul3 = dmul i64 %tmp_1_50, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:162 %mul5 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:164 %add15 = dadd i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:166 %add16 = dadd i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:168 %sub17 = dsub i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:170 %sub18 = dsub i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="530" st_id="23" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:138 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:139 %store_ln150 = store i64 %add11, i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:140 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:141 %store_ln150 = store i64 %add12, i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:142 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:143 %store_ln150 = store i64 %sub12, i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:144 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:145 %store_ln150 = store i64 %sub13, i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:154 %mul3 = dmul i64 %tmp_1_50, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:162 %mul5 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:164 %add15 = dadd i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:166 %add16 = dadd i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:168 %sub17 = dsub i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:170 %sub18 = dsub i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:155 %bitcast_ln150_16 = bitcast i64 %sub14

]]></Node>
<StgValue><ssdm name="bitcast_ln150_16"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:156 %xor_ln150_8 = xor i64 %bitcast_ln150_16, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_8"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:157 %bitcast_ln150_17 = bitcast i64 %xor_ln150_8

]]></Node>
<StgValue><ssdm name="bitcast_ln150_17"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:158 %sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:159 %bitcast_ln150_18 = bitcast i64 %tmp_1_50

]]></Node>
<StgValue><ssdm name="bitcast_ln150_18"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:160 %xor_ln150_9 = xor i64 %bitcast_ln150_18, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_9"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:161 %bitcast_ln150_19 = bitcast i64 %xor_ln150_9

]]></Node>
<StgValue><ssdm name="bitcast_ln150_19"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:163 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:164 %add15 = dadd i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:165 %store_ln150 = store i64 %add15, i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:166 %add16 = dadd i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:167 %store_ln150 = store i64 %add16, i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:168 %sub17 = dsub i64 %c0_x_11, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:169 %store_ln150 = store i64 %sub17, i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:170 %sub18 = dsub i64 %c0_y_11, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:171 %store_ln150 = store i64 %sub18, i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="560" st_id="25" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:158 %sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:163 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="562" st_id="26" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:158 %sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:163 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="564" st_id="27" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:158 %sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:163 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="566" st_id="28" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:172 %add17 = dadd i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:174 %add18 = dadd i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:176 %sub = dsub i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="569" st_id="28" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:178 %sub19 = dsub i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="570" st_id="29" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:172 %add17 = dadd i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:174 %add18 = dadd i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:176 %sub = dsub i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:178 %sub19 = dsub i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="574" st_id="30" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:172 %add17 = dadd i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="575" st_id="30" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:174 %add18 = dadd i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="576" st_id="30" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:176 %sub = dsub i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="577" st_id="30" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:178 %sub19 = dsub i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="578" st_id="31" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:172 %add17 = dadd i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:173 %store_ln150 = store i64 %add17, i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:174 %add18 = dadd i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:175 %store_ln150 = store i64 %add18, i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:176 %sub = dsub i64 %c0_x_10, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:177 %store_ln150 = store i64 %sub, i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:178 %sub19 = dsub i64 %c0_y_10, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:179 %store_ln150 = store i64 %sub19, i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="586" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="10" op_5_bw="32" op_6_bw="256" op_7_bw="59" op_8_bw="52" op_9_bw="44" op_10_bw="33" op_11_bw="25" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc.split:181 %call_ln153 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %trunc_ln153, i10 512, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="587" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="10" op_5_bw="32" op_6_bw="256" op_7_bw="59" op_8_bw="52" op_9_bw="44" op_10_bw="33" op_11_bw="25" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc.split:181 %call_ln153 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %trunc_ln153, i10 512, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="588" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:182 %data_x_load = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="data_x_load"/></StgValue>
</operation>

<operation id="589" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:187 %data_x_load_1 = load i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="data_x_load_1"/></StgValue>
</operation>

<operation id="590" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:222 %data_y_load = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load"/></StgValue>
</operation>

<operation id="591" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:225 %data_y_load_1 = load i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="data_y_load_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="592" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:182 %data_x_load = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="data_x_load"/></StgValue>
</operation>

<operation id="593" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc.split:183 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln153, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="594" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:184 %zext_ln156 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="595" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:185 %DATA_x_addr = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="DATA_x_addr"/></StgValue>
</operation>

<operation id="596" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:186 %store_ln156 = store i64 %data_x_load, i9 %DATA_x_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="597" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:187 %data_x_load_1 = load i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="data_x_load_1"/></StgValue>
</operation>

<operation id="598" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:188 %or_ln157 = or i9 %shl_ln, i9 1

]]></Node>
<StgValue><ssdm name="or_ln157"/></StgValue>
</operation>

<operation id="599" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:189 %zext_ln157 = zext i9 %or_ln157

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="600" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:190 %DATA_x_addr_1 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="DATA_x_addr_1"/></StgValue>
</operation>

<operation id="601" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:191 %store_ln157 = store i64 %data_x_load_1, i9 %DATA_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="602" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:192 %data_x_load_2 = load i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="data_x_load_2"/></StgValue>
</operation>

<operation id="603" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:197 %data_x_load_3 = load i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="data_x_load_3"/></StgValue>
</operation>

<operation id="604" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:222 %data_y_load = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load"/></StgValue>
</operation>

<operation id="605" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:223 %DATA_y_addr = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="DATA_y_addr"/></StgValue>
</operation>

<operation id="606" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:224 %store_ln165 = store i64 %data_y_load, i9 %DATA_y_addr

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="607" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:225 %data_y_load_1 = load i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="data_y_load_1"/></StgValue>
</operation>

<operation id="608" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:226 %DATA_y_addr_1 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="DATA_y_addr_1"/></StgValue>
</operation>

<operation id="609" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:227 %store_ln166 = store i64 %data_y_load_1, i9 %DATA_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:228 %data_y_load_2 = load i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="data_y_load_2"/></StgValue>
</operation>

<operation id="611" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:231 %data_y_load_3 = load i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="data_y_load_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="612" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:192 %data_x_load_2 = load i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="data_x_load_2"/></StgValue>
</operation>

<operation id="613" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:193 %or_ln158 = or i9 %shl_ln, i9 2

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="614" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:194 %zext_ln158 = zext i9 %or_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="615" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:195 %DATA_x_addr_2 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DATA_x_addr_2"/></StgValue>
</operation>

<operation id="616" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:196 %store_ln158 = store i64 %data_x_load_2, i9 %DATA_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="617" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:197 %data_x_load_3 = load i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="data_x_load_3"/></StgValue>
</operation>

<operation id="618" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:198 %or_ln159 = or i9 %shl_ln, i9 3

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="619" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:199 %zext_ln159 = zext i9 %or_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="620" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:200 %DATA_x_addr_3 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="DATA_x_addr_3"/></StgValue>
</operation>

<operation id="621" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:201 %store_ln159 = store i64 %data_x_load_3, i9 %DATA_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="622" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:202 %data_x_load_4 = load i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="data_x_load_4"/></StgValue>
</operation>

<operation id="623" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:207 %data_x_load_5 = load i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="data_x_load_5"/></StgValue>
</operation>

<operation id="624" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:228 %data_y_load_2 = load i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="data_y_load_2"/></StgValue>
</operation>

<operation id="625" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:229 %DATA_y_addr_2 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DATA_y_addr_2"/></StgValue>
</operation>

<operation id="626" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:230 %store_ln167 = store i64 %data_y_load_2, i9 %DATA_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="627" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:231 %data_y_load_3 = load i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="data_y_load_3"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:232 %DATA_y_addr_3 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="DATA_y_addr_3"/></StgValue>
</operation>

<operation id="629" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:233 %store_ln168 = store i64 %data_y_load_3, i9 %DATA_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="630" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:234 %data_y_load_4 = load i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="data_y_load_4"/></StgValue>
</operation>

<operation id="631" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:237 %data_y_load_5 = load i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="data_y_load_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="632" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:202 %data_x_load_4 = load i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="data_x_load_4"/></StgValue>
</operation>

<operation id="633" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:203 %or_ln160 = or i9 %shl_ln, i9 4

]]></Node>
<StgValue><ssdm name="or_ln160"/></StgValue>
</operation>

<operation id="634" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:204 %zext_ln160 = zext i9 %or_ln160

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="635" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:205 %DATA_x_addr_4 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="DATA_x_addr_4"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:206 %store_ln160 = store i64 %data_x_load_4, i9 %DATA_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="637" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:207 %data_x_load_5 = load i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="data_x_load_5"/></StgValue>
</operation>

<operation id="638" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:208 %or_ln161 = or i9 %shl_ln, i9 5

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="639" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:209 %zext_ln161 = zext i9 %or_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="640" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:210 %DATA_x_addr_5 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="DATA_x_addr_5"/></StgValue>
</operation>

<operation id="641" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:211 %store_ln161 = store i64 %data_x_load_5, i9 %DATA_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="642" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:212 %data_x_load_6 = load i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="data_x_load_6"/></StgValue>
</operation>

<operation id="643" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:217 %data_x_load_7 = load i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="data_x_load_7"/></StgValue>
</operation>

<operation id="644" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:234 %data_y_load_4 = load i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="data_y_load_4"/></StgValue>
</operation>

<operation id="645" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:235 %DATA_y_addr_4 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="DATA_y_addr_4"/></StgValue>
</operation>

<operation id="646" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:236 %store_ln169 = store i64 %data_y_load_4, i9 %DATA_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="647" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:237 %data_y_load_5 = load i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="data_y_load_5"/></StgValue>
</operation>

<operation id="648" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:238 %DATA_y_addr_5 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="DATA_y_addr_5"/></StgValue>
</operation>

<operation id="649" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:239 %store_ln170 = store i64 %data_y_load_5, i9 %DATA_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="650" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:240 %data_y_load_6 = load i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="data_y_load_6"/></StgValue>
</operation>

<operation id="651" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:243 %data_y_load_7 = load i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="data_y_load_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="652" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="653" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln173"/></StgValue>
</operation>

<operation id="654" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:212 %data_x_load_6 = load i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="data_x_load_6"/></StgValue>
</operation>

<operation id="655" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:213 %or_ln162 = or i9 %shl_ln, i9 6

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="656" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:214 %zext_ln162 = zext i9 %or_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="657" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:215 %DATA_x_addr_6 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="DATA_x_addr_6"/></StgValue>
</operation>

<operation id="658" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:216 %store_ln162 = store i64 %data_x_load_6, i9 %DATA_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="659" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:217 %data_x_load_7 = load i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="data_x_load_7"/></StgValue>
</operation>

<operation id="660" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:218 %or_ln163 = or i9 %shl_ln, i9 7

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="661" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:219 %zext_ln163 = zext i9 %or_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="662" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:220 %DATA_x_addr_7 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="DATA_x_addr_7"/></StgValue>
</operation>

<operation id="663" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:221 %store_ln163 = store i64 %data_x_load_7, i9 %DATA_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="664" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:240 %data_y_load_6 = load i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="data_y_load_6"/></StgValue>
</operation>

<operation id="665" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:241 %DATA_y_addr_6 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="DATA_y_addr_6"/></StgValue>
</operation>

<operation id="666" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:242 %store_ln171 = store i64 %data_y_load_6, i9 %DATA_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="667" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:243 %data_y_load_7 = load i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="data_y_load_7"/></StgValue>
</operation>

<operation id="668" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:244 %DATA_y_addr_7 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="DATA_y_addr_7"/></StgValue>
</operation>

<operation id="669" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc.split:245 %store_ln172 = store i64 %data_y_load_7, i9 %DATA_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="670" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:247 %br_ln128 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="671" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc481:0 %tid_12 = load i7 %tid_1

]]></Node>
<StgValue><ssdm name="tid_12"/></StgValue>
</operation>

<operation id="672" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc481:1 %icmp_ln176 = icmp_eq  i7 %tid_12, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="673" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc481:2 %add_ln176 = add i7 %tid_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="674" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc481:3 %br_ln176 = br i1 %icmp_ln176, void %for.inc481.split, void %for.inc555.preheader

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="675" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="7">
<![CDATA[
for.inc481.split:2 %offset = trunc i7 %tid_12

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="676" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc481.split:6 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="677" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:7 %zext_ln181_1 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="678" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:8 %DATA_x_addr_8 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln181_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_8"/></StgValue>
</operation>

<operation id="679" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:9 %DATA_x_load = load i9 %DATA_x_addr_8

]]></Node>
<StgValue><ssdm name="DATA_x_load"/></StgValue>
</operation>

<operation id="680" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:13 %or_ln182 = or i9 %shl_ln1, i9 1

]]></Node>
<StgValue><ssdm name="or_ln182"/></StgValue>
</operation>

<operation id="681" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:14 %zext_ln182_1 = zext i9 %or_ln182

]]></Node>
<StgValue><ssdm name="zext_ln182_1"/></StgValue>
</operation>

<operation id="682" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:15 %DATA_x_addr_9 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_9"/></StgValue>
</operation>

<operation id="683" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:16 %DATA_x_load_1 = load i9 %DATA_x_addr_9

]]></Node>
<StgValue><ssdm name="DATA_x_load_1"/></StgValue>
</operation>

<operation id="684" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc481.split:70 %store_ln115 = store i7 %add_ln176, i7 %tid_1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="685" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="32">
<![CDATA[
for.inc555.preheader:0 %tid_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_2"/></StgValue>
</operation>

<operation id="686" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc555.preheader:1 %store_ln115 = store i7 0, i7 %tid_2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="687" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
for.inc555.preheader:2 %br_ln191 = br void %for.inc555

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="688" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="6">
<![CDATA[
for.inc481.split:5 %zext_ln174_2 = zext i6 %offset

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="689" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:9 %DATA_x_load = load i9 %DATA_x_addr_8

]]></Node>
<StgValue><ssdm name="DATA_x_load"/></StgValue>
</operation>

<operation id="690" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="6">
<![CDATA[
for.inc481.split:10 %zext_ln181 = zext i6 %offset

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="691" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:11 %smem_addr = getelementptr i64 %smem, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="smem_addr"/></StgValue>
</operation>

<operation id="692" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:12 %store_ln181 = store i64 %DATA_x_load, i10 %smem_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="693" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:16 %DATA_x_load_1 = load i9 %DATA_x_addr_9

]]></Node>
<StgValue><ssdm name="DATA_x_load_1"/></StgValue>
</operation>

<operation id="694" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:17 %add_ln182 = add i9 %zext_ln174_2, i9 264

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="695" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:18 %zext_ln182 = zext i9 %add_ln182

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="696" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:19 %smem_addr_1 = getelementptr i64 %smem, i64 0, i64 %zext_ln182

]]></Node>
<StgValue><ssdm name="smem_addr_1"/></StgValue>
</operation>

<operation id="697" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:20 %store_ln182 = store i64 %DATA_x_load_1, i10 %smem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="698" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:21 %or_ln183 = or i9 %shl_ln1, i9 4

]]></Node>
<StgValue><ssdm name="or_ln183"/></StgValue>
</operation>

<operation id="699" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:22 %zext_ln183_1 = zext i9 %or_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="700" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:23 %DATA_x_addr_10 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_10"/></StgValue>
</operation>

<operation id="701" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:24 %DATA_x_load_2 = load i9 %DATA_x_addr_10

]]></Node>
<StgValue><ssdm name="DATA_x_load_2"/></StgValue>
</operation>

<operation id="702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:29 %or_ln184 = or i9 %shl_ln1, i9 5

]]></Node>
<StgValue><ssdm name="or_ln184"/></StgValue>
</operation>

<operation id="703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:30 %zext_ln184_1 = zext i9 %or_ln184

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:31 %DATA_x_addr_11 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_11"/></StgValue>
</operation>

<operation id="705" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:32 %DATA_x_load_3 = load i9 %DATA_x_addr_11

]]></Node>
<StgValue><ssdm name="DATA_x_load_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="706" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
for.inc481.split:4 %zext_ln174_1 = zext i6 %offset

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="707" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:24 %DATA_x_load_2 = load i9 %DATA_x_addr_10

]]></Node>
<StgValue><ssdm name="DATA_x_load_2"/></StgValue>
</operation>

<operation id="708" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc481.split:25 %add_ln183 = add i8 %zext_ln174_1, i8 66

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="709" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
for.inc481.split:26 %zext_ln183 = zext i8 %add_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="710" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:27 %smem_addr_2 = getelementptr i64 %smem, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="smem_addr_2"/></StgValue>
</operation>

<operation id="711" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:28 %store_ln183 = store i64 %DATA_x_load_2, i10 %smem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="712" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:32 %DATA_x_load_3 = load i9 %DATA_x_addr_11

]]></Node>
<StgValue><ssdm name="DATA_x_load_3"/></StgValue>
</operation>

<operation id="713" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:33 %add_ln184 = add i9 %zext_ln174_2, i9 330

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="714" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:34 %zext_ln184 = zext i9 %add_ln184

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="715" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:35 %smem_addr_3 = getelementptr i64 %smem, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="smem_addr_3"/></StgValue>
</operation>

<operation id="716" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:36 %store_ln184 = store i64 %DATA_x_load_3, i10 %smem_addr_3

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="717" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:37 %or_ln185 = or i9 %shl_ln1, i9 2

]]></Node>
<StgValue><ssdm name="or_ln185"/></StgValue>
</operation>

<operation id="718" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:38 %zext_ln185_1 = zext i9 %or_ln185

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="719" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:39 %DATA_x_addr_12 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln185_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_12"/></StgValue>
</operation>

<operation id="720" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:40 %DATA_x_load_4 = load i9 %DATA_x_addr_12

]]></Node>
<StgValue><ssdm name="DATA_x_load_4"/></StgValue>
</operation>

<operation id="721" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:45 %or_ln186 = or i9 %shl_ln1, i9 3

]]></Node>
<StgValue><ssdm name="or_ln186"/></StgValue>
</operation>

<operation id="722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:46 %zext_ln186 = zext i9 %or_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:47 %DATA_x_addr_13 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="DATA_x_addr_13"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:48 %DATA_x_load_5 = load i9 %DATA_x_addr_13

]]></Node>
<StgValue><ssdm name="DATA_x_load_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="725" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:40 %DATA_x_load_4 = load i9 %DATA_x_addr_12

]]></Node>
<StgValue><ssdm name="DATA_x_load_4"/></StgValue>
</operation>

<operation id="726" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc481.split:41 %add_ln185 = add i8 %zext_ln174_1, i8 132

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="727" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
for.inc481.split:42 %zext_ln185 = zext i8 %add_ln185

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="728" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:43 %smem_addr_4 = getelementptr i64 %smem, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="smem_addr_4"/></StgValue>
</operation>

<operation id="729" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:44 %store_ln185 = store i64 %DATA_x_load_4, i10 %smem_addr_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="730" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:48 %DATA_x_load_5 = load i9 %DATA_x_addr_13

]]></Node>
<StgValue><ssdm name="DATA_x_load_5"/></StgValue>
</operation>

<operation id="731" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc481.split:49 %add_ln186 = add i8 %zext_ln174_1, i8 140

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="732" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
for.inc481.split:50 %sext_ln186 = sext i8 %add_ln186

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="733" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:51 %zext_ln186_1 = zext i9 %sext_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="734" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:52 %smem_addr_5 = getelementptr i64 %smem, i64 0, i64 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="smem_addr_5"/></StgValue>
</operation>

<operation id="735" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:53 %store_ln186 = store i64 %DATA_x_load_5, i10 %smem_addr_5

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="736" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:54 %or_ln187 = or i9 %shl_ln1, i9 6

]]></Node>
<StgValue><ssdm name="or_ln187"/></StgValue>
</operation>

<operation id="737" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:55 %zext_ln187_1 = zext i9 %or_ln187

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:56 %DATA_x_addr_14 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln187_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_14"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:57 %DATA_x_load_6 = load i9 %DATA_x_addr_14

]]></Node>
<StgValue><ssdm name="DATA_x_load_6"/></StgValue>
</operation>

<operation id="740" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:62 %or_ln188 = or i9 %shl_ln1, i9 7

]]></Node>
<StgValue><ssdm name="or_ln188"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:63 %zext_ln188_1 = zext i9 %or_ln188

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:64 %DATA_x_addr_15 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_15"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:65 %DATA_x_load_7 = load i9 %DATA_x_addr_15

]]></Node>
<StgValue><ssdm name="DATA_x_load_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="744" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc481.split:0 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="745" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc481.split:1 %specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln189"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="6">
<![CDATA[
for.inc481.split:3 %zext_ln174 = zext i6 %offset

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:57 %DATA_x_load_6 = load i9 %DATA_x_addr_14

]]></Node>
<StgValue><ssdm name="DATA_x_load_6"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc481.split:58 %add_ln187 = add i9 %zext_ln174_2, i9 198

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:59 %zext_ln187 = zext i9 %add_ln187

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:60 %smem_addr_6 = getelementptr i64 %smem, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="smem_addr_6"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:61 %store_ln187 = store i64 %DATA_x_load_6, i10 %smem_addr_6

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="752" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="9">
<![CDATA[
for.inc481.split:65 %DATA_x_load_7 = load i9 %DATA_x_addr_15

]]></Node>
<StgValue><ssdm name="DATA_x_load_7"/></StgValue>
</operation>

<operation id="753" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc481.split:66 %add_ln188 = add i10 %zext_ln174, i10 462

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="754" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="10">
<![CDATA[
for.inc481.split:67 %zext_ln188 = zext i10 %add_ln188

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="755" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc481.split:68 %smem_addr_7 = getelementptr i64 %smem, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="smem_addr_7"/></StgValue>
</operation>

<operation id="756" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc481.split:69 %store_ln188 = store i64 %DATA_x_load_7, i10 %smem_addr_7

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="757" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
for.inc481.split:71 %br_ln176 = br void %for.inc481

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="758" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc555:0 %tid_13 = load i7 %tid_2

]]></Node>
<StgValue><ssdm name="tid_13"/></StgValue>
</operation>

<operation id="759" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc555:1 %icmp_ln191 = icmp_eq  i7 %tid_13, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="760" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc555:2 %add_ln191 = add i7 %tid_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="761" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc555:3 %br_ln191 = br i1 %icmp_ln191, void %for.inc555.split, void %for.inc629.preheader

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="762" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="7">
<![CDATA[
for.inc555.split:2 %trunc_ln193 = trunc i7 %tid_13

]]></Node>
<StgValue><ssdm name="trunc_ln193"/></StgValue>
</operation>

<operation id="763" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc555.split:3 %hi = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_13, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="764" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="3">
<![CDATA[
for.inc555.split:4 %zext_ln115 = zext i3 %hi

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="765" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="2" op_3_bw="3" op_4_bw="1">
<![CDATA[
for.inc555.split:5 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1, i3 %trunc_ln193, i2 0, i3 %trunc_ln193, i1 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="766" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="9">
<![CDATA[
for.inc555.split:6 %zext_ln195 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="767" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:7 %offset_1 = add i10 %zext_ln195, i10 %zext_ln115

]]></Node>
<StgValue><ssdm name="offset_1"/></StgValue>
</operation>

<operation id="768" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:8 %zext_ln197 = zext i10 %offset_1

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="769" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:9 %smem_addr_8 = getelementptr i64 %smem, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="smem_addr_8"/></StgValue>
</operation>

<operation id="770" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:10 %smem_load = load i10 %smem_addr_8

]]></Node>
<StgValue><ssdm name="smem_load"/></StgValue>
</operation>

<operation id="771" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="7">
<![CDATA[
for.inc555.split:11 %trunc_ln197 = trunc i7 %tid_13

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="772" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:16 %add_ln198 = add i10 %offset_1, i10 32

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="773" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:17 %zext_ln198 = zext i10 %add_ln198

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="774" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:18 %smem_addr_9 = getelementptr i64 %smem, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="smem_addr_9"/></StgValue>
</operation>

<operation id="775" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:19 %smem_load_1 = load i10 %smem_addr_9

]]></Node>
<StgValue><ssdm name="smem_load_1"/></StgValue>
</operation>

<operation id="776" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc555.split:72 %store_ln115 = store i7 %add_ln191, i7 %tid_2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="777" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="32">
<![CDATA[
for.inc629.preheader:0 %tid_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_3"/></StgValue>
</operation>

<operation id="778" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc629.preheader:1 %store_ln115 = store i7 0, i7 %tid_3

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="779" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
for.inc629.preheader:2 %br_ln208 = br void %for.inc629

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="780" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:10 %smem_load = load i10 %smem_addr_8

]]></Node>
<StgValue><ssdm name="smem_load"/></StgValue>
</operation>

<operation id="781" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc555.split:12 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln197, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="782" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:13 %zext_ln197_1 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="783" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:14 %DATA_x_addr_16 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln197_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_16"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:15 %store_ln197 = store i64 %smem_load, i9 %DATA_x_addr_16

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:19 %smem_load_1 = load i10 %smem_addr_9

]]></Node>
<StgValue><ssdm name="smem_load_1"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:20 %or_ln198 = or i9 %shl_ln2, i9 4

]]></Node>
<StgValue><ssdm name="or_ln198"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:21 %zext_ln198_1 = zext i9 %or_ln198

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:22 %DATA_x_addr_17 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln198_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_17"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:23 %store_ln198 = store i64 %smem_load_1, i9 %DATA_x_addr_17

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:24 %add_ln199 = add i10 %offset_1, i10 8

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:25 %zext_ln199 = zext i10 %add_ln199

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:26 %smem_addr_10 = getelementptr i64 %smem, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="smem_addr_10"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:27 %smem_load_2 = load i10 %smem_addr_10

]]></Node>
<StgValue><ssdm name="smem_load_2"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:32 %add_ln200 = add i10 %offset_1, i10 40

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:33 %zext_ln200 = zext i10 %add_ln200

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:34 %smem_addr_11 = getelementptr i64 %smem, i64 0, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="smem_addr_11"/></StgValue>
</operation>

<operation id="797" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:35 %smem_load_3 = load i10 %smem_addr_11

]]></Node>
<StgValue><ssdm name="smem_load_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="798" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:27 %smem_load_2 = load i10 %smem_addr_10

]]></Node>
<StgValue><ssdm name="smem_load_2"/></StgValue>
</operation>

<operation id="799" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:28 %or_ln199 = or i9 %shl_ln2, i9 1

]]></Node>
<StgValue><ssdm name="or_ln199"/></StgValue>
</operation>

<operation id="800" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:29 %zext_ln199_1 = zext i9 %or_ln199

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:30 %DATA_x_addr_18 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_18"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:31 %store_ln199 = store i64 %smem_load_2, i9 %DATA_x_addr_18

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:35 %smem_load_3 = load i10 %smem_addr_11

]]></Node>
<StgValue><ssdm name="smem_load_3"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:36 %or_ln200 = or i9 %shl_ln2, i9 5

]]></Node>
<StgValue><ssdm name="or_ln200"/></StgValue>
</operation>

<operation id="805" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:37 %zext_ln200_1 = zext i9 %or_ln200

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="806" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:38 %DATA_x_addr_19 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln200_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_19"/></StgValue>
</operation>

<operation id="807" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:39 %store_ln200 = store i64 %smem_load_3, i9 %DATA_x_addr_19

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="808" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:40 %add_ln201 = add i10 %offset_1, i10 16

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="809" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:41 %zext_ln201 = zext i10 %add_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="810" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:42 %smem_addr_12 = getelementptr i64 %smem, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="smem_addr_12"/></StgValue>
</operation>

<operation id="811" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:43 %smem_load_4 = load i10 %smem_addr_12

]]></Node>
<StgValue><ssdm name="smem_load_4"/></StgValue>
</operation>

<operation id="812" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:48 %add_ln202 = add i10 %offset_1, i10 48

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="813" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:49 %zext_ln202 = zext i10 %add_ln202

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="814" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:50 %smem_addr_13 = getelementptr i64 %smem, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="smem_addr_13"/></StgValue>
</operation>

<operation id="815" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:51 %smem_load_5 = load i10 %smem_addr_13

]]></Node>
<StgValue><ssdm name="smem_load_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="816" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:43 %smem_load_4 = load i10 %smem_addr_12

]]></Node>
<StgValue><ssdm name="smem_load_4"/></StgValue>
</operation>

<operation id="817" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:44 %or_ln201 = or i9 %shl_ln2, i9 2

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="818" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:45 %zext_ln201_1 = zext i9 %or_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="819" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:46 %DATA_x_addr_20 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_20"/></StgValue>
</operation>

<operation id="820" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:47 %store_ln201 = store i64 %smem_load_4, i9 %DATA_x_addr_20

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="821" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:51 %smem_load_5 = load i10 %smem_addr_13

]]></Node>
<StgValue><ssdm name="smem_load_5"/></StgValue>
</operation>

<operation id="822" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:52 %or_ln202 = or i9 %shl_ln2, i9 6

]]></Node>
<StgValue><ssdm name="or_ln202"/></StgValue>
</operation>

<operation id="823" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:53 %zext_ln202_1 = zext i9 %or_ln202

]]></Node>
<StgValue><ssdm name="zext_ln202_1"/></StgValue>
</operation>

<operation id="824" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:54 %DATA_x_addr_21 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln202_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_21"/></StgValue>
</operation>

<operation id="825" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:55 %store_ln202 = store i64 %smem_load_5, i9 %DATA_x_addr_21

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="826" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:56 %add_ln203 = add i10 %offset_1, i10 24

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="827" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:57 %zext_ln203 = zext i10 %add_ln203

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="828" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:58 %smem_addr_14 = getelementptr i64 %smem, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="smem_addr_14"/></StgValue>
</operation>

<operation id="829" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:59 %smem_load_6 = load i10 %smem_addr_14

]]></Node>
<StgValue><ssdm name="smem_load_6"/></StgValue>
</operation>

<operation id="830" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc555.split:64 %add_ln204 = add i10 %offset_1, i10 56

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="831" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:65 %zext_ln204 = zext i10 %add_ln204

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="832" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:66 %smem_addr_15 = getelementptr i64 %smem, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="smem_addr_15"/></StgValue>
</operation>

<operation id="833" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:67 %smem_load_7 = load i10 %smem_addr_15

]]></Node>
<StgValue><ssdm name="smem_load_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="834" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc555.split:0 %speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln192"/></StgValue>
</operation>

<operation id="835" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc555.split:1 %specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln205"/></StgValue>
</operation>

<operation id="836" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:59 %smem_load_6 = load i10 %smem_addr_14

]]></Node>
<StgValue><ssdm name="smem_load_6"/></StgValue>
</operation>

<operation id="837" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:60 %or_ln203 = or i9 %shl_ln2, i9 3

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="838" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:61 %zext_ln203_1 = zext i9 %or_ln203

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="839" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:62 %DATA_x_addr_22 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_22"/></StgValue>
</operation>

<operation id="840" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:63 %store_ln203 = store i64 %smem_load_6, i9 %DATA_x_addr_22

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="841" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="10">
<![CDATA[
for.inc555.split:67 %smem_load_7 = load i10 %smem_addr_15

]]></Node>
<StgValue><ssdm name="smem_load_7"/></StgValue>
</operation>

<operation id="842" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc555.split:68 %or_ln204 = or i9 %shl_ln2, i9 7

]]></Node>
<StgValue><ssdm name="or_ln204"/></StgValue>
</operation>

<operation id="843" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="9">
<![CDATA[
for.inc555.split:69 %zext_ln204_1 = zext i9 %or_ln204

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="844" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc555.split:70 %DATA_x_addr_23 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_23"/></StgValue>
</operation>

<operation id="845" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc555.split:71 %store_ln204 = store i64 %smem_load_7, i9 %DATA_x_addr_23

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="846" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
for.inc555.split:73 %br_ln191 = br void %for.inc555

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="847" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc629:0 %tid_14 = load i7 %tid_3

]]></Node>
<StgValue><ssdm name="tid_14"/></StgValue>
</operation>

<operation id="848" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc629:1 %icmp_ln208 = icmp_eq  i7 %tid_14, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="849" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc629:2 %add_ln208 = add i7 %tid_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="850" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc629:3 %br_ln208 = br i1 %icmp_ln208, void %for.inc629.split, void %for.inc720.preheader

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="851" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="7">
<![CDATA[
for.inc629.split:2 %offset_2 = trunc i7 %tid_14

]]></Node>
<StgValue><ssdm name="offset_2"/></StgValue>
</operation>

<operation id="852" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc629.split:6 %shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="853" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:7 %zext_ln214_1 = zext i9 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln214_1"/></StgValue>
</operation>

<operation id="854" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:8 %DATA_y_addr_8 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln214_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_8"/></StgValue>
</operation>

<operation id="855" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:9 %DATA_y_load = load i9 %DATA_y_addr_8

]]></Node>
<StgValue><ssdm name="DATA_y_load"/></StgValue>
</operation>

<operation id="856" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:13 %or_ln215 = or i9 %shl_ln3, i9 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="857" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:14 %zext_ln215_1 = zext i9 %or_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="858" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:15 %DATA_y_addr_9 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_9"/></StgValue>
</operation>

<operation id="859" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:16 %DATA_y_load_1 = load i9 %DATA_y_addr_9

]]></Node>
<StgValue><ssdm name="DATA_y_load_1"/></StgValue>
</operation>

<operation id="860" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc629.split:70 %store_ln115 = store i7 %add_ln208, i7 %tid_3

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="861" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="32">
<![CDATA[
for.inc720.preheader:0 %tid_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_4"/></StgValue>
</operation>

<operation id="862" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc720.preheader:1 %store_ln115 = store i7 0, i7 %tid_4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="863" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
for.inc720.preheader:2 %br_ln224 = br void %for.inc720

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="864" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="6">
<![CDATA[
for.inc629.split:5 %zext_ln174_5 = zext i6 %offset_2

]]></Node>
<StgValue><ssdm name="zext_ln174_5"/></StgValue>
</operation>

<operation id="865" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:9 %DATA_y_load = load i9 %DATA_y_addr_8

]]></Node>
<StgValue><ssdm name="DATA_y_load"/></StgValue>
</operation>

<operation id="866" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="6">
<![CDATA[
for.inc629.split:10 %zext_ln214 = zext i6 %offset_2

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="867" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:11 %smem_addr_16 = getelementptr i64 %smem, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="smem_addr_16"/></StgValue>
</operation>

<operation id="868" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:12 %store_ln214 = store i64 %DATA_y_load, i10 %smem_addr_16

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="869" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:16 %DATA_y_load_1 = load i9 %DATA_y_addr_9

]]></Node>
<StgValue><ssdm name="DATA_y_load_1"/></StgValue>
</operation>

<operation id="870" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:17 %add_ln215 = add i9 %zext_ln174_5, i9 264

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="871" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:18 %zext_ln215 = zext i9 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="872" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:19 %smem_addr_17 = getelementptr i64 %smem, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="smem_addr_17"/></StgValue>
</operation>

<operation id="873" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:20 %store_ln215 = store i64 %DATA_y_load_1, i10 %smem_addr_17

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="874" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:21 %or_ln216 = or i9 %shl_ln3, i9 4

]]></Node>
<StgValue><ssdm name="or_ln216"/></StgValue>
</operation>

<operation id="875" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:22 %zext_ln216_1 = zext i9 %or_ln216

]]></Node>
<StgValue><ssdm name="zext_ln216_1"/></StgValue>
</operation>

<operation id="876" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:23 %DATA_y_addr_10 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln216_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_10"/></StgValue>
</operation>

<operation id="877" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:24 %DATA_y_load_2 = load i9 %DATA_y_addr_10

]]></Node>
<StgValue><ssdm name="DATA_y_load_2"/></StgValue>
</operation>

<operation id="878" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:29 %or_ln217 = or i9 %shl_ln3, i9 5

]]></Node>
<StgValue><ssdm name="or_ln217"/></StgValue>
</operation>

<operation id="879" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:30 %zext_ln217_1 = zext i9 %or_ln217

]]></Node>
<StgValue><ssdm name="zext_ln217_1"/></StgValue>
</operation>

<operation id="880" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:31 %DATA_y_addr_11 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln217_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_11"/></StgValue>
</operation>

<operation id="881" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:32 %DATA_y_load_3 = load i9 %DATA_y_addr_11

]]></Node>
<StgValue><ssdm name="DATA_y_load_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="882" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="6">
<![CDATA[
for.inc629.split:4 %zext_ln174_4 = zext i6 %offset_2

]]></Node>
<StgValue><ssdm name="zext_ln174_4"/></StgValue>
</operation>

<operation id="883" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:24 %DATA_y_load_2 = load i9 %DATA_y_addr_10

]]></Node>
<StgValue><ssdm name="DATA_y_load_2"/></StgValue>
</operation>

<operation id="884" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc629.split:25 %add_ln216 = add i8 %zext_ln174_4, i8 66

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="885" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="8">
<![CDATA[
for.inc629.split:26 %zext_ln216 = zext i8 %add_ln216

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="886" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:27 %smem_addr_18 = getelementptr i64 %smem, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="smem_addr_18"/></StgValue>
</operation>

<operation id="887" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:28 %store_ln216 = store i64 %DATA_y_load_2, i10 %smem_addr_18

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="888" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:32 %DATA_y_load_3 = load i9 %DATA_y_addr_11

]]></Node>
<StgValue><ssdm name="DATA_y_load_3"/></StgValue>
</operation>

<operation id="889" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:33 %add_ln217 = add i9 %zext_ln174_5, i9 330

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="890" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:34 %zext_ln217 = zext i9 %add_ln217

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="891" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:35 %smem_addr_19 = getelementptr i64 %smem, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="smem_addr_19"/></StgValue>
</operation>

<operation id="892" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:36 %store_ln217 = store i64 %DATA_y_load_3, i10 %smem_addr_19

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="893" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:37 %or_ln218 = or i9 %shl_ln3, i9 2

]]></Node>
<StgValue><ssdm name="or_ln218"/></StgValue>
</operation>

<operation id="894" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:38 %zext_ln218_1 = zext i9 %or_ln218

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="895" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:39 %DATA_y_addr_12 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln218_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_12"/></StgValue>
</operation>

<operation id="896" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:40 %DATA_y_load_4 = load i9 %DATA_y_addr_12

]]></Node>
<StgValue><ssdm name="DATA_y_load_4"/></StgValue>
</operation>

<operation id="897" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:45 %or_ln219 = or i9 %shl_ln3, i9 3

]]></Node>
<StgValue><ssdm name="or_ln219"/></StgValue>
</operation>

<operation id="898" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:46 %zext_ln219 = zext i9 %or_ln219

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="899" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:47 %DATA_y_addr_13 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="DATA_y_addr_13"/></StgValue>
</operation>

<operation id="900" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:48 %DATA_y_load_5 = load i9 %DATA_y_addr_13

]]></Node>
<StgValue><ssdm name="DATA_y_load_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="901" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:40 %DATA_y_load_4 = load i9 %DATA_y_addr_12

]]></Node>
<StgValue><ssdm name="DATA_y_load_4"/></StgValue>
</operation>

<operation id="902" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc629.split:41 %add_ln218 = add i8 %zext_ln174_4, i8 132

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="903" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="8">
<![CDATA[
for.inc629.split:42 %zext_ln218 = zext i8 %add_ln218

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="904" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:43 %smem_addr_20 = getelementptr i64 %smem, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="smem_addr_20"/></StgValue>
</operation>

<operation id="905" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:44 %store_ln218 = store i64 %DATA_y_load_4, i10 %smem_addr_20

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="906" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:48 %DATA_y_load_5 = load i9 %DATA_y_addr_13

]]></Node>
<StgValue><ssdm name="DATA_y_load_5"/></StgValue>
</operation>

<operation id="907" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc629.split:49 %add_ln219 = add i8 %zext_ln174_4, i8 140

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="908" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="8">
<![CDATA[
for.inc629.split:50 %sext_ln219 = sext i8 %add_ln219

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="909" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:51 %zext_ln219_1 = zext i9 %sext_ln219

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="910" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:52 %smem_addr_21 = getelementptr i64 %smem, i64 0, i64 %zext_ln219_1

]]></Node>
<StgValue><ssdm name="smem_addr_21"/></StgValue>
</operation>

<operation id="911" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:53 %store_ln219 = store i64 %DATA_y_load_5, i10 %smem_addr_21

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="912" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:54 %or_ln220 = or i9 %shl_ln3, i9 6

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="913" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:55 %zext_ln220_1 = zext i9 %or_ln220

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="914" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:56 %DATA_y_addr_14 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_14"/></StgValue>
</operation>

<operation id="915" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:57 %DATA_y_load_6 = load i9 %DATA_y_addr_14

]]></Node>
<StgValue><ssdm name="DATA_y_load_6"/></StgValue>
</operation>

<operation id="916" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:62 %or_ln221 = or i9 %shl_ln3, i9 7

]]></Node>
<StgValue><ssdm name="or_ln221"/></StgValue>
</operation>

<operation id="917" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:63 %zext_ln221_1 = zext i9 %or_ln221

]]></Node>
<StgValue><ssdm name="zext_ln221_1"/></StgValue>
</operation>

<operation id="918" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:64 %DATA_y_addr_15 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln221_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_15"/></StgValue>
</operation>

<operation id="919" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:65 %DATA_y_load_7 = load i9 %DATA_y_addr_15

]]></Node>
<StgValue><ssdm name="DATA_y_load_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="920" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc629.split:0 %speclooptripcount_ln209 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln209"/></StgValue>
</operation>

<operation id="921" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc629.split:1 %specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="922" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="6">
<![CDATA[
for.inc629.split:3 %zext_ln174_3 = zext i6 %offset_2

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="923" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:57 %DATA_y_load_6 = load i9 %DATA_y_addr_14

]]></Node>
<StgValue><ssdm name="DATA_y_load_6"/></StgValue>
</operation>

<operation id="924" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc629.split:58 %add_ln220 = add i9 %zext_ln174_5, i9 198

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="925" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:59 %zext_ln220 = zext i9 %add_ln220

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="926" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:60 %smem_addr_22 = getelementptr i64 %smem, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="smem_addr_22"/></StgValue>
</operation>

<operation id="927" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:61 %store_ln220 = store i64 %DATA_y_load_6, i10 %smem_addr_22

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="928" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="9">
<![CDATA[
for.inc629.split:65 %DATA_y_load_7 = load i9 %DATA_y_addr_15

]]></Node>
<StgValue><ssdm name="DATA_y_load_7"/></StgValue>
</operation>

<operation id="929" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc629.split:66 %add_ln221 = add i10 %zext_ln174_3, i10 462

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="930" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="10">
<![CDATA[
for.inc629.split:67 %zext_ln221 = zext i10 %add_ln221

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="931" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc629.split:68 %smem_addr_23 = getelementptr i64 %smem, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="smem_addr_23"/></StgValue>
</operation>

<operation id="932" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc629.split:69 %store_ln221 = store i64 %DATA_y_load_7, i10 %smem_addr_23

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="933" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
for.inc629.split:71 %br_ln208 = br void %for.inc629

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="934" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc720:0 %tid_15 = load i7 %tid_4

]]></Node>
<StgValue><ssdm name="tid_15"/></StgValue>
</operation>

<operation id="935" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc720:1 %icmp_ln224 = icmp_eq  i7 %tid_15, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="936" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc720:2 %add_ln224 = add i7 %tid_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="937" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc720:3 %br_ln224 = br i1 %icmp_ln224, void %for.inc720.split, void %for.inc1156.preheader

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="938" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="7">
<![CDATA[
for.inc720.split:2 %trunc_ln226 = trunc i7 %tid_15

]]></Node>
<StgValue><ssdm name="trunc_ln226"/></StgValue>
</operation>

<operation id="939" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="7">
<![CDATA[
for.inc720.split:27 %trunc_ln235 = trunc i7 %tid_15

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="940" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc720.split:28 %hi_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_15, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="hi_1"/></StgValue>
</operation>

<operation id="941" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="3">
<![CDATA[
for.inc720.split:29 %zext_ln115_1 = zext i3 %hi_1

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="942" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="2" op_3_bw="3" op_4_bw="1">
<![CDATA[
for.inc720.split:30 %or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1, i3 %trunc_ln235, i2 0, i3 %trunc_ln235, i1 0

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="943" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="9">
<![CDATA[
for.inc720.split:31 %zext_ln238 = zext i9 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="944" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:32 %add_ln238 = add i10 %zext_ln238, i10 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="945" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:33 %zext_ln104 = zext i10 %add_ln238

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="946" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:34 %smem_addr_24 = getelementptr i64 %smem, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="smem_addr_24"/></StgValue>
</operation>

<operation id="947" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:35 %smem_load_8 = load i10 %smem_addr_24

]]></Node>
<StgValue><ssdm name="smem_load_8"/></StgValue>
</operation>

<operation id="948" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:36 %add_ln105 = add i10 %add_ln238, i10 8

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="949" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:37 %zext_ln105 = zext i10 %add_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="950" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:38 %smem_addr_25 = getelementptr i64 %smem, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="smem_addr_25"/></StgValue>
</operation>

<operation id="951" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:39 %smem_load_9 = load i10 %smem_addr_25

]]></Node>
<StgValue><ssdm name="smem_load_9"/></StgValue>
</operation>

<operation id="952" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc720.split:72 %store_ln115 = store i7 %add_ln224, i7 %tid_4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="953" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="32">
<![CDATA[
for.inc1156.preheader:0 %tid_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_5"/></StgValue>
</operation>

<operation id="954" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1156.preheader:1 %store_ln115 = store i7 0, i7 %tid_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="955" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
for.inc1156.preheader:2 %br_ln250 = br void %for.inc1156

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="956" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc720.split:3 %shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln226, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="957" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:4 %zext_ln226 = zext i9 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="958" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:5 %DATA_y_addr_16 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln226

]]></Node>
<StgValue><ssdm name="DATA_y_addr_16"/></StgValue>
</operation>

<operation id="959" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:6 %or_ln227 = or i9 %shl_ln4, i9 1

]]></Node>
<StgValue><ssdm name="or_ln227"/></StgValue>
</operation>

<operation id="960" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:7 %zext_ln227 = zext i9 %or_ln227

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="961" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:8 %DATA_y_addr_17 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="DATA_y_addr_17"/></StgValue>
</operation>

<operation id="962" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:35 %smem_load_8 = load i10 %smem_addr_24

]]></Node>
<StgValue><ssdm name="smem_load_8"/></StgValue>
</operation>

<operation id="963" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:39 %smem_load_9 = load i10 %smem_addr_25

]]></Node>
<StgValue><ssdm name="smem_load_9"/></StgValue>
</operation>

<operation id="964" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:40 %add_ln106 = add i10 %add_ln238, i10 16

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="965" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:41 %zext_ln106 = zext i10 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="966" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:42 %smem_addr_26 = getelementptr i64 %smem, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="smem_addr_26"/></StgValue>
</operation>

<operation id="967" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:43 %smem_load_10 = load i10 %smem_addr_26

]]></Node>
<StgValue><ssdm name="smem_load_10"/></StgValue>
</operation>

<operation id="968" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:44 %add_ln107 = add i10 %add_ln238, i10 24

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="969" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:45 %zext_ln107 = zext i10 %add_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="970" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:46 %smem_addr_27 = getelementptr i64 %smem, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="smem_addr_27"/></StgValue>
</operation>

<operation id="971" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:47 %smem_load_11 = load i10 %smem_addr_27

]]></Node>
<StgValue><ssdm name="smem_load_11"/></StgValue>
</operation>

<operation id="972" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:64 %store_ln240 = store i64 %smem_load_8, i9 %DATA_y_addr_16

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="973" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:65 %store_ln241 = store i64 %smem_load_9, i9 %DATA_y_addr_17

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="974" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:9 %or_ln228 = or i9 %shl_ln4, i9 2

]]></Node>
<StgValue><ssdm name="or_ln228"/></StgValue>
</operation>

<operation id="975" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:10 %zext_ln228 = zext i9 %or_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="976" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:11 %DATA_y_addr_18 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="DATA_y_addr_18"/></StgValue>
</operation>

<operation id="977" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:12 %or_ln229 = or i9 %shl_ln4, i9 3

]]></Node>
<StgValue><ssdm name="or_ln229"/></StgValue>
</operation>

<operation id="978" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:13 %zext_ln229 = zext i9 %or_ln229

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="979" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:14 %DATA_y_addr_19 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="DATA_y_addr_19"/></StgValue>
</operation>

<operation id="980" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:43 %smem_load_10 = load i10 %smem_addr_26

]]></Node>
<StgValue><ssdm name="smem_load_10"/></StgValue>
</operation>

<operation id="981" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:47 %smem_load_11 = load i10 %smem_addr_27

]]></Node>
<StgValue><ssdm name="smem_load_11"/></StgValue>
</operation>

<operation id="982" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:48 %add_ln108 = add i10 %add_ln238, i10 32

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="983" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:49 %zext_ln108 = zext i10 %add_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="984" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:50 %smem_addr_28 = getelementptr i64 %smem, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="smem_addr_28"/></StgValue>
</operation>

<operation id="985" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:51 %smem_load_12 = load i10 %smem_addr_28

]]></Node>
<StgValue><ssdm name="smem_load_12"/></StgValue>
</operation>

<operation id="986" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:52 %add_ln109 = add i10 %add_ln238, i10 40

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="987" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:53 %zext_ln109 = zext i10 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="988" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:54 %smem_addr_29 = getelementptr i64 %smem, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="smem_addr_29"/></StgValue>
</operation>

<operation id="989" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:55 %smem_load_13 = load i10 %smem_addr_29

]]></Node>
<StgValue><ssdm name="smem_load_13"/></StgValue>
</operation>

<operation id="990" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:66 %store_ln242 = store i64 %smem_load_10, i9 %DATA_y_addr_18

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="991" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:67 %store_ln243 = store i64 %smem_load_11, i9 %DATA_y_addr_19

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="992" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:15 %or_ln230 = or i9 %shl_ln4, i9 4

]]></Node>
<StgValue><ssdm name="or_ln230"/></StgValue>
</operation>

<operation id="993" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:16 %zext_ln230 = zext i9 %or_ln230

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="994" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:17 %DATA_y_addr_20 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="DATA_y_addr_20"/></StgValue>
</operation>

<operation id="995" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:18 %or_ln231 = or i9 %shl_ln4, i9 5

]]></Node>
<StgValue><ssdm name="or_ln231"/></StgValue>
</operation>

<operation id="996" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:19 %zext_ln231 = zext i9 %or_ln231

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="997" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:20 %DATA_y_addr_21 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="DATA_y_addr_21"/></StgValue>
</operation>

<operation id="998" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:51 %smem_load_12 = load i10 %smem_addr_28

]]></Node>
<StgValue><ssdm name="smem_load_12"/></StgValue>
</operation>

<operation id="999" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:55 %smem_load_13 = load i10 %smem_addr_29

]]></Node>
<StgValue><ssdm name="smem_load_13"/></StgValue>
</operation>

<operation id="1000" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:56 %add_ln110 = add i10 %add_ln238, i10 48

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="1001" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:57 %zext_ln110 = zext i10 %add_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="1002" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:58 %smem_addr_30 = getelementptr i64 %smem, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="smem_addr_30"/></StgValue>
</operation>

<operation id="1003" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:59 %smem_load_14 = load i10 %smem_addr_30

]]></Node>
<StgValue><ssdm name="smem_load_14"/></StgValue>
</operation>

<operation id="1004" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc720.split:60 %add_ln111 = add i10 %add_ln238, i10 56

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="1005" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:61 %zext_ln111 = zext i10 %add_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="1006" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:62 %smem_addr_31 = getelementptr i64 %smem, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="smem_addr_31"/></StgValue>
</operation>

<operation id="1007" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:63 %smem_load_15 = load i10 %smem_addr_31

]]></Node>
<StgValue><ssdm name="smem_load_15"/></StgValue>
</operation>

<operation id="1008" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:68 %store_ln244 = store i64 %smem_load_12, i9 %DATA_y_addr_20

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1009" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:69 %store_ln245 = store i64 %smem_load_13, i9 %DATA_y_addr_21

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1010" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc720.split:0 %speclooptripcount_ln225 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln225"/></StgValue>
</operation>

<operation id="1011" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc720.split:1 %specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln248"/></StgValue>
</operation>

<operation id="1012" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:21 %or_ln232 = or i9 %shl_ln4, i9 6

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="1013" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:22 %zext_ln232 = zext i9 %or_ln232

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="1014" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:23 %DATA_y_addr_22 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="DATA_y_addr_22"/></StgValue>
</operation>

<operation id="1015" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc720.split:24 %or_ln233 = or i9 %shl_ln4, i9 7

]]></Node>
<StgValue><ssdm name="or_ln233"/></StgValue>
</operation>

<operation id="1016" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="9">
<![CDATA[
for.inc720.split:25 %zext_ln233 = zext i9 %or_ln233

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="1017" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc720.split:26 %DATA_y_addr_23 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="DATA_y_addr_23"/></StgValue>
</operation>

<operation id="1018" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:59 %smem_load_14 = load i10 %smem_addr_30

]]></Node>
<StgValue><ssdm name="smem_load_14"/></StgValue>
</operation>

<operation id="1019" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="10">
<![CDATA[
for.inc720.split:63 %smem_load_15 = load i10 %smem_addr_31

]]></Node>
<StgValue><ssdm name="smem_load_15"/></StgValue>
</operation>

<operation id="1020" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:70 %store_ln246 = store i64 %smem_load_14, i9 %DATA_y_addr_22

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="1021" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc720.split:71 %store_ln247 = store i64 %smem_load_15, i9 %DATA_y_addr_23

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="1022" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
for.inc720.split:73 %br_ln224 = br void %for.inc720

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1023" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc1156:0 %tid_16 = load i7 %tid_5

]]></Node>
<StgValue><ssdm name="tid_16"/></StgValue>
</operation>

<operation id="1024" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1156:1 %icmp_ln250 = icmp_eq  i7 %tid_16, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln250"/></StgValue>
</operation>

<operation id="1025" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1156:2 %add_ln250 = add i7 %tid_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln250"/></StgValue>
</operation>

<operation id="1026" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1156:3 %br_ln250 = br i1 %icmp_ln250, void %for.inc1156.split, void %for.inc1230.preheader

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="1027" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="7">
<![CDATA[
for.inc1156.split:2 %trunc_ln252 = trunc i7 %tid_16

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="1028" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc1156.split:3 %shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln252, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="1029" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:7 %or_ln253 = or i9 %shl_ln5, i9 1

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="1030" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:8 %zext_ln253 = zext i9 %or_ln253

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="1031" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:9 %DATA_x_addr_25 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="DATA_x_addr_25"/></StgValue>
</operation>

<operation id="1032" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:10 %c0_x_14 = load i9 %DATA_x_addr_25

]]></Node>
<StgValue><ssdm name="c0_x_14"/></StgValue>
</operation>

<operation id="1033" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:15 %or_ln255 = or i9 %shl_ln5, i9 3

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="1034" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:16 %zext_ln255 = zext i9 %or_ln255

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="1035" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:17 %DATA_x_addr_27 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="DATA_x_addr_27"/></StgValue>
</operation>

<operation id="1036" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:18 %c0_x_17 = load i9 %DATA_x_addr_27

]]></Node>
<StgValue><ssdm name="c0_x_17"/></StgValue>
</operation>

<operation id="1037" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:37 %DATA_y_addr_25 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="DATA_y_addr_25"/></StgValue>
</operation>

<operation id="1038" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:38 %c0_y_14 = load i9 %DATA_y_addr_25

]]></Node>
<StgValue><ssdm name="c0_y_14"/></StgValue>
</operation>

<operation id="1039" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:41 %DATA_y_addr_27 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="DATA_y_addr_27"/></StgValue>
</operation>

<operation id="1040" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:42 %c0_y_17 = load i9 %DATA_y_addr_27

]]></Node>
<StgValue><ssdm name="c0_y_17"/></StgValue>
</operation>

<operation id="1041" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc1156.split:165 %hi_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_16, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1042" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1156.split:200 %store_ln115 = store i7 %add_ln250, i7 %tid_5

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1043" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="32">
<![CDATA[
for.inc1230.preheader:0 %tid_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_6"/></StgValue>
</operation>

<operation id="1044" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1230.preheader:1 %store_ln115 = store i7 0, i7 %tid_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1045" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
for.inc1230.preheader:2 %br_ln301 = br void %for.inc1230

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1046" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:10 %c0_x_14 = load i9 %DATA_x_addr_25

]]></Node>
<StgValue><ssdm name="c0_x_14"/></StgValue>
</operation>

<operation id="1047" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:18 %c0_x_17 = load i9 %DATA_x_addr_27

]]></Node>
<StgValue><ssdm name="c0_x_17"/></StgValue>
</operation>

<operation id="1048" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:23 %or_ln257 = or i9 %shl_ln5, i9 5

]]></Node>
<StgValue><ssdm name="or_ln257"/></StgValue>
</operation>

<operation id="1049" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:24 %zext_ln257 = zext i9 %or_ln257

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="1050" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:25 %DATA_x_addr_29 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="DATA_x_addr_29"/></StgValue>
</operation>

<operation id="1051" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:26 %DATA_x_load_13 = load i9 %DATA_x_addr_29

]]></Node>
<StgValue><ssdm name="DATA_x_load_13"/></StgValue>
</operation>

<operation id="1052" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:31 %or_ln259 = or i9 %shl_ln5, i9 7

]]></Node>
<StgValue><ssdm name="or_ln259"/></StgValue>
</operation>

<operation id="1053" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:32 %zext_ln259 = zext i9 %or_ln259

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="1054" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:33 %DATA_x_addr_31 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="DATA_x_addr_31"/></StgValue>
</operation>

<operation id="1055" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:34 %DATA_x_load_15 = load i9 %DATA_x_addr_31

]]></Node>
<StgValue><ssdm name="DATA_x_load_15"/></StgValue>
</operation>

<operation id="1056" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:38 %c0_y_14 = load i9 %DATA_y_addr_25

]]></Node>
<StgValue><ssdm name="c0_y_14"/></StgValue>
</operation>

<operation id="1057" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:42 %c0_y_17 = load i9 %DATA_y_addr_27

]]></Node>
<StgValue><ssdm name="c0_y_17"/></StgValue>
</operation>

<operation id="1058" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:45 %DATA_y_addr_29 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="DATA_y_addr_29"/></StgValue>
</operation>

<operation id="1059" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:46 %DATA_y_load_13 = load i9 %DATA_y_addr_29

]]></Node>
<StgValue><ssdm name="DATA_y_load_13"/></StgValue>
</operation>

<operation id="1060" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:49 %DATA_y_addr_31 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="DATA_y_addr_31"/></StgValue>
</operation>

<operation id="1061" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:50 %DATA_y_load_15 = load i9 %DATA_y_addr_31

]]></Node>
<StgValue><ssdm name="DATA_y_load_15"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1062" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:26 %DATA_x_load_13 = load i9 %DATA_x_addr_29

]]></Node>
<StgValue><ssdm name="DATA_x_load_13"/></StgValue>
</operation>

<operation id="1063" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:34 %DATA_x_load_15 = load i9 %DATA_x_addr_31

]]></Node>
<StgValue><ssdm name="DATA_x_load_15"/></StgValue>
</operation>

<operation id="1064" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:46 %DATA_y_load_13 = load i9 %DATA_y_addr_29

]]></Node>
<StgValue><ssdm name="DATA_y_load_13"/></StgValue>
</operation>

<operation id="1065" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:50 %DATA_y_load_15 = load i9 %DATA_y_addr_31

]]></Node>
<StgValue><ssdm name="DATA_y_load_15"/></StgValue>
</operation>

<operation id="1066" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:55 %c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="1067" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:56 %c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="1068" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:57 %tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1069" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:58 %sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="sub20"/></StgValue>
</operation>

<operation id="1070" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:63 %add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1071" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:64 %add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1072" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:65 %tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="1073" st_id="61" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:66 %sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="sub22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1074" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:55 %c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="1075" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:56 %c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="1076" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:57 %tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1077" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:58 %sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="sub20"/></StgValue>
</operation>

<operation id="1078" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:63 %add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1079" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:64 %add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1080" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:65 %tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="1081" st_id="62" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:66 %sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="sub22"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1082" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:55 %c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="1083" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:56 %c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="1084" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:57 %tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1085" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:58 %sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="sub20"/></StgValue>
</operation>

<operation id="1086" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:63 %add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1087" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:64 %add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1088" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:65 %tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="1089" st_id="63" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:66 %sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="sub22"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1090" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:55 %c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="1091" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:56 %c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="1092" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:57 %tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1093" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:58 %sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13

]]></Node>
<StgValue><ssdm name="sub20"/></StgValue>
</operation>

<operation id="1094" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:63 %add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1095" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:64 %add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1096" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:65 %tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="1097" st_id="64" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:66 %sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15

]]></Node>
<StgValue><ssdm name="sub22"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1098" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:67 %bitcast_ln271 = bitcast i64 %sub20

]]></Node>
<StgValue><ssdm name="bitcast_ln271"/></StgValue>
</operation>

<operation id="1099" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:68 %xor_ln271 = xor i64 %bitcast_ln271, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271"/></StgValue>
</operation>

<operation id="1100" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:69 %bitcast_ln271_1 = bitcast i64 %xor_ln271

]]></Node>
<StgValue><ssdm name="bitcast_ln271_1"/></StgValue>
</operation>

<operation id="1101" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:70 %sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub23"/></StgValue>
</operation>

<operation id="1102" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:72 %bitcast_ln271_2 = bitcast i64 %tmp_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln271_2"/></StgValue>
</operation>

<operation id="1103" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:73 %xor_ln271_1 = xor i64 %bitcast_ln271_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_1"/></StgValue>
</operation>

<operation id="1104" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:74 %bitcast_ln271_3 = bitcast i64 %xor_ln271_1

]]></Node>
<StgValue><ssdm name="bitcast_ln271_3"/></StgValue>
</operation>

<operation id="1105" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:75 %add23 = dadd i64 %bitcast_ln271_3, i64 %sub20

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1106" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:87 %bitcast_ln271_8 = bitcast i64 %tmp_1_5

]]></Node>
<StgValue><ssdm name="bitcast_ln271_8"/></StgValue>
</operation>

<operation id="1107" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:88 %xor_ln271_4 = xor i64 %bitcast_ln271_8, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_4"/></StgValue>
</operation>

<operation id="1108" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:89 %bitcast_ln271_9 = bitcast i64 %xor_ln271_4

]]></Node>
<StgValue><ssdm name="bitcast_ln271_9"/></StgValue>
</operation>

<operation id="1109" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:90 %bitcast_ln271_10 = bitcast i64 %sub22

]]></Node>
<StgValue><ssdm name="bitcast_ln271_10"/></StgValue>
</operation>

<operation id="1110" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:91 %xor_ln271_5 = xor i64 %bitcast_ln271_10, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_5"/></StgValue>
</operation>

<operation id="1111" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:92 %bitcast_ln271_11 = bitcast i64 %xor_ln271_5

]]></Node>
<StgValue><ssdm name="bitcast_ln271_11"/></StgValue>
</operation>

<operation id="1112" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:93 %sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub25"/></StgValue>
</operation>

<operation id="1113" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:95 %add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1114" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:101 %add26 = dadd i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1115" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:102 %add27 = dadd i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1116" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:103 %tmp_2 = dsub i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1117" st_id="65" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:104 %sub26 = dsub i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="sub26"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1118" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:11 %or_ln254 = or i9 %shl_ln5, i9 2

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="1119" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:12 %zext_ln254 = zext i9 %or_ln254

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="1120" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:13 %DATA_x_addr_26 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="DATA_x_addr_26"/></StgValue>
</operation>

<operation id="1121" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:14 %c0_x_16 = load i9 %DATA_x_addr_26

]]></Node>
<StgValue><ssdm name="c0_x_16"/></StgValue>
</operation>

<operation id="1122" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:27 %or_ln258 = or i9 %shl_ln5, i9 6

]]></Node>
<StgValue><ssdm name="or_ln258"/></StgValue>
</operation>

<operation id="1123" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:28 %zext_ln258 = zext i9 %or_ln258

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="1124" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:29 %DATA_x_addr_30 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="DATA_x_addr_30"/></StgValue>
</operation>

<operation id="1125" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:30 %DATA_x_load_14 = load i9 %DATA_x_addr_30

]]></Node>
<StgValue><ssdm name="DATA_x_load_14"/></StgValue>
</operation>

<operation id="1126" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:39 %DATA_y_addr_26 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="DATA_y_addr_26"/></StgValue>
</operation>

<operation id="1127" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:40 %c0_y_16 = load i9 %DATA_y_addr_26

]]></Node>
<StgValue><ssdm name="c0_y_16"/></StgValue>
</operation>

<operation id="1128" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:47 %DATA_y_addr_30 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="DATA_y_addr_30"/></StgValue>
</operation>

<operation id="1129" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:48 %DATA_y_load_14 = load i9 %DATA_y_addr_30

]]></Node>
<StgValue><ssdm name="DATA_y_load_14"/></StgValue>
</operation>

<operation id="1130" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:70 %sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub23"/></StgValue>
</operation>

<operation id="1131" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:75 %add23 = dadd i64 %bitcast_ln271_3, i64 %sub20

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1132" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:93 %sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub25"/></StgValue>
</operation>

<operation id="1133" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:95 %add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1134" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:101 %add26 = dadd i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1135" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:102 %add27 = dadd i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1136" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:103 %tmp_2 = dsub i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1137" st_id="66" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:104 %sub26 = dsub i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="sub26"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1138" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:4 %zext_ln252 = zext i9 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="1139" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:5 %DATA_x_addr_24 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="DATA_x_addr_24"/></StgValue>
</operation>

<operation id="1140" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:6 %c0_x_12 = load i9 %DATA_x_addr_24

]]></Node>
<StgValue><ssdm name="c0_x_12"/></StgValue>
</operation>

<operation id="1141" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:14 %c0_x_16 = load i9 %DATA_x_addr_26

]]></Node>
<StgValue><ssdm name="c0_x_16"/></StgValue>
</operation>

<operation id="1142" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1156.split:19 %or_ln256 = or i9 %shl_ln5, i9 4

]]></Node>
<StgValue><ssdm name="or_ln256"/></StgValue>
</operation>

<operation id="1143" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:20 %zext_ln256 = zext i9 %or_ln256

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="1144" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:21 %DATA_x_addr_28 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln256

]]></Node>
<StgValue><ssdm name="DATA_x_addr_28"/></StgValue>
</operation>

<operation id="1145" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:22 %DATA_x_load_12 = load i9 %DATA_x_addr_28

]]></Node>
<StgValue><ssdm name="DATA_x_load_12"/></StgValue>
</operation>

<operation id="1146" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:30 %DATA_x_load_14 = load i9 %DATA_x_addr_30

]]></Node>
<StgValue><ssdm name="DATA_x_load_14"/></StgValue>
</operation>

<operation id="1147" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:35 %DATA_y_addr_24 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="DATA_y_addr_24"/></StgValue>
</operation>

<operation id="1148" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:36 %c0_y_12 = load i9 %DATA_y_addr_24

]]></Node>
<StgValue><ssdm name="c0_y_12"/></StgValue>
</operation>

<operation id="1149" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:40 %c0_y_16 = load i9 %DATA_y_addr_26

]]></Node>
<StgValue><ssdm name="c0_y_16"/></StgValue>
</operation>

<operation id="1150" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1156.split:43 %DATA_y_addr_28 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln256

]]></Node>
<StgValue><ssdm name="DATA_y_addr_28"/></StgValue>
</operation>

<operation id="1151" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:44 %DATA_y_load_12 = load i9 %DATA_y_addr_28

]]></Node>
<StgValue><ssdm name="DATA_y_load_12"/></StgValue>
</operation>

<operation id="1152" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:48 %DATA_y_load_14 = load i9 %DATA_y_addr_30

]]></Node>
<StgValue><ssdm name="DATA_y_load_14"/></StgValue>
</operation>

<operation id="1153" st_id="67" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:59 %add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1154" st_id="67" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:60 %add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1155" st_id="67" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:61 %tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="1156" st_id="67" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:62 %sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="sub21"/></StgValue>
</operation>

<operation id="1157" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:70 %sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub23"/></StgValue>
</operation>

<operation id="1158" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:75 %add23 = dadd i64 %bitcast_ln271_3, i64 %sub20

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1159" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:93 %sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub25"/></StgValue>
</operation>

<operation id="1160" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:95 %add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1161" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:101 %add26 = dadd i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1162" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:102 %add27 = dadd i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1163" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:103 %tmp_2 = dsub i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1164" st_id="67" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:104 %sub26 = dsub i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="sub26"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1165" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:6 %c0_x_12 = load i9 %DATA_x_addr_24

]]></Node>
<StgValue><ssdm name="c0_x_12"/></StgValue>
</operation>

<operation id="1166" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:22 %DATA_x_load_12 = load i9 %DATA_x_addr_28

]]></Node>
<StgValue><ssdm name="DATA_x_load_12"/></StgValue>
</operation>

<operation id="1167" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:36 %c0_y_12 = load i9 %DATA_y_addr_24

]]></Node>
<StgValue><ssdm name="c0_y_12"/></StgValue>
</operation>

<operation id="1168" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="9">
<![CDATA[
for.inc1156.split:44 %DATA_y_load_12 = load i9 %DATA_y_addr_28

]]></Node>
<StgValue><ssdm name="DATA_y_load_12"/></StgValue>
</operation>

<operation id="1169" st_id="68" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:51 %c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_21"/></StgValue>
</operation>

<operation id="1170" st_id="68" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:52 %c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_21"/></StgValue>
</operation>

<operation id="1171" st_id="68" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:53 %c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_13"/></StgValue>
</operation>

<operation id="1172" st_id="68" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:54 %c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_13"/></StgValue>
</operation>

<operation id="1173" st_id="68" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:59 %add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1174" st_id="68" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:60 %add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1175" st_id="68" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:61 %tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="1176" st_id="68" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:62 %sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="sub21"/></StgValue>
</operation>

<operation id="1177" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:70 %sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub23"/></StgValue>
</operation>

<operation id="1178" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:75 %add23 = dadd i64 %bitcast_ln271_3, i64 %sub20

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1179" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:93 %sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub25"/></StgValue>
</operation>

<operation id="1180" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:95 %add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1181" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:101 %add26 = dadd i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1182" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:102 %add27 = dadd i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1183" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:103 %tmp_2 = dsub i64 %c0_x_15, i64 %add21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1184" st_id="68" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:104 %sub26 = dsub i64 %c0_y_15, i64 %add22

]]></Node>
<StgValue><ssdm name="sub26"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1185" st_id="69" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:51 %c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_21"/></StgValue>
</operation>

<operation id="1186" st_id="69" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:52 %c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_21"/></StgValue>
</operation>

<operation id="1187" st_id="69" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:53 %c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_13"/></StgValue>
</operation>

<operation id="1188" st_id="69" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:54 %c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_13"/></StgValue>
</operation>

<operation id="1189" st_id="69" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:59 %add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1190" st_id="69" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:60 %add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1191" st_id="69" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:61 %tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="1192" st_id="69" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:62 %sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="sub21"/></StgValue>
</operation>

<operation id="1193" st_id="69" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:71 %c0_x_20 = dmul i64 %sub23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_20"/></StgValue>
</operation>

<operation id="1194" st_id="69" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:76 %c0_y_20 = dmul i64 %add23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_20"/></StgValue>
</operation>

<operation id="1195" st_id="69" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:94 %mul10 = dmul i64 %sub25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1196" st_id="69" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:96 %mul11 = dmul i64 %add25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="1197" st_id="69" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:105 %mul12 = dmul i64 %tmp_2, i64 0

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="1198" st_id="69" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:113 %mul13 = dmul i64 %sub26, i64 0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1199" st_id="70" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:51 %c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_21"/></StgValue>
</operation>

<operation id="1200" st_id="70" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:52 %c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_21"/></StgValue>
</operation>

<operation id="1201" st_id="70" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:53 %c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_13"/></StgValue>
</operation>

<operation id="1202" st_id="70" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:54 %c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_13"/></StgValue>
</operation>

<operation id="1203" st_id="70" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:59 %add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1204" st_id="70" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:60 %add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1205" st_id="70" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:61 %tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="1206" st_id="70" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:62 %sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14

]]></Node>
<StgValue><ssdm name="sub21"/></StgValue>
</operation>

<operation id="1207" st_id="70" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:71 %c0_x_20 = dmul i64 %sub23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_20"/></StgValue>
</operation>

<operation id="1208" st_id="70" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:76 %c0_y_20 = dmul i64 %add23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_20"/></StgValue>
</operation>

<operation id="1209" st_id="70" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:94 %mul10 = dmul i64 %sub25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1210" st_id="70" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:96 %mul11 = dmul i64 %add25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="1211" st_id="70" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:105 %mul12 = dmul i64 %tmp_2, i64 0

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="1212" st_id="70" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:113 %mul13 = dmul i64 %sub26, i64 0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1213" st_id="71" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:51 %c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_21"/></StgValue>
</operation>

<operation id="1214" st_id="71" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:52 %c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_21"/></StgValue>
</operation>

<operation id="1215" st_id="71" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:53 %c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12

]]></Node>
<StgValue><ssdm name="c0_x_13"/></StgValue>
</operation>

<operation id="1216" st_id="71" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:54 %c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12

]]></Node>
<StgValue><ssdm name="c0_y_13"/></StgValue>
</operation>

<operation id="1217" st_id="71" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:71 %c0_x_20 = dmul i64 %sub23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_20"/></StgValue>
</operation>

<operation id="1218" st_id="71" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:76 %c0_y_20 = dmul i64 %add23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_20"/></StgValue>
</operation>

<operation id="1219" st_id="71" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:77 %mul8 = dmul i64 %tmp_1_4, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1220" st_id="71" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:85 %mul9 = dmul i64 %sub21, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="1221" st_id="71" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:94 %mul10 = dmul i64 %sub25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1222" st_id="71" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:96 %mul11 = dmul i64 %add25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="1223" st_id="71" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:105 %mul12 = dmul i64 %tmp_2, i64 0

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="1224" st_id="71" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:113 %mul13 = dmul i64 %sub26, i64 0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1225" st_id="72" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:71 %c0_x_20 = dmul i64 %sub23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_20"/></StgValue>
</operation>

<operation id="1226" st_id="72" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:76 %c0_y_20 = dmul i64 %add23, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_20"/></StgValue>
</operation>

<operation id="1227" st_id="72" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:77 %mul8 = dmul i64 %tmp_1_4, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1228" st_id="72" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:85 %mul9 = dmul i64 %sub21, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="1229" st_id="72" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:94 %mul10 = dmul i64 %sub25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="1230" st_id="72" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:96 %mul11 = dmul i64 %add25, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="1231" st_id="72" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:97 %c0_x_18 = dadd i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_18"/></StgValue>
</operation>

<operation id="1232" st_id="72" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:98 %c0_y_18 = dadd i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_18"/></StgValue>
</operation>

<operation id="1233" st_id="72" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:99 %c0_x_19 = dsub i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_19"/></StgValue>
</operation>

<operation id="1234" st_id="72" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:100 %c0_y_19 = dsub i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_19"/></StgValue>
</operation>

<operation id="1235" st_id="72" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:105 %mul12 = dmul i64 %tmp_2, i64 0

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="1236" st_id="72" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:113 %mul13 = dmul i64 %sub26, i64 0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1237" st_id="73" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:77 %mul8 = dmul i64 %tmp_1_4, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1238" st_id="73" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:85 %mul9 = dmul i64 %sub21, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="1239" st_id="73" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:97 %c0_x_18 = dadd i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_18"/></StgValue>
</operation>

<operation id="1240" st_id="73" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:98 %c0_y_18 = dadd i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_18"/></StgValue>
</operation>

<operation id="1241" st_id="73" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:99 %c0_x_19 = dsub i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_19"/></StgValue>
</operation>

<operation id="1242" st_id="73" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:100 %c0_y_19 = dsub i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_19"/></StgValue>
</operation>

<operation id="1243" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:106 %bitcast_ln271_12 = bitcast i64 %sub26

]]></Node>
<StgValue><ssdm name="bitcast_ln271_12"/></StgValue>
</operation>

<operation id="1244" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:107 %xor_ln271_6 = xor i64 %bitcast_ln271_12, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_6"/></StgValue>
</operation>

<operation id="1245" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:108 %bitcast_ln271_13 = bitcast i64 %xor_ln271_6

]]></Node>
<StgValue><ssdm name="bitcast_ln271_13"/></StgValue>
</operation>

<operation id="1246" st_id="73" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:109 %sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub27"/></StgValue>
</operation>

<operation id="1247" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:110 %bitcast_ln271_14 = bitcast i64 %tmp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln271_14"/></StgValue>
</operation>

<operation id="1248" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:111 %xor_ln271_7 = xor i64 %bitcast_ln271_14, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_7"/></StgValue>
</operation>

<operation id="1249" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:112 %bitcast_ln271_15 = bitcast i64 %xor_ln271_7

]]></Node>
<StgValue><ssdm name="bitcast_ln271_15"/></StgValue>
</operation>

<operation id="1250" st_id="73" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:114 %sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13

]]></Node>
<StgValue><ssdm name="sub28"/></StgValue>
</operation>

<operation id="1251" st_id="73" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:135 %add32 = dadd i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1252" st_id="73" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:136 %add33 = dadd i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1253" st_id="73" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:137 %tmp_3 = dsub i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1254" st_id="73" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:138 %sub33 = dsub i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="sub33"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1255" st_id="74" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:77 %mul8 = dmul i64 %tmp_1_4, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="1256" st_id="74" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:85 %mul9 = dmul i64 %sub21, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="1257" st_id="74" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:97 %c0_x_18 = dadd i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_18"/></StgValue>
</operation>

<operation id="1258" st_id="74" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:98 %c0_y_18 = dadd i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_18"/></StgValue>
</operation>

<operation id="1259" st_id="74" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:99 %c0_x_19 = dsub i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_19"/></StgValue>
</operation>

<operation id="1260" st_id="74" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:100 %c0_y_19 = dsub i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_19"/></StgValue>
</operation>

<operation id="1261" st_id="74" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:109 %sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub27"/></StgValue>
</operation>

<operation id="1262" st_id="74" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:114 %sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13

]]></Node>
<StgValue><ssdm name="sub28"/></StgValue>
</operation>

<operation id="1263" st_id="74" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:135 %add32 = dadd i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1264" st_id="74" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:136 %add33 = dadd i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1265" st_id="74" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:137 %tmp_3 = dsub i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1266" st_id="74" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:138 %sub33 = dsub i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="sub33"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1267" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:78 %bitcast_ln271_4 = bitcast i64 %sub21

]]></Node>
<StgValue><ssdm name="bitcast_ln271_4"/></StgValue>
</operation>

<operation id="1268" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:79 %xor_ln271_2 = xor i64 %bitcast_ln271_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_2"/></StgValue>
</operation>

<operation id="1269" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:80 %bitcast_ln271_5 = bitcast i64 %xor_ln271_2

]]></Node>
<StgValue><ssdm name="bitcast_ln271_5"/></StgValue>
</operation>

<operation id="1270" st_id="75" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:81 %sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub24"/></StgValue>
</operation>

<operation id="1271" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:82 %bitcast_ln271_6 = bitcast i64 %tmp_1_4

]]></Node>
<StgValue><ssdm name="bitcast_ln271_6"/></StgValue>
</operation>

<operation id="1272" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:83 %xor_ln271_3 = xor i64 %bitcast_ln271_6, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_3"/></StgValue>
</operation>

<operation id="1273" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:84 %bitcast_ln271_7 = bitcast i64 %xor_ln271_3

]]></Node>
<StgValue><ssdm name="bitcast_ln271_7"/></StgValue>
</operation>

<operation id="1274" st_id="75" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:86 %add24 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1275" st_id="75" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:97 %c0_x_18 = dadd i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_18"/></StgValue>
</operation>

<operation id="1276" st_id="75" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:98 %c0_y_18 = dadd i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_18"/></StgValue>
</operation>

<operation id="1277" st_id="75" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:99 %c0_x_19 = dsub i64 %c0_x_21, i64 %add19

]]></Node>
<StgValue><ssdm name="c0_x_19"/></StgValue>
</operation>

<operation id="1278" st_id="75" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:100 %c0_y_19 = dsub i64 %c0_y_21, i64 %add20

]]></Node>
<StgValue><ssdm name="c0_y_19"/></StgValue>
</operation>

<operation id="1279" st_id="75" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:109 %sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub27"/></StgValue>
</operation>

<operation id="1280" st_id="75" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:114 %sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13

]]></Node>
<StgValue><ssdm name="sub28"/></StgValue>
</operation>

<operation id="1281" st_id="75" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:135 %add32 = dadd i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1282" st_id="75" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:136 %add33 = dadd i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1283" st_id="75" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:137 %tmp_3 = dsub i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1284" st_id="75" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:138 %sub33 = dsub i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="sub33"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1285" st_id="76" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:81 %sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub24"/></StgValue>
</operation>

<operation id="1286" st_id="76" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:86 %add24 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1287" st_id="76" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:109 %sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub27"/></StgValue>
</operation>

<operation id="1288" st_id="76" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:114 %sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13

]]></Node>
<StgValue><ssdm name="sub28"/></StgValue>
</operation>

<operation id="1289" st_id="76" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:115 %add28 = dadd i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1290" st_id="76" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:117 %add29 = dadd i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1291" st_id="76" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:119 %sub29 = dsub i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="sub29"/></StgValue>
</operation>

<operation id="1292" st_id="76" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:121 %sub30 = dsub i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="sub30"/></StgValue>
</operation>

<operation id="1293" st_id="76" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:135 %add32 = dadd i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1294" st_id="76" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:136 %add33 = dadd i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1295" st_id="76" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:137 %tmp_3 = dsub i64 %c0_x_20, i64 %mul10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1296" st_id="76" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:138 %sub33 = dsub i64 %c0_y_20, i64 %mul11

]]></Node>
<StgValue><ssdm name="sub33"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1297" st_id="77" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:81 %sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub24"/></StgValue>
</operation>

<operation id="1298" st_id="77" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:86 %add24 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1299" st_id="77" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:115 %add28 = dadd i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1300" st_id="77" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:117 %add29 = dadd i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1301" st_id="77" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:119 %sub29 = dsub i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="sub29"/></StgValue>
</operation>

<operation id="1302" st_id="77" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:121 %sub30 = dsub i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="sub30"/></StgValue>
</operation>

<operation id="1303" st_id="77" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:123 %add30 = dadd i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1304" st_id="77" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:125 %add31 = dadd i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1305" st_id="77" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:127 %sub31 = dsub i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="sub31"/></StgValue>
</operation>

<operation id="1306" st_id="77" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:129 %sub32 = dsub i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="sub32"/></StgValue>
</operation>

<operation id="1307" st_id="77" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:139 %mul14 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="1308" st_id="77" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:147 %mul15 = dmul i64 %sub33, i64 0

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1309" st_id="78" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:81 %sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub24"/></StgValue>
</operation>

<operation id="1310" st_id="78" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:86 %add24 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1311" st_id="78" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:115 %add28 = dadd i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1312" st_id="78" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:117 %add29 = dadd i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1313" st_id="78" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:119 %sub29 = dsub i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="sub29"/></StgValue>
</operation>

<operation id="1314" st_id="78" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:121 %sub30 = dsub i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="sub30"/></StgValue>
</operation>

<operation id="1315" st_id="78" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:123 %add30 = dadd i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1316" st_id="78" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:125 %add31 = dadd i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1317" st_id="78" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:127 %sub31 = dsub i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="sub31"/></StgValue>
</operation>

<operation id="1318" st_id="78" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:129 %sub32 = dsub i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="sub32"/></StgValue>
</operation>

<operation id="1319" st_id="78" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:139 %mul14 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="1320" st_id="78" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:147 %mul15 = dmul i64 %sub33, i64 0

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1321" st_id="79" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:115 %add28 = dadd i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1322" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:116 %store_ln271 = store i64 %add28, i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1323" st_id="79" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:117 %add29 = dadd i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1324" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:118 %store_ln271 = store i64 %add29, i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1325" st_id="79" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:119 %sub29 = dsub i64 %c0_x_18, i64 %add26

]]></Node>
<StgValue><ssdm name="sub29"/></StgValue>
</operation>

<operation id="1326" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:120 %store_ln271 = store i64 %sub29, i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1327" st_id="79" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:121 %sub30 = dsub i64 %c0_y_18, i64 %add27

]]></Node>
<StgValue><ssdm name="sub30"/></StgValue>
</operation>

<operation id="1328" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:122 %store_ln271 = store i64 %sub30, i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1329" st_id="79" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:123 %add30 = dadd i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1330" st_id="79" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:125 %add31 = dadd i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1331" st_id="79" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:127 %sub31 = dsub i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="sub31"/></StgValue>
</operation>

<operation id="1332" st_id="79" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:129 %sub32 = dsub i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="sub32"/></StgValue>
</operation>

<operation id="1333" st_id="79" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:131 %c0_x_23 = dadd i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_23"/></StgValue>
</operation>

<operation id="1334" st_id="79" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:132 %c0_y_23 = dadd i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_23"/></StgValue>
</operation>

<operation id="1335" st_id="79" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:133 %c0_x_22 = dsub i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_22"/></StgValue>
</operation>

<operation id="1336" st_id="79" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:134 %c0_y_22 = dsub i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_22"/></StgValue>
</operation>

<operation id="1337" st_id="79" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:139 %mul14 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="1338" st_id="79" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:147 %mul15 = dmul i64 %sub33, i64 0

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1339" st_id="80" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:123 %add30 = dadd i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1340" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:124 %store_ln271 = store i64 %add30, i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1341" st_id="80" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:125 %add31 = dadd i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1342" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:126 %store_ln271 = store i64 %add31, i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1343" st_id="80" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:127 %sub31 = dsub i64 %c0_x_19, i64 %sub27

]]></Node>
<StgValue><ssdm name="sub31"/></StgValue>
</operation>

<operation id="1344" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:128 %store_ln271 = store i64 %sub31, i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1345" st_id="80" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:129 %sub32 = dsub i64 %c0_y_19, i64 %sub28

]]></Node>
<StgValue><ssdm name="sub32"/></StgValue>
</operation>

<operation id="1346" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:130 %store_ln271 = store i64 %sub32, i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1347" st_id="80" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:131 %c0_x_23 = dadd i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_23"/></StgValue>
</operation>

<operation id="1348" st_id="80" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:132 %c0_y_23 = dadd i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_23"/></StgValue>
</operation>

<operation id="1349" st_id="80" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:133 %c0_x_22 = dsub i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_22"/></StgValue>
</operation>

<operation id="1350" st_id="80" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:134 %c0_y_22 = dsub i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_22"/></StgValue>
</operation>

<operation id="1351" st_id="80" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:139 %mul14 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="1352" st_id="80" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:147 %mul15 = dmul i64 %sub33, i64 0

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1353" st_id="81" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:131 %c0_x_23 = dadd i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_23"/></StgValue>
</operation>

<operation id="1354" st_id="81" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:132 %c0_y_23 = dadd i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_23"/></StgValue>
</operation>

<operation id="1355" st_id="81" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:133 %c0_x_22 = dsub i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_22"/></StgValue>
</operation>

<operation id="1356" st_id="81" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:134 %c0_y_22 = dsub i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_22"/></StgValue>
</operation>

<operation id="1357" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:140 %bitcast_ln271_16 = bitcast i64 %sub33

]]></Node>
<StgValue><ssdm name="bitcast_ln271_16"/></StgValue>
</operation>

<operation id="1358" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:141 %xor_ln271_8 = xor i64 %bitcast_ln271_16, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_8"/></StgValue>
</operation>

<operation id="1359" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:142 %bitcast_ln271_17 = bitcast i64 %xor_ln271_8

]]></Node>
<StgValue><ssdm name="bitcast_ln271_17"/></StgValue>
</operation>

<operation id="1360" st_id="81" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:143 %sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub34"/></StgValue>
</operation>

<operation id="1361" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:144 %bitcast_ln271_18 = bitcast i64 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln271_18"/></StgValue>
</operation>

<operation id="1362" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:145 %xor_ln271_9 = xor i64 %bitcast_ln271_18, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_9"/></StgValue>
</operation>

<operation id="1363" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64">
<![CDATA[
for.inc1156.split:146 %bitcast_ln271_19 = bitcast i64 %xor_ln271_9

]]></Node>
<StgValue><ssdm name="bitcast_ln271_19"/></StgValue>
</operation>

<operation id="1364" st_id="81" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:148 %sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15

]]></Node>
<StgValue><ssdm name="sub35"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1365" st_id="82" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:131 %c0_x_23 = dadd i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_23"/></StgValue>
</operation>

<operation id="1366" st_id="82" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:132 %c0_y_23 = dadd i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_23"/></StgValue>
</operation>

<operation id="1367" st_id="82" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:133 %c0_x_22 = dsub i64 %c0_x_13, i64 %sub24

]]></Node>
<StgValue><ssdm name="c0_x_22"/></StgValue>
</operation>

<operation id="1368" st_id="82" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:134 %c0_y_22 = dsub i64 %c0_y_13, i64 %add24

]]></Node>
<StgValue><ssdm name="c0_y_22"/></StgValue>
</operation>

<operation id="1369" st_id="82" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:143 %sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub34"/></StgValue>
</operation>

<operation id="1370" st_id="82" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:148 %sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15

]]></Node>
<StgValue><ssdm name="sub35"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1371" st_id="83" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:143 %sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub34"/></StgValue>
</operation>

<operation id="1372" st_id="83" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:148 %sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15

]]></Node>
<StgValue><ssdm name="sub35"/></StgValue>
</operation>

<operation id="1373" st_id="83" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:149 %add34 = dadd i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1374" st_id="83" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:151 %add35 = dadd i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1375" st_id="83" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:153 %sub36 = dsub i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="sub36"/></StgValue>
</operation>

<operation id="1376" st_id="83" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:155 %sub37 = dsub i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="sub37"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1377" st_id="84" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:143 %sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub34"/></StgValue>
</operation>

<operation id="1378" st_id="84" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:148 %sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15

]]></Node>
<StgValue><ssdm name="sub35"/></StgValue>
</operation>

<operation id="1379" st_id="84" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:149 %add34 = dadd i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1380" st_id="84" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:151 %add35 = dadd i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1381" st_id="84" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:153 %sub36 = dsub i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="sub36"/></StgValue>
</operation>

<operation id="1382" st_id="84" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:155 %sub37 = dsub i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="sub37"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1383" st_id="85" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:149 %add34 = dadd i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1384" st_id="85" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:151 %add35 = dadd i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1385" st_id="85" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:153 %sub36 = dsub i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="sub36"/></StgValue>
</operation>

<operation id="1386" st_id="85" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:155 %sub37 = dsub i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="sub37"/></StgValue>
</operation>

<operation id="1387" st_id="85" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:157 %add36 = dadd i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1388" st_id="85" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:159 %add37 = dadd i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1389" st_id="85" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:161 %sub38 = dsub i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="sub38"/></StgValue>
</operation>

<operation id="1390" st_id="85" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:163 %sub39 = dsub i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="sub39"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1391" st_id="86" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:149 %add34 = dadd i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1392" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:150 %store_ln271 = store i64 %add34, i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1393" st_id="86" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:151 %add35 = dadd i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1394" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:152 %store_ln271 = store i64 %add35, i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1395" st_id="86" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:153 %sub36 = dsub i64 %c0_x_23, i64 %add32

]]></Node>
<StgValue><ssdm name="sub36"/></StgValue>
</operation>

<operation id="1396" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:154 %store_ln271 = store i64 %sub36, i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1397" st_id="86" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:155 %sub37 = dsub i64 %c0_y_23, i64 %add33

]]></Node>
<StgValue><ssdm name="sub37"/></StgValue>
</operation>

<operation id="1398" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:156 %store_ln271 = store i64 %sub37, i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1399" st_id="86" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:157 %add36 = dadd i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1400" st_id="86" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:159 %add37 = dadd i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1401" st_id="86" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:161 %sub38 = dsub i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="sub38"/></StgValue>
</operation>

<operation id="1402" st_id="86" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:163 %sub39 = dsub i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="sub39"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1403" st_id="87" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:157 %add36 = dadd i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1404" st_id="87" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:159 %add37 = dadd i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1405" st_id="87" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:161 %sub38 = dsub i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="sub38"/></StgValue>
</operation>

<operation id="1406" st_id="87" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:163 %sub39 = dsub i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="sub39"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1407" st_id="88" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:157 %add36 = dadd i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1408" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:158 %store_ln271 = store i64 %add36, i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1409" st_id="88" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:159 %add37 = dadd i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1410" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:160 %store_ln271 = store i64 %add37, i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1411" st_id="88" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:161 %sub38 = dsub i64 %c0_x_22, i64 %sub34

]]></Node>
<StgValue><ssdm name="sub38"/></StgValue>
</operation>

<operation id="1412" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:162 %store_ln271 = store i64 %sub38, i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="1413" st_id="88" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1156.split:163 %sub39 = dsub i64 %c0_y_22, i64 %sub35

]]></Node>
<StgValue><ssdm name="sub39"/></StgValue>
</operation>

<operation id="1414" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc1156.split:164 %store_ln271 = store i64 %sub39, i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1415" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="6" op_0_bw="3">
<![CDATA[
for.inc1156.split:166 %zext_ln274 = zext i3 %hi_2

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="1416" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="10" op_5_bw="32" op_6_bw="256" op_7_bw="59" op_8_bw="52" op_9_bw="44" op_10_bw="33" op_11_bw="25" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc1156.split:167 %call_ln277 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %zext_ln274, i10 64, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="call_ln277"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1417" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="10" op_5_bw="32" op_6_bw="256" op_7_bw="59" op_8_bw="52" op_9_bw="44" op_10_bw="33" op_11_bw="25" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc1156.split:167 %call_ln277 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %zext_ln274, i10 64, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="call_ln277"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1418" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:168 %data_x_load_8 = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="data_x_load_8"/></StgValue>
</operation>

<operation id="1419" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:170 %data_x_load_9 = load i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="data_x_load_9"/></StgValue>
</operation>

<operation id="1420" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:184 %data_y_load_15 = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load_15"/></StgValue>
</operation>

<operation id="1421" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:186 %data_y_load_8 = load i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="data_y_load_8"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1422" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:168 %data_x_load_8 = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="data_x_load_8"/></StgValue>
</operation>

<operation id="1423" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:169 %store_ln280 = store i64 %data_x_load_8, i9 %DATA_x_addr_24

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="1424" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:170 %data_x_load_9 = load i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="data_x_load_9"/></StgValue>
</operation>

<operation id="1425" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:171 %store_ln281 = store i64 %data_x_load_9, i9 %DATA_x_addr_25

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="1426" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:172 %data_x_load_10 = load i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="data_x_load_10"/></StgValue>
</operation>

<operation id="1427" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:174 %data_x_load_11 = load i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="data_x_load_11"/></StgValue>
</operation>

<operation id="1428" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:184 %data_y_load_15 = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load_15"/></StgValue>
</operation>

<operation id="1429" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:185 %store_ln289 = store i64 %data_y_load_15, i9 %DATA_y_addr_24

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="1430" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:186 %data_y_load_8 = load i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="data_y_load_8"/></StgValue>
</operation>

<operation id="1431" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:187 %store_ln290 = store i64 %data_y_load_8, i9 %DATA_y_addr_25

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1432" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:188 %data_y_load_9 = load i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="data_y_load_9"/></StgValue>
</operation>

<operation id="1433" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:190 %data_y_load_10 = load i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="data_y_load_10"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1434" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:172 %data_x_load_10 = load i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="data_x_load_10"/></StgValue>
</operation>

<operation id="1435" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:173 %store_ln282 = store i64 %data_x_load_10, i9 %DATA_x_addr_26

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="1436" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:174 %data_x_load_11 = load i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="data_x_load_11"/></StgValue>
</operation>

<operation id="1437" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:175 %store_ln283 = store i64 %data_x_load_11, i9 %DATA_x_addr_27

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="1438" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:176 %data_x_load_12 = load i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="data_x_load_12"/></StgValue>
</operation>

<operation id="1439" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:178 %data_x_load_13 = load i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="data_x_load_13"/></StgValue>
</operation>

<operation id="1440" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:188 %data_y_load_9 = load i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="data_y_load_9"/></StgValue>
</operation>

<operation id="1441" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:189 %store_ln291 = store i64 %data_y_load_9, i9 %DATA_y_addr_26

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="1442" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:190 %data_y_load_10 = load i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="data_y_load_10"/></StgValue>
</operation>

<operation id="1443" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:191 %store_ln292 = store i64 %data_y_load_10, i9 %DATA_y_addr_27

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="1444" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:192 %data_y_load_11 = load i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="data_y_load_11"/></StgValue>
</operation>

<operation id="1445" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:194 %data_y_load_12 = load i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="data_y_load_12"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1446" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:176 %data_x_load_12 = load i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="data_x_load_12"/></StgValue>
</operation>

<operation id="1447" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:177 %store_ln284 = store i64 %data_x_load_12, i9 %DATA_x_addr_28

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="1448" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:178 %data_x_load_13 = load i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="data_x_load_13"/></StgValue>
</operation>

<operation id="1449" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:179 %store_ln285 = store i64 %data_x_load_13, i9 %DATA_x_addr_29

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="1450" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:180 %data_x_load_14 = load i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="data_x_load_14"/></StgValue>
</operation>

<operation id="1451" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:182 %data_x_load_15 = load i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="data_x_load_15"/></StgValue>
</operation>

<operation id="1452" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:192 %data_y_load_11 = load i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="data_y_load_11"/></StgValue>
</operation>

<operation id="1453" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:193 %store_ln293 = store i64 %data_y_load_11, i9 %DATA_y_addr_28

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="1454" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:194 %data_y_load_12 = load i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="data_y_load_12"/></StgValue>
</operation>

<operation id="1455" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:195 %store_ln294 = store i64 %data_y_load_12, i9 %DATA_y_addr_29

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="1456" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:196 %data_y_load_13 = load i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="data_y_load_13"/></StgValue>
</operation>

<operation id="1457" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:198 %data_y_load_14 = load i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="data_y_load_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1458" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1156.split:0 %speclooptripcount_ln251 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln251"/></StgValue>
</operation>

<operation id="1459" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1156.split:1 %specloopname_ln297 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln297"/></StgValue>
</operation>

<operation id="1460" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:180 %data_x_load_14 = load i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="data_x_load_14"/></StgValue>
</operation>

<operation id="1461" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:181 %store_ln286 = store i64 %data_x_load_14, i9 %DATA_x_addr_30

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="1462" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:182 %data_x_load_15 = load i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="data_x_load_15"/></StgValue>
</operation>

<operation id="1463" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:183 %store_ln287 = store i64 %data_x_load_15, i9 %DATA_x_addr_31

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="1464" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:196 %data_y_load_13 = load i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="data_y_load_13"/></StgValue>
</operation>

<operation id="1465" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:197 %store_ln295 = store i64 %data_y_load_13, i9 %DATA_y_addr_30

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="1466" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1156.split:198 %data_y_load_14 = load i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="data_y_load_14"/></StgValue>
</operation>

<operation id="1467" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1156.split:199 %store_ln296 = store i64 %data_y_load_14, i9 %DATA_y_addr_31

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="1468" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
for.inc1156.split:201 %br_ln250 = br void %for.inc1156

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1469" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc1230:0 %tid_17 = load i7 %tid_6

]]></Node>
<StgValue><ssdm name="tid_17"/></StgValue>
</operation>

<operation id="1470" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1230:1 %icmp_ln301 = icmp_eq  i7 %tid_17, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="1471" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1230:2 %add_ln301 = add i7 %tid_17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="1472" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1230:3 %br_ln301 = br i1 %icmp_ln301, void %for.inc1230.split, void %for.inc1304.preheader

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="1473" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="7">
<![CDATA[
for.inc1230.split:2 %offset_3 = trunc i7 %tid_17

]]></Node>
<StgValue><ssdm name="offset_3"/></StgValue>
</operation>

<operation id="1474" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc1230.split:6 %shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="1475" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:7 %zext_ln306_1 = zext i9 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln306_1"/></StgValue>
</operation>

<operation id="1476" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:8 %DATA_x_addr_32 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_32"/></StgValue>
</operation>

<operation id="1477" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:9 %DATA_x_load_16 = load i9 %DATA_x_addr_32

]]></Node>
<StgValue><ssdm name="DATA_x_load_16"/></StgValue>
</operation>

<operation id="1478" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:13 %or_ln307 = or i9 %shl_ln6, i9 1

]]></Node>
<StgValue><ssdm name="or_ln307"/></StgValue>
</operation>

<operation id="1479" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:14 %zext_ln307_1 = zext i9 %or_ln307

]]></Node>
<StgValue><ssdm name="zext_ln307_1"/></StgValue>
</operation>

<operation id="1480" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:15 %DATA_x_addr_33 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln307_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_33"/></StgValue>
</operation>

<operation id="1481" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:16 %DATA_x_load_17 = load i9 %DATA_x_addr_33

]]></Node>
<StgValue><ssdm name="DATA_x_load_17"/></StgValue>
</operation>

<operation id="1482" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1230.split:70 %store_ln115 = store i7 %add_ln301, i7 %tid_6

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1483" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="7" op_0_bw="32">
<![CDATA[
for.inc1304.preheader:0 %tid_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_7"/></StgValue>
</operation>

<operation id="1484" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1304.preheader:1 %store_ln115 = store i7 0, i7 %tid_7

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1485" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
for.inc1304.preheader:2 %br_ln317 = br void %for.inc1304

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1486" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="6">
<![CDATA[
for.inc1230.split:5 %zext_ln174_8 = zext i6 %offset_3

]]></Node>
<StgValue><ssdm name="zext_ln174_8"/></StgValue>
</operation>

<operation id="1487" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:9 %DATA_x_load_16 = load i9 %DATA_x_addr_32

]]></Node>
<StgValue><ssdm name="DATA_x_load_16"/></StgValue>
</operation>

<operation id="1488" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="6">
<![CDATA[
for.inc1230.split:10 %zext_ln306 = zext i6 %offset_3

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="1489" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:11 %smem_addr_32 = getelementptr i64 %smem, i64 0, i64 %zext_ln306

]]></Node>
<StgValue><ssdm name="smem_addr_32"/></StgValue>
</operation>

<operation id="1490" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:12 %store_ln306 = store i64 %DATA_x_load_16, i10 %smem_addr_32

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="1491" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:16 %DATA_x_load_17 = load i9 %DATA_x_addr_33

]]></Node>
<StgValue><ssdm name="DATA_x_load_17"/></StgValue>
</operation>

<operation id="1492" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:17 %add_ln307 = add i9 %zext_ln174_8, i9 288

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="1493" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:18 %zext_ln307 = zext i9 %add_ln307

]]></Node>
<StgValue><ssdm name="zext_ln307"/></StgValue>
</operation>

<operation id="1494" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:19 %smem_addr_33 = getelementptr i64 %smem, i64 0, i64 %zext_ln307

]]></Node>
<StgValue><ssdm name="smem_addr_33"/></StgValue>
</operation>

<operation id="1495" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:20 %store_ln307 = store i64 %DATA_x_load_17, i10 %smem_addr_33

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="1496" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:21 %or_ln308 = or i9 %shl_ln6, i9 4

]]></Node>
<StgValue><ssdm name="or_ln308"/></StgValue>
</operation>

<operation id="1497" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:22 %zext_ln308_1 = zext i9 %or_ln308

]]></Node>
<StgValue><ssdm name="zext_ln308_1"/></StgValue>
</operation>

<operation id="1498" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:23 %DATA_x_addr_34 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln308_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_34"/></StgValue>
</operation>

<operation id="1499" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:24 %DATA_x_load_18 = load i9 %DATA_x_addr_34

]]></Node>
<StgValue><ssdm name="DATA_x_load_18"/></StgValue>
</operation>

<operation id="1500" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:29 %or_ln309 = or i9 %shl_ln6, i9 5

]]></Node>
<StgValue><ssdm name="or_ln309"/></StgValue>
</operation>

<operation id="1501" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:30 %zext_ln309_1 = zext i9 %or_ln309

]]></Node>
<StgValue><ssdm name="zext_ln309_1"/></StgValue>
</operation>

<operation id="1502" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:31 %DATA_x_addr_35 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln309_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_35"/></StgValue>
</operation>

<operation id="1503" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:32 %DATA_x_load_19 = load i9 %DATA_x_addr_35

]]></Node>
<StgValue><ssdm name="DATA_x_load_19"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1504" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="6">
<![CDATA[
for.inc1230.split:4 %zext_ln174_7 = zext i6 %offset_3

]]></Node>
<StgValue><ssdm name="zext_ln174_7"/></StgValue>
</operation>

<operation id="1505" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:24 %DATA_x_load_18 = load i9 %DATA_x_addr_34

]]></Node>
<StgValue><ssdm name="DATA_x_load_18"/></StgValue>
</operation>

<operation id="1506" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc1230.split:25 %add_ln308 = add i8 %zext_ln174_7, i8 72

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="1507" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="8">
<![CDATA[
for.inc1230.split:26 %zext_ln308 = zext i8 %add_ln308

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="1508" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:27 %smem_addr_34 = getelementptr i64 %smem, i64 0, i64 %zext_ln308

]]></Node>
<StgValue><ssdm name="smem_addr_34"/></StgValue>
</operation>

<operation id="1509" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:28 %store_ln308 = store i64 %DATA_x_load_18, i10 %smem_addr_34

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="1510" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:32 %DATA_x_load_19 = load i9 %DATA_x_addr_35

]]></Node>
<StgValue><ssdm name="DATA_x_load_19"/></StgValue>
</operation>

<operation id="1511" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:33 %add_ln309 = add i9 %zext_ln174_8, i9 360

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="1512" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:34 %zext_ln309 = zext i9 %add_ln309

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="1513" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:35 %smem_addr_35 = getelementptr i64 %smem, i64 0, i64 %zext_ln309

]]></Node>
<StgValue><ssdm name="smem_addr_35"/></StgValue>
</operation>

<operation id="1514" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:36 %store_ln309 = store i64 %DATA_x_load_19, i10 %smem_addr_35

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="1515" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:37 %or_ln310 = or i9 %shl_ln6, i9 2

]]></Node>
<StgValue><ssdm name="or_ln310"/></StgValue>
</operation>

<operation id="1516" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:38 %zext_ln310_1 = zext i9 %or_ln310

]]></Node>
<StgValue><ssdm name="zext_ln310_1"/></StgValue>
</operation>

<operation id="1517" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:39 %DATA_x_addr_36 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln310_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_36"/></StgValue>
</operation>

<operation id="1518" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:40 %DATA_x_load_20 = load i9 %DATA_x_addr_36

]]></Node>
<StgValue><ssdm name="DATA_x_load_20"/></StgValue>
</operation>

<operation id="1519" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:45 %or_ln311 = or i9 %shl_ln6, i9 3

]]></Node>
<StgValue><ssdm name="or_ln311"/></StgValue>
</operation>

<operation id="1520" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:46 %zext_ln311 = zext i9 %or_ln311

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="1521" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:47 %DATA_x_addr_37 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="DATA_x_addr_37"/></StgValue>
</operation>

<operation id="1522" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:48 %DATA_x_load_21 = load i9 %DATA_x_addr_37

]]></Node>
<StgValue><ssdm name="DATA_x_load_21"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1523" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:40 %DATA_x_load_20 = load i9 %DATA_x_addr_36

]]></Node>
<StgValue><ssdm name="DATA_x_load_20"/></StgValue>
</operation>

<operation id="1524" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc1230.split:41 %add_ln310 = add i8 %zext_ln174_7, i8 144

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="1525" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="8">
<![CDATA[
for.inc1230.split:42 %zext_ln310 = zext i8 %add_ln310

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="1526" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:43 %smem_addr_36 = getelementptr i64 %smem, i64 0, i64 %zext_ln310

]]></Node>
<StgValue><ssdm name="smem_addr_36"/></StgValue>
</operation>

<operation id="1527" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:44 %store_ln310 = store i64 %DATA_x_load_20, i10 %smem_addr_36

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="1528" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:48 %DATA_x_load_21 = load i9 %DATA_x_addr_37

]]></Node>
<StgValue><ssdm name="DATA_x_load_21"/></StgValue>
</operation>

<operation id="1529" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc1230.split:49 %add_ln311 = add i8 %zext_ln174_7, i8 176

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="1530" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="8">
<![CDATA[
for.inc1230.split:50 %sext_ln311 = sext i8 %add_ln311

]]></Node>
<StgValue><ssdm name="sext_ln311"/></StgValue>
</operation>

<operation id="1531" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:51 %zext_ln311_1 = zext i9 %sext_ln311

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="1532" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:52 %smem_addr_37 = getelementptr i64 %smem, i64 0, i64 %zext_ln311_1

]]></Node>
<StgValue><ssdm name="smem_addr_37"/></StgValue>
</operation>

<operation id="1533" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:53 %store_ln311 = store i64 %DATA_x_load_21, i10 %smem_addr_37

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="1534" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:54 %or_ln312 = or i9 %shl_ln6, i9 6

]]></Node>
<StgValue><ssdm name="or_ln312"/></StgValue>
</operation>

<operation id="1535" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:55 %zext_ln312_1 = zext i9 %or_ln312

]]></Node>
<StgValue><ssdm name="zext_ln312_1"/></StgValue>
</operation>

<operation id="1536" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:56 %DATA_x_addr_38 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_38"/></StgValue>
</operation>

<operation id="1537" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:57 %DATA_x_load_22 = load i9 %DATA_x_addr_38

]]></Node>
<StgValue><ssdm name="DATA_x_load_22"/></StgValue>
</operation>

<operation id="1538" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:62 %or_ln313 = or i9 %shl_ln6, i9 7

]]></Node>
<StgValue><ssdm name="or_ln313"/></StgValue>
</operation>

<operation id="1539" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:63 %zext_ln313_1 = zext i9 %or_ln313

]]></Node>
<StgValue><ssdm name="zext_ln313_1"/></StgValue>
</operation>

<operation id="1540" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:64 %DATA_x_addr_39 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln313_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_39"/></StgValue>
</operation>

<operation id="1541" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:65 %DATA_x_load_23 = load i9 %DATA_x_addr_39

]]></Node>
<StgValue><ssdm name="DATA_x_load_23"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1542" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1230.split:0 %speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln302"/></StgValue>
</operation>

<operation id="1543" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1230.split:1 %specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln314"/></StgValue>
</operation>

<operation id="1544" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="10" op_0_bw="6">
<![CDATA[
for.inc1230.split:3 %zext_ln174_6 = zext i6 %offset_3

]]></Node>
<StgValue><ssdm name="zext_ln174_6"/></StgValue>
</operation>

<operation id="1545" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:57 %DATA_x_load_22 = load i9 %DATA_x_addr_38

]]></Node>
<StgValue><ssdm name="DATA_x_load_22"/></StgValue>
</operation>

<operation id="1546" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1230.split:58 %add_ln312 = add i9 %zext_ln174_8, i9 216

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="1547" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:59 %zext_ln312 = zext i9 %add_ln312

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="1548" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:60 %smem_addr_38 = getelementptr i64 %smem, i64 0, i64 %zext_ln312

]]></Node>
<StgValue><ssdm name="smem_addr_38"/></StgValue>
</operation>

<operation id="1549" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:61 %store_ln312 = store i64 %DATA_x_load_22, i10 %smem_addr_38

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="1550" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="9">
<![CDATA[
for.inc1230.split:65 %DATA_x_load_23 = load i9 %DATA_x_addr_39

]]></Node>
<StgValue><ssdm name="DATA_x_load_23"/></StgValue>
</operation>

<operation id="1551" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1230.split:66 %add_ln313 = add i10 %zext_ln174_6, i10 504

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="1552" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="10">
<![CDATA[
for.inc1230.split:67 %zext_ln313 = zext i10 %add_ln313

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="1553" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1230.split:68 %smem_addr_39 = getelementptr i64 %smem, i64 0, i64 %zext_ln313

]]></Node>
<StgValue><ssdm name="smem_addr_39"/></StgValue>
</operation>

<operation id="1554" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1230.split:69 %store_ln313 = store i64 %DATA_x_load_23, i10 %smem_addr_39

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="1555" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
for.inc1230.split:71 %br_ln301 = br void %for.inc1230

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1556" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc1304:0 %tid_18 = load i7 %tid_7

]]></Node>
<StgValue><ssdm name="tid_18"/></StgValue>
</operation>

<operation id="1557" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1304:1 %icmp_ln317 = icmp_eq  i7 %tid_18, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="1558" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1304:2 %add_ln317 = add i7 %tid_18, i7 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="1559" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1304:3 %br_ln317 = br i1 %icmp_ln317, void %for.inc1304.split, void %for.inc1378.preheader

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="1560" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc1304.split:2 %tmp_18 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_18, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1561" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="7">
<![CDATA[
for.inc1304.split:3 %trunc_ln321 = trunc i7 %tid_18

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="1562" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc1304.split:4 %offset_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_18, i6 %trunc_ln321

]]></Node>
<StgValue><ssdm name="offset_4"/></StgValue>
</operation>

<operation id="1563" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="9">
<![CDATA[
for.inc1304.split:5 %zext_ln321 = zext i9 %offset_4

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="1564" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:6 %zext_ln323 = zext i9 %offset_4

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="1565" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:7 %smem_addr_40 = getelementptr i64 %smem, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="smem_addr_40"/></StgValue>
</operation>

<operation id="1566" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:8 %smem_load_16 = load i10 %smem_addr_40

]]></Node>
<StgValue><ssdm name="smem_load_16"/></StgValue>
</operation>

<operation id="1567" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:13 %add_ln324 = add i10 %zext_ln321, i10 32

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="1568" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:14 %zext_ln324 = zext i10 %add_ln324

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="1569" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:15 %smem_addr_41 = getelementptr i64 %smem, i64 0, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="smem_addr_41"/></StgValue>
</operation>

<operation id="1570" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:16 %smem_load_17 = load i10 %smem_addr_41

]]></Node>
<StgValue><ssdm name="smem_load_17"/></StgValue>
</operation>

<operation id="1571" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1304.split:69 %store_ln115 = store i7 %add_ln317, i7 %tid_7

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1572" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="7" op_0_bw="32">
<![CDATA[
for.inc1378.preheader:0 %tid_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_8"/></StgValue>
</operation>

<operation id="1573" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1378.preheader:1 %store_ln115 = store i7 0, i7 %tid_8

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1574" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
for.inc1378.preheader:2 %br_ln334 = br void %for.inc1378

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1575" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:8 %smem_load_16 = load i10 %smem_addr_40

]]></Node>
<StgValue><ssdm name="smem_load_16"/></StgValue>
</operation>

<operation id="1576" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc1304.split:9 %shl_ln7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln321, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="1577" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:10 %zext_ln323_1 = zext i9 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln323_1"/></StgValue>
</operation>

<operation id="1578" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:11 %DATA_x_addr_40 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln323_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_40"/></StgValue>
</operation>

<operation id="1579" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:12 %store_ln323 = store i64 %smem_load_16, i9 %DATA_x_addr_40

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="1580" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:16 %smem_load_17 = load i10 %smem_addr_41

]]></Node>
<StgValue><ssdm name="smem_load_17"/></StgValue>
</operation>

<operation id="1581" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:17 %or_ln324 = or i9 %shl_ln7, i9 4

]]></Node>
<StgValue><ssdm name="or_ln324"/></StgValue>
</operation>

<operation id="1582" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:18 %zext_ln324_1 = zext i9 %or_ln324

]]></Node>
<StgValue><ssdm name="zext_ln324_1"/></StgValue>
</operation>

<operation id="1583" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:19 %DATA_x_addr_41 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln324_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_41"/></StgValue>
</operation>

<operation id="1584" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:20 %store_ln324 = store i64 %smem_load_17, i9 %DATA_x_addr_41

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="1585" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:21 %add_ln325 = add i10 %zext_ln321, i10 8

]]></Node>
<StgValue><ssdm name="add_ln325"/></StgValue>
</operation>

<operation id="1586" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:22 %zext_ln325 = zext i10 %add_ln325

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="1587" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:23 %smem_addr_42 = getelementptr i64 %smem, i64 0, i64 %zext_ln325

]]></Node>
<StgValue><ssdm name="smem_addr_42"/></StgValue>
</operation>

<operation id="1588" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:24 %smem_load_18 = load i10 %smem_addr_42

]]></Node>
<StgValue><ssdm name="smem_load_18"/></StgValue>
</operation>

<operation id="1589" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:29 %add_ln326 = add i10 %zext_ln321, i10 40

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="1590" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:30 %zext_ln326 = zext i10 %add_ln326

]]></Node>
<StgValue><ssdm name="zext_ln326"/></StgValue>
</operation>

<operation id="1591" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:31 %smem_addr_43 = getelementptr i64 %smem, i64 0, i64 %zext_ln326

]]></Node>
<StgValue><ssdm name="smem_addr_43"/></StgValue>
</operation>

<operation id="1592" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:32 %smem_load_19 = load i10 %smem_addr_43

]]></Node>
<StgValue><ssdm name="smem_load_19"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1593" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:24 %smem_load_18 = load i10 %smem_addr_42

]]></Node>
<StgValue><ssdm name="smem_load_18"/></StgValue>
</operation>

<operation id="1594" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:25 %or_ln325 = or i9 %shl_ln7, i9 1

]]></Node>
<StgValue><ssdm name="or_ln325"/></StgValue>
</operation>

<operation id="1595" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:26 %zext_ln325_1 = zext i9 %or_ln325

]]></Node>
<StgValue><ssdm name="zext_ln325_1"/></StgValue>
</operation>

<operation id="1596" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:27 %DATA_x_addr_42 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln325_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_42"/></StgValue>
</operation>

<operation id="1597" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:28 %store_ln325 = store i64 %smem_load_18, i9 %DATA_x_addr_42

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="1598" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:32 %smem_load_19 = load i10 %smem_addr_43

]]></Node>
<StgValue><ssdm name="smem_load_19"/></StgValue>
</operation>

<operation id="1599" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:33 %or_ln326 = or i9 %shl_ln7, i9 5

]]></Node>
<StgValue><ssdm name="or_ln326"/></StgValue>
</operation>

<operation id="1600" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:34 %zext_ln326_1 = zext i9 %or_ln326

]]></Node>
<StgValue><ssdm name="zext_ln326_1"/></StgValue>
</operation>

<operation id="1601" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:35 %DATA_x_addr_43 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln326_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_43"/></StgValue>
</operation>

<operation id="1602" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:36 %store_ln326 = store i64 %smem_load_19, i9 %DATA_x_addr_43

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="1603" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:37 %add_ln327 = add i10 %zext_ln321, i10 16

]]></Node>
<StgValue><ssdm name="add_ln327"/></StgValue>
</operation>

<operation id="1604" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:38 %zext_ln327 = zext i10 %add_ln327

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="1605" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:39 %smem_addr_44 = getelementptr i64 %smem, i64 0, i64 %zext_ln327

]]></Node>
<StgValue><ssdm name="smem_addr_44"/></StgValue>
</operation>

<operation id="1606" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:40 %smem_load_20 = load i10 %smem_addr_44

]]></Node>
<StgValue><ssdm name="smem_load_20"/></StgValue>
</operation>

<operation id="1607" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:45 %add_ln328 = add i10 %zext_ln321, i10 48

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="1608" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:46 %zext_ln328 = zext i10 %add_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="1609" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:47 %smem_addr_45 = getelementptr i64 %smem, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="smem_addr_45"/></StgValue>
</operation>

<operation id="1610" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:48 %smem_load_21 = load i10 %smem_addr_45

]]></Node>
<StgValue><ssdm name="smem_load_21"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1611" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:40 %smem_load_20 = load i10 %smem_addr_44

]]></Node>
<StgValue><ssdm name="smem_load_20"/></StgValue>
</operation>

<operation id="1612" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:41 %or_ln327 = or i9 %shl_ln7, i9 2

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="1613" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:42 %zext_ln327_1 = zext i9 %or_ln327

]]></Node>
<StgValue><ssdm name="zext_ln327_1"/></StgValue>
</operation>

<operation id="1614" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:43 %DATA_x_addr_44 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln327_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_44"/></StgValue>
</operation>

<operation id="1615" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:44 %store_ln327 = store i64 %smem_load_20, i9 %DATA_x_addr_44

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="1616" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:48 %smem_load_21 = load i10 %smem_addr_45

]]></Node>
<StgValue><ssdm name="smem_load_21"/></StgValue>
</operation>

<operation id="1617" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:49 %or_ln328 = or i9 %shl_ln7, i9 6

]]></Node>
<StgValue><ssdm name="or_ln328"/></StgValue>
</operation>

<operation id="1618" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:50 %zext_ln328_1 = zext i9 %or_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328_1"/></StgValue>
</operation>

<operation id="1619" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:51 %DATA_x_addr_45 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln328_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_45"/></StgValue>
</operation>

<operation id="1620" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:52 %store_ln328 = store i64 %smem_load_21, i9 %DATA_x_addr_45

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="1621" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:53 %add_ln329 = add i10 %zext_ln321, i10 24

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="1622" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:54 %zext_ln329 = zext i10 %add_ln329

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="1623" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:55 %smem_addr_46 = getelementptr i64 %smem, i64 0, i64 %zext_ln329

]]></Node>
<StgValue><ssdm name="smem_addr_46"/></StgValue>
</operation>

<operation id="1624" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:56 %smem_load_22 = load i10 %smem_addr_46

]]></Node>
<StgValue><ssdm name="smem_load_22"/></StgValue>
</operation>

<operation id="1625" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1304.split:61 %add_ln330 = add i10 %zext_ln321, i10 56

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="1626" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:62 %zext_ln330 = zext i10 %add_ln330

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="1627" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:63 %smem_addr_47 = getelementptr i64 %smem, i64 0, i64 %zext_ln330

]]></Node>
<StgValue><ssdm name="smem_addr_47"/></StgValue>
</operation>

<operation id="1628" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:64 %smem_load_23 = load i10 %smem_addr_47

]]></Node>
<StgValue><ssdm name="smem_load_23"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1629" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1304.split:0 %speclooptripcount_ln318 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln318"/></StgValue>
</operation>

<operation id="1630" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1304.split:1 %specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln331"/></StgValue>
</operation>

<operation id="1631" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:56 %smem_load_22 = load i10 %smem_addr_46

]]></Node>
<StgValue><ssdm name="smem_load_22"/></StgValue>
</operation>

<operation id="1632" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:57 %or_ln329 = or i9 %shl_ln7, i9 3

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="1633" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:58 %zext_ln329_1 = zext i9 %or_ln329

]]></Node>
<StgValue><ssdm name="zext_ln329_1"/></StgValue>
</operation>

<operation id="1634" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:59 %DATA_x_addr_46 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln329_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_46"/></StgValue>
</operation>

<operation id="1635" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:60 %store_ln329 = store i64 %smem_load_22, i9 %DATA_x_addr_46

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1636" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="10">
<![CDATA[
for.inc1304.split:64 %smem_load_23 = load i10 %smem_addr_47

]]></Node>
<StgValue><ssdm name="smem_load_23"/></StgValue>
</operation>

<operation id="1637" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1304.split:65 %or_ln330 = or i9 %shl_ln7, i9 7

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="1638" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="9">
<![CDATA[
for.inc1304.split:66 %zext_ln330_1 = zext i9 %or_ln330

]]></Node>
<StgValue><ssdm name="zext_ln330_1"/></StgValue>
</operation>

<operation id="1639" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1304.split:67 %DATA_x_addr_47 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln330_1

]]></Node>
<StgValue><ssdm name="DATA_x_addr_47"/></StgValue>
</operation>

<operation id="1640" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1304.split:68 %store_ln330 = store i64 %smem_load_23, i9 %DATA_x_addr_47

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="1641" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
for.inc1304.split:70 %br_ln317 = br void %for.inc1304

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1642" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc1378:0 %tid_19 = load i7 %tid_8

]]></Node>
<StgValue><ssdm name="tid_19"/></StgValue>
</operation>

<operation id="1643" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1378:1 %icmp_ln334 = icmp_eq  i7 %tid_19, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="1644" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1378:2 %add_ln334 = add i7 %tid_19, i7 1

]]></Node>
<StgValue><ssdm name="add_ln334"/></StgValue>
</operation>

<operation id="1645" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1378:3 %br_ln334 = br i1 %icmp_ln334, void %for.inc1378.split, void %for.inc1470.preheader

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="1646" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="6" op_0_bw="7">
<![CDATA[
for.inc1378.split:2 %offset_5 = trunc i7 %tid_19

]]></Node>
<StgValue><ssdm name="offset_5"/></StgValue>
</operation>

<operation id="1647" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc1378.split:6 %shl_ln8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="1648" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:7 %zext_ln340_1 = zext i9 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="1649" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:8 %DATA_y_addr_32 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln340_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_32"/></StgValue>
</operation>

<operation id="1650" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:9 %DATA_y_load_16 = load i9 %DATA_y_addr_32

]]></Node>
<StgValue><ssdm name="DATA_y_load_16"/></StgValue>
</operation>

<operation id="1651" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:13 %or_ln341 = or i9 %shl_ln8, i9 1

]]></Node>
<StgValue><ssdm name="or_ln341"/></StgValue>
</operation>

<operation id="1652" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:14 %zext_ln341_1 = zext i9 %or_ln341

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="1653" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:15 %DATA_y_addr_33 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln341_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_33"/></StgValue>
</operation>

<operation id="1654" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:16 %DATA_y_load_17 = load i9 %DATA_y_addr_33

]]></Node>
<StgValue><ssdm name="DATA_y_load_17"/></StgValue>
</operation>

<operation id="1655" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1378.split:70 %store_ln115 = store i7 %add_ln334, i7 %tid_8

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1656" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:0 %p_phi24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi24"/></StgValue>
</operation>

<operation id="1657" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:1 %p_phi23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi23"/></StgValue>
</operation>

<operation id="1658" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:2 %p_phi22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi22"/></StgValue>
</operation>

<operation id="1659" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:3 %p_phi21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi21"/></StgValue>
</operation>

<operation id="1660" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:4 %p_phi20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi20"/></StgValue>
</operation>

<operation id="1661" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:5 %p_phi19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi19"/></StgValue>
</operation>

<operation id="1662" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:6 %p_phi18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi18"/></StgValue>
</operation>

<operation id="1663" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:7 %p_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="1664" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="32">
<![CDATA[
for.inc1470.preheader:8 %tid_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_9"/></StgValue>
</operation>

<operation id="1665" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1470.preheader:9 %store_ln115 = store i7 0, i7 %tid_9

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1666" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
for.inc1470.preheader:10 %br_ln350 = br void %for.inc1470

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1667" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="6">
<![CDATA[
for.inc1378.split:5 %zext_ln174_11 = zext i6 %offset_5

]]></Node>
<StgValue><ssdm name="zext_ln174_11"/></StgValue>
</operation>

<operation id="1668" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:9 %DATA_y_load_16 = load i9 %DATA_y_addr_32

]]></Node>
<StgValue><ssdm name="DATA_y_load_16"/></StgValue>
</operation>

<operation id="1669" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="6">
<![CDATA[
for.inc1378.split:10 %zext_ln340 = zext i6 %offset_5

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="1670" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:11 %smem_addr_48 = getelementptr i64 %smem, i64 0, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="smem_addr_48"/></StgValue>
</operation>

<operation id="1671" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:12 %store_ln340 = store i64 %DATA_y_load_16, i10 %smem_addr_48

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="1672" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:16 %DATA_y_load_17 = load i9 %DATA_y_addr_33

]]></Node>
<StgValue><ssdm name="DATA_y_load_17"/></StgValue>
</operation>

<operation id="1673" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:17 %add_ln341 = add i9 %zext_ln174_11, i9 288

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="1674" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:18 %zext_ln341 = zext i9 %add_ln341

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="1675" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:19 %smem_addr_49 = getelementptr i64 %smem, i64 0, i64 %zext_ln341

]]></Node>
<StgValue><ssdm name="smem_addr_49"/></StgValue>
</operation>

<operation id="1676" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:20 %store_ln341 = store i64 %DATA_y_load_17, i10 %smem_addr_49

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="1677" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:21 %or_ln342 = or i9 %shl_ln8, i9 4

]]></Node>
<StgValue><ssdm name="or_ln342"/></StgValue>
</operation>

<operation id="1678" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:22 %zext_ln342_1 = zext i9 %or_ln342

]]></Node>
<StgValue><ssdm name="zext_ln342_1"/></StgValue>
</operation>

<operation id="1679" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:23 %DATA_y_addr_34 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln342_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_34"/></StgValue>
</operation>

<operation id="1680" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:24 %DATA_y_load_18 = load i9 %DATA_y_addr_34

]]></Node>
<StgValue><ssdm name="DATA_y_load_18"/></StgValue>
</operation>

<operation id="1681" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:29 %or_ln343 = or i9 %shl_ln8, i9 5

]]></Node>
<StgValue><ssdm name="or_ln343"/></StgValue>
</operation>

<operation id="1682" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:30 %zext_ln343_1 = zext i9 %or_ln343

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="1683" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:31 %DATA_y_addr_35 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_35"/></StgValue>
</operation>

<operation id="1684" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:32 %DATA_y_load_19 = load i9 %DATA_y_addr_35

]]></Node>
<StgValue><ssdm name="DATA_y_load_19"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1685" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="6">
<![CDATA[
for.inc1378.split:4 %zext_ln174_10 = zext i6 %offset_5

]]></Node>
<StgValue><ssdm name="zext_ln174_10"/></StgValue>
</operation>

<operation id="1686" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:24 %DATA_y_load_18 = load i9 %DATA_y_addr_34

]]></Node>
<StgValue><ssdm name="DATA_y_load_18"/></StgValue>
</operation>

<operation id="1687" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc1378.split:25 %add_ln342 = add i8 %zext_ln174_10, i8 72

]]></Node>
<StgValue><ssdm name="add_ln342"/></StgValue>
</operation>

<operation id="1688" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="8">
<![CDATA[
for.inc1378.split:26 %zext_ln342 = zext i8 %add_ln342

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="1689" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:27 %smem_addr_50 = getelementptr i64 %smem, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="smem_addr_50"/></StgValue>
</operation>

<operation id="1690" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:28 %store_ln342 = store i64 %DATA_y_load_18, i10 %smem_addr_50

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="1691" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:32 %DATA_y_load_19 = load i9 %DATA_y_addr_35

]]></Node>
<StgValue><ssdm name="DATA_y_load_19"/></StgValue>
</operation>

<operation id="1692" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:33 %add_ln343 = add i9 %zext_ln174_11, i9 360

]]></Node>
<StgValue><ssdm name="add_ln343"/></StgValue>
</operation>

<operation id="1693" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:34 %zext_ln343 = zext i9 %add_ln343

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="1694" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:35 %smem_addr_51 = getelementptr i64 %smem, i64 0, i64 %zext_ln343

]]></Node>
<StgValue><ssdm name="smem_addr_51"/></StgValue>
</operation>

<operation id="1695" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:36 %store_ln343 = store i64 %DATA_y_load_19, i10 %smem_addr_51

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="1696" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:37 %or_ln344 = or i9 %shl_ln8, i9 2

]]></Node>
<StgValue><ssdm name="or_ln344"/></StgValue>
</operation>

<operation id="1697" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:38 %zext_ln344_1 = zext i9 %or_ln344

]]></Node>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</operation>

<operation id="1698" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:39 %DATA_y_addr_36 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln344_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_36"/></StgValue>
</operation>

<operation id="1699" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:40 %DATA_y_load_20 = load i9 %DATA_y_addr_36

]]></Node>
<StgValue><ssdm name="DATA_y_load_20"/></StgValue>
</operation>

<operation id="1700" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:45 %or_ln345 = or i9 %shl_ln8, i9 3

]]></Node>
<StgValue><ssdm name="or_ln345"/></StgValue>
</operation>

<operation id="1701" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:46 %zext_ln345 = zext i9 %or_ln345

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="1702" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:47 %DATA_y_addr_37 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DATA_y_addr_37"/></StgValue>
</operation>

<operation id="1703" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:48 %DATA_y_load_21 = load i9 %DATA_y_addr_37

]]></Node>
<StgValue><ssdm name="DATA_y_load_21"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1704" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:40 %DATA_y_load_20 = load i9 %DATA_y_addr_36

]]></Node>
<StgValue><ssdm name="DATA_y_load_20"/></StgValue>
</operation>

<operation id="1705" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc1378.split:41 %add_ln344 = add i8 %zext_ln174_10, i8 144

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="1706" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="8">
<![CDATA[
for.inc1378.split:42 %zext_ln344 = zext i8 %add_ln344

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="1707" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:43 %smem_addr_52 = getelementptr i64 %smem, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="smem_addr_52"/></StgValue>
</operation>

<operation id="1708" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:44 %store_ln344 = store i64 %DATA_y_load_20, i10 %smem_addr_52

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="1709" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:48 %DATA_y_load_21 = load i9 %DATA_y_addr_37

]]></Node>
<StgValue><ssdm name="DATA_y_load_21"/></StgValue>
</operation>

<operation id="1710" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc1378.split:49 %add_ln345 = add i8 %zext_ln174_10, i8 176

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="1711" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="8">
<![CDATA[
for.inc1378.split:50 %sext_ln345 = sext i8 %add_ln345

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="1712" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:51 %zext_ln345_1 = zext i9 %sext_ln345

]]></Node>
<StgValue><ssdm name="zext_ln345_1"/></StgValue>
</operation>

<operation id="1713" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:52 %smem_addr_53 = getelementptr i64 %smem, i64 0, i64 %zext_ln345_1

]]></Node>
<StgValue><ssdm name="smem_addr_53"/></StgValue>
</operation>

<operation id="1714" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:53 %store_ln345 = store i64 %DATA_y_load_21, i10 %smem_addr_53

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="1715" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:54 %or_ln346 = or i9 %shl_ln8, i9 6

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="1716" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:55 %zext_ln346_1 = zext i9 %or_ln346

]]></Node>
<StgValue><ssdm name="zext_ln346_1"/></StgValue>
</operation>

<operation id="1717" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:56 %DATA_y_addr_38 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln346_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_38"/></StgValue>
</operation>

<operation id="1718" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:57 %DATA_y_load_22 = load i9 %DATA_y_addr_38

]]></Node>
<StgValue><ssdm name="DATA_y_load_22"/></StgValue>
</operation>

<operation id="1719" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:62 %or_ln347 = or i9 %shl_ln8, i9 7

]]></Node>
<StgValue><ssdm name="or_ln347"/></StgValue>
</operation>

<operation id="1720" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:63 %zext_ln347_1 = zext i9 %or_ln347

]]></Node>
<StgValue><ssdm name="zext_ln347_1"/></StgValue>
</operation>

<operation id="1721" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:64 %DATA_y_addr_39 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln347_1

]]></Node>
<StgValue><ssdm name="DATA_y_addr_39"/></StgValue>
</operation>

<operation id="1722" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:65 %DATA_y_load_23 = load i9 %DATA_y_addr_39

]]></Node>
<StgValue><ssdm name="DATA_y_load_23"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1723" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1378.split:0 %speclooptripcount_ln335 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln335"/></StgValue>
</operation>

<operation id="1724" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1378.split:1 %specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln348"/></StgValue>
</operation>

<operation id="1725" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="6">
<![CDATA[
for.inc1378.split:3 %zext_ln174_9 = zext i6 %offset_5

]]></Node>
<StgValue><ssdm name="zext_ln174_9"/></StgValue>
</operation>

<operation id="1726" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:57 %DATA_y_load_22 = load i9 %DATA_y_addr_38

]]></Node>
<StgValue><ssdm name="DATA_y_load_22"/></StgValue>
</operation>

<operation id="1727" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1378.split:58 %add_ln346 = add i9 %zext_ln174_11, i9 216

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="1728" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:59 %zext_ln346 = zext i9 %add_ln346

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="1729" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:60 %smem_addr_54 = getelementptr i64 %smem, i64 0, i64 %zext_ln346

]]></Node>
<StgValue><ssdm name="smem_addr_54"/></StgValue>
</operation>

<operation id="1730" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:61 %store_ln346 = store i64 %DATA_y_load_22, i10 %smem_addr_54

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="1731" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="9">
<![CDATA[
for.inc1378.split:65 %DATA_y_load_23 = load i9 %DATA_y_addr_39

]]></Node>
<StgValue><ssdm name="DATA_y_load_23"/></StgValue>
</operation>

<operation id="1732" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1378.split:66 %add_ln347 = add i10 %zext_ln174_9, i10 504

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="1733" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="10">
<![CDATA[
for.inc1378.split:67 %zext_ln347 = zext i10 %add_ln347

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="1734" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1378.split:68 %smem_addr_55 = getelementptr i64 %smem, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="smem_addr_55"/></StgValue>
</operation>

<operation id="1735" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc1378.split:69 %store_ln347 = store i64 %DATA_y_load_23, i10 %smem_addr_55

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="1736" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
for.inc1378.split:71 %br_ln334 = br void %for.inc1378

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1737" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc1470:0 %tid_20 = load i7 %tid_9

]]></Node>
<StgValue><ssdm name="tid_20"/></StgValue>
</operation>

<operation id="1738" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1470:1 %icmp_ln350 = icmp_eq  i7 %tid_20, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="1739" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1470:2 %add_ln350 = add i7 %tid_20, i7 1

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="1740" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1470:3 %br_ln350 = br i1 %icmp_ln350, void %for.inc1470.split, void %loop11

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="1741" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="6" op_0_bw="7">
<![CDATA[
for.inc1470.split:2 %trunc_ln352 = trunc i7 %tid_20

]]></Node>
<StgValue><ssdm name="trunc_ln352"/></StgValue>
</operation>

<operation id="1742" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc1470.split:27 %tmp_19 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_20, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1743" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc1470.split:28 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_19, i6 %trunc_ln352

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1744" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="10" op_0_bw="9">
<![CDATA[
for.inc1470.split:29 %zext_ln364 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="1745" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:30 %zext_ln104_1 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="1746" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:31 %smem_addr_56 = getelementptr i64 %smem, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="smem_addr_56"/></StgValue>
</operation>

<operation id="1747" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:32 %smem_load_24 = load i10 %smem_addr_56

]]></Node>
<StgValue><ssdm name="smem_load_24"/></StgValue>
</operation>

<operation id="1748" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:33 %add_ln105_1 = add i10 %zext_ln364, i10 8

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="1749" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:34 %zext_ln105_1 = zext i10 %add_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="1750" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:35 %smem_addr_57 = getelementptr i64 %smem, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="smem_addr_57"/></StgValue>
</operation>

<operation id="1751" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:36 %smem_load_25 = load i10 %smem_addr_57

]]></Node>
<StgValue><ssdm name="smem_load_25"/></StgValue>
</operation>

<operation id="1752" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1470.split:69 %store_ln115 = store i7 %add_ln350, i7 %tid_9

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1753" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="7" op_0_bw="32">
<![CDATA[
loop11:0 %tid_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid_10"/></StgValue>
</operation>

<operation id="1754" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64">
<![CDATA[
loop11:7 %p_phi18_load = load i64 %p_phi18

]]></Node>
<StgValue><ssdm name="p_phi18_load"/></StgValue>
</operation>

<operation id="1755" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
loop11:8 %p_phi_load = load i64 %p_phi

]]></Node>
<StgValue><ssdm name="p_phi_load"/></StgValue>
</operation>

<operation id="1756" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:9 %store_ln104 = store i64 %p_phi_load, i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="1757" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:10 %store_ln105 = store i64 %p_phi18_load, i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1758" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop11:17 %store_ln115 = store i7 0, i7 %tid_10

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1759" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc1470.split:3 %shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln352, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="1760" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:4 %zext_ln352 = zext i9 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="1761" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:5 %DATA_y_addr_40 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln352

]]></Node>
<StgValue><ssdm name="DATA_y_addr_40"/></StgValue>
</operation>

<operation id="1762" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:6 %or_ln353 = or i9 %shl_ln9, i9 1

]]></Node>
<StgValue><ssdm name="or_ln353"/></StgValue>
</operation>

<operation id="1763" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:7 %zext_ln353 = zext i9 %or_ln353

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="1764" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:8 %DATA_y_addr_41 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln353

]]></Node>
<StgValue><ssdm name="DATA_y_addr_41"/></StgValue>
</operation>

<operation id="1765" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:32 %smem_load_24 = load i10 %smem_addr_56

]]></Node>
<StgValue><ssdm name="smem_load_24"/></StgValue>
</operation>

<operation id="1766" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:36 %smem_load_25 = load i10 %smem_addr_57

]]></Node>
<StgValue><ssdm name="smem_load_25"/></StgValue>
</operation>

<operation id="1767" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:37 %add_ln106_1 = add i10 %zext_ln364, i10 16

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="1768" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:38 %zext_ln106_1 = zext i10 %add_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="1769" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:39 %smem_addr_58 = getelementptr i64 %smem, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="smem_addr_58"/></StgValue>
</operation>

<operation id="1770" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:40 %smem_load_26 = load i10 %smem_addr_58

]]></Node>
<StgValue><ssdm name="smem_load_26"/></StgValue>
</operation>

<operation id="1771" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:41 %add_ln107_1 = add i10 %zext_ln364, i10 24

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="1772" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:42 %zext_ln107_1 = zext i10 %add_ln107_1

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="1773" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:43 %smem_addr_59 = getelementptr i64 %smem, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="smem_addr_59"/></StgValue>
</operation>

<operation id="1774" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:44 %smem_load_27 = load i10 %smem_addr_59

]]></Node>
<StgValue><ssdm name="smem_load_27"/></StgValue>
</operation>

<operation id="1775" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:61 %store_ln366 = store i64 %smem_load_24, i9 %DATA_y_addr_40

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="1776" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:62 %store_ln367 = store i64 %smem_load_25, i9 %DATA_y_addr_41

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1777" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:70 %store_ln104 = store i64 %smem_load_24, i64 %p_phi

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="1778" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:71 %store_ln105 = store i64 %smem_load_25, i64 %p_phi18

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1779" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:9 %or_ln354 = or i9 %shl_ln9, i9 2

]]></Node>
<StgValue><ssdm name="or_ln354"/></StgValue>
</operation>

<operation id="1780" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:10 %zext_ln354 = zext i9 %or_ln354

]]></Node>
<StgValue><ssdm name="zext_ln354"/></StgValue>
</operation>

<operation id="1781" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:11 %DATA_y_addr_42 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="DATA_y_addr_42"/></StgValue>
</operation>

<operation id="1782" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:12 %or_ln355 = or i9 %shl_ln9, i9 3

]]></Node>
<StgValue><ssdm name="or_ln355"/></StgValue>
</operation>

<operation id="1783" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:13 %zext_ln355 = zext i9 %or_ln355

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="1784" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:14 %DATA_y_addr_43 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="DATA_y_addr_43"/></StgValue>
</operation>

<operation id="1785" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:40 %smem_load_26 = load i10 %smem_addr_58

]]></Node>
<StgValue><ssdm name="smem_load_26"/></StgValue>
</operation>

<operation id="1786" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:44 %smem_load_27 = load i10 %smem_addr_59

]]></Node>
<StgValue><ssdm name="smem_load_27"/></StgValue>
</operation>

<operation id="1787" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:45 %add_ln108_1 = add i10 %zext_ln364, i10 32

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="1788" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:46 %zext_ln108_1 = zext i10 %add_ln108_1

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="1789" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:47 %smem_addr_60 = getelementptr i64 %smem, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="smem_addr_60"/></StgValue>
</operation>

<operation id="1790" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:48 %smem_load_28 = load i10 %smem_addr_60

]]></Node>
<StgValue><ssdm name="smem_load_28"/></StgValue>
</operation>

<operation id="1791" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:49 %add_ln109_1 = add i10 %zext_ln364, i10 40

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="1792" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:50 %zext_ln109_1 = zext i10 %add_ln109_1

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="1793" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:51 %smem_addr_61 = getelementptr i64 %smem, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="smem_addr_61"/></StgValue>
</operation>

<operation id="1794" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:52 %smem_load_29 = load i10 %smem_addr_61

]]></Node>
<StgValue><ssdm name="smem_load_29"/></StgValue>
</operation>

<operation id="1795" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:63 %store_ln368 = store i64 %smem_load_26, i9 %DATA_y_addr_42

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="1796" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:64 %store_ln369 = store i64 %smem_load_27, i9 %DATA_y_addr_43

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="1797" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:72 %store_ln106 = store i64 %smem_load_26, i64 %p_phi19

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1798" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:73 %store_ln107 = store i64 %smem_load_27, i64 %p_phi20

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1799" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:15 %or_ln356 = or i9 %shl_ln9, i9 4

]]></Node>
<StgValue><ssdm name="or_ln356"/></StgValue>
</operation>

<operation id="1800" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:16 %zext_ln356 = zext i9 %or_ln356

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="1801" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:17 %DATA_y_addr_44 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln356

]]></Node>
<StgValue><ssdm name="DATA_y_addr_44"/></StgValue>
</operation>

<operation id="1802" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:18 %or_ln357 = or i9 %shl_ln9, i9 5

]]></Node>
<StgValue><ssdm name="or_ln357"/></StgValue>
</operation>

<operation id="1803" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:19 %zext_ln357 = zext i9 %or_ln357

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="1804" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:20 %DATA_y_addr_45 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="DATA_y_addr_45"/></StgValue>
</operation>

<operation id="1805" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:48 %smem_load_28 = load i10 %smem_addr_60

]]></Node>
<StgValue><ssdm name="smem_load_28"/></StgValue>
</operation>

<operation id="1806" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:52 %smem_load_29 = load i10 %smem_addr_61

]]></Node>
<StgValue><ssdm name="smem_load_29"/></StgValue>
</operation>

<operation id="1807" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:53 %add_ln110_1 = add i10 %zext_ln364, i10 48

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="1808" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:54 %zext_ln110_1 = zext i10 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="1809" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:55 %smem_addr_62 = getelementptr i64 %smem, i64 0, i64 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="smem_addr_62"/></StgValue>
</operation>

<operation id="1810" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:56 %smem_load_30 = load i10 %smem_addr_62

]]></Node>
<StgValue><ssdm name="smem_load_30"/></StgValue>
</operation>

<operation id="1811" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc1470.split:57 %add_ln111_1 = add i10 %zext_ln364, i10 56

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="1812" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:58 %zext_ln111_1 = zext i10 %add_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="1813" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:59 %smem_addr_63 = getelementptr i64 %smem, i64 0, i64 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="smem_addr_63"/></StgValue>
</operation>

<operation id="1814" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:60 %smem_load_31 = load i10 %smem_addr_63

]]></Node>
<StgValue><ssdm name="smem_load_31"/></StgValue>
</operation>

<operation id="1815" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:65 %store_ln370 = store i64 %smem_load_28, i9 %DATA_y_addr_44

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="1816" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:66 %store_ln371 = store i64 %smem_load_29, i9 %DATA_y_addr_45

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="1817" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:74 %store_ln108 = store i64 %smem_load_28, i64 %p_phi21

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1818" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:75 %store_ln109 = store i64 %smem_load_29, i64 %p_phi22

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1819" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1470.split:0 %speclooptripcount_ln351 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln351"/></StgValue>
</operation>

<operation id="1820" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1470.split:1 %specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln374"/></StgValue>
</operation>

<operation id="1821" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:21 %or_ln358 = or i9 %shl_ln9, i9 6

]]></Node>
<StgValue><ssdm name="or_ln358"/></StgValue>
</operation>

<operation id="1822" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:22 %zext_ln358 = zext i9 %or_ln358

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="1823" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:23 %DATA_y_addr_46 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln358

]]></Node>
<StgValue><ssdm name="DATA_y_addr_46"/></StgValue>
</operation>

<operation id="1824" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1470.split:24 %or_ln359 = or i9 %shl_ln9, i9 7

]]></Node>
<StgValue><ssdm name="or_ln359"/></StgValue>
</operation>

<operation id="1825" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="9">
<![CDATA[
for.inc1470.split:25 %zext_ln359 = zext i9 %or_ln359

]]></Node>
<StgValue><ssdm name="zext_ln359"/></StgValue>
</operation>

<operation id="1826" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1470.split:26 %DATA_y_addr_47 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln359

]]></Node>
<StgValue><ssdm name="DATA_y_addr_47"/></StgValue>
</operation>

<operation id="1827" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:56 %smem_load_30 = load i10 %smem_addr_62

]]></Node>
<StgValue><ssdm name="smem_load_30"/></StgValue>
</operation>

<operation id="1828" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="10">
<![CDATA[
for.inc1470.split:60 %smem_load_31 = load i10 %smem_addr_63

]]></Node>
<StgValue><ssdm name="smem_load_31"/></StgValue>
</operation>

<operation id="1829" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:67 %store_ln372 = store i64 %smem_load_30, i9 %DATA_y_addr_46

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="1830" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1470.split:68 %store_ln373 = store i64 %smem_load_31, i9 %DATA_y_addr_47

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="1831" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:76 %store_ln110 = store i64 %smem_load_30, i64 %p_phi23

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1832" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1470.split:77 %store_ln111 = store i64 %smem_load_31, i64 %p_phi24

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="1833" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0">
<![CDATA[
for.inc1470.split:78 %br_ln350 = br void %for.inc1470

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1834" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64">
<![CDATA[
loop11:5 %p_phi20_load = load i64 %p_phi20

]]></Node>
<StgValue><ssdm name="p_phi20_load"/></StgValue>
</operation>

<operation id="1835" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64">
<![CDATA[
loop11:6 %p_phi19_load = load i64 %p_phi19

]]></Node>
<StgValue><ssdm name="p_phi19_load"/></StgValue>
</operation>

<operation id="1836" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:11 %store_ln106 = store i64 %p_phi19_load, i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1837" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:12 %store_ln107 = store i64 %p_phi20_load, i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1838" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64">
<![CDATA[
loop11:3 %p_phi22_load = load i64 %p_phi22

]]></Node>
<StgValue><ssdm name="p_phi22_load"/></StgValue>
</operation>

<operation id="1839" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64">
<![CDATA[
loop11:4 %p_phi21_load = load i64 %p_phi21

]]></Node>
<StgValue><ssdm name="p_phi21_load"/></StgValue>
</operation>

<operation id="1840" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:13 %store_ln108 = store i64 %p_phi21_load, i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1841" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:14 %store_ln109 = store i64 %p_phi22_load, i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1842" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64">
<![CDATA[
loop11:1 %p_phi24_load = load i64 %p_phi24

]]></Node>
<StgValue><ssdm name="p_phi24_load"/></StgValue>
</operation>

<operation id="1843" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64">
<![CDATA[
loop11:2 %p_phi23_load = load i64 %p_phi23

]]></Node>
<StgValue><ssdm name="p_phi23_load"/></StgValue>
</operation>

<operation id="1844" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:15 %store_ln110 = store i64 %p_phi23_load, i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1845" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
loop11:16 %store_ln111 = store i64 %p_phi24_load, i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="1846" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
loop11:18 %br_ln376 = br void %for.inc1935

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1847" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc1935:0 %tid_21 = load i7 %tid_10

]]></Node>
<StgValue><ssdm name="tid_21"/></StgValue>
</operation>

<operation id="1848" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1935:1 %icmp_ln376 = icmp_eq  i7 %tid_21, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln376"/></StgValue>
</operation>

<operation id="1849" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1935:2 %add_ln376 = add i7 %tid_21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="1850" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1935:3 %br_ln376 = br i1 %icmp_ln376, void %for.inc1935.split, void %for.end1937

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="1851" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="6" op_0_bw="7">
<![CDATA[
for.inc1935.split:4 %trunc_ln379 = trunc i7 %tid_21

]]></Node>
<StgValue><ssdm name="trunc_ln379"/></StgValue>
</operation>

<operation id="1852" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc1935.split:5 %shl_ln10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln379, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="1853" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:9 %or_ln380 = or i9 %shl_ln10, i9 1

]]></Node>
<StgValue><ssdm name="or_ln380"/></StgValue>
</operation>

<operation id="1854" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:10 %zext_ln380 = zext i9 %or_ln380

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="1855" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:11 %DATA_y_addr_49 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln380

]]></Node>
<StgValue><ssdm name="DATA_y_addr_49"/></StgValue>
</operation>

<operation id="1856" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:12 %c0_y_26 = load i9 %DATA_y_addr_49

]]></Node>
<StgValue><ssdm name="c0_y_26"/></StgValue>
</operation>

<operation id="1857" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:17 %or_ln382 = or i9 %shl_ln10, i9 3

]]></Node>
<StgValue><ssdm name="or_ln382"/></StgValue>
</operation>

<operation id="1858" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:18 %zext_ln382 = zext i9 %or_ln382

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="1859" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:19 %DATA_y_addr_51 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln382

]]></Node>
<StgValue><ssdm name="DATA_y_addr_51"/></StgValue>
</operation>

<operation id="1860" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:20 %c0_y_29 = load i9 %DATA_y_addr_51

]]></Node>
<StgValue><ssdm name="c0_y_29"/></StgValue>
</operation>

<operation id="1861" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:39 %DATA_x_addr_49 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln380

]]></Node>
<StgValue><ssdm name="DATA_x_addr_49"/></StgValue>
</operation>

<operation id="1862" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:40 %c0_x_26 = load i9 %DATA_x_addr_49

]]></Node>
<StgValue><ssdm name="c0_x_26"/></StgValue>
</operation>

<operation id="1863" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:43 %DATA_x_addr_51 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln382

]]></Node>
<StgValue><ssdm name="DATA_x_addr_51"/></StgValue>
</operation>

<operation id="1864" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:44 %c0_x_29 = load i9 %DATA_x_addr_51

]]></Node>
<StgValue><ssdm name="c0_x_29"/></StgValue>
</operation>

<operation id="1865" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1935.split:213 %store_ln115 = store i7 %add_ln376, i7 %tid_10

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="1866" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0">
<![CDATA[
for.end1937:0 %ret_ln419 = ret

]]></Node>
<StgValue><ssdm name="ret_ln419"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1867" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:12 %c0_y_26 = load i9 %DATA_y_addr_49

]]></Node>
<StgValue><ssdm name="c0_y_26"/></StgValue>
</operation>

<operation id="1868" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:20 %c0_y_29 = load i9 %DATA_y_addr_51

]]></Node>
<StgValue><ssdm name="c0_y_29"/></StgValue>
</operation>

<operation id="1869" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:25 %or_ln384 = or i9 %shl_ln10, i9 5

]]></Node>
<StgValue><ssdm name="or_ln384"/></StgValue>
</operation>

<operation id="1870" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:26 %zext_ln384 = zext i9 %or_ln384

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="1871" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:27 %DATA_y_addr_53 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="DATA_y_addr_53"/></StgValue>
</operation>

<operation id="1872" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:28 %DATA_y_load_29 = load i9 %DATA_y_addr_53

]]></Node>
<StgValue><ssdm name="DATA_y_load_29"/></StgValue>
</operation>

<operation id="1873" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:33 %or_ln386 = or i9 %shl_ln10, i9 7

]]></Node>
<StgValue><ssdm name="or_ln386"/></StgValue>
</operation>

<operation id="1874" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:34 %zext_ln386 = zext i9 %or_ln386

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="1875" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:35 %DATA_y_addr_55 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="DATA_y_addr_55"/></StgValue>
</operation>

<operation id="1876" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:36 %DATA_y_load_31 = load i9 %DATA_y_addr_55

]]></Node>
<StgValue><ssdm name="DATA_y_load_31"/></StgValue>
</operation>

<operation id="1877" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:40 %c0_x_26 = load i9 %DATA_x_addr_49

]]></Node>
<StgValue><ssdm name="c0_x_26"/></StgValue>
</operation>

<operation id="1878" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:44 %c0_x_29 = load i9 %DATA_x_addr_51

]]></Node>
<StgValue><ssdm name="c0_x_29"/></StgValue>
</operation>

<operation id="1879" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:47 %DATA_x_addr_53 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="DATA_x_addr_53"/></StgValue>
</operation>

<operation id="1880" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:48 %DATA_x_load_29 = load i9 %DATA_x_addr_53

]]></Node>
<StgValue><ssdm name="DATA_x_load_29"/></StgValue>
</operation>

<operation id="1881" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:51 %DATA_x_addr_55 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="DATA_x_addr_55"/></StgValue>
</operation>

<operation id="1882" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:52 %DATA_x_load_31 = load i9 %DATA_x_addr_55

]]></Node>
<StgValue><ssdm name="DATA_x_load_31"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1883" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:13 %or_ln381 = or i9 %shl_ln10, i9 2

]]></Node>
<StgValue><ssdm name="or_ln381"/></StgValue>
</operation>

<operation id="1884" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:14 %zext_ln381 = zext i9 %or_ln381

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="1885" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:15 %DATA_y_addr_50 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="DATA_y_addr_50"/></StgValue>
</operation>

<operation id="1886" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:16 %c0_y_28 = load i9 %DATA_y_addr_50

]]></Node>
<StgValue><ssdm name="c0_y_28"/></StgValue>
</operation>

<operation id="1887" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:28 %DATA_y_load_29 = load i9 %DATA_y_addr_53

]]></Node>
<StgValue><ssdm name="DATA_y_load_29"/></StgValue>
</operation>

<operation id="1888" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:29 %or_ln385 = or i9 %shl_ln10, i9 6

]]></Node>
<StgValue><ssdm name="or_ln385"/></StgValue>
</operation>

<operation id="1889" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:30 %zext_ln385 = zext i9 %or_ln385

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="1890" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:31 %DATA_y_addr_54 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="DATA_y_addr_54"/></StgValue>
</operation>

<operation id="1891" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:32 %DATA_y_load_30 = load i9 %DATA_y_addr_54

]]></Node>
<StgValue><ssdm name="DATA_y_load_30"/></StgValue>
</operation>

<operation id="1892" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:36 %DATA_y_load_31 = load i9 %DATA_y_addr_55

]]></Node>
<StgValue><ssdm name="DATA_y_load_31"/></StgValue>
</operation>

<operation id="1893" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:41 %DATA_x_addr_50 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="DATA_x_addr_50"/></StgValue>
</operation>

<operation id="1894" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:42 %c0_x_28 = load i9 %DATA_x_addr_50

]]></Node>
<StgValue><ssdm name="c0_x_28"/></StgValue>
</operation>

<operation id="1895" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:48 %DATA_x_load_29 = load i9 %DATA_x_addr_53

]]></Node>
<StgValue><ssdm name="DATA_x_load_29"/></StgValue>
</operation>

<operation id="1896" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:49 %DATA_x_addr_54 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="DATA_x_addr_54"/></StgValue>
</operation>

<operation id="1897" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:50 %DATA_x_load_30 = load i9 %DATA_x_addr_54

]]></Node>
<StgValue><ssdm name="DATA_x_load_30"/></StgValue>
</operation>

<operation id="1898" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:52 %DATA_x_load_31 = load i9 %DATA_x_addr_55

]]></Node>
<StgValue><ssdm name="DATA_x_load_31"/></StgValue>
</operation>

<operation id="1899" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:57 %c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="c0_x_27"/></StgValue>
</operation>

<operation id="1900" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:58 %c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="c0_y_27"/></StgValue>
</operation>

<operation id="1901" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:59 %tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="1902" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:60 %sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="sub40"/></StgValue>
</operation>

<operation id="1903" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:65 %add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1904" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:66 %add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>

<operation id="1905" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:67 %tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1906" st_id="121" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:68 %sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="sub42"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1907" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:6 %zext_ln379 = zext i9 %shl_ln10

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="1908" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:7 %DATA_y_addr_48 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="DATA_y_addr_48"/></StgValue>
</operation>

<operation id="1909" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:8 %c0_y_24 = load i9 %DATA_y_addr_48

]]></Node>
<StgValue><ssdm name="c0_y_24"/></StgValue>
</operation>

<operation id="1910" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:16 %c0_y_28 = load i9 %DATA_y_addr_50

]]></Node>
<StgValue><ssdm name="c0_y_28"/></StgValue>
</operation>

<operation id="1911" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:21 %or_ln383 = or i9 %shl_ln10, i9 4

]]></Node>
<StgValue><ssdm name="or_ln383"/></StgValue>
</operation>

<operation id="1912" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:22 %zext_ln383 = zext i9 %or_ln383

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="1913" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:23 %DATA_y_addr_52 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln383

]]></Node>
<StgValue><ssdm name="DATA_y_addr_52"/></StgValue>
</operation>

<operation id="1914" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:24 %DATA_y_load_28 = load i9 %DATA_y_addr_52

]]></Node>
<StgValue><ssdm name="DATA_y_load_28"/></StgValue>
</operation>

<operation id="1915" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:32 %DATA_y_load_30 = load i9 %DATA_y_addr_54

]]></Node>
<StgValue><ssdm name="DATA_y_load_30"/></StgValue>
</operation>

<operation id="1916" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:37 %DATA_x_addr_48 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="DATA_x_addr_48"/></StgValue>
</operation>

<operation id="1917" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:38 %c0_x_24 = load i9 %DATA_x_addr_48

]]></Node>
<StgValue><ssdm name="c0_x_24"/></StgValue>
</operation>

<operation id="1918" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:42 %c0_x_28 = load i9 %DATA_x_addr_50

]]></Node>
<StgValue><ssdm name="c0_x_28"/></StgValue>
</operation>

<operation id="1919" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:45 %DATA_x_addr_52 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln383

]]></Node>
<StgValue><ssdm name="DATA_x_addr_52"/></StgValue>
</operation>

<operation id="1920" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:46 %DATA_x_load_28 = load i9 %DATA_x_addr_52

]]></Node>
<StgValue><ssdm name="DATA_x_load_28"/></StgValue>
</operation>

<operation id="1921" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:50 %DATA_x_load_30 = load i9 %DATA_x_addr_54

]]></Node>
<StgValue><ssdm name="DATA_x_load_30"/></StgValue>
</operation>

<operation id="1922" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:57 %c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="c0_x_27"/></StgValue>
</operation>

<operation id="1923" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:58 %c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="c0_y_27"/></StgValue>
</operation>

<operation id="1924" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:59 %tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="1925" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:60 %sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="sub40"/></StgValue>
</operation>

<operation id="1926" st_id="122" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:61 %add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1927" st_id="122" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:62 %add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1928" st_id="122" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:63 %tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1929" st_id="122" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:64 %sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="sub41"/></StgValue>
</operation>

<operation id="1930" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:65 %add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1931" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:66 %add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>

<operation id="1932" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:67 %tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1933" st_id="122" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:68 %sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="sub42"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1934" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:8 %c0_y_24 = load i9 %DATA_y_addr_48

]]></Node>
<StgValue><ssdm name="c0_y_24"/></StgValue>
</operation>

<operation id="1935" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:24 %DATA_y_load_28 = load i9 %DATA_y_addr_52

]]></Node>
<StgValue><ssdm name="DATA_y_load_28"/></StgValue>
</operation>

<operation id="1936" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:38 %c0_x_24 = load i9 %DATA_x_addr_48

]]></Node>
<StgValue><ssdm name="c0_x_24"/></StgValue>
</operation>

<operation id="1937" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:46 %DATA_x_load_28 = load i9 %DATA_x_addr_52

]]></Node>
<StgValue><ssdm name="DATA_x_load_28"/></StgValue>
</operation>

<operation id="1938" st_id="123" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:53 %c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_33"/></StgValue>
</operation>

<operation id="1939" st_id="123" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:54 %c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_33"/></StgValue>
</operation>

<operation id="1940" st_id="123" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:55 %c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_25"/></StgValue>
</operation>

<operation id="1941" st_id="123" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:56 %c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_25"/></StgValue>
</operation>

<operation id="1942" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:57 %c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="c0_x_27"/></StgValue>
</operation>

<operation id="1943" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:58 %c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="c0_y_27"/></StgValue>
</operation>

<operation id="1944" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:59 %tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="1945" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:60 %sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="sub40"/></StgValue>
</operation>

<operation id="1946" st_id="123" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:61 %add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1947" st_id="123" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:62 %add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1948" st_id="123" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:63 %tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1949" st_id="123" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:64 %sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="sub41"/></StgValue>
</operation>

<operation id="1950" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:65 %add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1951" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:66 %add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>

<operation id="1952" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:67 %tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1953" st_id="123" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:68 %sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="sub42"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1954" st_id="124" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:53 %c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_33"/></StgValue>
</operation>

<operation id="1955" st_id="124" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:54 %c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_33"/></StgValue>
</operation>

<operation id="1956" st_id="124" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:55 %c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_25"/></StgValue>
</operation>

<operation id="1957" st_id="124" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:56 %c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_25"/></StgValue>
</operation>

<operation id="1958" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:57 %c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="c0_x_27"/></StgValue>
</operation>

<operation id="1959" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:58 %c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="c0_y_27"/></StgValue>
</operation>

<operation id="1960" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:59 %tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="1961" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:60 %sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29

]]></Node>
<StgValue><ssdm name="sub40"/></StgValue>
</operation>

<operation id="1962" st_id="124" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:61 %add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1963" st_id="124" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:62 %add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1964" st_id="124" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:63 %tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1965" st_id="124" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:64 %sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="sub41"/></StgValue>
</operation>

<operation id="1966" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:65 %add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1967" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:66 %add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>

<operation id="1968" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:67 %tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1969" st_id="124" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:68 %sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31

]]></Node>
<StgValue><ssdm name="sub42"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1970" st_id="125" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:53 %c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_33"/></StgValue>
</operation>

<operation id="1971" st_id="125" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:54 %c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_33"/></StgValue>
</operation>

<operation id="1972" st_id="125" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:55 %c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_25"/></StgValue>
</operation>

<operation id="1973" st_id="125" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:56 %c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_25"/></StgValue>
</operation>

<operation id="1974" st_id="125" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:61 %add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1975" st_id="125" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:62 %add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1976" st_id="125" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:63 %tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1977" st_id="125" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:64 %sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30

]]></Node>
<StgValue><ssdm name="sub41"/></StgValue>
</operation>

<operation id="1978" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:69 %bitcast_ln398 = bitcast i64 %sub40

]]></Node>
<StgValue><ssdm name="bitcast_ln398"/></StgValue>
</operation>

<operation id="1979" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:70 %xor_ln398 = xor i64 %bitcast_ln398, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398"/></StgValue>
</operation>

<operation id="1980" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:71 %bitcast_ln398_1 = bitcast i64 %xor_ln398

]]></Node>
<StgValue><ssdm name="bitcast_ln398_1"/></StgValue>
</operation>

<operation id="1981" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:72 %sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="1982" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:74 %bitcast_ln398_2 = bitcast i64 %tmp_1_6

]]></Node>
<StgValue><ssdm name="bitcast_ln398_2"/></StgValue>
</operation>

<operation id="1983" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:75 %xor_ln398_1 = xor i64 %bitcast_ln398_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_1"/></StgValue>
</operation>

<operation id="1984" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:76 %bitcast_ln398_3 = bitcast i64 %xor_ln398_1

]]></Node>
<StgValue><ssdm name="bitcast_ln398_3"/></StgValue>
</operation>

<operation id="1985" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:77 %add42 = dadd i64 %bitcast_ln398_3, i64 %sub40

]]></Node>
<StgValue><ssdm name="add42"/></StgValue>
</operation>

<operation id="1986" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:89 %bitcast_ln398_8 = bitcast i64 %tmp_1_8

]]></Node>
<StgValue><ssdm name="bitcast_ln398_8"/></StgValue>
</operation>

<operation id="1987" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:90 %xor_ln398_4 = xor i64 %bitcast_ln398_8, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_4"/></StgValue>
</operation>

<operation id="1988" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:91 %bitcast_ln398_9 = bitcast i64 %xor_ln398_4

]]></Node>
<StgValue><ssdm name="bitcast_ln398_9"/></StgValue>
</operation>

<operation id="1989" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:92 %bitcast_ln398_10 = bitcast i64 %sub42

]]></Node>
<StgValue><ssdm name="bitcast_ln398_10"/></StgValue>
</operation>

<operation id="1990" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:93 %xor_ln398_5 = xor i64 %bitcast_ln398_10, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_5"/></StgValue>
</operation>

<operation id="1991" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:94 %bitcast_ln398_11 = bitcast i64 %xor_ln398_5

]]></Node>
<StgValue><ssdm name="bitcast_ln398_11"/></StgValue>
</operation>

<operation id="1992" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:95 %sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="sub45"/></StgValue>
</operation>

<operation id="1993" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:97 %add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="add44"/></StgValue>
</operation>

<operation id="1994" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:103 %add45 = dadd i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="add45"/></StgValue>
</operation>

<operation id="1995" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:104 %add46 = dadd i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="add46"/></StgValue>
</operation>

<operation id="1996" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:105 %tmp_4 = dsub i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1997" st_id="125" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:106 %sub46 = dsub i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="sub46"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1998" st_id="126" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:53 %c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_33"/></StgValue>
</operation>

<operation id="1999" st_id="126" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:54 %c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_33"/></StgValue>
</operation>

<operation id="2000" st_id="126" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:55 %c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28

]]></Node>
<StgValue><ssdm name="c0_x_25"/></StgValue>
</operation>

<operation id="2001" st_id="126" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:56 %c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28

]]></Node>
<StgValue><ssdm name="c0_y_25"/></StgValue>
</operation>

<operation id="2002" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:72 %sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="2003" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:77 %add42 = dadd i64 %bitcast_ln398_3, i64 %sub40

]]></Node>
<StgValue><ssdm name="add42"/></StgValue>
</operation>

<operation id="2004" st_id="126" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:79 %mul16 = dmul i64 %tmp_1_7, i64 0

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="2005" st_id="126" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:87 %mul17 = dmul i64 %sub41, i64 0

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="2006" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:95 %sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="sub45"/></StgValue>
</operation>

<operation id="2007" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:97 %add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="add44"/></StgValue>
</operation>

<operation id="2008" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:103 %add45 = dadd i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="add45"/></StgValue>
</operation>

<operation id="2009" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:104 %add46 = dadd i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="add46"/></StgValue>
</operation>

<operation id="2010" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:105 %tmp_4 = dsub i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2011" st_id="126" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:106 %sub46 = dsub i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="sub46"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2012" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:72 %sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="2013" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:77 %add42 = dadd i64 %bitcast_ln398_3, i64 %sub40

]]></Node>
<StgValue><ssdm name="add42"/></StgValue>
</operation>

<operation id="2014" st_id="127" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:79 %mul16 = dmul i64 %tmp_1_7, i64 0

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="2015" st_id="127" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:87 %mul17 = dmul i64 %sub41, i64 0

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="2016" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:95 %sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="sub45"/></StgValue>
</operation>

<operation id="2017" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:97 %add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="add44"/></StgValue>
</operation>

<operation id="2018" st_id="127" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:99 %c0_x_30 = dadd i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_30"/></StgValue>
</operation>

<operation id="2019" st_id="127" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:100 %c0_y_30 = dadd i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_30"/></StgValue>
</operation>

<operation id="2020" st_id="127" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:101 %c0_x_31 = dsub i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_31"/></StgValue>
</operation>

<operation id="2021" st_id="127" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:102 %c0_y_31 = dsub i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_31"/></StgValue>
</operation>

<operation id="2022" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:103 %add45 = dadd i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="add45"/></StgValue>
</operation>

<operation id="2023" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:104 %add46 = dadd i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="add46"/></StgValue>
</operation>

<operation id="2024" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:105 %tmp_4 = dsub i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2025" st_id="127" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:106 %sub46 = dsub i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="sub46"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2026" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:72 %sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="2027" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:77 %add42 = dadd i64 %bitcast_ln398_3, i64 %sub40

]]></Node>
<StgValue><ssdm name="add42"/></StgValue>
</operation>

<operation id="2028" st_id="128" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:79 %mul16 = dmul i64 %tmp_1_7, i64 0

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="2029" st_id="128" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:87 %mul17 = dmul i64 %sub41, i64 0

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="2030" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:95 %sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="sub45"/></StgValue>
</operation>

<operation id="2031" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:97 %add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11

]]></Node>
<StgValue><ssdm name="add44"/></StgValue>
</operation>

<operation id="2032" st_id="128" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:99 %c0_x_30 = dadd i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_30"/></StgValue>
</operation>

<operation id="2033" st_id="128" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:100 %c0_y_30 = dadd i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_30"/></StgValue>
</operation>

<operation id="2034" st_id="128" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:101 %c0_x_31 = dsub i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_31"/></StgValue>
</operation>

<operation id="2035" st_id="128" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:102 %c0_y_31 = dsub i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_31"/></StgValue>
</operation>

<operation id="2036" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:103 %add45 = dadd i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="add45"/></StgValue>
</operation>

<operation id="2037" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:104 %add46 = dadd i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="add46"/></StgValue>
</operation>

<operation id="2038" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:105 %tmp_4 = dsub i64 %c0_x_27, i64 %add40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2039" st_id="128" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:106 %sub46 = dsub i64 %c0_y_27, i64 %add41

]]></Node>
<StgValue><ssdm name="sub46"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2040" st_id="129" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:73 %c0_x_32 = dmul i64 %sub43, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_32"/></StgValue>
</operation>

<operation id="2041" st_id="129" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:78 %c0_y_32 = dmul i64 %add42, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_32"/></StgValue>
</operation>

<operation id="2042" st_id="129" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:79 %mul16 = dmul i64 %tmp_1_7, i64 0

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="2043" st_id="129" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:87 %mul17 = dmul i64 %sub41, i64 0

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="2044" st_id="129" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:96 %mul18 = dmul i64 %sub45, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="2045" st_id="129" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:98 %mul19 = dmul i64 %add44, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="2046" st_id="129" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:99 %c0_x_30 = dadd i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_30"/></StgValue>
</operation>

<operation id="2047" st_id="129" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:100 %c0_y_30 = dadd i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_30"/></StgValue>
</operation>

<operation id="2048" st_id="129" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:101 %c0_x_31 = dsub i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_31"/></StgValue>
</operation>

<operation id="2049" st_id="129" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:102 %c0_y_31 = dsub i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_31"/></StgValue>
</operation>

<operation id="2050" st_id="129" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:107 %mul20 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="2051" st_id="129" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:115 %mul21 = dmul i64 %sub46, i64 0

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2052" st_id="130" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:73 %c0_x_32 = dmul i64 %sub43, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_32"/></StgValue>
</operation>

<operation id="2053" st_id="130" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:78 %c0_y_32 = dmul i64 %add42, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_32"/></StgValue>
</operation>

<operation id="2054" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:80 %bitcast_ln398_4 = bitcast i64 %sub41

]]></Node>
<StgValue><ssdm name="bitcast_ln398_4"/></StgValue>
</operation>

<operation id="2055" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:81 %xor_ln398_2 = xor i64 %bitcast_ln398_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_2"/></StgValue>
</operation>

<operation id="2056" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:82 %bitcast_ln398_5 = bitcast i64 %xor_ln398_2

]]></Node>
<StgValue><ssdm name="bitcast_ln398_5"/></StgValue>
</operation>

<operation id="2057" st_id="130" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:83 %sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5

]]></Node>
<StgValue><ssdm name="sub44"/></StgValue>
</operation>

<operation id="2058" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:84 %bitcast_ln398_6 = bitcast i64 %tmp_1_7

]]></Node>
<StgValue><ssdm name="bitcast_ln398_6"/></StgValue>
</operation>

<operation id="2059" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:85 %xor_ln398_3 = xor i64 %bitcast_ln398_6, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_3"/></StgValue>
</operation>

<operation id="2060" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:86 %bitcast_ln398_7 = bitcast i64 %xor_ln398_3

]]></Node>
<StgValue><ssdm name="bitcast_ln398_7"/></StgValue>
</operation>

<operation id="2061" st_id="130" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:88 %add43 = dadd i64 %bitcast_ln398_7, i64 %mul17

]]></Node>
<StgValue><ssdm name="add43"/></StgValue>
</operation>

<operation id="2062" st_id="130" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:96 %mul18 = dmul i64 %sub45, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="2063" st_id="130" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:98 %mul19 = dmul i64 %add44, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="2064" st_id="130" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:99 %c0_x_30 = dadd i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_30"/></StgValue>
</operation>

<operation id="2065" st_id="130" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:100 %c0_y_30 = dadd i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_30"/></StgValue>
</operation>

<operation id="2066" st_id="130" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:101 %c0_x_31 = dsub i64 %c0_x_33, i64 %add38

]]></Node>
<StgValue><ssdm name="c0_x_31"/></StgValue>
</operation>

<operation id="2067" st_id="130" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:102 %c0_y_31 = dsub i64 %c0_y_33, i64 %add39

]]></Node>
<StgValue><ssdm name="c0_y_31"/></StgValue>
</operation>

<operation id="2068" st_id="130" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:107 %mul20 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="2069" st_id="130" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:115 %mul21 = dmul i64 %sub46, i64 0

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2070" st_id="131" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:73 %c0_x_32 = dmul i64 %sub43, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_32"/></StgValue>
</operation>

<operation id="2071" st_id="131" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:78 %c0_y_32 = dmul i64 %add42, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_32"/></StgValue>
</operation>

<operation id="2072" st_id="131" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:83 %sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5

]]></Node>
<StgValue><ssdm name="sub44"/></StgValue>
</operation>

<operation id="2073" st_id="131" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:88 %add43 = dadd i64 %bitcast_ln398_7, i64 %mul17

]]></Node>
<StgValue><ssdm name="add43"/></StgValue>
</operation>

<operation id="2074" st_id="131" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:96 %mul18 = dmul i64 %sub45, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="2075" st_id="131" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:98 %mul19 = dmul i64 %add44, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="2076" st_id="131" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:107 %mul20 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="2077" st_id="131" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:115 %mul21 = dmul i64 %sub46, i64 0

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="2078" st_id="131" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:117 %add47 = dadd i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="add47"/></StgValue>
</operation>

<operation id="2079" st_id="131" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:118 %add48 = dadd i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="add48"/></StgValue>
</operation>

<operation id="2080" st_id="131" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:119 %sub49 = dsub i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="sub49"/></StgValue>
</operation>

<operation id="2081" st_id="131" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:120 %sub50 = dsub i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="sub50"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2082" st_id="132" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:73 %c0_x_32 = dmul i64 %sub43, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_32"/></StgValue>
</operation>

<operation id="2083" st_id="132" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:78 %c0_y_32 = dmul i64 %add42, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_32"/></StgValue>
</operation>

<operation id="2084" st_id="132" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:83 %sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5

]]></Node>
<StgValue><ssdm name="sub44"/></StgValue>
</operation>

<operation id="2085" st_id="132" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:88 %add43 = dadd i64 %bitcast_ln398_7, i64 %mul17

]]></Node>
<StgValue><ssdm name="add43"/></StgValue>
</operation>

<operation id="2086" st_id="132" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:96 %mul18 = dmul i64 %sub45, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="2087" st_id="132" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:98 %mul19 = dmul i64 %add44, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="2088" st_id="132" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:107 %mul20 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="2089" st_id="132" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:115 %mul21 = dmul i64 %sub46, i64 0

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="2090" st_id="132" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:117 %add47 = dadd i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="add47"/></StgValue>
</operation>

<operation id="2091" st_id="132" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:118 %add48 = dadd i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="add48"/></StgValue>
</operation>

<operation id="2092" st_id="132" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:119 %sub49 = dsub i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="sub49"/></StgValue>
</operation>

<operation id="2093" st_id="132" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:120 %sub50 = dsub i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="sub50"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2094" st_id="133" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:83 %sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5

]]></Node>
<StgValue><ssdm name="sub44"/></StgValue>
</operation>

<operation id="2095" st_id="133" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:88 %add43 = dadd i64 %bitcast_ln398_7, i64 %mul17

]]></Node>
<StgValue><ssdm name="add43"/></StgValue>
</operation>

<operation id="2096" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:108 %bitcast_ln398_12 = bitcast i64 %sub46

]]></Node>
<StgValue><ssdm name="bitcast_ln398_12"/></StgValue>
</operation>

<operation id="2097" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:109 %xor_ln398_6 = xor i64 %bitcast_ln398_12, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_6"/></StgValue>
</operation>

<operation id="2098" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:110 %bitcast_ln398_13 = bitcast i64 %xor_ln398_6

]]></Node>
<StgValue><ssdm name="bitcast_ln398_13"/></StgValue>
</operation>

<operation id="2099" st_id="133" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:111 %sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13

]]></Node>
<StgValue><ssdm name="sub47"/></StgValue>
</operation>

<operation id="2100" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:112 %bitcast_ln398_14 = bitcast i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln398_14"/></StgValue>
</operation>

<operation id="2101" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:113 %xor_ln398_7 = xor i64 %bitcast_ln398_14, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_7"/></StgValue>
</operation>

<operation id="2102" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:114 %bitcast_ln398_15 = bitcast i64 %xor_ln398_7

]]></Node>
<StgValue><ssdm name="bitcast_ln398_15"/></StgValue>
</operation>

<operation id="2103" st_id="133" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:116 %sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21

]]></Node>
<StgValue><ssdm name="sub48"/></StgValue>
</operation>

<operation id="2104" st_id="133" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:117 %add47 = dadd i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="add47"/></StgValue>
</operation>

<operation id="2105" st_id="133" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:118 %add48 = dadd i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="add48"/></StgValue>
</operation>

<operation id="2106" st_id="133" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:119 %sub49 = dsub i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="sub49"/></StgValue>
</operation>

<operation id="2107" st_id="133" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:120 %sub50 = dsub i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="sub50"/></StgValue>
</operation>

<operation id="2108" st_id="133" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:129 %add51 = dadd i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="add51"/></StgValue>
</operation>

<operation id="2109" st_id="133" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:130 %add52 = dadd i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="add52"/></StgValue>
</operation>

<operation id="2110" st_id="133" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:131 %tmp_5 = dsub i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2111" st_id="133" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:132 %sub53 = dsub i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="sub53"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2112" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="7">
<![CDATA[
for.inc1935.split:0 %zext_ln376 = zext i7 %tid_21

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="2113" st_id="134" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:111 %sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13

]]></Node>
<StgValue><ssdm name="sub47"/></StgValue>
</operation>

<operation id="2114" st_id="134" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:116 %sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21

]]></Node>
<StgValue><ssdm name="sub48"/></StgValue>
</operation>

<operation id="2115" st_id="134" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:117 %add47 = dadd i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="add47"/></StgValue>
</operation>

<operation id="2116" st_id="134" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:118 %add48 = dadd i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="add48"/></StgValue>
</operation>

<operation id="2117" st_id="134" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:119 %sub49 = dsub i64 %c0_x_30, i64 %add45

]]></Node>
<StgValue><ssdm name="sub49"/></StgValue>
</operation>

<operation id="2118" st_id="134" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:120 %sub50 = dsub i64 %c0_y_30, i64 %add46

]]></Node>
<StgValue><ssdm name="sub50"/></StgValue>
</operation>

<operation id="2119" st_id="134" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:125 %c0_x_35 = dadd i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_35"/></StgValue>
</operation>

<operation id="2120" st_id="134" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:126 %c0_y_35 = dadd i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_35"/></StgValue>
</operation>

<operation id="2121" st_id="134" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:127 %c0_x_34 = dsub i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_34"/></StgValue>
</operation>

<operation id="2122" st_id="134" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:128 %c0_y_34 = dsub i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_34"/></StgValue>
</operation>

<operation id="2123" st_id="134" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:129 %add51 = dadd i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="add51"/></StgValue>
</operation>

<operation id="2124" st_id="134" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:130 %add52 = dadd i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="add52"/></StgValue>
</operation>

<operation id="2125" st_id="134" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:131 %tmp_5 = dsub i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2126" st_id="134" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:132 %sub53 = dsub i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="sub53"/></StgValue>
</operation>

<operation id="2127" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:151 %bitcast_ln401 = bitcast i64 %add47

]]></Node>
<StgValue><ssdm name="bitcast_ln401"/></StgValue>
</operation>

<operation id="2128" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:152 %work_x_addr_8 = getelementptr i64 %work_x, i64 0, i64 %zext_ln376

]]></Node>
<StgValue><ssdm name="work_x_addr_8"/></StgValue>
</operation>

<operation id="2129" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:153 %store_ln401 = store i64 %bitcast_ln401, i9 %work_x_addr_8

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2130" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc1935.split:169 %zext_ln405_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %tid_21

]]></Node>
<StgValue><ssdm name="zext_ln405_cast"/></StgValue>
</operation>

<operation id="2131" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:170 %zext_ln405 = zext i9 %zext_ln405_cast

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="2132" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:171 %bitcast_ln405 = bitcast i64 %sub49

]]></Node>
<StgValue><ssdm name="bitcast_ln405"/></StgValue>
</operation>

<operation id="2133" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:172 %work_x_addr_12 = getelementptr i64 %work_x, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="work_x_addr_12"/></StgValue>
</operation>

<operation id="2134" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:173 %store_ln405 = store i64 %bitcast_ln405, i9 %work_x_addr_12

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="2135" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:189 %bitcast_ln410 = bitcast i64 %add48

]]></Node>
<StgValue><ssdm name="bitcast_ln410"/></StgValue>
</operation>

<operation id="2136" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:190 %work_y_addr_8 = getelementptr i64 %work_y, i64 0, i64 %zext_ln376

]]></Node>
<StgValue><ssdm name="work_y_addr_8"/></StgValue>
</operation>

<operation id="2137" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:191 %store_ln410 = store i64 %bitcast_ln410, i9 %work_y_addr_8

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="2138" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:201 %bitcast_ln414 = bitcast i64 %sub50

]]></Node>
<StgValue><ssdm name="bitcast_ln414"/></StgValue>
</operation>

<operation id="2139" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:202 %work_y_addr_12 = getelementptr i64 %work_y, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="work_y_addr_12"/></StgValue>
</operation>

<operation id="2140" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:203 %store_ln414 = store i64 %bitcast_ln414, i9 %work_y_addr_12

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2141" st_id="135" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:111 %sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13

]]></Node>
<StgValue><ssdm name="sub47"/></StgValue>
</operation>

<operation id="2142" st_id="135" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:116 %sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21

]]></Node>
<StgValue><ssdm name="sub48"/></StgValue>
</operation>

<operation id="2143" st_id="135" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:125 %c0_x_35 = dadd i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_35"/></StgValue>
</operation>

<operation id="2144" st_id="135" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:126 %c0_y_35 = dadd i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_35"/></StgValue>
</operation>

<operation id="2145" st_id="135" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:127 %c0_x_34 = dsub i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_34"/></StgValue>
</operation>

<operation id="2146" st_id="135" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:128 %c0_y_34 = dsub i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_34"/></StgValue>
</operation>

<operation id="2147" st_id="135" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:129 %add51 = dadd i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="add51"/></StgValue>
</operation>

<operation id="2148" st_id="135" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:130 %add52 = dadd i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="add52"/></StgValue>
</operation>

<operation id="2149" st_id="135" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:131 %tmp_5 = dsub i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2150" st_id="135" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:132 %sub53 = dsub i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="sub53"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2151" st_id="136" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:111 %sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13

]]></Node>
<StgValue><ssdm name="sub47"/></StgValue>
</operation>

<operation id="2152" st_id="136" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:116 %sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21

]]></Node>
<StgValue><ssdm name="sub48"/></StgValue>
</operation>

<operation id="2153" st_id="136" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:125 %c0_x_35 = dadd i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_35"/></StgValue>
</operation>

<operation id="2154" st_id="136" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:126 %c0_y_35 = dadd i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_35"/></StgValue>
</operation>

<operation id="2155" st_id="136" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:127 %c0_x_34 = dsub i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_34"/></StgValue>
</operation>

<operation id="2156" st_id="136" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:128 %c0_y_34 = dsub i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_34"/></StgValue>
</operation>

<operation id="2157" st_id="136" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:129 %add51 = dadd i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="add51"/></StgValue>
</operation>

<operation id="2158" st_id="136" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:130 %add52 = dadd i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="add52"/></StgValue>
</operation>

<operation id="2159" st_id="136" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:131 %tmp_5 = dsub i64 %c0_x_32, i64 %mul18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2160" st_id="136" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:132 %sub53 = dsub i64 %c0_y_32, i64 %mul19

]]></Node>
<StgValue><ssdm name="sub53"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2161" st_id="137" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:121 %add49 = dadd i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="add49"/></StgValue>
</operation>

<operation id="2162" st_id="137" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:122 %add50 = dadd i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="add50"/></StgValue>
</operation>

<operation id="2163" st_id="137" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:123 %sub51 = dsub i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="sub51"/></StgValue>
</operation>

<operation id="2164" st_id="137" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:124 %sub52 = dsub i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="sub52"/></StgValue>
</operation>

<operation id="2165" st_id="137" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:125 %c0_x_35 = dadd i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_35"/></StgValue>
</operation>

<operation id="2166" st_id="137" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:126 %c0_y_35 = dadd i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_35"/></StgValue>
</operation>

<operation id="2167" st_id="137" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:127 %c0_x_34 = dsub i64 %c0_x_25, i64 %sub44

]]></Node>
<StgValue><ssdm name="c0_x_34"/></StgValue>
</operation>

<operation id="2168" st_id="137" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:128 %c0_y_34 = dsub i64 %c0_y_25, i64 %add43

]]></Node>
<StgValue><ssdm name="c0_y_34"/></StgValue>
</operation>

<operation id="2169" st_id="137" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:133 %mul22 = dmul i64 %tmp_5, i64 0

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="2170" st_id="137" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:141 %mul23 = dmul i64 %sub53, i64 0

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2171" st_id="138" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:121 %add49 = dadd i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="add49"/></StgValue>
</operation>

<operation id="2172" st_id="138" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:122 %add50 = dadd i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="add50"/></StgValue>
</operation>

<operation id="2173" st_id="138" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:123 %sub51 = dsub i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="sub51"/></StgValue>
</operation>

<operation id="2174" st_id="138" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:124 %sub52 = dsub i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="sub52"/></StgValue>
</operation>

<operation id="2175" st_id="138" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:133 %mul22 = dmul i64 %tmp_5, i64 0

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="2176" st_id="138" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:141 %mul23 = dmul i64 %sub53, i64 0

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="2177" st_id="138" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:143 %add53 = dadd i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="add53"/></StgValue>
</operation>

<operation id="2178" st_id="138" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:144 %add54 = dadd i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="add54"/></StgValue>
</operation>

<operation id="2179" st_id="138" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:145 %sub56 = dsub i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="sub56"/></StgValue>
</operation>

<operation id="2180" st_id="138" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:146 %sub57 = dsub i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="sub57"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2181" st_id="139" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:121 %add49 = dadd i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="add49"/></StgValue>
</operation>

<operation id="2182" st_id="139" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:122 %add50 = dadd i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="add50"/></StgValue>
</operation>

<operation id="2183" st_id="139" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:123 %sub51 = dsub i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="sub51"/></StgValue>
</operation>

<operation id="2184" st_id="139" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:124 %sub52 = dsub i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="sub52"/></StgValue>
</operation>

<operation id="2185" st_id="139" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:133 %mul22 = dmul i64 %tmp_5, i64 0

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="2186" st_id="139" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:141 %mul23 = dmul i64 %sub53, i64 0

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="2187" st_id="139" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:143 %add53 = dadd i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="add53"/></StgValue>
</operation>

<operation id="2188" st_id="139" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:144 %add54 = dadd i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="add54"/></StgValue>
</operation>

<operation id="2189" st_id="139" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:145 %sub56 = dsub i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="sub56"/></StgValue>
</operation>

<operation id="2190" st_id="139" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:146 %sub57 = dsub i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="sub57"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2191" st_id="140" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:121 %add49 = dadd i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="add49"/></StgValue>
</operation>

<operation id="2192" st_id="140" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:122 %add50 = dadd i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="add50"/></StgValue>
</operation>

<operation id="2193" st_id="140" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:123 %sub51 = dsub i64 %c0_x_31, i64 %sub47

]]></Node>
<StgValue><ssdm name="sub51"/></StgValue>
</operation>

<operation id="2194" st_id="140" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:124 %sub52 = dsub i64 %c0_y_31, i64 %sub48

]]></Node>
<StgValue><ssdm name="sub52"/></StgValue>
</operation>

<operation id="2195" st_id="140" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:133 %mul22 = dmul i64 %tmp_5, i64 0

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="2196" st_id="140" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:141 %mul23 = dmul i64 %sub53, i64 0

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="2197" st_id="140" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:143 %add53 = dadd i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="add53"/></StgValue>
</operation>

<operation id="2198" st_id="140" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:144 %add54 = dadd i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="add54"/></StgValue>
</operation>

<operation id="2199" st_id="140" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:145 %sub56 = dsub i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="sub56"/></StgValue>
</operation>

<operation id="2200" st_id="140" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:146 %sub57 = dsub i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="sub57"/></StgValue>
</operation>

<operation id="2201" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc1935.split:159 %zext_ln403_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %tid_21

]]></Node>
<StgValue><ssdm name="zext_ln403_cast"/></StgValue>
</operation>

<operation id="2202" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="8">
<![CDATA[
for.inc1935.split:160 %zext_ln403 = zext i8 %zext_ln403_cast

]]></Node>
<StgValue><ssdm name="zext_ln403"/></StgValue>
</operation>

<operation id="2203" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:161 %bitcast_ln403 = bitcast i64 %add49

]]></Node>
<StgValue><ssdm name="bitcast_ln403"/></StgValue>
</operation>

<operation id="2204" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:162 %work_x_addr_10 = getelementptr i64 %work_x, i64 0, i64 %zext_ln403

]]></Node>
<StgValue><ssdm name="work_x_addr_10"/></StgValue>
</operation>

<operation id="2205" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:163 %store_ln403 = store i64 %bitcast_ln403, i9 %work_x_addr_10

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>

<operation id="2206" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:195 %bitcast_ln412 = bitcast i64 %add50

]]></Node>
<StgValue><ssdm name="bitcast_ln412"/></StgValue>
</operation>

<operation id="2207" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:196 %work_y_addr_10 = getelementptr i64 %work_y, i64 0, i64 %zext_ln403

]]></Node>
<StgValue><ssdm name="work_y_addr_10"/></StgValue>
</operation>

<operation id="2208" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:197 %store_ln412 = store i64 %bitcast_ln412, i9 %work_y_addr_10

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2209" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="9" op_0_bw="7">
<![CDATA[
for.inc1935.split:1 %zext_ln376_1 = zext i7 %tid_21

]]></Node>
<StgValue><ssdm name="zext_ln376_1"/></StgValue>
</operation>

<operation id="2210" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:134 %bitcast_ln398_16 = bitcast i64 %sub53

]]></Node>
<StgValue><ssdm name="bitcast_ln398_16"/></StgValue>
</operation>

<operation id="2211" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:135 %xor_ln398_8 = xor i64 %bitcast_ln398_16, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_8"/></StgValue>
</operation>

<operation id="2212" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:136 %bitcast_ln398_17 = bitcast i64 %xor_ln398_8

]]></Node>
<StgValue><ssdm name="bitcast_ln398_17"/></StgValue>
</operation>

<operation id="2213" st_id="141" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:137 %sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17

]]></Node>
<StgValue><ssdm name="sub54"/></StgValue>
</operation>

<operation id="2214" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:138 %bitcast_ln398_18 = bitcast i64 %tmp_5

]]></Node>
<StgValue><ssdm name="bitcast_ln398_18"/></StgValue>
</operation>

<operation id="2215" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:139 %xor_ln398_9 = xor i64 %bitcast_ln398_18, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln398_9"/></StgValue>
</operation>

<operation id="2216" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:140 %bitcast_ln398_19 = bitcast i64 %xor_ln398_9

]]></Node>
<StgValue><ssdm name="bitcast_ln398_19"/></StgValue>
</operation>

<operation id="2217" st_id="141" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:142 %sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23

]]></Node>
<StgValue><ssdm name="sub55"/></StgValue>
</operation>

<operation id="2218" st_id="141" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:143 %add53 = dadd i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="add53"/></StgValue>
</operation>

<operation id="2219" st_id="141" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:144 %add54 = dadd i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="add54"/></StgValue>
</operation>

<operation id="2220" st_id="141" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:145 %sub56 = dsub i64 %c0_x_35, i64 %add51

]]></Node>
<StgValue><ssdm name="sub56"/></StgValue>
</operation>

<operation id="2221" st_id="141" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:146 %sub57 = dsub i64 %c0_y_35, i64 %add52

]]></Node>
<StgValue><ssdm name="sub57"/></StgValue>
</operation>

<operation id="2222" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc1935.split:154 %xor_ln402 = xor i7 %tid_21, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln402"/></StgValue>
</operation>

<operation id="2223" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="7">
<![CDATA[
for.inc1935.split:155 %zext_ln402 = zext i7 %xor_ln402

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="2224" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:156 %bitcast_ln402 = bitcast i64 %add53

]]></Node>
<StgValue><ssdm name="bitcast_ln402"/></StgValue>
</operation>

<operation id="2225" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:157 %work_x_addr_9 = getelementptr i64 %work_x, i64 0, i64 %zext_ln402

]]></Node>
<StgValue><ssdm name="work_x_addr_9"/></StgValue>
</operation>

<operation id="2226" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:158 %store_ln402 = store i64 %bitcast_ln402, i9 %work_x_addr_9

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="2227" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1935.split:174 %add_ln406 = add i9 %zext_ln376_1, i9 320

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="2228" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:175 %zext_ln406 = zext i9 %add_ln406

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="2229" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:176 %bitcast_ln406 = bitcast i64 %sub56

]]></Node>
<StgValue><ssdm name="bitcast_ln406"/></StgValue>
</operation>

<operation id="2230" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:177 %work_x_addr_13 = getelementptr i64 %work_x, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="work_x_addr_13"/></StgValue>
</operation>

<operation id="2231" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:178 %store_ln406 = store i64 %bitcast_ln406, i9 %work_x_addr_13

]]></Node>
<StgValue><ssdm name="store_ln406"/></StgValue>
</operation>

<operation id="2232" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:192 %bitcast_ln411 = bitcast i64 %add54

]]></Node>
<StgValue><ssdm name="bitcast_ln411"/></StgValue>
</operation>

<operation id="2233" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:193 %work_y_addr_9 = getelementptr i64 %work_y, i64 0, i64 %zext_ln402

]]></Node>
<StgValue><ssdm name="work_y_addr_9"/></StgValue>
</operation>

<operation id="2234" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:194 %store_ln411 = store i64 %bitcast_ln411, i9 %work_y_addr_9

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="2235" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:204 %bitcast_ln415 = bitcast i64 %sub57

]]></Node>
<StgValue><ssdm name="bitcast_ln415"/></StgValue>
</operation>

<operation id="2236" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:205 %work_y_addr_13 = getelementptr i64 %work_y, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="work_y_addr_13"/></StgValue>
</operation>

<operation id="2237" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
for.inc1935.split:206 %store_ln415 = store i64 %bitcast_ln415, i9 %work_y_addr_13

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2238" st_id="142" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:137 %sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17

]]></Node>
<StgValue><ssdm name="sub54"/></StgValue>
</operation>

<operation id="2239" st_id="142" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:142 %sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23

]]></Node>
<StgValue><ssdm name="sub55"/></StgValue>
</operation>

<operation id="2240" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="8">
<![CDATA[
for.inc1935.split:179 %sext_ln407 = sext i8 %zext_ln403_cast

]]></Node>
<StgValue><ssdm name="sext_ln407"/></StgValue>
</operation>

<operation id="2241" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:180 %zext_ln407 = zext i9 %sext_ln407

]]></Node>
<StgValue><ssdm name="zext_ln407"/></StgValue>
</operation>

<operation id="2242" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:181 %bitcast_ln407 = bitcast i64 %sub51

]]></Node>
<StgValue><ssdm name="bitcast_ln407"/></StgValue>
</operation>

<operation id="2243" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:182 %work_x_addr_14 = getelementptr i64 %work_x, i64 0, i64 %zext_ln407

]]></Node>
<StgValue><ssdm name="work_x_addr_14"/></StgValue>
</operation>

<operation id="2244" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1935.split:183 %store_ln407 = store i64 %bitcast_ln407, i9 %work_x_addr_14

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="2245" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:207 %bitcast_ln416 = bitcast i64 %sub52

]]></Node>
<StgValue><ssdm name="bitcast_ln416"/></StgValue>
</operation>

<operation id="2246" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:208 %work_y_addr_14 = getelementptr i64 %work_y, i64 0, i64 %zext_ln407

]]></Node>
<StgValue><ssdm name="work_y_addr_14"/></StgValue>
</operation>

<operation id="2247" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1935.split:209 %store_ln416 = store i64 %bitcast_ln416, i9 %work_y_addr_14

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2248" st_id="143" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:137 %sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17

]]></Node>
<StgValue><ssdm name="sub54"/></StgValue>
</operation>

<operation id="2249" st_id="143" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:142 %sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23

]]></Node>
<StgValue><ssdm name="sub55"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2250" st_id="144" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:137 %sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17

]]></Node>
<StgValue><ssdm name="sub54"/></StgValue>
</operation>

<operation id="2251" st_id="144" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:142 %sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23

]]></Node>
<StgValue><ssdm name="sub55"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2252" st_id="145" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:147 %add55 = dadd i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="add55"/></StgValue>
</operation>

<operation id="2253" st_id="145" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:148 %add56 = dadd i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="add56"/></StgValue>
</operation>

<operation id="2254" st_id="145" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:149 %sub58 = dsub i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="sub58"/></StgValue>
</operation>

<operation id="2255" st_id="145" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:150 %sub59 = dsub i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="sub59"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2256" st_id="146" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:147 %add55 = dadd i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="add55"/></StgValue>
</operation>

<operation id="2257" st_id="146" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:148 %add56 = dadd i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="add56"/></StgValue>
</operation>

<operation id="2258" st_id="146" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:149 %sub58 = dsub i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="sub58"/></StgValue>
</operation>

<operation id="2259" st_id="146" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:150 %sub59 = dsub i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="sub59"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2260" st_id="147" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:147 %add55 = dadd i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="add55"/></StgValue>
</operation>

<operation id="2261" st_id="147" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:148 %add56 = dadd i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="add56"/></StgValue>
</operation>

<operation id="2262" st_id="147" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:149 %sub58 = dsub i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="sub58"/></StgValue>
</operation>

<operation id="2263" st_id="147" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:150 %sub59 = dsub i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="sub59"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2264" st_id="148" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:147 %add55 = dadd i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="add55"/></StgValue>
</operation>

<operation id="2265" st_id="148" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:148 %add56 = dadd i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="add56"/></StgValue>
</operation>

<operation id="2266" st_id="148" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:149 %sub58 = dsub i64 %c0_x_34, i64 %sub54

]]></Node>
<StgValue><ssdm name="sub58"/></StgValue>
</operation>

<operation id="2267" st_id="148" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1935.split:150 %sub59 = dsub i64 %c0_y_34, i64 %sub55

]]></Node>
<StgValue><ssdm name="sub59"/></StgValue>
</operation>

<operation id="2268" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="7">
<![CDATA[
for.inc1935.split:164 %sext_ln404 = sext i7 %xor_ln402

]]></Node>
<StgValue><ssdm name="sext_ln404"/></StgValue>
</operation>

<operation id="2269" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="8">
<![CDATA[
for.inc1935.split:165 %zext_ln404 = zext i8 %sext_ln404

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="2270" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:166 %bitcast_ln404 = bitcast i64 %add55

]]></Node>
<StgValue><ssdm name="bitcast_ln404"/></StgValue>
</operation>

<operation id="2271" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:167 %work_x_addr_11 = getelementptr i64 %work_x, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="work_x_addr_11"/></StgValue>
</operation>

<operation id="2272" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1935.split:168 %store_ln404 = store i64 %bitcast_ln404, i9 %work_x_addr_11

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="2273" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:198 %bitcast_ln413 = bitcast i64 %add56

]]></Node>
<StgValue><ssdm name="bitcast_ln413"/></StgValue>
</operation>

<operation id="2274" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:199 %work_y_addr_11 = getelementptr i64 %work_y, i64 0, i64 %zext_ln404

]]></Node>
<StgValue><ssdm name="work_y_addr_11"/></StgValue>
</operation>

<operation id="2275" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1935.split:200 %store_ln413 = store i64 %bitcast_ln413, i9 %work_y_addr_11

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2276" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1935.split:2 %speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln377"/></StgValue>
</operation>

<operation id="2277" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1935.split:3 %specloopname_ln418 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln418"/></StgValue>
</operation>

<operation id="2278" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="7">
<![CDATA[
for.inc1935.split:184 %sext_ln408 = sext i7 %xor_ln402

]]></Node>
<StgValue><ssdm name="sext_ln408"/></StgValue>
</operation>

<operation id="2279" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="9">
<![CDATA[
for.inc1935.split:185 %zext_ln408 = zext i9 %sext_ln408

]]></Node>
<StgValue><ssdm name="zext_ln408"/></StgValue>
</operation>

<operation id="2280" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:186 %bitcast_ln408 = bitcast i64 %sub58

]]></Node>
<StgValue><ssdm name="bitcast_ln408"/></StgValue>
</operation>

<operation id="2281" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:187 %work_x_addr_15 = getelementptr i64 %work_x, i64 0, i64 %zext_ln408

]]></Node>
<StgValue><ssdm name="work_x_addr_15"/></StgValue>
</operation>

<operation id="2282" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1935.split:188 %store_ln408 = store i64 %bitcast_ln408, i9 %work_x_addr_15

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="2283" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64">
<![CDATA[
for.inc1935.split:210 %bitcast_ln417 = bitcast i64 %sub59

]]></Node>
<StgValue><ssdm name="bitcast_ln417"/></StgValue>
</operation>

<operation id="2284" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1935.split:211 %work_y_addr_15 = getelementptr i64 %work_y, i64 0, i64 %zext_ln408

]]></Node>
<StgValue><ssdm name="work_y_addr_15"/></StgValue>
</operation>

<operation id="2285" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc1935.split:212 %store_ln417 = store i64 %bitcast_ln417, i9 %work_y_addr_15

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="2286" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
for.inc1935.split:214 %br_ln376 = br void %for.inc1935

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
