0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab1/TwoToFourDecoder.sv,1547594225,systemVerilog,,C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab1/TwoToFourDecoderTB.sv,,TwoToFourDecoder,,,,,,,,
C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab1/TwoToFourDecoderTB.sv,1547595151,systemVerilog,,,,TwoToFourDecoderTB,,,,,,,,
