Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 123MB)

@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":64:16:64:33|Tristate driver cam1_fifo_overflow on net cam1_fifo_overflow has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":63:16:63:29|Tristate driver cam1_fifo_full on net cam1_fifo_full has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":62:16:62:30|Tristate driver cam1_fifo_empty on net cam1_fifo_empty has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":58:16:58:30|Tristate driver cam1_fifo_afull on net cam1_fifo_afull has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":40:16:40:33|Tristate driver cam0_fifo_overflow on net cam0_fifo_overflow has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":39:16:39:29|Tristate driver cam0_fifo_full on net cam0_fifo_full has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":38:16:38:30|Tristate driver cam0_fifo_empty on net cam0_fifo_empty has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager.v":34:16:34:30|Tristate driver cam0_fifo_afull on net cam0_fifo_afull has its enable tied to GND (module imager) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE3_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE3_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE3_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :|Tristate driver cam0_fifo_afull_t on net cam0_fifo_afull has its enable tied to GND (module TOPLEVEL) 
@W: MO111 :|Tristate driver cam0_fifo_empty_t on net cam0_fifo_empty has its enable tied to GND (module TOPLEVEL) 
@W: MO111 :|Tristate driver cam0_fifo_full_t on net cam0_fifo_full has its enable tied to GND (module TOPLEVEL) 
@W: MO111 :|Tristate driver cam1_fifo_afull_t on net cam1_fifo_afull has its enable tied to GND (module TOPLEVEL) 
@W: MO111 :|Tristate driver cam1_fifo_empty_t on net cam1_fifo_empty has its enable tied to GND (module TOPLEVEL) 
@W: MO111 :|Tristate driver cam1_fifo_full_t on net cam1_fifo_full has its enable tied to GND (module TOPLEVEL) 

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Removing sequential instance pixel_increment[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.adc_controller_0(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Boundary register pixel_increment[7:0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Removing sequential instance imager_0.img_apb.cam1_pixel_data[31:0],  because it is equivalent to instance imager_0.img_apb.cam0_pixel_data[31:0]
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Removing sequential instance cam1_requested_data of view:PrimLib.sdffse(prim) in hierarchy view:work.imager_apb_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Removing sequential instance cam0_requested_data of view:PrimLib.sdffse(prim) in hierarchy view:work.imager_apb_interface(verilog) because there are no references to its outputs 
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\cr_int.v":170:0:170:5|Removing sequential instance psram_cr_0.cr_int_i0.ncs0,  because it is equivalent to instance psram_cr_0.cr_int_i0.nbyte_en_1[0]

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 128MB)

@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3OOl[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3OOl[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
Encoding state machine CAHBLTllOI[7:0] (view:COREAHBLITE_LIB.CAHBLTlI1_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":494:0:494:5|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (view:COREAHBLITE_LIB.CAHBLTlI1_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":494:0:494:5|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (view:work.CAHBtoAPB3O(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (view:work.CAHBtoAPB3IOl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\heartbeat.v":26:4:26:9|Found counter in view:work.heartbeat(verilog) inst count[32:0]
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF184 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\pupil_detect.v":138:18:138:39|Found 8 by 8 bit subtractor, 'un4_max_length_0_0[7:0]'
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\pupil_detect.v":145:15:145:51|Found 8 bit by 8 bit '<' comparator, 'un1_max_length'
@N: MF176 |Default generator successful 
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Found counter in view:work.adc_controller_1(verilog) inst timer[7:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Found counter in view:work.adc_controller_1(verilog) inst pixel_increment[7:0]
Encoding state machine adc_state[4:0] (view:work.adc_controller_1(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N: MF184 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":123:20:123:41|Found 12 by 12 bit subtractor, 'tmp_data_0_0[11:0]'
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:20:169:45|Found 9 bit by 9 bit '<' comparator, 'un1_timer_132'
@N: MF239 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:30:169:44|Found 9-bit decrementor, 'un1_track_counts[8:0]'
@W: MO129 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Sequential instance imager_0.adc0.adc_state[4] reduced to a combinational gate by constant propagation
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_1(verilog) inst mask_pixel_row[6:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_1(verilog) inst mask_pixel_col[6:0]
Encoding state machine main_state[11:0] (view:work.stonyman_1(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt311'
@N: MF238 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":222:39:222:61|Found 8-bit incrementor, 'un44_reg_value_nxt[7:0]'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt287'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt312'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_0\.pulse_pin_state_nxt84'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_1\.pulse_pin_state_nxt121'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_2\.pulse_pin_state_nxt156'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_3\.pulse_pin_state_nxt191'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_4\.pulse_pin_state_nxt219'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_5\.pulse_pin_state_nxt254'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt286'
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Register bit sub_state[3] is always 0, optimizing ...
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Found counter in view:work.adc_controller_0(verilog) inst timer[7:0]
Encoding state machine adc_state[4:0] (view:work.adc_controller_0(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:20:169:45|Found 9 bit by 9 bit '<' comparator, 'un1_timer_132'
@N: MF239 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:30:169:44|Found 9-bit decrementor, 'un1_track_counts[8:0]'
@W: MO129 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Sequential instance imager_0.adc1.adc_state[4] reduced to a combinational gate by constant propagation
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_0(verilog) inst mask_pixel_row[6:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_0(verilog) inst mask_pixel_col[6:0]
Encoding state machine main_state[11:0] (view:work.stonyman_0(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt311'
@N: MF238 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":222:39:222:61|Found 8-bit incrementor, 'un44_reg_value_nxt[7:0]'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt287'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt312'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_0\.pulse_pin_state_nxt84'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_1\.pulse_pin_state_nxt121'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_2\.pulse_pin_state_nxt156'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_3\.pulse_pin_state_nxt191'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_4\.pulse_pin_state_nxt219'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_5\.pulse_pin_state_nxt254'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt286'
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Register bit sub_state[3] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[31] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[30] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[29] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[28] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[27] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[26] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[25] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[24] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[23] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[22] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[21] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[20] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[19] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[18] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[17] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[16] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[15] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[14] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[13] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[12] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[11] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[10] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[9] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[8] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[7] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[6] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[5] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[4] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[3] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[2] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[1] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\imager_apb_interface.v":209:4:209:9|Register bit cam0_pixel_data[0] is always 0, optimizing ...
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[31] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[30] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[29] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[28] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[27] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[26] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[25] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[24] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[23] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[22] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[21] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[20] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[19] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[18] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[17] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[16] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[15] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[14] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[13] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[12] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[11] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[10] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[9] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[8] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[7] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[6] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[5] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[4] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[3] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":285:0:285:5|Register bit COREAHBTOAPB3_0.CAHBtoAPB3lll.HRDATA[2] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 163MB peak: 163MB)

@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":359:8:359:11|Removing sequential instance imager_0.stonyman1.newline_sample of view:PrimLib.lat(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 150MB peak: 164MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 153MB peak: 212MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 157MB peak: 212MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:47s; Memory used current: 205MB peak: 212MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:47s; Memory used current: 201MB peak: 212MB)


Finished preparing to map (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 203MB peak: 212MB)


Finished technology mapping (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 191MB peak: 240MB)

@N: FP130 |Promoting Net imager_0.adc0.img_buf_newline_1_sqmuxa_62 on CLKINT  imager_0.adc0.img_buf_newline_1_sqmuxa_62_inferred_clock 
@N: FP130 |Promoting Net imager_0.adc0.img_buf_newline_1_sqmuxa_117 on CLKINT  imager_0.adc0.img_buf_newline_1_sqmuxa_117_inferred_clock 
@N: FP130 |Promoting Net imager_0.adc0.img_buf_newline_1_sqmuxa_115 on CLKINT  imager_0.adc0.img_buf_newline_1_sqmuxa_115_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 191MB peak: 240MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 193MB peak: 240MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 848 clock pin(s) of sequential element(s)
113 gated/generated clock tree(s) driving 890 clock pin(s) of sequential element(s)
0 instances converted, 890 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type                Fanout     Sample Instance      
--------------------------------------------------------------------------------------------------------
@K:CKID0114       MSS_CORE3_MSS_0     clock definition on hierarchy     848        heartbeat_0.pulse_out
========================================================================================================
================================================================================== Gated/Generated Clocks ==================================================================================
Clock Tree ID     Driving Element                                                       Drive Element Type     Fanout     Sample Instance                          Explanation              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       imager_0.adc0.img_buf_newline_1_sqmuxa_46_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[881]     No clocks found on inputs
@K:CKID0002       imager_0.adc0.img_buf_newline_1_sqmuxa_23_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[873]     No clocks found on inputs
@K:CKID0003       imager_0.adc0.img_buf_newline_1_sqmuxa_52_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[865]     No clocks found on inputs
@K:CKID0004       imager_0.adc0.img_buf_newline_1_sqmuxa_15_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[857]     No clocks found on inputs
@K:CKID0005       imager_0.adc0.img_buf_newline_1_sqmuxa_18_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[849]     No clocks found on inputs
@K:CKID0006       imager_0.adc0.img_buf_newline_1_sqmuxa_36_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[841]     No clocks found on inputs
@K:CKID0007       imager_0.adc0.img_buf_newline_1_sqmuxa_55_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[833]     No clocks found on inputs
@K:CKID0008       imager_0.adc0.img_buf_newline_1_sqmuxa_58_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[825]     No clocks found on inputs
@K:CKID0009       imager_0.adc0.img_buf_newline_1_sqmuxa_47_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[817]     No clocks found on inputs
@K:CKID0010       imager_0.adc0.img_buf_newline_1_sqmuxa_32_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[809]     No clocks found on inputs
@K:CKID0011       imager_0.adc0.img_buf_newline_1_sqmuxa_14_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[801]     No clocks found on inputs
@K:CKID0012       imager_0.adc0.img_buf_newline_1_sqmuxa_22_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[793]     No clocks found on inputs
@K:CKID0013       imager_0.adc0.img_buf_newline_1_sqmuxa_49_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[785]     No clocks found on inputs
@K:CKID0014       imager_0.adc0.img_buf_newline_1_sqmuxa_35_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[777]     No clocks found on inputs
@K:CKID0015       imager_0.adc0.img_buf_newline_1_sqmuxa_57_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[769]     No clocks found on inputs
@K:CKID0016       imager_0.adc0.img_buf_newline_1_sqmuxa_34_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[761]     No clocks found on inputs
@K:CKID0017       imager_0.adc0.img_buf_newline_1_sqmuxa_40_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[753]     No clocks found on inputs
@K:CKID0018       imager_0.adc0.img_buf_newline_1_sqmuxa_43_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[745]     No clocks found on inputs
@K:CKID0019       imager_0.adc0.img_buf_newline_1_sqmuxa_56_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[737]     No clocks found on inputs
@K:CKID0020       imager_0.adc0.img_buf_newline_1_sqmuxa_21_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[729]     No clocks found on inputs
@K:CKID0021       imager_0.adc0.img_buf_newline_1_sqmuxa_26_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[721]     No clocks found on inputs
@K:CKID0022       imager_0.adc0.img_buf_newline_1_sqmuxa_28_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[713]     No clocks found on inputs
@K:CKID0023       imager_0.adc0.img_buf_newline_1_sqmuxa_20_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[705]     No clocks found on inputs
@K:CKID0024       imager_0.adc0.img_buf_newline_1_sqmuxa_13_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[697]     No clocks found on inputs
@K:CKID0025       imager_0.adc0.img_buf_newline_1_sqmuxa_42_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[689]     No clocks found on inputs
@K:CKID0026       imager_0.adc0.img_buf_newline_1_sqmuxa_45_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[681]     No clocks found on inputs
@K:CKID0027       imager_0.adc0.img_buf_newline_1_sqmuxa_48_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[673]     No clocks found on inputs
@K:CKID0028       imager_0.adc0.img_buf_newline_1_sqmuxa_51_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[665]     No clocks found on inputs
@K:CKID0029       imager_0.adc0.img_buf_newline_1_sqmuxa_27_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[657]     No clocks found on inputs
@K:CKID0030       imager_0.adc0.img_buf_newline_1_sqmuxa_38_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[649]     No clocks found on inputs
@K:CKID0031       imager_0.adc0.img_buf_newline_1_sqmuxa_44_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[641]     No clocks found on inputs
@K:CKID0032       imager_0.adc0.img_buf_newline_1_sqmuxa_39_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[633]     No clocks found on inputs
@K:CKID0033       imager_0.adc0.img_buf_newline_1_sqmuxa_65_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[625]     No clocks found on inputs
@K:CKID0034       imager_0.adc0.img_buf_newline_1_sqmuxa_86_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[617]     No clocks found on inputs
@K:CKID0035       imager_0.adc0.img_buf_newline_1_sqmuxa_82_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[609]     No clocks found on inputs
@K:CKID0036       imager_0.adc0.img_buf_newline_1_sqmuxa_83_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[601]     No clocks found on inputs
@K:CKID0037       imager_0.adc0.img_buf_newline_1_sqmuxa_122_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[593]     No clocks found on inputs
@K:CKID0038       imager_0.adc0.img_buf_newline_1_sqmuxa_119_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[585]     No clocks found on inputs
@K:CKID0039       imager_0.adc0.img_buf_newline_1_sqmuxa_92_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[577]     No clocks found on inputs
@K:CKID0040       imager_0.adc0.img_buf_newline_1_sqmuxa_61_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[569]     No clocks found on inputs
@K:CKID0041       imager_0.adc0.img_buf_newline_1_sqmuxa_76_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[561]     No clocks found on inputs
@K:CKID0042       imager_0.adc0.img_buf_newline_1_sqmuxa_72_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[553]     No clocks found on inputs
@K:CKID0043       imager_0.adc0.img_buf_newline_1_sqmuxa_94_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[545]     No clocks found on inputs
@K:CKID0044       imager_0.adc0.img_buf_newline_1_sqmuxa_84_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[537]     No clocks found on inputs
@K:CKID0045       imager_0.adc0.img_buf_newline_1_sqmuxa_110_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[529]     No clocks found on inputs
@K:CKID0046       imager_0.adc0.img_buf_newline_1_sqmuxa_108_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[521]     No clocks found on inputs
@K:CKID0047       imager_0.adc0.img_buf_newline_1_sqmuxa_98_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[513]     No clocks found on inputs
@K:CKID0048       imager_0.adc0.img_buf_newline_1_sqmuxa_64_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[505]     No clocks found on inputs
@K:CKID0049       imager_0.adc0.img_buf_newline_1_sqmuxa_17_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[497]     No clocks found on inputs
@K:CKID0050       imager_0.adc0.img_buf_newline_1_sqmuxa_16_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[489]     No clocks found on inputs
@K:CKID0051       imager_0.adc0.img_buf_newline_1_sqmuxa_25_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[481]     No clocks found on inputs
@K:CKID0052       imager_0.adc0.img_buf_newline_1_sqmuxa_37_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[473]     No clocks found on inputs
@K:CKID0053       imager_0.adc0.img_buf_newline_1_sqmuxa_29_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[465]     No clocks found on inputs
@K:CKID0054       imager_0.adc0.img_buf_newline_1_sqmuxa_53_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[457]     No clocks found on inputs
@K:CKID0055       imager_0.adc0.img_buf_newline_1_sqmuxa_54_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[449]     No clocks found on inputs
@K:CKID0056       imager_0.adc0.img_buf_newline_1_sqmuxa_33_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[441]     No clocks found on inputs
@K:CKID0057       imager_0.adc0.img_buf_newline_1_sqmuxa_12_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[433]     No clocks found on inputs
@K:CKID0058       imager_0.adc0.img_buf_newline_1_sqmuxa_19_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[425]     No clocks found on inputs
@K:CKID0059       imager_0.adc0.img_buf_newline_1_sqmuxa_24_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[417]     No clocks found on inputs
@K:CKID0060       imager_0.adc0.img_buf_newline_1_sqmuxa_inferred_clock_RNO             NOR3C                  8          imager_0.adc0.img_buf_newline_1[409]     No clocks found on inputs
@K:CKID0061       imager_0.adc0.img_buf_newline_1_sqmuxa_30_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[401]     No clocks found on inputs
@K:CKID0062       imager_0.adc0.img_buf_newline_1_sqmuxa_50_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[393]     No clocks found on inputs
@K:CKID0063       imager_0.adc0.img_buf_newline_1_sqmuxa_31_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[385]     No clocks found on inputs
@K:CKID0064       imager_0.adc0.img_buf_newline_1_sqmuxa_41_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[377]     No clocks found on inputs
@K:CKID0065       imager_0.adc0.img_buf_newline_1_sqmuxa_101_inferred_clock_RNO         NOR2A                  8          imager_0.adc0.img_buf_newline_1[369]     No clocks found on inputs
@K:CKID0066       imager_0.adc0.img_buf_newline_1_sqmuxa_123_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[361]     No clocks found on inputs
@K:CKID0067       imager_0.adc0.img_buf_newline_1_sqmuxa_102_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[353]     No clocks found on inputs
@K:CKID0068       imager_0.adc0.img_buf_newline_1_sqmuxa_88_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[345]     No clocks found on inputs
@K:CKID0069       imager_0.adc0.img_buf_newline_1_sqmuxa_85_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[337]     No clocks found on inputs
@K:CKID0070       imager_0.adc0.img_buf_newline_1_sqmuxa_63_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[329]     No clocks found on inputs
@K:CKID0071       imager_0.adc0.img_buf_newline_1_sqmuxa_81_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[321]     No clocks found on inputs
@K:CKID0072       imager_0.adc0.img_buf_newline_1_sqmuxa_100_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[313]     No clocks found on inputs
@K:CKID0073       imager_0.adc0.img_buf_newline_1_sqmuxa_116_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[305]     No clocks found on inputs
@K:CKID0074       imager_0.adc0.img_buf_newline_1_sqmuxa_69_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[297]     No clocks found on inputs
@K:CKID0075       imager_0.adc0.img_buf_newline_1_sqmuxa_78_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[289]     No clocks found on inputs
@K:CKID0076       imager_0.adc0.img_buf_newline_1_sqmuxa_66_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[281]     No clocks found on inputs
@K:CKID0077       imager_0.adc0.img_buf_newline_1_sqmuxa_91_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[273]     No clocks found on inputs
@K:CKID0078       imager_0.adc0.img_buf_newline_1_sqmuxa_106_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[265]     No clocks found on inputs
@K:CKID0079       imager_0.adc0.img_buf_newline_1_sqmuxa_118_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[257]     No clocks found on inputs
@K:CKID0080       imager_0.adc0.img_buf_newline_1_sqmuxa_112_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[249]     No clocks found on inputs
@K:CKID0081       imager_0.adc0.img_buf_newline_1_sqmuxa_70_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[241]     No clocks found on inputs
@K:CKID0082       imager_0.adc0.img_buf_newline_1_sqmuxa_120_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[233]     No clocks found on inputs
@K:CKID0083       imager_0.adc0.img_buf_newline_1_sqmuxa_75_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[225]     No clocks found on inputs
@K:CKID0084       imager_0.adc0.img_buf_newline_1_sqmuxa_67_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[217]     No clocks found on inputs
@K:CKID0085       imager_0.adc0.img_buf_newline_1_sqmuxa_105_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[209]     No clocks found on inputs
@K:CKID0086       imager_0.adc0.img_buf_newline_1_sqmuxa_107_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[201]     No clocks found on inputs
@K:CKID0087       imager_0.adc0.img_buf_newline_1_sqmuxa_60_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[193]     No clocks found on inputs
@K:CKID0088       imager_0.adc0.img_buf_newline_1_sqmuxa_77_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[185]     No clocks found on inputs
@K:CKID0089       imager_0.adc0.img_buf_newline_1_sqmuxa_113_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[177]     No clocks found on inputs
@K:CKID0090       imager_0.adc0.img_buf_newline_1_sqmuxa_74_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[169]     No clocks found on inputs
@K:CKID0091       imager_0.adc0.img_buf_newline_1_sqmuxa_73_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[161]     No clocks found on inputs
@K:CKID0092       imager_0.adc0.img_buf_newline_1_sqmuxa_99_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[153]     No clocks found on inputs
@K:CKID0093       imager_0.adc0.img_buf_newline_1_sqmuxa_109_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[145]     No clocks found on inputs
@K:CKID0094       imager_0.adc0.img_buf_newline_1_sqmuxa_121_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[137]     No clocks found on inputs
@K:CKID0095       imager_0.adc0.img_buf_newline_1_sqmuxa_103_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[129]     No clocks found on inputs
@K:CKID0096       imager_0.adc0.img_buf_newline_1_sqmuxa_93_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[121]     No clocks found on inputs
@K:CKID0097       imager_0.adc0.img_buf_newline_1_sqmuxa_80_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[113]     No clocks found on inputs
@K:CKID0098       imager_0.adc0.img_buf_newline_1_sqmuxa_96_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[105]     No clocks found on inputs
@K:CKID0099       imager_0.adc0.img_buf_newline_1_sqmuxa_71_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[73]      No clocks found on inputs
@K:CKID0100       imager_0.adc0.img_buf_newline_1_sqmuxa_68_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[65]      No clocks found on inputs
@K:CKID0101       imager_0.adc0.img_buf_newline_1_sqmuxa_79_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[57]      No clocks found on inputs
@K:CKID0102       imager_0.adc0.img_buf_newline_1_sqmuxa_104_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[49]      No clocks found on inputs
@K:CKID0103       imager_0.adc0.img_buf_newline_1_sqmuxa_89_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[41]      No clocks found on inputs
@K:CKID0104       imager_0.adc0.img_buf_newline_1_sqmuxa_90_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[33]      No clocks found on inputs
@K:CKID0105       imager_0.adc0.img_buf_newline_1_sqmuxa_114_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[25]      No clocks found on inputs
@K:CKID0106       imager_0.adc0.img_buf_newline_1_sqmuxa_95_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[17]      No clocks found on inputs
@K:CKID0107       imager_0.adc0.img_buf_newline_1_sqmuxa_97_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[10]      No clocks found on inputs
@K:CKID0108       imager_0.adc0.img_buf_newline_1_sqmuxa_87_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[1]       No clocks found on inputs
@K:CKID0109       imager_0.adc0.pixel_increment_RNICM46_0[4]                            NOR3B                  8          imager_0.adc0.img_buf_newline_1[81]      No clocks found on inputs
@K:CKID0110       imager_0.adc0.pixel_increment_RNICM46[4]                              NOR3B                  8          imager_0.adc0.img_buf_newline_1[89]      No clocks found on inputs
@K:CKID0111       imager_0.adc0.pixel_increment_RNICM46_1[4]                            NOR3B                  8          imager_0.adc0.img_buf_newline_1[100]     No clocks found on inputs
@K:CKID0112       imager_0.adc0.img_buf_newline_1_sqmuxa_111_inferred_clock_RNO         NOR3C                  1          imager_0.adc0.img_buf_newline_1[0]       No clocks found on inputs
@K:CKID0113       imager_0.stonyman0.un1_newline_sample_0_sqmuxa_inferred_clock_RNO     OR2                    1          imager_0.stonyman0.newline_sample        No clocks found on inputs
============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 170MB peak: 240MB)

Writing Analyst data base C:\Users\Sam\Dropbox\Lab11\SensEye-2\software\smartfusion\synthesis\synwork\TOPLEVEL_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 180MB peak: 240MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 187MB peak: 240MB)


Start final timing analysis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 181MB peak: 240MB)

@W: MT246 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_core3_mss.v":666:7:666:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FCLK with period 25.00ns 
Found clock FAB_CLK with period 25.00ns 
@W: MT420 |Found inferred clock stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.stonyman0.un1_newline_sample_0_sqmuxa"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_115"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_117"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_62"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_46"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_23"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_52"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_15"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_18"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_36"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_55"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_58"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_47"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_32"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_14"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_22"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_49"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_35"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_57"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_34"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_40"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_43"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_56"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_21"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_26"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_28"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_20"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_13"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_42"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_45"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_48"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_51"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_27"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_38"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_44"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_39"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_65"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_86"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_82"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_83"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_122"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_119"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_92"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_61"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_76"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_72"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_94"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_84"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_110"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_108"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_98"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_64"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_17"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_16"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_25"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_37"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_29"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_53"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_54"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_33"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_12"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_19"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_24"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_30"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_50"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_31"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_41"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_101"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_123"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_102"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_88"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_85"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_63"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_81"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_100"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_116"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_69"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_78"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_66"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_91"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_106"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_118"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_112"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_70"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_120"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_75"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_67"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_105"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_107"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_60"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_77"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_113"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_74"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_73"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_99"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_109"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_121"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_103"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_93"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_80"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_96"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_71"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_68"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_79"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_104"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_89"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_90"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_114"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_95"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_97"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_87"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_111"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 06 11:38:20 2016
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\Sam\Dropbox\Lab11\SensEye-2\software\smartfusion\component\work\MSS_CORE3_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -14.814

                                                                 Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                                   Frequency     Frequency     Period        Period        Slack       Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                                          40.0 MHz      25.1 MHz      25.000        39.814        -14.814     declared     clk_group_0          
FCLK                                                             40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0          
adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_57 
adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_90 
adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_103
adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_110
adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_64 
adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_65 
adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_109
adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_56 
adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_91 
adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_94 
adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_102
adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_112
adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_55 
adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_63 
adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_93 
adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_85 
adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_92 
adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_61 
adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_53 
adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_51 
adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_104
adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_58 
adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_98 
adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_100
adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_108
adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_62 
adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_84 
adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_82 
adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_97 
adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_50 
adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_89 
adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_96 
adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_83 
adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_88 
adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_113
adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_105
adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_87 
adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_101
adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_52 
adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_86 
adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_111
adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_60 
adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_59 
adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_107
adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_95 
adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_99 
adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_106
adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_27 
adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_74 
adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_13 
adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_44 
adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_66 
adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_81 
adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_38 
adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_30 
adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_11 
adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_40 
adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_33 
adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_12 
adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_72 
adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_23 
adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_24 
adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_31 
adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_73 
adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_26 
adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_39 
adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_10 
adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_17 
adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_43 
adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_79 
adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_78 
adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_70 
adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_45 
adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_80 
adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_3  
adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_46 
adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_8  
adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_7  
adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_37 
adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_75 
adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_18 
adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_71 
adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_5  
adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_16 
adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_4  
adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_67 
adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_22 
adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_42 
adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_49 
adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_47 
adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_19 
adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_9  
adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_29 
adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_36 
adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_28 
adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_68 
adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_21 
adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_69 
adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_2  
adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_34 
adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_25 
adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_6  
adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_15 
adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_41 
adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_14 
adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_35 
adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_76 
adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_32 
adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_20 
adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_77 
adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_48 
adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock         80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_54 
stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock            80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_0  
stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock            80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_1  
System                                                           80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup      
=======================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                      Ending                                                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        System                                                        |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                        FAB_CLK                                                       |  25.000      -14.610  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       System                                                        |  25.000      7.214    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       FAB_CLK                                                       |  25.000      -14.814  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock         FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock      FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                               Arrival            
Instance                               Reference     Type         Pin     Net                 Time        Slack  
                                       Clock                                                                     
-----------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.ptr_value[2]        FAB_CLK       DFN1E0C1     Q       ptr_value[2]        0.737       -14.814
imager_0.stonyman1.ptr_value[2]        FAB_CLK       DFN1E0C1     Q       ptr_value[2]        0.737       -14.506
imager_0.stonyman0.ptr_value[1]        FAB_CLK       DFN1E0C1     Q       ptr_value[1]        0.737       -13.344
imager_0.stonyman1.ptr_value[1]        FAB_CLK       DFN1E0C1     Q       ptr_value[1]        0.737       -12.982
imager_0.stonyman0.reg_value_1_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_1_[1]     0.737       -12.699
imager_0.stonyman0.reg_value_0_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_0_[1]     0.737       -12.636
imager_0.stonyman0.reg_value_2_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_2_[1]     0.737       -12.414
imager_0.stonyman0.reg_value_4_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_4_[1]     0.737       -12.414
imager_0.stonyman0.reg_value_3_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_3_[1]     0.737       -12.407
imager_0.stonyman0.reg_value_5_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_5_[1]     0.737       -12.407
=================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                         Required            
Instance                            Reference     Type         Pin     Net                           Time         Slack  
                                    Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.sub_state[1]     FAB_CLK       DFN1E0C1     D       sub_state_nxt[1]              24.461       -14.814
imager_0.stonyman0.sub_state[0]     FAB_CLK       DFN1E0C1     D       sub_state_nxt[0]              24.461       -14.543
imager_0.stonyman1.sub_state[0]     FAB_CLK       DFN1E0C1     D       sub_state_nxt[0]              24.461       -14.506
imager_0.stonyman1.sub_state[1]     FAB_CLK       DFN1E0C1     D       sub_state_nxt[1]              24.461       -14.506
imager_0.stonyman0.sub_state[2]     FAB_CLK       DFN1E0C1     D       sub_state_nxt[2]              24.461       -14.470
imager_0.stonyman1.sub_state[0]     FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.566       -13.799
imager_0.stonyman1.sub_state[1]     FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.566       -13.799
imager_0.stonyman1.sub_state[2]     FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.566       -13.799
imager_0.stonyman0.sub_state[0]     FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.392       -13.624
imager_0.stonyman0.sub_state[1]     FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.392       -13.624
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      39.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.814

    Number of logic level(s):                26
    Starting point:                          imager_0.stonyman0.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman0.sub_state[1] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       3.999     -           119       
imager_0.stonyman0.reg_value_4__RNIT01U[1]                       MX2          S        In      -         4.736       -         
imager_0.stonyman0.reg_value_4__RNIT01U[1]                       MX2          Y        Out     0.396     5.132       -         
N_1301                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNI2K6J1[1]                         MX2          A        In      -         5.454       -         
imager_0.stonyman0.ptr_value_RNI2K6J1[1]                         MX2          Y        Out     0.579     6.032       -         
N_1317                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          A        In      -         6.354       -         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          Y        Out     0.579     6.933       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         B        In      -         9.454       -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         Y        Out     0.646     10.101      -         
N_2_9                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         C        In      -         10.422      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         Y        Out     0.633     11.055      -         
N_8_8                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         B        In      -         11.377      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         Y        Out     0.902     12.278      -         
N_11_8                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          A        In      -         12.600      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          Y        Out     0.984     13.584      -         
DWACT_COMP0_E_8[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          B        In      -         13.905      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          Y        Out     0.567     14.472      -         
pulse_pin_state_nxt311                                           Net          -        -       2.127     -           15        
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         B        In      -         16.599      -         
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         Y        Out     0.454     17.053      -         
un1_reg_value_nxt_0_0                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         C        In      -         17.374      -         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         Y        Out     0.655     18.029      -         
un1_reg_value_nxt_3                                              Net          -        -       3.252     -           54        
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          S        In      -         21.281      -         
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          Y        Out     0.480     21.761      -         
N_1110                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          A        In      -         22.082      -         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          Y        Out     0.568     22.651      -         
reg_value_nxt_7__56[4]                                           Net          -        -       0.386     -           2         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          B        In      -         23.036      -         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          Y        Out     0.586     23.622      -         
N_1216                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          B        In      -         23.944      -         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          Y        Out     0.586     24.529      -         
N_1224                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          B        In      -         24.851      -         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          Y        Out     0.586     25.436      -         
un1_reg_value_nxt_0__0[4]                                        Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         A        In      -         25.758      -         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         Y        Out     0.408     26.166      -         
un1_mask_pixel_col_4                                             Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          C        In      -         26.488      -         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          Y        Out     0.490     26.978      -         
un1_mask_pixel_col_NE_1                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          C        In      -         27.299      -         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          Y        Out     0.751     28.050      -         
un1_mask_pixel_col_NE_4                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          B        In      -         28.372      -         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          Y        Out     0.646     29.018      -         
state_nxt14                                                      Net          -        -       2.353     -           20        
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         B        In      -         31.372      -         
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         Y        Out     0.610     31.982      -         
main_N_7_mux                                                     Net          -        -       1.279     -           5         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         B        In      -         33.261      -         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         Y        Out     0.553     33.813      -         
N_1370                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         B        In      -         34.135      -         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         Y        Out     0.610     34.745      -         
main_state_nxt_1[3]                                              Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         A        In      -         35.066      -         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         Y        Out     0.488     35.555      -         
N_1785                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         A        In      -         35.876      -         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         Y        Out     0.488     36.364      -         
un1_main_state_nxt_1_NE_1                                        Net          -        -       0.386     -           2         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          B        In      -         36.750      -         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          Y        Out     0.646     37.397      -         
un1_main_state_nxt_1_NE                                          Net          -        -       0.806     -           3         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         C        In      -         38.203      -         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         Y        Out     0.751     38.954      -         
sub_state_nxt[1]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman0.sub_state[1]                                  DFN1E0C1     D        In      -         39.275      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 39.814 is 16.917(42.5%) logic and 22.898(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      39.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.807

    Number of logic level(s):                26
    Starting point:                          imager_0.stonyman0.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman0.sub_state[1] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       3.999     -           119       
imager_0.stonyman0.reg_value_5__RNIV8DM[1]                       MX2          S        In      -         4.736       -         
imager_0.stonyman0.reg_value_5__RNIV8DM[1]                       MX2          Y        Out     0.396     5.132       -         
N_1325                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNI64VJ1[1]                         MX2          A        In      -         5.454       -         
imager_0.stonyman0.ptr_value_RNI64VJ1[1]                         MX2          Y        Out     0.579     6.032       -         
N_1341                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          B        In      -         6.354       -         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          Y        Out     0.572     6.926       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         B        In      -         9.447       -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         Y        Out     0.646     10.094      -         
N_2_9                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         C        In      -         10.416      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         Y        Out     0.633     11.048      -         
N_8_8                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         B        In      -         11.370      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         Y        Out     0.902     12.272      -         
N_11_8                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          A        In      -         12.593      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          Y        Out     0.984     13.577      -         
DWACT_COMP0_E_8[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          B        In      -         13.898      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          Y        Out     0.567     14.465      -         
pulse_pin_state_nxt311                                           Net          -        -       2.127     -           15        
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         B        In      -         16.592      -         
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         Y        Out     0.454     17.046      -         
un1_reg_value_nxt_0_0                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         C        In      -         17.367      -         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         Y        Out     0.655     18.022      -         
un1_reg_value_nxt_3                                              Net          -        -       3.252     -           54        
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          S        In      -         21.274      -         
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          Y        Out     0.480     21.754      -         
N_1110                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          A        In      -         22.075      -         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          Y        Out     0.568     22.644      -         
reg_value_nxt_7__56[4]                                           Net          -        -       0.386     -           2         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          B        In      -         23.029      -         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          Y        Out     0.586     23.615      -         
N_1216                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          B        In      -         23.937      -         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          Y        Out     0.586     24.522      -         
N_1224                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          B        In      -         24.844      -         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          Y        Out     0.586     25.430      -         
un1_reg_value_nxt_0__0[4]                                        Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         A        In      -         25.751      -         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         Y        Out     0.408     26.159      -         
un1_mask_pixel_col_4                                             Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          C        In      -         26.481      -         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          Y        Out     0.490     26.971      -         
un1_mask_pixel_col_NE_1                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          C        In      -         27.293      -         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          Y        Out     0.751     28.043      -         
un1_mask_pixel_col_NE_4                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          B        In      -         28.365      -         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          Y        Out     0.646     29.011      -         
state_nxt14                                                      Net          -        -       2.353     -           20        
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         B        In      -         31.365      -         
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         Y        Out     0.610     31.975      -         
main_N_7_mux                                                     Net          -        -       1.279     -           5         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         B        In      -         33.254      -         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         Y        Out     0.553     33.806      -         
N_1370                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         B        In      -         34.128      -         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         Y        Out     0.610     34.738      -         
main_state_nxt_1[3]                                              Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         A        In      -         35.059      -         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         Y        Out     0.488     35.548      -         
N_1785                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         A        In      -         35.869      -         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         Y        Out     0.488     36.358      -         
un1_main_state_nxt_1_NE_1                                        Net          -        -       0.386     -           2         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          B        In      -         36.743      -         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          Y        Out     0.646     37.390      -         
un1_main_state_nxt_1_NE                                          Net          -        -       0.806     -           3         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         C        In      -         38.196      -         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         Y        Out     0.751     38.947      -         
sub_state_nxt[1]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman0.sub_state[1]                                  DFN1E0C1     D        In      -         39.269      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 39.807 is 16.910(42.5%) logic and 22.898(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      39.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.807

    Number of logic level(s):                26
    Starting point:                          imager_0.stonyman0.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman0.sub_state[1] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       3.999     -           119       
imager_0.stonyman0.reg_value_2__RNI1HPE[1]                       MX2          S        In      -         4.736       -         
imager_0.stonyman0.reg_value_2__RNI1HPE[1]                       MX2          Y        Out     0.396     5.132       -         
N_1309                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNI2K6J1[1]                         MX2          B        In      -         5.454       -         
imager_0.stonyman0.ptr_value_RNI2K6J1[1]                         MX2          Y        Out     0.572     6.026       -         
N_1317                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          A        In      -         6.347       -         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          Y        Out     0.579     6.926       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         B        In      -         9.447       -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         Y        Out     0.646     10.094      -         
N_2_9                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         C        In      -         10.416      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         Y        Out     0.633     11.048      -         
N_8_8                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         B        In      -         11.370      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         Y        Out     0.902     12.272      -         
N_11_8                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          A        In      -         12.593      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          Y        Out     0.984     13.577      -         
DWACT_COMP0_E_8[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          B        In      -         13.898      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          Y        Out     0.567     14.465      -         
pulse_pin_state_nxt311                                           Net          -        -       2.127     -           15        
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         B        In      -         16.592      -         
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         Y        Out     0.454     17.046      -         
un1_reg_value_nxt_0_0                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         C        In      -         17.367      -         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         Y        Out     0.655     18.022      -         
un1_reg_value_nxt_3                                              Net          -        -       3.252     -           54        
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          S        In      -         21.274      -         
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          Y        Out     0.480     21.754      -         
N_1110                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          A        In      -         22.075      -         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          Y        Out     0.568     22.644      -         
reg_value_nxt_7__56[4]                                           Net          -        -       0.386     -           2         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          B        In      -         23.029      -         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          Y        Out     0.586     23.615      -         
N_1216                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          B        In      -         23.937      -         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          Y        Out     0.586     24.522      -         
N_1224                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          B        In      -         24.844      -         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          Y        Out     0.586     25.430      -         
un1_reg_value_nxt_0__0[4]                                        Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         A        In      -         25.751      -         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         Y        Out     0.408     26.159      -         
un1_mask_pixel_col_4                                             Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          C        In      -         26.481      -         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          Y        Out     0.490     26.971      -         
un1_mask_pixel_col_NE_1                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          C        In      -         27.293      -         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          Y        Out     0.751     28.043      -         
un1_mask_pixel_col_NE_4                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          B        In      -         28.365      -         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          Y        Out     0.646     29.011      -         
state_nxt14                                                      Net          -        -       2.353     -           20        
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         B        In      -         31.365      -         
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         Y        Out     0.610     31.975      -         
main_N_7_mux                                                     Net          -        -       1.279     -           5         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         B        In      -         33.254      -         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         Y        Out     0.553     33.806      -         
N_1370                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         B        In      -         34.128      -         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         Y        Out     0.610     34.738      -         
main_state_nxt_1[3]                                              Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         A        In      -         35.059      -         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         Y        Out     0.488     35.548      -         
N_1785                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         A        In      -         35.869      -         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         Y        Out     0.488     36.358      -         
un1_main_state_nxt_1_NE_1                                        Net          -        -       0.386     -           2         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          B        In      -         36.743      -         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          Y        Out     0.646     37.390      -         
un1_main_state_nxt_1_NE                                          Net          -        -       0.806     -           3         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         C        In      -         38.196      -         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         Y        Out     0.751     38.947      -         
sub_state_nxt[1]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman0.sub_state[1]                                  DFN1E0C1     D        In      -         39.269      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 39.807 is 16.910(42.5%) logic and 22.898(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      39.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.800

    Number of logic level(s):                26
    Starting point:                          imager_0.stonyman0.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman0.sub_state[1] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       3.999     -           119       
imager_0.stonyman0.reg_value_3__RNI3P5N[1]                       MX2          S        In      -         4.736       -         
imager_0.stonyman0.reg_value_3__RNI3P5N[1]                       MX2          Y        Out     0.396     5.132       -         
N_1333                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNI64VJ1[1]                         MX2          B        In      -         5.454       -         
imager_0.stonyman0.ptr_value_RNI64VJ1[1]                         MX2          Y        Out     0.572     6.026       -         
N_1341                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          B        In      -         6.347       -         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          Y        Out     0.572     6.919       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         B        In      -         9.441       -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         Y        Out     0.646     10.087      -         
N_2_9                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         C        In      -         10.409      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         Y        Out     0.633     11.041      -         
N_8_8                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         B        In      -         11.363      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         Y        Out     0.902     12.265      -         
N_11_8                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          A        In      -         12.586      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          Y        Out     0.984     13.570      -         
DWACT_COMP0_E_8[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          B        In      -         13.891      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          Y        Out     0.567     14.458      -         
pulse_pin_state_nxt311                                           Net          -        -       2.127     -           15        
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         B        In      -         16.585      -         
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         Y        Out     0.454     17.039      -         
un1_reg_value_nxt_0_0                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         C        In      -         17.360      -         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         Y        Out     0.655     18.015      -         
un1_reg_value_nxt_3                                              Net          -        -       3.252     -           54        
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          S        In      -         21.267      -         
imager_0.stonyman0.reg_value_7__RNIHRG0C5[4]                     MX2          Y        Out     0.480     21.747      -         
N_1110                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          A        In      -         22.068      -         
imager_0.stonyman0.reg_value_7__RNIBMFFA7[4]                     MX2          Y        Out     0.568     22.637      -         
reg_value_nxt_7__56[4]                                           Net          -        -       0.386     -           2         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          B        In      -         23.023      -         
imager_0.stonyman0.ptr_value_RNIFV13LE[2]                        MX2          Y        Out     0.586     23.608      -         
N_1216                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          B        In      -         23.930      -         
imager_0.stonyman0.ptr_value_RNIJHI6O01[1]                       MX2          Y        Out     0.586     24.515      -         
N_1224                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          B        In      -         24.837      -         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          Y        Out     0.586     25.423      -         
un1_reg_value_nxt_0__0[4]                                        Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         A        In      -         25.744      -         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         Y        Out     0.408     26.153      -         
un1_mask_pixel_col_4                                             Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          C        In      -         26.474      -         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          Y        Out     0.490     26.964      -         
un1_mask_pixel_col_NE_1                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          C        In      -         27.286      -         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          Y        Out     0.751     28.036      -         
un1_mask_pixel_col_NE_4                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          B        In      -         28.358      -         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          Y        Out     0.646     29.004      -         
state_nxt14                                                      Net          -        -       2.353     -           20        
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         B        In      -         31.358      -         
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         Y        Out     0.610     31.968      -         
main_N_7_mux                                                     Net          -        -       1.279     -           5         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         B        In      -         33.247      -         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         Y        Out     0.553     33.800      -         
N_1370                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         B        In      -         34.121      -         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         Y        Out     0.610     34.731      -         
main_state_nxt_1[3]                                              Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         A        In      -         35.053      -         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         Y        Out     0.488     35.541      -         
N_1785                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         A        In      -         35.862      -         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         Y        Out     0.488     36.351      -         
un1_main_state_nxt_1_NE_1                                        Net          -        -       0.386     -           2         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          B        In      -         36.736      -         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          Y        Out     0.646     37.383      -         
un1_main_state_nxt_1_NE                                          Net          -        -       0.806     -           3         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         C        In      -         38.189      -         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         Y        Out     0.751     38.940      -         
sub_state_nxt[1]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman0.sub_state[1]                                  DFN1E0C1     D        In      -         39.262      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 39.800 is 16.903(42.5%) logic and 22.898(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      39.258
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.797

    Number of logic level(s):                26
    Starting point:                          imager_0.stonyman0.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman0.sub_state[1] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman0.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       3.999     -           119       
imager_0.stonyman0.reg_value_4__RNIT01U[1]                       MX2          S        In      -         4.736       -         
imager_0.stonyman0.reg_value_4__RNIT01U[1]                       MX2          Y        Out     0.396     5.132       -         
N_1301                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNI2K6J1[1]                         MX2          A        In      -         5.454       -         
imager_0.stonyman0.ptr_value_RNI2K6J1[1]                         MX2          Y        Out     0.579     6.032       -         
N_1317                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          A        In      -         6.354       -         
imager_0.stonyman0.ptr_value_RNIBPHD3[0]                         MX2          Y        Out     0.579     6.933       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         B        In      -         9.454       -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_14     OR2A         Y        Out     0.646     10.101      -         
N_2_9                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         C        In      -         10.422      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_20     AO1C         Y        Out     0.633     11.055      -         
N_8_8                                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         B        In      -         11.377      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_23     OA1A         Y        Out     0.902     12.278      -         
N_11_8                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          A        In      -         12.600      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_24     OA1          Y        Out     0.984     13.584      -         
DWACT_COMP0_E_8[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          B        In      -         13.905      -         
imager_0.stonyman0.GOTO_VAL_1\.pulse_pin_state_nxt311_0.I_25     AO1          Y        Out     0.567     14.472      -         
pulse_pin_state_nxt311                                           Net          -        -       2.127     -           15        
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         B        In      -         16.599      -         
imager_0.stonyman0.pulse_pin_state_RNIKIU4S2[0]                  AO1C         Y        Out     0.454     17.053      -         
un1_reg_value_nxt_0_0                                            Net          -        -       0.322     -           1         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         C        In      -         17.374      -         
imager_0.stonyman0.pulse_pin_state_RNIU00OP4[0]                  AO1A         Y        Out     0.655     18.029      -         
un1_reg_value_nxt_3                                              Net          -        -       3.252     -           54        
imager_0.stonyman0.reg_value_6__RNIFJ4OB5[4]                     MX2          S        In      -         21.281      -         
imager_0.stonyman0.reg_value_6__RNIFJ4OB5[4]                     MX2          Y        Out     0.480     21.761      -         
N_1090                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.reg_value_6__RNI8AT2A7[4]                     MX2          A        In      -         22.082      -         
imager_0.stonyman0.reg_value_6__RNI8AT2A7[4]                     MX2          Y        Out     0.568     22.651      -         
reg_value_nxt_6__56[4]                                           Net          -        -       0.386     -           2         
imager_0.stonyman0.ptr_value_RNI97T9KE[2]                        MX2          B        In      -         23.036      -         
imager_0.stonyman0.ptr_value_RNI97T9KE[2]                        MX2          Y        Out     0.586     23.622      -         
N_1192                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNI9J8TOQ[1]                        MX2          B        In      -         23.944      -         
imager_0.stonyman0.ptr_value_RNI9J8TOQ[1]                        MX2          Y        Out     0.586     24.529      -         
N_1200                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          A        In      -         24.851      -         
imager_0.stonyman0.ptr_value_RNIV57AHR1[0]                       MX2          Y        Out     0.568     25.419      -         
un1_reg_value_nxt_0__0[4]                                        Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         A        In      -         25.741      -         
imager_0.stonyman0.mask_pixel_col_RNIU9MOHR1[4]                  XOR2         Y        Out     0.408     26.149      -         
un1_mask_pixel_col_4                                             Net          -        -       0.322     -           1         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          C        In      -         26.470      -         
imager_0.stonyman0.mask_pixel_col_RNIDTTPUN3[5]                  XO1          Y        Out     0.490     26.961      -         
un1_mask_pixel_col_NE_1                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          C        In      -         27.282      -         
imager_0.stonyman0.ptr_value_RNIJ4DB5L3[0]                       OR3          Y        Out     0.751     28.033      -         
un1_mask_pixel_col_NE_4                                          Net          -        -       0.322     -           1         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          B        In      -         28.354      -         
imager_0.stonyman0.ptr_value_RNINHGFF23[0]                       OR2          Y        Out     0.646     29.001      -         
state_nxt14                                                      Net          -        -       2.353     -           20        
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         B        In      -         31.354      -         
imager_0.stonyman0.main_state_RNIIFK61A[11]                      MX2B         Y        Out     0.610     31.964      -         
main_N_7_mux                                                     Net          -        -       1.279     -           5         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         B        In      -         33.243      -         
imager_0.stonyman0.main_state_RNICTC55M1[11]                     MX2B         Y        Out     0.553     33.796      -         
N_1370                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         B        In      -         34.117      -         
imager_0.stonyman0.main_state_RNISOJIQA2[10]                     MX2B         Y        Out     0.610     34.727      -         
main_state_nxt_1[3]                                              Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         A        In      -         35.049      -         
imager_0.stonyman0.main_state_RNI8JD7RA2[10]                     XOR2         Y        Out     0.488     35.537      -         
N_1785                                                           Net          -        -       0.322     -           1         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         A        In      -         35.859      -         
imager_0.stonyman0.main_state_RNI8HMK8R[5]                       OR2B         Y        Out     0.488     36.347      -         
un1_main_state_nxt_1_NE_1                                        Net          -        -       0.386     -           2         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          B        In      -         36.733      -         
imager_0.stonyman0.main_state_RNI6BCFNH3[10]                     OR2          Y        Out     0.646     37.379      -         
un1_main_state_nxt_1_NE                                          Net          -        -       0.806     -           3         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         C        In      -         38.186      -         
imager_0.stonyman0.sub_state_RNO[1]                              NOR3         Y        Out     0.751     38.937      -         
sub_state_nxt[1]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman0.sub_state[1]                                  DFN1E0C1     D        In      -         39.258      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 39.797 is 16.899(42.5%) logic and 22.898(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                        Arrival            
Instance                               Reference     Type           Pin              Net                                               Time        Slack  
                                       Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        reset_c                                           0.000       -14.610
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       5.064  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       5.087  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       5.243  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       5.316  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       5.676  
MSS_CORE3_MSS_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                     0.000       6.669  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       8.284  
MSS_CORE3_MSS_0.MSSINT_GPI_0           System        MSSINT         Y                MSSINT_GPI_0_Y                                    0.000       12.179 
MSS_CORE3_MSS_0.MSSINT_GPI_1           System        MSSINT         Y                MSSINT_GPI_1_Y                                    0.000       12.179 
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                              Required            
Instance                                  Reference     Type     Pin     Net                    Time         Slack  
                                          Clock                                                                     
--------------------------------------------------------------------------------------------------------------------
imager_0.blob_detect.end_blob[2]          System        DFN1     D       N_55                   24.427       -14.610
imager_0.blob_detect.end_blob[3]          System        DFN1     D       N_53                   24.427       -14.610
imager_0.blob_detect.end_blob[4]          System        DFN1     D       N_50                   24.427       -14.610
imager_0.blob_detect.end_blob[6]          System        DFN1     D       N_43                   24.427       -14.610
imager_0.blob_detect.end_blob[5]          System        DFN1     D       N_46                   24.427       -13.922
imager_0.blob_detect.found_end_blob       System        DFN1     D       found_end_blob_6       24.461       -13.906
imager_0.blob_detect.end_blob[7]          System        DFN1     D       end_blob_6[7]          24.461       -13.730
imager_0.blob_detect.end_blob[1]          System        DFN1     D       N_57                   24.461       -13.122
imager_0.blob_detect.end_blob[0]          System        DFN1     D       N_59                   24.461       -12.823
imager_0.blob_detect.found_begin_blob     System        DFN1     D       found_begin_blob_6     24.461       -11.807
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.427

    - Propagation time:                      39.036
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -14.610

    Number of logic level(s):                20
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.end_blob[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       7.553     -           528       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         7.553       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     8.181       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       7.545     -           527       
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       A             In      -         15.726      -         
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       Y             Out     0.514     16.240      -         
pixel_inc_RNI47UO[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         A             In      -         16.561      -         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         Y             Out     0.579     17.140      -         
pixel_inc_RNIDFFE2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         A             In      -         17.462      -         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         Y             Out     0.579     18.040      -         
pixel_inc_RNILDAQ5[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         A             In      -         18.362      -         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         Y             Out     0.579     18.941      -         
pixel_inc_RNIGT7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         A             In      -         19.262      -         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         Y             Out     0.579     19.841      -         
pixel_inc_RNIRI39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         A             In      -         20.162      -         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         Y             Out     0.579     20.741      -         
N_983                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         A             In      -         21.062      -         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         Y             Out     0.579     21.641      -         
B_i[0]                                                 Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         22.825      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     23.452      -         
N_2                                                    Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        B             In      -         23.838      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     0.933     24.771      -         
i2_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         25.157      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     26.090      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        A             In      -         26.476      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     1.062     27.538      -         
i6_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         27.924      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     28.857      -         
i8_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         29.243      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     30.176      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        A             In      -         30.562      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     1.062     31.624      -         
i12_mux                                                Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       C             In      -         31.945      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       Y             Out     0.985     32.931      -         
un1_img_buf_newline_7_i[7]                             Net         -             -       0.322     -           1         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        B             In      -         33.252      -         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        Y             Out     0.598     33.850      -         
N_99                                                   Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       C             In      -         35.376      -         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       Y             Out     0.488     35.864      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.end_blob_RNO_0[2]                 NOR2A       A             In      -         37.390      -         
imager_0.blob_detect.end_blob_RNO_0[2]                 NOR2A       Y             Out     0.516     37.907      -         
N_152                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob_RNO[2]                   OA1C        C             In      -         38.228      -         
imager_0.blob_detect.end_blob_RNO[2]                   OA1C        Y             Out     0.487     38.715      -         
N_55                                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob[2]                       DFN1        D             In      -         39.036      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.610 is 14.746(37.2%) logic and 24.863(62.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.427

    - Propagation time:                      39.036
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -14.610

    Number of logic level(s):                20
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.end_blob[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       7.553     -           528       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         7.553       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     8.181       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       7.545     -           527       
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       A             In      -         15.726      -         
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       Y             Out     0.514     16.240      -         
pixel_inc_RNI47UO[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         A             In      -         16.561      -         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         Y             Out     0.579     17.140      -         
pixel_inc_RNIDFFE2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         A             In      -         17.462      -         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         Y             Out     0.579     18.040      -         
pixel_inc_RNILDAQ5[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         A             In      -         18.362      -         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         Y             Out     0.579     18.941      -         
pixel_inc_RNIGT7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         A             In      -         19.262      -         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         Y             Out     0.579     19.841      -         
pixel_inc_RNIRI39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         A             In      -         20.162      -         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         Y             Out     0.579     20.741      -         
N_983                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         A             In      -         21.062      -         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         Y             Out     0.579     21.641      -         
B_i[0]                                                 Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         22.825      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     23.452      -         
N_2                                                    Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        B             In      -         23.838      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     0.933     24.771      -         
i2_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         25.157      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     26.090      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        A             In      -         26.476      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     1.062     27.538      -         
i6_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         27.924      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     28.857      -         
i8_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         29.243      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     30.176      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        A             In      -         30.562      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     1.062     31.624      -         
i12_mux                                                Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       C             In      -         31.945      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       Y             Out     0.985     32.931      -         
un1_img_buf_newline_7_i[7]                             Net         -             -       0.322     -           1         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        B             In      -         33.252      -         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        Y             Out     0.598     33.850      -         
N_99                                                   Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       C             In      -         35.376      -         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       Y             Out     0.488     35.864      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.end_blob_RNO_0[4]                 NOR2A       A             In      -         37.390      -         
imager_0.blob_detect.end_blob_RNO_0[4]                 NOR2A       Y             Out     0.516     37.907      -         
N_147                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob_RNO[4]                   OA1C        C             In      -         38.228      -         
imager_0.blob_detect.end_blob_RNO[4]                   OA1C        Y             Out     0.487     38.715      -         
N_50                                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob[4]                       DFN1        D             In      -         39.036      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.610 is 14.746(37.2%) logic and 24.863(62.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.427

    - Propagation time:                      39.036
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -14.610

    Number of logic level(s):                20
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.end_blob[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       7.553     -           528       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         7.553       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     8.181       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       7.545     -           527       
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       A             In      -         15.726      -         
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       Y             Out     0.514     16.240      -         
pixel_inc_RNI47UO[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         A             In      -         16.561      -         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         Y             Out     0.579     17.140      -         
pixel_inc_RNIDFFE2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         A             In      -         17.462      -         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         Y             Out     0.579     18.040      -         
pixel_inc_RNILDAQ5[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         A             In      -         18.362      -         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         Y             Out     0.579     18.941      -         
pixel_inc_RNIGT7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         A             In      -         19.262      -         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         Y             Out     0.579     19.841      -         
pixel_inc_RNIRI39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         A             In      -         20.162      -         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         Y             Out     0.579     20.741      -         
N_983                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         A             In      -         21.062      -         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         Y             Out     0.579     21.641      -         
B_i[0]                                                 Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         22.825      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     23.452      -         
N_2                                                    Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        B             In      -         23.838      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     0.933     24.771      -         
i2_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         25.157      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     26.090      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        A             In      -         26.476      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     1.062     27.538      -         
i6_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         27.924      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     28.857      -         
i8_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         29.243      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     30.176      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        A             In      -         30.562      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     1.062     31.624      -         
i12_mux                                                Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       C             In      -         31.945      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       Y             Out     0.985     32.931      -         
un1_img_buf_newline_7_i[7]                             Net         -             -       0.322     -           1         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        B             In      -         33.252      -         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        Y             Out     0.598     33.850      -         
N_99                                                   Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       C             In      -         35.376      -         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       Y             Out     0.488     35.864      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.end_blob_RNO_0[3]                 NOR2A       A             In      -         37.390      -         
imager_0.blob_detect.end_blob_RNO_0[3]                 NOR2A       Y             Out     0.516     37.907      -         
N_150                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob_RNO[3]                   OA1C        C             In      -         38.228      -         
imager_0.blob_detect.end_blob_RNO[3]                   OA1C        Y             Out     0.487     38.715      -         
N_53                                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob[3]                       DFN1        D             In      -         39.036      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.610 is 14.746(37.2%) logic and 24.863(62.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.427

    - Propagation time:                      39.036
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -14.610

    Number of logic level(s):                20
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.end_blob[6] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       7.553     -           528       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         7.553       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     8.181       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       7.545     -           527       
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       A             In      -         15.726      -         
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       Y             Out     0.514     16.240      -         
pixel_inc_RNI47UO[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         A             In      -         16.561      -         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         Y             Out     0.579     17.140      -         
pixel_inc_RNIDFFE2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         A             In      -         17.462      -         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         Y             Out     0.579     18.040      -         
pixel_inc_RNILDAQ5[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         A             In      -         18.362      -         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         Y             Out     0.579     18.941      -         
pixel_inc_RNIGT7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         A             In      -         19.262      -         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         Y             Out     0.579     19.841      -         
pixel_inc_RNIRI39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         A             In      -         20.162      -         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         Y             Out     0.579     20.741      -         
N_983                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         A             In      -         21.062      -         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         Y             Out     0.579     21.641      -         
B_i[0]                                                 Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         22.825      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     23.452      -         
N_2                                                    Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        B             In      -         23.838      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     0.933     24.771      -         
i2_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         25.157      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     26.090      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        A             In      -         26.476      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     1.062     27.538      -         
i6_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         27.924      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     28.857      -         
i8_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         29.243      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     30.176      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        A             In      -         30.562      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     1.062     31.624      -         
i12_mux                                                Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       C             In      -         31.945      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       Y             Out     0.985     32.931      -         
un1_img_buf_newline_7_i[7]                             Net         -             -       0.322     -           1         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        B             In      -         33.252      -         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        Y             Out     0.598     33.850      -         
N_99                                                   Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       C             In      -         35.376      -         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       Y             Out     0.488     35.864      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.end_blob_RNO_0[6]                 NOR2A       A             In      -         37.390      -         
imager_0.blob_detect.end_blob_RNO_0[6]                 NOR2A       Y             Out     0.516     37.907      -         
N_143                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob_RNO[6]                   OA1C        C             In      -         38.228      -         
imager_0.blob_detect.end_blob_RNO[6]                   OA1C        Y             Out     0.487     38.715      -         
N_43                                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob[6]                       DFN1        D             In      -         39.036      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.610 is 14.746(37.2%) logic and 24.863(62.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.427

    - Propagation time:                      38.911
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -14.485

    Number of logic level(s):                20
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.end_blob[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       7.553     -           528       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         7.553       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     8.181       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       7.545     -           527       
imager_0.blob_detect.pixel_inc_RNI4S5U[4]              MX2         S             In      -         15.726      -         
imager_0.blob_detect.pixel_inc_RNI4S5U[4]              MX2         Y             Out     0.396     16.122      -         
pixel_inc_RNI4S5U[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         B             In      -         16.443      -         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         Y             Out     0.572     17.015      -         
pixel_inc_RNIDFFE2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         A             In      -         17.337      -         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         Y             Out     0.579     17.915      -         
pixel_inc_RNILDAQ5[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         A             In      -         18.237      -         
imager_0.blob_detect.pixel_inc_RNIGT7MC[1]             MX2         Y             Out     0.579     18.815      -         
pixel_inc_RNIGT7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         A             In      -         19.137      -         
imager_0.blob_detect.pixel_inc_RNIRI39Q[0]             MX2         Y             Out     0.579     19.716      -         
pixel_inc_RNIRI39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         A             In      -         20.037      -         
imager_0.blob_detect.pixel_inc_RNILFGJO1[6]            MX2         Y             Out     0.579     20.616      -         
N_983                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         A             In      -         20.937      -         
imager_0.blob_detect.pixel_inc_RNIMVK743[5]            MX2         Y             Out     0.579     21.516      -         
B_i[0]                                                 Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         22.700      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     23.327      -         
N_2                                                    Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        B             In      -         23.713      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     0.933     24.646      -         
i2_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         25.032      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     25.965      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        A             In      -         26.351      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     1.062     27.413      -         
i6_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         27.799      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     28.732      -         
i8_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         29.118      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     30.051      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        A             In      -         30.437      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     1.062     31.499      -         
i12_mux                                                Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       C             In      -         31.820      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m21     XNOR3       Y             Out     0.985     32.806      -         
un1_img_buf_newline_7_i[7]                             Net         -             -       0.322     -           1         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        B             In      -         33.127      -         
imager_0.blob_detect.next_state_RNIR7PJA63[1]          AO1A        Y             Out     0.598     33.725      -         
N_99                                                   Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       C             In      -         35.251      -         
imager_0.blob_detect.pixel_inc_RNINAURF63_0[0]         NOR3B       Y             Out     0.488     35.739      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.end_blob_RNO_0[2]                 NOR2A       A             In      -         37.265      -         
imager_0.blob_detect.end_blob_RNO_0[2]                 NOR2A       Y             Out     0.516     37.781      -         
N_152                                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob_RNO[2]                   OA1C        C             In      -         38.103      -         
imager_0.blob_detect.end_blob_RNO[2]                   OA1C        Y             Out     0.487     38.590      -         
N_55                                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.end_blob[2]                       DFN1        D             In      -         38.911      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.484 is 14.621(37.0%) logic and 24.863(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 181MB peak: 240MB)


Finished timing report (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 181MB peak: 240MB)

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_STD
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    23      1.0       23.0
             AND2A    20      1.0       20.0
              AND3    19      1.0       19.0
               AO1   196      1.0      196.0
              AO13    22      1.0       22.0
              AO1A   136      1.0      136.0
              AO1B     5      1.0        5.0
              AO1C    91      1.0       91.0
              AO1D     9      1.0        9.0
              AOI1    22      1.0       22.0
             AOI1A    22      1.0       22.0
             AOI1B   142      1.0      142.0
               AX1     2      1.0        2.0
              AX1A     3      1.0        3.0
              AX1B     3      1.0        3.0
              AX1C    12      1.0       12.0
              AX1D     4      1.0        4.0
              AX1E     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    31      0.0        0.0
               INV     2      1.0        2.0
              MAJ3     1      1.0        1.0
            MSSINT     6      0.0        0.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2  3139      1.0     3139.0
              MX2A    16      1.0       16.0
              MX2B    50      1.0       50.0
              MX2C    49      1.0       49.0
              NOR2    98      1.0       98.0
             NOR2A   530      1.0      530.0
             NOR2B  1096      1.0     1096.0
              NOR3    25      1.0       25.0
             NOR3A   128      1.0      128.0
             NOR3B   228      1.0      228.0
             NOR3C   235      1.0      235.0
               OA1    55      1.0       55.0
              OA1A    68      1.0       68.0
              OA1B    38      1.0       38.0
              OA1C    34      1.0       34.0
              OAI1     5      1.0        5.0
               OR2   180      1.0      180.0
              OR2A   247      1.0      247.0
              OR2B    41      1.0       41.0
               OR3   281      1.0      281.0
              OR3A    25      1.0       25.0
              OR3B    16      1.0       16.0
              OR3C     3      1.0        3.0
               VCC    31      0.0        0.0
               XA1    38      1.0       38.0
              XA1A     5      1.0        5.0
              XA1B    30      1.0       30.0
              XA1C     6      1.0        6.0
              XAI1     5      1.0        5.0
             XAI1A     2      1.0        2.0
             XNOR2    73      1.0       73.0
             XNOR3    12      1.0       12.0
               XO1    21      1.0       21.0
              XO1A     1      1.0        1.0
              XOR2   108      1.0      108.0
              XOR3    14      1.0       14.0


              DFN1   443      1.0      443.0
            DFN1C0    24      1.0       24.0
            DFN1C1    38      1.0       38.0
            DFN1E0     8      1.0        8.0
          DFN1E0C0    69      1.0       69.0
          DFN1E0C1    12      1.0       12.0
            DFN1E1    44      1.0       44.0
          DFN1E1C0    48      1.0       48.0
          DFN1E1C1   156      1.0      156.0
            DFN1P0     4      1.0        4.0
            DFN1P1     2      1.0        2.0
              DLN1   890      1.0      890.0
                   -----          ----------
             TOTAL  9450              9377.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     1
         INBUF_MSS     7
        MSS_XTLOSC     1
            OUTBUF    71
        OUTBUF_MSS     5
           TRIBUFF     6
                   -----
             TOTAL   108


Core Cells         : 9377 of 11520 (81%)
IO Cells           : 108

  RAM/ROM Usage Summary
Block Rams : 0 of 24 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 66MB peak: 240MB)

Process took 0h:00m:54s realtime, 0h:00m:53s cputime
# Wed Apr 06 11:38:20 2016

###########################################################]
