<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PRLAR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PRLAR&lt;n&gt;, Protection Region Limit Address Registers, n =
      0 - 31</h1><p>The PRLAR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</p>
        <p>This 
        register
       is part of the Protected memory system architecture registers functional group.</p><h2>Configuration</h2>
          <p>These registers are available in all implementations that support the ARMv8 Protected Management System Architecture (PMSA).</p>
        
          <p>The AttrIndx[2:0] field is associated with the MAIR0 and MAIR1 registers.</p>
        <h2>Attributes</h2>
          <p>PRLAR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PRLAR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="26"><a href="#LIMIT">LIMIT</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#AttrIndx2:0">AttrIndx[2:0]</a></td><td class="lr" colspan="1"><a href="#EN">EN</a></td></tr></tbody></table><h4 id="LIMIT">LIMIT, bits [31:6]
                  </h4>
              <p>Address[31:6] concatenated with the value <span class="hexnumber">0x3F</span> to form Address[31:0], the upper inclusive limit address for the selected memory region.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [5:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="AttrIndx[2:0]">AttrIndx[2:0], bits [3:1]
                  </h4>
              <p>Selects attributes from within the associated Memory Attribute Indirection Register:</p>
            <table class="valuetable"><tr><th>AttrIndx[2:0]</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Select the Attr0 field from MAIR0.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Select the Attr1 field from MAIR0.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Select the Attr2 field from MAIR0.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Select the Attr3 field from MAIR0.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Select the Attr4 field from MAIR1.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Select the Attr5 field from MAIR1.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Select the Attr6 field from MAIR1.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Select the Attr7 field from MAIR1.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EN">EN, bit [0]
              </h4>
              <p>Region enable:</p>
            <table class="valuetable"><tr><th>EN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Region disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Region enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the PRLAR&lt;n&gt;</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 
                &lt;opc1&gt;, 
                &lt;Rt&gt;, c6, 
                &lt;CRm&gt;, 
                &lt;opc2&gt;</td><td>00:n&lt;4&gt;
          </td><td>n&lt;0&gt;
          :01</td><td>0110</td><td>1111</td><td>1:n&lt;3:1&gt;
          </td></tr></table><ul><li>&lt;opc1&gt; is in the range 0 - 1.</li><li>&lt;opc2&gt; is in the range 1 - 2.</li><li>&lt;CRm&gt; is in the range c8 - c15.</li></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 
                &lt;opc1&gt;, 
                &lt;Rt&gt;, c6, 
                &lt;CRm&gt;, 
                &lt;opc2&gt;</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>p15, 
                &lt;opc1&gt;, 
                &lt;Rt&gt;, c6, 
                &lt;CRm&gt;, 
                &lt;opc2&gt;</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TVM==1, write accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.TRVM==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T10==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
