{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1500949451492 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500949451612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500949451672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500949451672 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500949452082 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "1.49 1 0 5 " "Fitter is preserving placement for 1.49 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 5 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1500949452972 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500949453212 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1500949453402 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 115 " "No exact pin location assignment(s) for 84 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[0\] " "Pin vga_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[1\] " "Pin vga_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[2\] " "Pin vga_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[3\] " "Pin vga_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[4\] " "Pin vga_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[5\] " "Pin vga_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[6\] " "Pin vga_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[7\] " "Pin vga_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vga_data[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state1\[0\] " "Pin key_state1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state1[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state1\[1\] " "Pin key_state1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state1[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state2\[0\] " "Pin key_state2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state2[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_state2\[1\] " "Pin key_state2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key_state2[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_state2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[0\] " "Pin value_x\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[1\] " "Pin value_x\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[2\] " "Pin value_x\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[3\] " "Pin value_x\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[4\] " "Pin value_x\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[5\] " "Pin value_x\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[6\] " "Pin value_x\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[7\] " "Pin value_x\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[8\] " "Pin value_x\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_x\[9\] " "Pin value_x\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_x[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_x[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[0\] " "Pin value_y\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[1\] " "Pin value_y\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[2\] " "Pin value_y\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[3\] " "Pin value_y\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[4\] " "Pin value_y\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[5\] " "Pin value_y\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[6\] " "Pin value_y\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[7\] " "Pin value_y\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[8\] " "Pin value_y\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_y\[9\] " "Pin value_y\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { value_y[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[0\] " "Pin freq\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[1\] " "Pin freq\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[2\] " "Pin freq\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[3\] " "Pin freq\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[4\] " "Pin freq\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[5\] " "Pin freq\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[6\] " "Pin freq\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[7\] " "Pin freq\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[8\] " "Pin freq\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[9\] " "Pin freq\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[10\] " "Pin freq\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[10] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[11\] " "Pin freq\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[11] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[12\] " "Pin freq\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[12] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[13\] " "Pin freq\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[13] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[14\] " "Pin freq\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[14] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[15\] " "Pin freq\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[15] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[16\] " "Pin freq\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[16] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[17\] " "Pin freq\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[17] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[18\] " "Pin freq\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[18] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[19\] " "Pin freq\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[19] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[20\] " "Pin freq\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[20] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[21\] " "Pin freq\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[21] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[22\] " "Pin freq\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[22] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[23\] " "Pin freq\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[23] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[24\] " "Pin freq\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[24] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[25\] " "Pin freq\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[25] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[26\] " "Pin freq\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[26] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[27\] " "Pin freq\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[27] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[28\] " "Pin freq\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[28] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[29\] " "Pin freq\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[29] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[30\] " "Pin freq\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[30] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq\[31\] " "Pin freq\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { freq[31] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[0\] " "Pin ad_level\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[1\] " "Pin ad_level\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[2\] " "Pin ad_level\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[3\] " "Pin ad_level\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[4\] " "Pin ad_level\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[5\] " "Pin ad_level\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[6\] " "Pin ad_level\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[7\] " "Pin ad_level\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[8\] " "Pin ad_level\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_level\[9\] " "Pin ad_level\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_level[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_level[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[0\] " "Pin fuzhi\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[0] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[1\] " "Pin fuzhi\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[1] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[2\] " "Pin fuzhi\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[2] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[3\] " "Pin fuzhi\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[3] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[4\] " "Pin fuzhi\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[4] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[5\] " "Pin fuzhi\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[5] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[6\] " "Pin fuzhi\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[6] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[7\] " "Pin fuzhi\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[7] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[8\] " "Pin fuzhi\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[8] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fuzhi\[9\] " "Pin fuzhi\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fuzhi[9] } } } { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fuzhi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1500949454102 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1500949454102 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500949464322 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1500949464342 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500949465022 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3414 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3414 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500949465042 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1500949465042 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 1629 global CLKCTRL_G1 " "altera_internal_jtag~TCKUTAPCLKENA0 with 1629 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1500949465042 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500949465042 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 1202 global CLKCTRL_G7 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 1202 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1500949465042 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1500949465042 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1500949465042 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1500949465322 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949465342 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949467082 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949467082 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1500949467082 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1500949467082 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1500949467082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_top.sdc " "Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1500949467132 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1500949467152 "|vga_top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1500949467202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500949467202 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1500949467222 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500949467222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500949467222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1500949467222 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1500949467222 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500949467662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500949467672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500949467672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500949467682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500949467712 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1500949467732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1500949467732 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500949467742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500949467752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1500949467772 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500949467772 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949470282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500949482172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949484542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500949484562 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500949495492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949495492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500949497712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "1.90 " "Router is attempting to preserve 1.90 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1500949506362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "E:/DE1-SOC/claaa17-VGA3/Pro/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1500949512902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500949512902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949518692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1500949518692 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500949518692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.26 " "Total time spent on timing analysis during the Fitter is 5.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1500949526332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500949526552 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1500949526552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500949531782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500949531892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1500949531892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500949536722 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949550172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SOC/claaa17-VGA3/Pro/output_files/vga_top.fit.smsg " "Generated suppressed messages file E:/DE1-SOC/claaa17-VGA3/Pro/output_files/vga_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500949552312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1948 " "Peak virtual memory: 1948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949554962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:25:54 2017 " "Processing ended: Tue Jul 25 10:25:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949554962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949554962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949554962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500949554962 ""}
