{"hierarchy":{"top_level":1,"1":{"insts":{"N3":2,"N2":2,"C0":4,"V2":5,"C1":4,"V1":5,"N0":2,"N4":2,"N1":2,"V3":5,"R1":3,"R0":3,"V0":5,"V4":5}}},"modelMap":{"nmos":[2],"resistor":[3],"vsource":[5],"capacitor":[4]},"cellviews":[["Cascode","Cascode","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["analogLib","res","spectre"],["analogLib","cap","spectre"],["analogLib","vdc","spectre"]]}
