$date
	Tue Dec 27 16:31:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder2_4_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 2 " S [1:0] $end
$scope module uut $end
$var wire 2 # S [1:0] $end
$var wire 4 $ Y [3:0] $end
$var wire 4 % W [3:0] $end
$scope module u0 $end
$var wire 1 & S $end
$var wire 2 ' Y [1:0] $end
$upscope $end
$scope module u1 $end
$var wire 1 ( S $end
$var wire 2 ) Y [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
0(
b1 '
0&
b101 %
b1 $
b0 #
b0 "
b1 !
$end
#20
b10 !
b10 $
b1001 %
b10 '
1&
b1 "
b1 #
#40
b100 !
b100 $
b1 '
0&
b110 %
b10 )
1(
b10 "
b10 #
#60
b1000 !
b1000 $
b1010 %
b10 '
1&
b11 "
b11 #
#80
