INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Uni/3/w/HW-SYN-LAB-main/lab06/lab06.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Uni/3/w/HW-SYN-LAB-main/lab06/lab06.srcs/sources_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Uni/3/w/HW-SYN-LAB-main/lab06/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
