{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619939957234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619939957247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 02 02:19:17 2021 " "Processing started: Sun May 02 02:19:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619939957247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939957247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939957247 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1619939957757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_main.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_MAIN " "Found entity 1: SC_STATEMACHINE_MAIN" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619939971329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619939971329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "SC_upCOUNTER.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971346 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SC_REG_GENERAL_NIVEL SC_REG_GENERAL_NIVEL.v(32) " "Verilog Module Declaration warning at SC_REG_GENERAL_NIVEL.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SC_REG_GENERAL_NIVEL\"" {  } { { "rtl/SC_REG_GENERAL_NIVEL.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reg_general_nivel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reg_general_nivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REG_GENERAL_NIVEL " "Found entity 1: SC_REG_GENERAL_NIVEL" {  } { { "rtl/SC_REG_GENERAL_NIVEL.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "SC_STATEMACHINEBACKG.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "CC_BOTTOMSIDECOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_background.v 1 1 " "Found 1 design units, including 1 entities, in source file movement_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_background " "Found entity 1: movement_background" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939971361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_1_back SC_STATEMACHINE_MAIN.v(412) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(412): created implicit net for \"STATEMACHINE_LoadDisplay_Out_1_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 412 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_2_back SC_STATEMACHINE_MAIN.v(413) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(413): created implicit net for \"STATEMACHINE_LoadDisplay_Out_2_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_3_back SC_STATEMACHINE_MAIN.v(414) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(414): created implicit net for \"STATEMACHINE_LoadDisplay_Out_3_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 414 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_4_back SC_STATEMACHINE_MAIN.v(415) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(415): created implicit net for \"STATEMACHINE_LoadDisplay_Out_4_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971361 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_5_back SC_STATEMACHINE_MAIN.v(416) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(416): created implicit net for \"STATEMACHINE_LoadDisplay_Out_5_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 416 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_6_back SC_STATEMACHINE_MAIN.v(417) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(417): created implicit net for \"STATEMACHINE_LoadDisplay_Out_6_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 417 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_7_back SC_STATEMACHINE_MAIN.v(418) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(418): created implicit net for \"STATEMACHINE_LoadDisplay_Out_7_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 418 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINE_LoadDisplay_Out_8_back SC_STATEMACHINE_MAIN.v(419) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(419): created implicit net for \"STATEMACHINE_LoadDisplay_Out_8_back\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_STATEMACHINE_MAIN_CLOCK_5 SC_STATEMACHINE_MAIN.v(430) " "Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(430): created implicit net for \"SC_STATEMACHINE_MAIN_CLOCK_5\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 430 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINEBACKG_clear_cwire BB_SYSTEM.v(227) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(227): created implicit net for \"STATEMACHINEBACKG_clear_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINEBACKG_load_cwire BB_SYSTEM.v(228) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(228): created implicit net for \"STATEMACHINEBACKG_load_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINEBACKG_upcount_cwire BB_SYSTEM.v(245) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(245): created implicit net for \"STATEMACHINEBACKG_upcount_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK_50 movement_background.v(100) " "Verilog HDL Implicit Net warning at movement_background.v(100): created implicit net for \"BB_SYSTEM_CLOCK_50\"" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHigh movement_background.v(101) " "Verilog HDL Implicit Net warning at movement_background.v(101): created implicit net for \"BB_SYSTEM_RESET_InHigh\"" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DATA_FIXED_INITREGBACKG_0 movement_background.v(105) " "Verilog HDL Implicit Net warning at movement_background.v(105): created implicit net for \"DATA_FIXED_INITREGBACKG_0\"" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_startButton_InLow_cwire movement_background.v(185) " "Verilog HDL Implicit Net warning at movement_background.v(185): created implicit net for \"BB_SYSTEM_startButton_InLow_cwire\"" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegNivel_Out movement_background.v(203) " "Verilog HDL Implicit Net warning at movement_background.v(203): created implicit net for \"RegNivel_Out\"" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegPOINTTYPE_2_POINTMATRIX_data0_Out movement_background.v(212) " "Verilog HDL Implicit Net warning at movement_background.v(212): created implicit net for \"RegPOINTTYPE_2_POINTMATRIX_data0_Out\"" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971363 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_7 SC_STATEMACHINE_MAIN.v(315) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(315): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_7\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 315 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_6 SC_STATEMACHINE_MAIN.v(316) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(316): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_6\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 316 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_5 SC_STATEMACHINE_MAIN.v(317) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(317): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_5\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 317 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_4 SC_STATEMACHINE_MAIN.v(318) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(318): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_4\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 318 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_3 SC_STATEMACHINE_MAIN.v(319) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(319): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_3\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 319 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_2 SC_STATEMACHINE_MAIN.v(320) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(320): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_2\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 320 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_1 SC_STATEMACHINE_MAIN.v(321) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(321): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_1\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 321 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "DATA_FIXED_INITREGBACKG_0 SC_STATEMACHINE_MAIN.v(322) " "Verilog HDL error at SC_STATEMACHINE_MAIN.v(322): value must not be assigned to nonvariable \"DATA_FIXED_INITREGBACKG_0\"" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 322 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619939971364 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_7 movement_background.v(26) " "Verilog HDL error at movement_background.v(26): object \"DATA_FIXED_INITREGBACKG_7\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_6 movement_background.v(27) " "Verilog HDL error at movement_background.v(27): object \"DATA_FIXED_INITREGBACKG_6\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_5 movement_background.v(28) " "Verilog HDL error at movement_background.v(28): object \"DATA_FIXED_INITREGBACKG_5\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_4 movement_background.v(29) " "Verilog HDL error at movement_background.v(29): object \"DATA_FIXED_INITREGBACKG_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_3 movement_background.v(30) " "Verilog HDL error at movement_background.v(30): object \"DATA_FIXED_INITREGBACKG_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_2 movement_background.v(31) " "Verilog HDL error at movement_background.v(31): object \"DATA_FIXED_INITREGBACKG_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DATA_FIXED_INITREGBACKG_1 movement_background.v(32) " "Verilog HDL error at movement_background.v(32): object \"DATA_FIXED_INITREGBACKG_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "DATA_FIXED_INITREGBACKG_0 movement_background.v(33) " "Verilog HDL Module Declaration error at movement_background.v(33): port \"DATA_FIXED_INITREGBACKG_0\" is not declared as port" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 33 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_RegBACKGTYPE_CLOCK_50 movement_background.v(37) " "Verilog HDL error at movement_background.v(37): object \"SC_RegBACKGTYPE_CLOCK_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SC_RegBACKGTYPE_RESET_InHigh movement_background.v(38) " "Verilog HDL error at movement_background.v(38): object \"SC_RegBACKGTYPE_RESET_InHigh\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "RegNivel_Out movement_background.v(43) " "Verilog HDL Module Declaration error at movement_background.v(43): port \"RegNivel_Out\" is not declared as port" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 43 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1619939971365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619939971578 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 02 02:19:31 2021 " "Processing ended: Sun May 02 02:19:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619939971578 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619939971578 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619939971578 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619939971578 ""}
