Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jun  3 16:03:27 2024
| Host         : agent-32 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xczu19eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   174 |
|    Minimum number of control sets                        |   174 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   178 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   174 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             780 |          187 |
| No           | No                    | Yes                    |             142 |           38 |
| No           | Yes                   | No                     |             212 |           68 |
| Yes          | No                    | No                     |             783 |          158 |
| Yes          | No                    | Yes                    |              90 |           16 |
| Yes          | Yes                   | No                     |             659 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                     | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~design_2_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                          | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                              | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                 | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                       | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                 | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                3 |              4 |         1.33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                2 |              4 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                      | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_2_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_2_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel                                                                                                                                                                         | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/debug_bridge_0/inst/bsip/inst/tck | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O                                                                                                                                                            | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                1 |              6 |         6.00 |
|  design_2_i/debug_bridge_0/inst/bsip/inst/tck | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                4 |              6 |         1.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                 | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                      | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                                          | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                          | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                          | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                         | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                          | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                   | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                   | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                   | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/counter[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
| ~design_2_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                          | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                7 |              9 |         1.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                        | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                4 |             10 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                        | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                3 |             12 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |         2.60 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                          |                5 |             31 |         6.20 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                            | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_2_i/debug_bridge_0/inst/bsip/inst/tck | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O                                                                                                                                                             | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O                                                                                                                                              |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                              | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                5 |             32 |         6.40 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                            |                8 |             32 |         4.00 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                 | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             33 |         2.06 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[1]_i_1_n_0                                                                                                                                                                           | design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                              |                6 |             34 |         5.67 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                               |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                               |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             39 |         2.79 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                      | design_2_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    | design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               22 |            103 |         4.68 |
|  design_2_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              161 |            714 |         4.43 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


