/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [9:0] _07_;
  wire [33:0] _08_;
  wire [13:0] _09_;
  wire [12:0] _10_;
  wire [12:0] _11_;
  wire [33:0] _12_;
  wire [15:0] _13_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire [38:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire celloutsig_0_49z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [33:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = celloutsig_0_24z[1] ? celloutsig_0_38z : celloutsig_0_49z;
  assign celloutsig_1_0z = in_data[112] ? in_data[191] : in_data[155];
  assign celloutsig_1_1z = ~(in_data[163] & in_data[125]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z & in_data[119]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[10] & _00_);
  assign celloutsig_0_14z = ~(_01_ | celloutsig_0_10z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_13z | _02_);
  assign celloutsig_0_0z = ~((in_data[37] | in_data[61]) & in_data[48]);
  assign celloutsig_0_49z = ~((celloutsig_0_11z | celloutsig_0_36z) & celloutsig_0_22z);
  assign celloutsig_1_8z = ~((in_data[145] | celloutsig_1_4z) & celloutsig_1_7z);
  assign celloutsig_0_18z = ~((_02_ | celloutsig_0_1z[0]) & celloutsig_0_11z);
  assign celloutsig_0_52z = celloutsig_0_39z[7] | ~(celloutsig_0_12z);
  assign celloutsig_0_13z = celloutsig_0_7z | ~(_01_);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_25z = celloutsig_0_24z[2] | ~(_06_);
  assign celloutsig_0_5z = in_data[34:23] + { in_data[17:7], celloutsig_0_0z };
  assign celloutsig_1_19z = { _08_[33:22], _08_[33:27], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, _08_[26:22], _08_[33:27] } + in_data[129:96];
  assign celloutsig_0_26z = { _09_[13:6], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_13z } + { in_data[92:80], celloutsig_0_20z };
  reg [33:0] _32_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _32_ <= 34'h000000000;
    else _32_ <= { in_data[57:28], celloutsig_0_1z, celloutsig_0_0z };
  assign { _12_[33], _05_, _12_[31:18], _10_[12:3], _06_, _10_[1], _12_[5:0] } = _32_;
  reg [12:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 13'h0000;
    else _33_ <= { _10_[12:3], _06_, _10_[1], celloutsig_0_21z };
  assign { _11_[12:2], _04_, _11_[0] } = _33_;
  reg [4:0] _34_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _34_ <= 5'h00;
    else _34_ <= { in_data[34], celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_, _07_[6], _02_, _03_, _00_ } = _34_;
  reg [11:0] _35_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 12'h000;
    else _35_ <= { in_data[147:139], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _08_[26:22], _08_[33:27] } = _35_;
  reg [15:0] _36_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _36_ <= 16'h0000;
    else _36_ <= { _12_[21:18], _10_[12:3], _06_, _10_[1] };
  assign { _13_[15], _09_[13:6], _13_[6:0] } = _36_;
  assign celloutsig_0_33z = { celloutsig_0_5z[11:1], celloutsig_0_21z } == { _10_[6:3], _06_, celloutsig_0_24z };
  assign celloutsig_1_2z = { in_data[117:111], celloutsig_1_1z } == in_data[145:138];
  assign celloutsig_1_10z = { in_data[136:132], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z } == celloutsig_1_3z[7:0];
  assign celloutsig_1_11z = { _08_[26:22], _08_[33], celloutsig_1_5z, _08_[26:22], _08_[33:27] } == { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_13z = { in_data[123:122], celloutsig_1_10z, celloutsig_1_8z } == { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_9z = celloutsig_0_5z[11:2] == { _12_[19:18], _10_[12:9], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_15z = { _12_[29:22], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_13z } == in_data[43:33];
  assign celloutsig_0_36z = { _12_[4:3], celloutsig_0_12z } === { celloutsig_0_26z[5:4], celloutsig_0_2z };
  assign celloutsig_1_7z = { celloutsig_1_3z[10:9], celloutsig_1_1z } === { celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_8z = { _01_, _07_[6], _02_ } >= celloutsig_0_1z;
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_5z, _01_, _07_[6], _02_, _03_, _00_, celloutsig_0_0z } >= { _12_[28:18], _10_[12:8], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_5z[5:4], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_9z } >= { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_38z = { _11_[6:2], _04_, celloutsig_0_1z } <= { celloutsig_0_26z[4:3], celloutsig_0_24z };
  assign celloutsig_1_4z = celloutsig_1_3z[7:1] < { celloutsig_1_3z[9:5], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_10z[5:2] < { celloutsig_0_5z[3], celloutsig_0_1z };
  assign celloutsig_0_21z = { _10_[7:4], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z } < { _13_[15], _09_[13:11], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_39z = celloutsig_0_28z[11:3] % { 1'h1, _09_[6], _13_[6:3], celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_24z = { in_data[28:26], celloutsig_0_1z, celloutsig_0_7z } % { 1'h1, celloutsig_0_10z[4:0], celloutsig_0_2z };
  assign celloutsig_0_28z = { in_data[69:48], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_23z } % { 1'h1, in_data[94:58], celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[138:134], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } * { in_data[141:130], celloutsig_1_0z };
  assign celloutsig_0_10z = _12_[23:18] * { _09_[6], _13_[6:2] };
  assign celloutsig_0_1z = { in_data[6], celloutsig_0_0z, celloutsig_0_0z } * { in_data[14:13], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_5z[7:5], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_7z } * { _12_[5:0], celloutsig_0_8z };
  assign celloutsig_1_5z = ~((in_data[171] & in_data[112]) | celloutsig_1_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_6z) | celloutsig_1_10z);
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_12z) | celloutsig_1_11z);
  assign celloutsig_0_22z = ~((celloutsig_0_14z & celloutsig_0_1z[0]) | celloutsig_0_8z);
  assign { _07_[9:7], _07_[5:3] } = { celloutsig_0_24z[1:0], _01_, _02_, _03_, _00_ };
  assign _08_[21:0] = { _08_[33:27], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, _08_[26:22], _08_[33:27] };
  assign _09_[5:0] = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_13z };
  assign { _10_[2], _10_[0] } = { _06_, celloutsig_0_21z };
  assign _11_[1] = _04_;
  assign { _12_[32], _12_[17:6] } = { _05_, _10_[12:3], _06_, _10_[1] };
  assign _13_[14:7] = _09_[13:6];
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[31:0], celloutsig_0_51z, celloutsig_0_52z };
endmodule
