[debug] [naha] 
[debug] [naha] Initial source changes: 
[debug] [naha] 	removed:Set()
[debug] [naha] 	added: Set(/Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Config.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Comparator.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/FeatureExtractor.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/SADDC.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/RegisterFile.scala)
[debug] [naha] 	modified: Set()
[debug] [naha] Invalidated products: Set()
[debug] [naha] External API changes: API Changes: Set()
[debug] [naha] Modified binary dependencies: Set()
[debug] [naha] Initial directly invalidated sources: Set(/Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Config.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Comparator.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/FeatureExtractor.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/SADDC.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/RegisterFile.scala)
[debug] [naha] 
[debug] [naha] Sources indirectly invalidated by:
[debug] [naha] 	product: Set()
[debug] [naha] 	binary dep: Set()
[debug] [naha] 	external source: Set()
[debug] All initially invalidated sources: Set(/Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Config.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Comparator.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/FeatureExtractor.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/SADDC.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/RegisterFile.scala)
[debug] [naha] Initial set of included nodes: Set(/Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Config.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/Comparator.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/FeatureExtractor.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/SADDC.scala, /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/RegisterFile.scala)
[debug] [naha] Recompiling all 6 sources: invalidated sources (6) exceeded 50.0% of all sources
[info] Compiling 6 Scala sources to /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/target/scala-2.11/classes...
[debug] Getting org.scala-sbt:compiler-interface:0.13.13:component from component compiler for Scala 2.11.6
[debug] Getting org.scala-sbt:compiler-interface:0.13.13:component from component compiler for Scala 2.11.6
[debug] Running cached compiler 2c89367d, interfacing (CompilerInterface) with Scala compiler version 2.11.6
[debug] Calling Scala compiler with arguments  (CompilerInterface):
[debug] 	-deprecation
[debug] 	-feature
[debug] 	-unchecked
[debug] 	-language:reflectiveCalls
[debug] 	-bootclasspath
[debug] 	/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/resources.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/rt.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/sunrsasign.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/jsse.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/jce.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/charsets.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/lib/jfr.jar:/Library/Java/JavaVirtualMachines/jdk1.8.0_92.jdk/Contents/Home/jre/classes:/Users/kiranvishal/.ivy2/cache/org.scala-lang/scala-library/jars/scala-library-2.11.6.jar
[debug] 	-classpath
[debug] 	/Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/target/scala-2.11/classes:/Users/kiranvishal/.ivy2/cache/edu.berkeley.cs/chisel_2.11/jars/chisel_2.11-2.2.36.jar:/Users/kiranvishal/.ivy2/cache/org.scalatest/scalatest_2.11/bundles/scalatest_2.11-2.2.5.jar:/Users/kiranvishal/.ivy2/cache/org.scala-lang/scala-reflect/jars/scala-reflect-2.11.6.jar:/Users/kiranvishal/.ivy2/cache/org.scala-lang.modules/scala-xml_2.11/bundles/scala-xml_2.11-1.0.2.jar:/Users/kiranvishal/.ivy2/cache/org.scalacheck/scalacheck_2.11/jars/scalacheck_2.11-1.12.5.jar:/Users/kiranvishal/.ivy2/cache/org.scala-sbt/test-interface/jars/test-interface-1.0.jar
[error] /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala:29: not found: value gen
[error]   val rValues = Vec.tabulate(4) { i => gen(i).asOutput }
[error]                                        ^
[error] /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala:32: not found: value gen
[error]   val wValues = Vec.tabulate(4) { i => gen(i).asInput }
[error]                                        ^
[error] /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala:90: value valid is not a member of Nothing
[error]         poke(uut.io.wValues(randWPort).valid, randValid)
[error]                                        ^
[error] /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala:91: value bits is not a member of Nothing
[error]         poke(uut.io.wValues(randWPort).bits, randVal)
[error]                                        ^
[error] /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala:100: value valid is not a member of Nothing
[error]     expect(uut.io.rValues(randRPort).valid, randValid)
[error]                                      ^
[error] /Users/kiranvishal/Documents/ML_sklearn/Git/SADDCTree-FPGA/SADDCtree-chisel/src/main/scala/ControlUnit.scala:101: value bits is not a member of Nothing
[error]     expect(uut.io.rValues(randRPort).bits, randVal)
[error]                                      ^
[error] 6 errors found
[debug] Compilation failed (CompilerInterface)
[error] (compile:compileIncremental) Compilation failed
