ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  59:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  60:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim6;
  61:Core/Src/stm32f1xx_it.c **** 
  62:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  65:Core/Src/stm32f1xx_it.c **** 
  66:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  68:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f1xx_it.c **** /**
  70:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  71:Core/Src/stm32f1xx_it.c ****   */
  72:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  73:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 73 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  74:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c **** 
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32f1xx_it.c ****   while (1)
  34              		.loc 1 78 3 discriminator 1 view .LVU1
  79:Core/Src/stm32f1xx_it.c ****   {
  80:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 80 3 discriminator 1 view .LVU2
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 3


  78:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 78 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  48              	HardFault_Handler:
  49              	.LFB66:
  81:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32f1xx_it.c **** }
  83:Core/Src/stm32f1xx_it.c **** 
  84:Core/Src/stm32f1xx_it.c **** /**
  85:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  86:Core/Src/stm32f1xx_it.c ****   */
  87:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  88:Core/Src/stm32f1xx_it.c **** {
  50              		.loc 1 88 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              	.L4:
  89:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  90:Core/Src/stm32f1xx_it.c **** 
  91:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  92:Core/Src/stm32f1xx_it.c ****   while (1)
  57              		.loc 1 92 3 discriminator 1 view .LVU5
  93:Core/Src/stm32f1xx_it.c ****   {
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****   }
  58              		.loc 1 96 3 discriminator 1 view .LVU6
  92:Core/Src/stm32f1xx_it.c ****   {
  59              		.loc 1 92 9 discriminator 1 view .LVU7
  60 0000 FEE7     		b	.L4
  61              		.cfi_endproc
  62              	.LFE66:
  64              		.section	.text.MemManage_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	MemManage_Handler
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	MemManage_Handler:
  72              	.LFB67:
  97:Core/Src/stm32f1xx_it.c **** }
  98:Core/Src/stm32f1xx_it.c **** 
  99:Core/Src/stm32f1xx_it.c **** /**
 100:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 101:Core/Src/stm32f1xx_it.c ****   */
 102:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 4


 103:Core/Src/stm32f1xx_it.c **** {
  73              		.loc 1 103 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L6:
 104:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 105:Core/Src/stm32f1xx_it.c **** 
 106:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c ****   while (1)
  80              		.loc 1 107 3 discriminator 1 view .LVU9
 108:Core/Src/stm32f1xx_it.c ****   {
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****   }
  81              		.loc 1 111 3 discriminator 1 view .LVU10
 107:Core/Src/stm32f1xx_it.c ****   {
  82              		.loc 1 107 9 discriminator 1 view .LVU11
  83 0000 FEE7     		b	.L6
  84              		.cfi_endproc
  85              	.LFE67:
  87              		.section	.text.BusFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	BusFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	BusFault_Handler:
  95              	.LFB68:
 112:Core/Src/stm32f1xx_it.c **** }
 113:Core/Src/stm32f1xx_it.c **** 
 114:Core/Src/stm32f1xx_it.c **** /**
 115:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 116:Core/Src/stm32f1xx_it.c ****   */
 117:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 118:Core/Src/stm32f1xx_it.c **** {
  96              		.loc 1 118 1 view -0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.L8:
 119:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 120:Core/Src/stm32f1xx_it.c **** 
 121:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c ****   while (1)
 103              		.loc 1 122 3 discriminator 1 view .LVU13
 123:Core/Src/stm32f1xx_it.c ****   {
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   }
 104              		.loc 1 126 3 discriminator 1 view .LVU14
 122:Core/Src/stm32f1xx_it.c ****   {
 105              		.loc 1 122 9 discriminator 1 view .LVU15
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 5


 106 0000 FEE7     		b	.L8
 107              		.cfi_endproc
 108              	.LFE68:
 110              		.section	.text.UsageFault_Handler,"ax",%progbits
 111              		.align	1
 112              		.global	UsageFault_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	UsageFault_Handler:
 118              	.LFB69:
 127:Core/Src/stm32f1xx_it.c **** }
 128:Core/Src/stm32f1xx_it.c **** 
 129:Core/Src/stm32f1xx_it.c **** /**
 130:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 131:Core/Src/stm32f1xx_it.c ****   */
 132:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 133:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 133 1 view -0
 120              		.cfi_startproc
 121              		@ Volatile: function does not return.
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.L10:
 134:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 135:Core/Src/stm32f1xx_it.c **** 
 136:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 137:Core/Src/stm32f1xx_it.c ****   while (1)
 126              		.loc 1 137 3 discriminator 1 view .LVU17
 138:Core/Src/stm32f1xx_it.c ****   {
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f1xx_it.c ****   }
 127              		.loc 1 141 3 discriminator 1 view .LVU18
 137:Core/Src/stm32f1xx_it.c ****   {
 128              		.loc 1 137 9 discriminator 1 view .LVU19
 129 0000 FEE7     		b	.L10
 130              		.cfi_endproc
 131              	.LFE69:
 133              		.section	.text.DebugMon_Handler,"ax",%progbits
 134              		.align	1
 135              		.global	DebugMon_Handler
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	DebugMon_Handler:
 141              	.LFB70:
 142:Core/Src/stm32f1xx_it.c **** }
 143:Core/Src/stm32f1xx_it.c **** 
 144:Core/Src/stm32f1xx_it.c **** /**
 145:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 146:Core/Src/stm32f1xx_it.c ****   */
 147:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 148:Core/Src/stm32f1xx_it.c **** {
 142              		.loc 1 148 1 view -0
 143              		.cfi_startproc
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 6


 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 149:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 150:Core/Src/stm32f1xx_it.c **** 
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 152:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 153:Core/Src/stm32f1xx_it.c **** 
 154:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 155:Core/Src/stm32f1xx_it.c **** }
 147              		.loc 1 155 1 view .LVU21
 148 0000 7047     		bx	lr
 149              		.cfi_endproc
 150              	.LFE70:
 152              		.section	.text.DMA1_Channel3_IRQHandler,"ax",%progbits
 153              		.align	1
 154              		.global	DMA1_Channel3_IRQHandler
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	DMA1_Channel3_IRQHandler:
 160              	.LFB71:
 156:Core/Src/stm32f1xx_it.c **** 
 157:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 158:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 159:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 160:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 161:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 162:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 163:Core/Src/stm32f1xx_it.c **** 
 164:Core/Src/stm32f1xx_it.c **** /**
 165:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel3 global interrupt.
 166:Core/Src/stm32f1xx_it.c ****   */
 167:Core/Src/stm32f1xx_it.c **** void DMA1_Channel3_IRQHandler(void)
 168:Core/Src/stm32f1xx_it.c **** {
 161              		.loc 1 168 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165 0000 08B5     		push	{r3, lr}
 166              	.LCFI0:
 167              		.cfi_def_cfa_offset 8
 168              		.cfi_offset 3, -8
 169              		.cfi_offset 14, -4
 169:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
 170:Core/Src/stm32f1xx_it.c **** 
 171:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel3_IRQn 0 */
 172:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart3_rx);
 170              		.loc 1 172 3 view .LVU23
 171 0002 0248     		ldr	r0, .L14
 172 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 173              	.LVL0:
 173:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
 174:Core/Src/stm32f1xx_it.c **** 
 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel3_IRQn 1 */
 176:Core/Src/stm32f1xx_it.c **** }
 174              		.loc 1 176 1 is_stmt 0 view .LVU24
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 7


 175 0008 08BD     		pop	{r3, pc}
 176              	.L15:
 177 000a 00BF     		.align	2
 178              	.L14:
 179 000c 00000000 		.word	hdma_usart3_rx
 180              		.cfi_endproc
 181              	.LFE71:
 183              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 184              		.align	1
 185              		.global	DMA1_Channel5_IRQHandler
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 190              	DMA1_Channel5_IRQHandler:
 191              	.LFB72:
 177:Core/Src/stm32f1xx_it.c **** 
 178:Core/Src/stm32f1xx_it.c **** /**
 179:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel5 global interrupt.
 180:Core/Src/stm32f1xx_it.c ****   */
 181:Core/Src/stm32f1xx_it.c **** void DMA1_Channel5_IRQHandler(void)
 182:Core/Src/stm32f1xx_it.c **** {
 192              		.loc 1 182 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196 0000 08B5     		push	{r3, lr}
 197              	.LCFI1:
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 3, -8
 200              		.cfi_offset 14, -4
 183:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 184:Core/Src/stm32f1xx_it.c **** 
 185:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 186:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi2_tx);
 201              		.loc 1 186 3 view .LVU26
 202 0002 0248     		ldr	r0, .L18
 203 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 204              	.LVL1:
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 188:Core/Src/stm32f1xx_it.c **** 
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 1 */
 190:Core/Src/stm32f1xx_it.c **** }
 205              		.loc 1 190 1 is_stmt 0 view .LVU27
 206 0008 08BD     		pop	{r3, pc}
 207              	.L19:
 208 000a 00BF     		.align	2
 209              	.L18:
 210 000c 00000000 		.word	hdma_spi2_tx
 211              		.cfi_endproc
 212              	.LFE72:
 214              		.section	.text.TIM6_IRQHandler,"ax",%progbits
 215              		.align	1
 216              		.global	TIM6_IRQHandler
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 221              	TIM6_IRQHandler:
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 8


 222              	.LFB73:
 191:Core/Src/stm32f1xx_it.c **** 
 192:Core/Src/stm32f1xx_it.c **** /**
 193:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM6 global interrupt.
 194:Core/Src/stm32f1xx_it.c ****   */
 195:Core/Src/stm32f1xx_it.c **** void TIM6_IRQHandler(void)
 196:Core/Src/stm32f1xx_it.c **** {
 223              		.loc 1 196 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227 0000 08B5     		push	{r3, lr}
 228              	.LCFI2:
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 3, -8
 231              		.cfi_offset 14, -4
 197:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM6_IRQn 0 */
 198:Core/Src/stm32f1xx_it.c **** 
 199:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM6_IRQn 0 */
 200:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim6);
 232              		.loc 1 200 3 view .LVU29
 233 0002 0248     		ldr	r0, .L22
 234 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 235              	.LVL2:
 201:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM6_IRQn 1 */
 202:Core/Src/stm32f1xx_it.c **** 
 203:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM6_IRQn 1 */
 204:Core/Src/stm32f1xx_it.c **** }
 236              		.loc 1 204 1 is_stmt 0 view .LVU30
 237 0008 08BD     		pop	{r3, pc}
 238              	.L23:
 239 000a 00BF     		.align	2
 240              	.L22:
 241 000c 00000000 		.word	htim6
 242              		.cfi_endproc
 243              	.LFE73:
 245              		.text
 246              	.Letext0:
 247              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 248              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 249              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 250              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 251              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 252              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:18     .text.NMI_Handler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:42     .text.HardFault_Handler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:48     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:65     .text.MemManage_Handler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:71     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:88     .text.BusFault_Handler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:94     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:111    .text.UsageFault_Handler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:117    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:134    .text.DebugMon_Handler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:140    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:153    .text.DMA1_Channel3_IRQHandler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:159    .text.DMA1_Channel3_IRQHandler:00000000 DMA1_Channel3_IRQHandler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:179    .text.DMA1_Channel3_IRQHandler:0000000c $d
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:184    .text.DMA1_Channel5_IRQHandler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:190    .text.DMA1_Channel5_IRQHandler:00000000 DMA1_Channel5_IRQHandler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:210    .text.DMA1_Channel5_IRQHandler:0000000c $d
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:215    .text.TIM6_IRQHandler:00000000 $t
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:221    .text.TIM6_IRQHandler:00000000 TIM6_IRQHandler
C:\Users\LJH\AppData\Local\Temp\cchqWR8I.s:241    .text.TIM6_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_usart3_rx
hdma_spi2_tx
HAL_TIM_IRQHandler
htim6
