$date
	Sat Oct 31 11:37:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ RESET $end
$var reg 1 % enable $end
$scope module M1 $end
$var wire 1 " CLK $end
$var wire 1 # D $end
$var wire 1 % ENABLE $end
$var wire 1 $ RESET $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
x#
0"
0!
$end
#5
1"
#6
0#
0$
#10
0"
#15
1"
#18
1#
#20
0"
#25
1!
1"
#30
0"
#35
1"
#36
0#
0%
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
1#
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#310
0"
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#375
1"
#380
0"
#385
1"
#390
0"
#395
1"
#400
0"
#405
1"
#410
0"
#415
1"
#420
0"
#425
1"
#430
0"
#435
1"
#440
0"
#445
1"
#450
0"
#455
1"
#460
0"
#465
1"
#470
0"
#475
1"
#480
0"
#485
1"
#490
0"
#495
1"
#500
0"
