module tristatebuf(
input in,
input en,
output reg out
 );
 always@(in or en)
 begin
 if(en)
 out = in;
 else
 out = 1'bz;
 end
endmodule
