# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ACSetupSvcPort=23210
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\gleis\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=G-A001
ComSpec=C:\WINDOWS\system32\cmd.exe
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_24392_1592913036=1
HDI_APPROOT=C:/AMDDesignTools/2025.2/Vitis
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\gleis
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=C:/AMDDesignTools/2025.2/Vitis/tps/isl
JAVA_EXE=C:/AMDDesignTools/2025.2/Vitis\tps\win64\jre21.0.5_11\bin\java.exe
JAVA_HOME=C:/AMDDesignTools/2025.2/Vitis\tps\win64\jre21.0.5_11
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\gleis\AppData\Local
LOGONSERVER=\\G-A001
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=24
OneDrive=C:\Users\gleis\OneDrive
OneDriveConsumer=C:\Users\gleis\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=C:/AMDDesignTools/2025.2/Vivado/tps/win64/binutils-2.26/bin;C:/AMDDesignTools/2025.2/Vitis/bin/../gnu/aarch64/nt/aarch64-linux/bin;C:/AMDDesignTools/2025.2/Vitis/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/AMDDesignTools/2025.2/Vitis/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/AMDDesignTools/2025.2/Vitis/tps/mingw/6.2.0/win64.o/nt/bin;C:/AMDDesignTools/2025.2/Vivado\gnuwin\bin;C:/AMDDesignTools/2025.2/Vivado\gnu\microblaze\nt\bin;C:/AMDDesignTools/2025.2/Vitis/bin;C:/AMDDesignTools/2025.2/Vitis\tps\win64;C:/AMDDesignTools/2025.2/Vitis/tps/win64/java-cef-95.0.4638.69/bin/lib/win64;C:/AMDDesignTools/2025.2/Vitis/tps/win64/javafx-sdk-11.0.2/lib;C:/AMDDesignTools/2025.2/Vitis/tps/win64/javafx-sdk-11.0.2/bin;C:/AMDDesignTools/2025.2/Vitis/lib/win64.o;C:/AMDDesignTools/2025.2/Vitis/tps/win64/jre11.0.16_1/bin/server;C:/AMDDesignTools/2025.2/Vitis/tps/win64/jre11.0.16_1/bin;C:/AMDDesignTools/2025.2/Vitis\tps\win64\cmake-3.24.2\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\microblaze\nt\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\microblaze\linux_toolchain\nt64_le\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\aarch64\nt\aarch64-linux\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\aarch64\nt\aarch64-none\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:/AMDDesignTools/2025.2/Vitis\gnuwin\bin;C:/AMDDesignTools/2025.2/Vitis\tps\win64\python-3.13.0;C:/AMDDesignTools/2025.2/Vitis\tps\win64\jre21.0.5_11\bin;C:/AMDDesignTools/2025.2/Vitis\tps\win64\libxslt\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\arm\nt\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\microblaze\linux_toolchain\nt64_be\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\riscv\nt\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\riscv\linux_toolchain\nt64\bin;C:/AMDDesignTools/2025.2/Vitis\gnu\riscv\linux_toolchain\nt32\bin;C:/AMDDesignTools/2025.2/Vivado\tps\win64\python-3.13.0;C:/AMDDesignTools/2025.2/Vivado\tps\win64\git-2.50.0\bin;C:/AMDDesignTools/2025.2/Vivado\tps\win64\cmake-3.24.2\bin;C:/AMDDesignTools/2025.2/Vitis/win64/tools/vcxx\libexec;C:/AMDDesignTools/2025.2/Vivado\tps\win64\jre21.0.5_11\bin;C:/AMDDesignTools/2025.2/Vivado\tps\win64\libxslt/bin;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\Program Files\NVIDIA Corporation\NVIDIA App\NvDLISR;C:\Program Files\dotnet\;C:\Program Files\Docker\Docker\resources\bin;C:\Program Files\Git\cmd;C:\Users\gleis\AppData\Local\Microsoft\WindowsApps;C:\Users\gleis\AppData\Local\Programs\Microsoft VS Code\bin;;C:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\bin;C:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=AMD64 Family 26 Model 36 Stepping 0, AuthenticAMD
PROCESSOR_LEVEL=26
PROCESSOR_REVISION=2400
PRODVERSION_EXE=C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PYTHONPATH=C:/AMDDesignTools/2025.2/Vitis\cli;C:/AMDDesignTools/2025.2/Vitis\cli\python-packages\win64;C:/AMDDesignTools/2025.2/Vitis\cli\python-packages\site-packages;C:/AMDDesignTools/2025.2/Vitis\cli\proto;C:/AMDDesignTools/2025.2/Vitis\scripts\python_pkg;
python_path=C:/AMDDesignTools/2025.2/Vitis\cli;C:/AMDDesignTools/2025.2/Vitis\cli\python-packages\win64;C:/AMDDesignTools/2025.2/Vitis\cli\python-packages\site-packages;C:/AMDDesignTools/2025.2/Vitis\cli\proto;C:/AMDDesignTools/2025.2/Vitis\scripts\python_pkg;
RDI_APPROOT=C:/AMDDesignTools/2025.2/Vitis
RDI_ARGS= --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=C:/AMDDesignTools/2025.2
RDI_BINDIR=C:/AMDDesignTools/2025.2/Vitis/bin
RDI_BINROOT=C:/AMDDesignTools/2025.2/Vitis/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/AMDDesignTools/2025.2/Vitis/data
RDI_INSTALLROOT=C:/AMDDesignTools
RDI_INSTALLVER=Vitis
RDI_INSTALLVERSION=2025.2
RDI_JAVACEFROOT=C:/AMDDesignTools/2025.2/Vitis/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=C:/AMDDesignTools/2025.2/Vitis/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=C:/AMDDesignTools/2025.2/Vitis/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=C:/AMDDesignTools/2025.2/Vitis/lib/win64.o
RDI_MINGW_LIB=C:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\bin;C:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/AMDDesignTools/2025.2/Vitis/bin
RDI_PROG=C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=C:\AMDDesignTools\2025.2\Vitis\bin:G-A001-Sun02-22-2026_20-45-43.11
RDI_SHARED_DATA=C:/AMDDesignTools/SharedData/2025.2/data
RDI_TEMPINSTALL=C:\AMDDesignTools\2025.2
RDI_TPS_ROOT=C:/AMDDesignTools/2025.2/Vivado/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RlsSvcPort=22112
RT_LIBPATH=C:/AMDDesignTools/2025.2/Vitis/scripts/rt/data
RT_TCL_PATH=C:/AMDDesignTools/2025.2/Vitis/scripts/rt/base_tcl/tcl
SESSIONNAME=Console
session_string=C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn:G-A001-Sun02-22-2026_21-05-59.25
supports_classic_ide=true
SYNTH_COMMON=C:/AMDDesignTools/2025.2/Vitis/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\gleis\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=C:\AMDDesignTools\2025.2\Vitis\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:C:\AMDDesignTools\2025.2\Vitis\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"b8b2cf1f-fcfe-4d4e-bdf8-294702e9a0c0"}
THEIA_ELECTRON_VERSION=30.1.2
THEIA_PLUGINS=local-dir:C:\Users\gleis\.theia\plugins
TMP=C:\Users\gleis\AppData\Local\Temp
tooldir=tps\win64\git-2.50.0
TOOLS_CLANGD=C:/AMDDesignTools/2025.2/Vitis/win64/tools/vcxx\libexec
TPS_CMAKE=C:/AMDDesignTools/2025.2/Vivado\tps\win64\cmake-3.24.2
TPS_GIT=C:/AMDDesignTools/2025.2/Vivado\tps\win64\git-2.50.0
TPS_LIBXSLT=C:/AMDDesignTools/2025.2/Vivado\tps\win64\libxslt
TPS_PYTHON=C:/AMDDesignTools/2025.2/Vivado\tps\win64\python-3.13.0
USERDOMAIN=G-A001
USERDOMAIN_ROAMINGPROFILE=G-A001
USERNAME=gleis
USERPROFILE=C:\Users\gleis
VALIDATE_ARGS="False"
VITISNEW=true
VSCODE_API_VERSION=1.99.3
windir=C:\WINDOWS
XILINX_HLS=C:/AMDDesignTools/2025.2/Vitis
XILINX_PLANAHEAD=C:/AMDDesignTools/2025.2/Vitis
XILINX_SDK=C:/AMDDesignTools/2025.2/Vitis
XILINX_VCXX=C:/AMDDesignTools/2025.2/Vitis/win64/tools/vcxx
XILINX_VERSION_DEFAULT=2025.2
XILINX_VERSION_VITIS=2025.2
XILINX_VITIS=C:/AMDDesignTools/2025.2/Vitis
XILINX_VITIS_GIT=C:/AMDDesignTools/2025.2/Vivado\tps\win64\git-2.50.0\bin
XILINX_VITIS_VERSION=Vitis v2025.2 (64-bit)
XILINX_VIVADO=C:/AMDDesignTools/2025.2/Vivado
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=C:/AMDDesignTools/2025.2/Vitis\tps\win64\xvcredist.exe
_RDI_BINROOT=C:\AMDDesignTools\2025.2\Vitis\bin
_RDI_CWD=C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=55534
XILINX_CD_SESSION=71342a7f-3ce8-43c8-af99-eadb21b78fe5


VITIS-RUN command line:
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 

FINAL PROGRAM OPTIONS
--config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg
--csim
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file top.cpp
--hls.syn.file weights.h
--hls.syn.top bgn_inference
--hls.tb.file test_bench.cpp
--mode hls
--part xc7z020clg400-2
--work_dir mnist_mlp_bgn

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg 
--work_dir mnist_mlp_bgn 

PARSED CONFIG FILE (1) OPTIONS
file: C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg
part xc7z020clg400-2 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.syn.file top.cpp 
hls.syn.file weights.h 
hls.syn.top bgn_inference 
hls.tb.file test_bench.cpp 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:06:05

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:11:35

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:12:37

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:16:38

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:18:48

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:20:13

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:24:19

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:42:01

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:46:50

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:48:37

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:49:57

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 21:57:03

------------------------------------------
V++ command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:21:13

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:23:18

------------------------------------------
V++ command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:23:30

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:28:03

------------------------------------------
V++ command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:28:16

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:30:47

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config C:\source\.ITA\FPGA\25.2\6.IA\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 22 Feb 2026 22:34:01

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:08:56

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:47:04

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:47:37

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 21:24:59

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 17:26:08

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 17:27:20

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 17:29:29

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 17:30:17

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 18:43:43

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 18:43:59

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 18:47:50

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 18:48:36

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 18:49:05

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 18:49:53

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls-debug.cfg --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:19:11

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:19:18

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:19:48

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:20:21

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:22:34

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:22:47

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:26:23

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:31:04

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:31:27

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:31:54

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 19:36:39

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:09:33

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:10:00

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:10:27

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:11:12

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:24:29

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:31:53

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:56:39

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:57:23

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 20:58:31

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 21:20:05

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 21:20:39

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 21:20:57

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 21:21:51

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 21:22:33

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 23:43:47

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 23:44:47

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 23:45:20

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Feb 2026 23:46:02

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:08:13

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:08:28

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:09:01

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:09:46

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:12:43

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:13:10

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:13:58

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:15:13

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:23:31

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:23:53

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:25:14

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:26:02

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:46:40

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:47:06

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:47:57

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:48:54

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:57:44

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:58:11

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:58:42

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 00:59:27

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:22:49

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:23:17

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:24:32

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:25:28

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:28:32

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:29:34

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:29:58

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:30:36

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:33:13

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:33:53

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:35:08

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:35:54

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:48:27

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:48:53

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:50:19

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:51:06

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:53:39

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:53:58

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 01:54:34

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 16:25:42

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 16:26:27

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 16:26:57

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 16:51:13

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 16:51:38

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 16:52:04

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 23:55:15

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 23:55:46

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Mar 2026 23:57:12

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 02 Mar 2026 00:03:24

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 02 Mar 2026 00:03:55

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\hls_config.cfg --work_dir mnist_mlp_bgn 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 02 Mar 2026 00:04:59
