{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618915274594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618915274594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:41:14 2021 " "Processing started: Tue Apr 20 12:41:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618915274594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618915274594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618915274594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618915274854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275187 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioural " "Found design unit 1: ROM-Behavioural" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275189 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-structural " "Found design unit 1: Data_path-structural" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275192 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioral " "Found design unit 1: BancoRegistros-behavioral" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275194 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InmGen-behavioral " "Found design unit 1: InmGen-behavioral" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275197 ""} { "Info" "ISGN_ENTITY_NAME" "1 InmGen " "Found entity 1: InmGen" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-arch_ram " "Found design unit 1: Ram-arch_ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_core-behavioral " "Found design unit 1: ram_core-behavioral" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_core " "Found entity 1: ram_core" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618915275200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618915275235 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Data_path.vhd(47) " "VHDL warning at Data_path.vhd(47): comparison between unequal length operands always returns FALSE" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 47 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618915275236 "|Data_path"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Data_path.vhd(46) " "VHDL warning at Data_path.vhd(46): comparison between unequal length operands always returns FALSE" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 46 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618915275236 "|Data_path"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Data_path.vhd(45) " "VHDL warning at Data_path.vhd(45): comparison between unequal length operands always returns FALSE" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 45 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618915275236 "|Data_path"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Data_path.vhd(44) " "VHDL warning at Data_path.vhd(44): comparison between unequal length operands always returns FALSE" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 44 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618915275236 "|Data_path"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Data_path.vhd(51) " "VHDL warning at Data_path.vhd(51): comparison between unequal length operands always returns FALSE" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 51 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1618915275236 "|Data_path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(55) " "VHDL Process Statement warning at Data_path.vhd(55): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618915275236 "|Data_path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(75) " "VHDL Process Statement warning at Data_path.vhd(75): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618915275238 "|Data_path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(142) " "VHDL Process Statement warning at Data_path.vhd(142): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1618915275241 "|Data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:i_ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:i_ROM\"" {  } { { "Data_path.vhd" "i_ROM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InmGen InmGen:i_genInm " "Elaborating entity \"InmGen\" for hierarchy \"InmGen:i_genInm\"" {  } { { "Data_path.vhd" "i_genInm" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros BancoRegistros:i_BancoReg " "Elaborating entity \"BancoRegistros\" for hierarchy \"BancoRegistros:i_BancoReg\"" {  } { { "Data_path.vhd" "i_BancoReg" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275316 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg BancoRegistros.vhd(23) " "VHDL Process Statement warning at BancoRegistros.vhd(23): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1618915275337 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[0\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275337 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[1\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275337 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[2\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[3\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[4\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[5\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[6\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[7\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[8\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[9\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[10\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[11\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[12\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[13\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[14\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[15\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[16\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[16\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[17\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[17\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[18\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[18\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[19\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[19\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[20\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[20\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[21\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[21\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[22\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[22\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[23\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[23\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[24\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[24\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[25\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[25\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[26\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[26\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[27\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[27\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[28\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[28\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[29\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[29\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[30\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[30\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[31\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[31\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275338 "|BancoRegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:i_ALU\"" {  } { { "Data_path.vhd" "i_ALU" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_res.vhd 2 1 " "Using design file sum_res.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum_res-behavioral " "Found design unit 1: Sum_res-behavioral" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum_res " "Found entity 1: Sum_res" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618915275369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1618915275369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_res ALU:i_ALU\|Sum_res:i1_sr " "Elaborating entity \"Sum_res\" for hierarchy \"ALU:i_ALU\|Sum_res:i1_sr\"" {  } { { "ALU.vhd" "i1_sr" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:i_RAM " "Elaborating entity \"Ram\" for hierarchy \"Ram:i_RAM\"" {  } { { "Data_path.vhd" "i_RAM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275380 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[0\] Ram.vhd(28) " "Inferred latch for \"we_b\[0\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275381 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[1\] Ram.vhd(28) " "Inferred latch for \"we_b\[1\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275381 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[2\] Ram.vhd(28) " "Inferred latch for \"we_b\[2\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275381 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[3\] Ram.vhd(28) " "Inferred latch for \"we_b\[3\]\" at Ram.vhd(28)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618915275381 "|Ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_core Ram:i_RAM\|ram_core:i_byte0 " "Elaborating entity \"ram_core\" for hierarchy \"Ram:i_RAM\|ram_core:i_byte0\"" {  } { { "Ram.vhd" "i_byte0" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618915275382 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:i_ROM\|memory " "RAM logic \"ROM:i_ROM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memory" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1618915275520 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1618915275520 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 16 0 1 1 " "3 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1618915275522 ""}  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1618915275522 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[3\] GND " "Pin \"ir_out\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[6\] GND " "Pin \"ir_out\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[8\] GND " "Pin \"ir_out\[8\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[10\] GND " "Pin \"ir_out\[10\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[11\] GND " "Pin \"ir_out\[11\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[13\] GND " "Pin \"ir_out\[13\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[15\] GND " "Pin \"ir_out\[15\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[16\] GND " "Pin \"ir_out\[16\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[17\] GND " "Pin \"ir_out\[17\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[19\] GND " "Pin \"ir_out\[19\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[22\] GND " "Pin \"ir_out\[22\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[23\] GND " "Pin \"ir_out\[23\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[24\] GND " "Pin \"ir_out\[24\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[26\] GND " "Pin \"ir_out\[26\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[27\] GND " "Pin \"ir_out\[27\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[29\] GND " "Pin \"ir_out\[29\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[30\] GND " "Pin \"ir_out\[30\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_out\[31\] GND " "Pin \"ir_out\[31\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618915275679 "|Data_path|ir_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618915275679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618915275824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_pc_cond " "No output dependent on input pin \"wr_pc_cond\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|wr_pc_cond"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_flags\[0\] " "No output dependent on input pin \"m_flags\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_flags[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_flags\[1\] " "No output dependent on input pin \"m_flags\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_flags[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_flags\[2\] " "No output dependent on input pin \"m_flags\[2\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_flags[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_pc\[0\] " "No output dependent on input pin \"m_pc\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_pc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_pc\[1\] " "No output dependent on input pin \"m_pc\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_pc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_pc\[2\] " "No output dependent on input pin \"m_pc\[2\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_pc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tipo_inst\[0\] " "No output dependent on input pin \"tipo_inst\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|tipo_inst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tipo_inst\[1\] " "No output dependent on input pin \"tipo_inst\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|tipo_inst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tipo_inst\[2\] " "No output dependent on input pin \"tipo_inst\[2\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|tipo_inst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mask_b0 " "No output dependent on input pin \"mask_b0\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|mask_b0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_banco\[0\] " "No output dependent on input pin \"m_banco\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_banco[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_banco\[1\] " "No output dependent on input pin \"m_banco\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_banco[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en_banco " "No output dependent on input pin \"en_banco\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|en_banco"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_alu_a\[0\] " "No output dependent on input pin \"m_alu_a\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_alu_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_alu_a\[1\] " "No output dependent on input pin \"m_alu_a\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_alu_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_alu_b\[0\] " "No output dependent on input pin \"m_alu_b\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_alu_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_alu_b\[1\] " "No output dependent on input pin \"m_alu_b\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_alu_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_op\[0\] " "No output dependent on input pin \"alu_op\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|alu_op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_op\[1\] " "No output dependent on input pin \"alu_op\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|alu_op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_op\[2\] " "No output dependent on input pin \"alu_op\[2\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|alu_op[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_op\[3\] " "No output dependent on input pin \"alu_op\[3\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|alu_op[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_shamt " "No output dependent on input pin \"m_shamt\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_shamt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tipo_acc\[0\] " "No output dependent on input pin \"tipo_acc\[0\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|tipo_acc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tipo_acc\[1\] " "No output dependent on input pin \"tipo_acc\[1\]\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|tipo_acc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_u " "No output dependent on input pin \"l_u\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|l_u"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we_ram " "No output dependent on input pin \"we_ram\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|we_ram"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_ram " "No output dependent on input pin \"m_ram\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|m_ram"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_pc " "No output dependent on input pin \"wr_pc\"" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618915275849 "|Data_path|wr_pc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618915275849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618915275850 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618915275850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618915275850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618915275850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618915275872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:41:15 2021 " "Processing ended: Tue Apr 20 12:41:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618915275872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618915275872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618915275872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618915275872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618915276806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618915276807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:41:16 2021 " "Processing started: Tue Apr 20 12:41:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618915276807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618915276807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practica5 -c practica5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618915276807 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618915276869 ""}
{ "Info" "0" "" "Project  = practica5" {  } {  } 0 0 "Project  = practica5" 0 0 "Fitter" 0 0 1618915276869 ""}
{ "Info" "0" "" "Revision = practica5" {  } {  } 0 0 "Revision = practica5" 0 0 "Fitter" 0 0 1618915276869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618915276933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"practica5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618915276938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618915276958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618915276958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618915276990 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618915276997 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618915277279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618915277279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618915277279 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618915277279 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618915277280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618915277280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618915277280 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618915277280 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "No exact pin location assignment(s) for 64 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_pc_cond " "Pin wr_pc_cond not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr_pc_cond } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_pc_cond } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_flags\[0\] " "Pin m_flags\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_flags[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_flags[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_flags\[1\] " "Pin m_flags\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_flags[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_flags[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_flags\[2\] " "Pin m_flags\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_flags[2] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_flags[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_pc\[0\] " "Pin m_pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_pc[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_pc\[1\] " "Pin m_pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_pc[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_pc\[2\] " "Pin m_pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_pc[2] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tipo_inst\[0\] " "Pin tipo_inst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tipo_inst[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tipo_inst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tipo_inst\[1\] " "Pin tipo_inst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tipo_inst[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tipo_inst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tipo_inst\[2\] " "Pin tipo_inst\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tipo_inst[2] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tipo_inst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mask_b0 " "Pin mask_b0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mask_b0 } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mask_b0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_banco\[0\] " "Pin m_banco\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_banco[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_banco[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_banco\[1\] " "Pin m_banco\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_banco[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_banco[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_banco " "Pin en_banco not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_banco } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_banco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_alu_a\[0\] " "Pin m_alu_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_alu_a[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_alu_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_alu_a\[1\] " "Pin m_alu_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_alu_a[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_alu_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_alu_b\[0\] " "Pin m_alu_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_alu_b[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_alu_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_alu_b\[1\] " "Pin m_alu_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_alu_b[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_alu_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[0\] " "Pin alu_op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_op[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[1\] " "Pin alu_op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_op[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[2\] " "Pin alu_op\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_op[2] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[3\] " "Pin alu_op\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alu_op[3] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_shamt " "Pin m_shamt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_shamt } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_shamt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tipo_acc\[0\] " "Pin tipo_acc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tipo_acc[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tipo_acc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tipo_acc\[1\] " "Pin tipo_acc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tipo_acc[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tipo_acc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l_u " "Pin l_u not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { l_u } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l_u } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we_ram " "Pin we_ram not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { we_ram } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_ram " "Pin m_ram not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { m_ram } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[0\] " "Pin ir_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[0] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[1\] " "Pin ir_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[1] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[2\] " "Pin ir_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[2] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[3\] " "Pin ir_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[3] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[4\] " "Pin ir_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[4] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[5\] " "Pin ir_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[5] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[6\] " "Pin ir_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[6] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[7\] " "Pin ir_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[7] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[8\] " "Pin ir_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[8] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[9\] " "Pin ir_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[9] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[10\] " "Pin ir_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[10] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[11\] " "Pin ir_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[11] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[12\] " "Pin ir_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[12] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[13\] " "Pin ir_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[13] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[14\] " "Pin ir_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[14] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[15\] " "Pin ir_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[15] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[16\] " "Pin ir_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[16] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[17\] " "Pin ir_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[17] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[18\] " "Pin ir_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[18] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[19\] " "Pin ir_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[19] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[20\] " "Pin ir_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[20] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[21\] " "Pin ir_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[21] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[22\] " "Pin ir_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[22] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[23\] " "Pin ir_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[23] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[24\] " "Pin ir_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[24] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[25\] " "Pin ir_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[25] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[26\] " "Pin ir_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[26] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[27\] " "Pin ir_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[27] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[28\] " "Pin ir_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[28] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[29\] " "Pin ir_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[29] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[30\] " "Pin ir_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[30] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[31\] " "Pin ir_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[31] } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_pc " "Pin wr_pc not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr_pc } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_ir " "Pin en_ir not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_ir } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_ir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618915277316 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618915277316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica5.sdc " "Synopsys Design Constraints File file not found: 'practica5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618915277391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618915277392 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618915277393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618915277398 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618915277398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset_n (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618915277399 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618915277399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618915277429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618915277430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618915277430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618915277430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618915277430 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618915277430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618915277430 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618915277431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618915277435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1618915277435 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618915277435 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.3V 30 32 0 " "Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 30 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1618915277436 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1618915277436 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618915277436 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618915277437 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1618915277437 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618915277437 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915277452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618915278107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915278156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618915278161 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618915278260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915278260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618915278292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/SistemasDigitalesII/practica5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618915278687 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618915278687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915278731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618915278732 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1618915278732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618915278732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618915278737 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618915278739 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[0\] 0 " "Pin \"ir_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[1\] 0 " "Pin \"ir_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[2\] 0 " "Pin \"ir_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[3\] 0 " "Pin \"ir_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[4\] 0 " "Pin \"ir_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[5\] 0 " "Pin \"ir_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[6\] 0 " "Pin \"ir_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[7\] 0 " "Pin \"ir_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[8\] 0 " "Pin \"ir_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[9\] 0 " "Pin \"ir_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[10\] 0 " "Pin \"ir_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[11\] 0 " "Pin \"ir_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[12\] 0 " "Pin \"ir_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[13\] 0 " "Pin \"ir_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[14\] 0 " "Pin \"ir_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[15\] 0 " "Pin \"ir_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[16\] 0 " "Pin \"ir_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[17\] 0 " "Pin \"ir_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[18\] 0 " "Pin \"ir_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[19\] 0 " "Pin \"ir_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[20\] 0 " "Pin \"ir_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[21\] 0 " "Pin \"ir_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[22\] 0 " "Pin \"ir_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[23\] 0 " "Pin \"ir_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[24\] 0 " "Pin \"ir_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[25\] 0 " "Pin \"ir_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[26\] 0 " "Pin \"ir_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[27\] 0 " "Pin \"ir_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[28\] 0 " "Pin \"ir_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[29\] 0 " "Pin \"ir_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[30\] 0 " "Pin \"ir_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[31\] 0 " "Pin \"ir_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618915278740 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1618915278740 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618915278792 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618915278797 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618915278845 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915278981 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1618915279015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/SistemasDigitalesII/practica5/output_files/practica5.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/SistemasDigitalesII/practica5/output_files/practica5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618915279077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618915279179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:41:19 2021 " "Processing ended: Tue Apr 20 12:41:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618915279179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618915279179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618915279179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618915279179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618915279986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618915279987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:41:19 2021 " "Processing started: Tue Apr 20 12:41:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618915279987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618915279987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practica5 -c practica5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618915279987 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618915280590 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618915280612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618915280935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:41:20 2021 " "Processing ended: Tue Apr 20 12:41:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618915280935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618915280935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618915280935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618915280935 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618915281511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618915281850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618915281850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:41:21 2021 " "Processing started: Tue Apr 20 12:41:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618915281850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618915281850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practica5 -c practica5 " "Command: quartus_sta practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618915281850 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1618915281916 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618915282034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618915282055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618915282055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica5.sdc " "Synopsys Design Constraints File file not found: 'practica5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1618915282116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618915282117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282117 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1618915282118 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1618915282125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282152 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618915282152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -18.739 clk  " "   -1.631       -18.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618915282161 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1618915282174 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1618915282175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1618915282208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618915282208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -15.380 clk  " "   -1.380       -15.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618915282215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618915282215 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1618915282228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618915282252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618915282252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618915282301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:41:22 2021 " "Processing ended: Tue Apr 20 12:41:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618915282301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618915282301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618915282301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618915282301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618915283127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618915283127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:41:23 2021 " "Processing started: Tue Apr 20 12:41:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618915283127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618915283127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off practica5 -c practica5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618915283127 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "practica5.vho\", \"practica5_fast.vho practica5_vhd.sdo practica5_vhd_fast.sdo C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/ simulation " "Generated files \"practica5.vho\", \"practica5_fast.vho\", \"practica5_vhd.sdo\" and \"practica5_vhd_fast.sdo\" in directory \"C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1618915283365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618915283401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:41:23 2021 " "Processing ended: Tue Apr 20 12:41:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618915283401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618915283401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618915283401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618915283401 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618915283999 ""}
