// ------------------------------------------------------------------
// Copyright (c) 2004-2007 Atheros Corporation.  All rights reserved.
// 
//
// Permission to use, copy, modify, and/or distribute this software for any
// purpose with or without fee is hereby granted, provided that the above
// copyright notice and this permission notice appear in all copies.
//
// THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
// WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
// ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
// WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
// ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
// OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
//
//
// ------------------------------------------------------------------
//===================================================================
// Author(s): ="Atheros"
//===================================================================

/* Copyright (C) 2010 Denali Software Inc.  All rights reserved              */
/* THIS FILE IS AUTOMATICALLY GENERATED BY DENALI BLUEPRINT, DO NOT EDIT     */


#ifndef _WLAN_COEX_REG_REG_H_
#define _WLAN_COEX_REG_REG_H_


/* macros for MCI_COMMAND0 */
#define MCI_COMMAND0_ADDRESS                                                              0x00000000
#define MCI_COMMAND0_OFFSET                                                               0x00000000
#define MCI_COMMAND0_HEADER_MSB                                                                    7
#define MCI_COMMAND0_HEADER_LSB                                                                    0
#define MCI_COMMAND0_HEADER_MASK                                                          0x000000ff
#define MCI_COMMAND0_HEADER_GET(x)                                         (((x) & 0x000000ff) >> 0)
#define MCI_COMMAND0_HEADER_SET(x)                                         (((x) << 0) & 0x000000ff)
#define MCI_COMMAND0_LEN_MSB                                                                      12
#define MCI_COMMAND0_LEN_LSB                                                                       8
#define MCI_COMMAND0_LEN_MASK                                                             0x00001f00
#define MCI_COMMAND0_LEN_GET(x)                                            (((x) & 0x00001f00) >> 8)
#define MCI_COMMAND0_LEN_SET(x)                                            (((x) << 8) & 0x00001f00)
#define MCI_COMMAND0_DISABLE_TIMESTAMP_MSB                                                        13
#define MCI_COMMAND0_DISABLE_TIMESTAMP_LSB                                                        13
#define MCI_COMMAND0_DISABLE_TIMESTAMP_MASK                                               0x00002000
#define MCI_COMMAND0_DISABLE_TIMESTAMP_GET(x)                             (((x) & 0x00002000) >> 13)
#define MCI_COMMAND0_DISABLE_TIMESTAMP_SET(x)                             (((x) << 13) & 0x00002000)

/* macros for MCI_COMMAND1 */
#define MCI_COMMAND1_ADDRESS                                                              0x00000004
#define MCI_COMMAND1_OFFSET                                                               0x00000004
#define MCI_COMMAND1_ADDR_MSB                                                                     31
#define MCI_COMMAND1_ADDR_LSB                                                                      0
#define MCI_COMMAND1_ADDR_MASK                                                            0xffffffff
#define MCI_COMMAND1_ADDR_GET(x)                                           (((x) & 0xffffffff) >> 0)
#define MCI_COMMAND1_ADDR_SET(x)                                           (((x) << 0) & 0xffffffff)

/* macros for MCI_COMMAND2 */
#define MCI_COMMAND2_ADDRESS                                                              0x00000008
#define MCI_COMMAND2_OFFSET                                                               0x00000008
#define MCI_COMMAND2_RESET_TX_MSB                                                                  0
#define MCI_COMMAND2_RESET_TX_LSB                                                                  0
#define MCI_COMMAND2_RESET_TX_MASK                                                        0x00000001
#define MCI_COMMAND2_RESET_TX_GET(x)                                       (((x) & 0x00000001) >> 0)
#define MCI_COMMAND2_RESET_TX_SET(x)                                       (((x) << 0) & 0x00000001)
#define MCI_COMMAND2_RESET_RX_MSB                                                                  1
#define MCI_COMMAND2_RESET_RX_LSB                                                                  1
#define MCI_COMMAND2_RESET_RX_MASK                                                        0x00000002
#define MCI_COMMAND2_RESET_RX_GET(x)                                       (((x) & 0x00000002) >> 1)
#define MCI_COMMAND2_RESET_RX_SET(x)                                       (((x) << 1) & 0x00000002)
#define MCI_COMMAND2_RESET_RX_NUM_CYCLES_MSB                                                       9
#define MCI_COMMAND2_RESET_RX_NUM_CYCLES_LSB                                                       2
#define MCI_COMMAND2_RESET_RX_NUM_CYCLES_MASK                                             0x000003fc
#define MCI_COMMAND2_RESET_RX_NUM_CYCLES_GET(x)                            (((x) & 0x000003fc) >> 2)
#define MCI_COMMAND2_RESET_RX_NUM_CYCLES_SET(x)                            (((x) << 2) & 0x000003fc)

/* macros for MCI_RX_CTRL */
#define MCI_RX_CTRL_ADDRESS                                                               0x0000000c
#define MCI_RX_CTRL_OFFSET                                                                0x0000000c
#define MCI_RX_CTRL_DISABLE_TIMESTAMP_MSB                                                          0
#define MCI_RX_CTRL_DISABLE_TIMESTAMP_LSB                                                          0
#define MCI_RX_CTRL_DISABLE_TIMESTAMP_MASK                                                0x00000001
#define MCI_RX_CTRL_DISABLE_TIMESTAMP_GET(x)                               (((x) & 0x00000001) >> 0)
#define MCI_RX_CTRL_DISABLE_TIMESTAMP_SET(x)                               (((x) << 0) & 0x00000001)
#define MCI_RX_CTRL_DISABLE_MAXGAIN_RESET_MSB                                                      1
#define MCI_RX_CTRL_DISABLE_MAXGAIN_RESET_LSB                                                      1
#define MCI_RX_CTRL_DISABLE_MAXGAIN_RESET_MASK                                            0x00000002
#define MCI_RX_CTRL_DISABLE_MAXGAIN_RESET_GET(x)                           (((x) & 0x00000002) >> 1)
#define MCI_RX_CTRL_DISABLE_MAXGAIN_RESET_SET(x)                           (((x) << 1) & 0x00000002)
#define MCI_RX_CTRL_DISABLE_MAXGAIN_WBTIMER_RESET_MSB                                              2
#define MCI_RX_CTRL_DISABLE_MAXGAIN_WBTIMER_RESET_LSB                                              2
#define MCI_RX_CTRL_DISABLE_MAXGAIN_WBTIMER_RESET_MASK                                    0x00000004
#define MCI_RX_CTRL_DISABLE_MAXGAIN_WBTIMER_RESET_GET(x)                   (((x) & 0x00000004) >> 2)
#define MCI_RX_CTRL_DISABLE_MAXGAIN_WBTIMER_RESET_SET(x)                   (((x) << 2) & 0x00000004)

/* macros for MCI_TX_CTRL */
#define MCI_TX_CTRL_ADDRESS                                                               0x00000010
#define MCI_TX_CTRL_OFFSET                                                                0x00000010
#define MCI_TX_CTRL_CLK_DIV_MSB                                                                    1
#define MCI_TX_CTRL_CLK_DIV_LSB                                                                    0
#define MCI_TX_CTRL_CLK_DIV_MASK                                                          0x00000003
#define MCI_TX_CTRL_CLK_DIV_GET(x)                                         (((x) & 0x00000003) >> 0)
#define MCI_TX_CTRL_CLK_DIV_SET(x)                                         (((x) << 0) & 0x00000003)
#define MCI_TX_CTRL_DISABLE_LNA_UPDATES_MSB                                                        2
#define MCI_TX_CTRL_DISABLE_LNA_UPDATES_LSB                                                        2
#define MCI_TX_CTRL_DISABLE_LNA_UPDATES_MASK                                              0x00000004
#define MCI_TX_CTRL_DISABLE_LNA_UPDATES_GET(x)                             (((x) & 0x00000004) >> 2)
#define MCI_TX_CTRL_DISABLE_LNA_UPDATES_SET(x)                             (((x) << 2) & 0x00000004)
#define MCI_TX_CTRL_GAIN_UPDATE_FREQ_MSB                                                          23
#define MCI_TX_CTRL_GAIN_UPDATE_FREQ_LSB                                                           3
#define MCI_TX_CTRL_GAIN_UPDATE_FREQ_MASK                                                 0x00fffff8
#define MCI_TX_CTRL_GAIN_UPDATE_FREQ_GET(x)                                (((x) & 0x00fffff8) >> 3)
#define MCI_TX_CTRL_GAIN_UPDATE_FREQ_SET(x)                                (((x) << 3) & 0x00fffff8)
#define MCI_TX_CTRL_GAIN_UPDATE_NUM_MSB                                                           27
#define MCI_TX_CTRL_GAIN_UPDATE_NUM_LSB                                                           24
#define MCI_TX_CTRL_GAIN_UPDATE_NUM_MASK                                                  0x0f000000
#define MCI_TX_CTRL_GAIN_UPDATE_NUM_GET(x)                                (((x) & 0x0f000000) >> 24)
#define MCI_TX_CTRL_GAIN_UPDATE_NUM_SET(x)                                (((x) << 24) & 0x0f000000)

/* macros for MCI_MSG_ATTRIBUTES_TABLE */
#define MCI_MSG_ATTRIBUTES_TABLE_ADDRESS                                                  0x00000014
#define MCI_MSG_ATTRIBUTES_TABLE_OFFSET                                                   0x00000014
#define MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_EN_MSB                                                  15
#define MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_EN_LSB                                                   0
#define MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_EN_MASK                                         0x0000ffff
#define MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_EN_GET(x)                        (((x) & 0x0000ffff) >> 0)
#define MCI_MSG_ATTRIBUTES_TABLE_CHECKSUM_EN_SET(x)                        (((x) << 0) & 0x0000ffff)
#define MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_MSB                                                  31
#define MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_LSB                                                  16
#define MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_MASK                                         0xffff0000
#define MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_GET(x)                       (((x) & 0xffff0000) >> 16)
#define MCI_MSG_ATTRIBUTES_TABLE_INVALID_HDR_SET(x)                       (((x) << 16) & 0xffff0000)

/* macros for MCI_SCHD_TABLE_0 */
#define MCI_SCHD_TABLE_0_ADDRESS                                                          0x00000018
#define MCI_SCHD_TABLE_0_OFFSET                                                           0x00000018
#define MCI_SCHD_TABLE_0_BASE_ADDR_MSB                                                            31
#define MCI_SCHD_TABLE_0_BASE_ADDR_LSB                                                             0
#define MCI_SCHD_TABLE_0_BASE_ADDR_MASK                                                   0xffffffff
#define MCI_SCHD_TABLE_0_BASE_ADDR_GET(x)                                  (((x) & 0xffffffff) >> 0)
#define MCI_SCHD_TABLE_0_BASE_ADDR_SET(x)                                  (((x) << 0) & 0xffffffff)

/* macros for MCI_SCHD_TABLE_1 */
#define MCI_SCHD_TABLE_1_ADDRESS                                                          0x0000001c
#define MCI_SCHD_TABLE_1_OFFSET                                                           0x0000001c
#define MCI_SCHD_TABLE_1_OWN_MSB                                                                  15
#define MCI_SCHD_TABLE_1_OWN_LSB                                                                   0
#define MCI_SCHD_TABLE_1_OWN_MASK                                                         0x0000ffff
#define MCI_SCHD_TABLE_1_OWN_GET(x)                                        (((x) & 0x0000ffff) >> 0)
#define MCI_SCHD_TABLE_1_OWN_SET(x)                                        (((x) << 0) & 0x0000ffff)
#define MCI_SCHD_TABLE_1_SW_REQ_OWN_MSB                                                           31
#define MCI_SCHD_TABLE_1_SW_REQ_OWN_LSB                                                           16
#define MCI_SCHD_TABLE_1_SW_REQ_OWN_MASK                                                  0xffff0000
#define MCI_SCHD_TABLE_1_SW_REQ_OWN_GET(x)                                (((x) & 0xffff0000) >> 16)
#define MCI_SCHD_TABLE_1_SW_REQ_OWN_SET(x)                                (((x) << 16) & 0xffff0000)

/* macros for MCI_GPM_0 */
#define MCI_GPM_0_ADDRESS                                                                 0x00000020
#define MCI_GPM_0_OFFSET                                                                  0x00000020
#define MCI_GPM_0_START_ADDR_MSB                                                                  31
#define MCI_GPM_0_START_ADDR_LSB                                                                   0
#define MCI_GPM_0_START_ADDR_MASK                                                         0xffffffff
#define MCI_GPM_0_START_ADDR_GET(x)                                        (((x) & 0xffffffff) >> 0)
#define MCI_GPM_0_START_ADDR_SET(x)                                        (((x) << 0) & 0xffffffff)

/* macros for MCI_GPM_1 */
#define MCI_GPM_1_ADDRESS                                                                 0x00000024
#define MCI_GPM_1_OFFSET                                                                  0x00000024
#define MCI_GPM_1_LEN_MSB                                                                         15
#define MCI_GPM_1_LEN_LSB                                                                          0
#define MCI_GPM_1_LEN_MASK                                                                0x0000ffff
#define MCI_GPM_1_LEN_GET(x)                                               (((x) & 0x0000ffff) >> 0)
#define MCI_GPM_1_LEN_SET(x)                                               (((x) << 0) & 0x0000ffff)
#define MCI_GPM_1_WRITE_PTR_MSB                                                                   31
#define MCI_GPM_1_WRITE_PTR_LSB                                                                   16
#define MCI_GPM_1_WRITE_PTR_MASK                                                          0xffff0000
#define MCI_GPM_1_WRITE_PTR_GET(x)                                        (((x) & 0xffff0000) >> 16)

/* macros for MCI_INTERRUPT_RAW */
#define MCI_INTERRUPT_RAW_ADDRESS                                                         0x00000028
#define MCI_INTERRUPT_RAW_OFFSET                                                          0x00000028
#define MCI_INTERRUPT_RAW_SW_MSG_DONE_MSB                                                          0
#define MCI_INTERRUPT_RAW_SW_MSG_DONE_LSB                                                          0
#define MCI_INTERRUPT_RAW_SW_MSG_DONE_MASK                                                0x00000001
#define MCI_INTERRUPT_RAW_SW_MSG_DONE_GET(x)                               (((x) & 0x00000001) >> 0)
#define MCI_INTERRUPT_RAW_SW_MSG_DONE_SET(x)                               (((x) << 0) & 0x00000001)
#define MCI_INTERRUPT_RAW_CPU_INT_MSG_MSB                                                          1
#define MCI_INTERRUPT_RAW_CPU_INT_MSG_LSB                                                          1
#define MCI_INTERRUPT_RAW_CPU_INT_MSG_MASK                                                0x00000002
#define MCI_INTERRUPT_RAW_CPU_INT_MSG_GET(x)                               (((x) & 0x00000002) >> 1)
#define MCI_INTERRUPT_RAW_CPU_INT_MSG_SET(x)                               (((x) << 1) & 0x00000002)
#define MCI_INTERRUPT_RAW_RX_CKSUM_FAIL_MSB                                                        2
#define MCI_INTERRUPT_RAW_RX_CKSUM_FAIL_LSB                                                        2
#define MCI_INTERRUPT_RAW_RX_CKSUM_FAIL_MASK                                              0x00000004
#define MCI_INTERRUPT_RAW_RX_CKSUM_FAIL_GET(x)                             (((x) & 0x00000004) >> 2)
#define MCI_INTERRUPT_RAW_RX_CKSUM_FAIL_SET(x)                             (((x) << 2) & 0x00000004)
#define MCI_INTERRUPT_RAW_RX_INVALID_HDR_MSB                                                       3
#define MCI_INTERRUPT_RAW_RX_INVALID_HDR_LSB                                                       3
#define MCI_INTERRUPT_RAW_RX_INVALID_HDR_MASK                                             0x00000008
#define MCI_INTERRUPT_RAW_RX_INVALID_HDR_GET(x)                            (((x) & 0x00000008) >> 3)
#define MCI_INTERRUPT_RAW_RX_INVALID_HDR_SET(x)                            (((x) << 3) & 0x00000008)
#define MCI_INTERRUPT_RAW_RX_HW_MSG_FAIL_MSB                                                       4
#define MCI_INTERRUPT_RAW_RX_HW_MSG_FAIL_LSB                                                       4
#define MCI_INTERRUPT_RAW_RX_HW_MSG_FAIL_MASK                                             0x00000010
#define MCI_INTERRUPT_RAW_RX_HW_MSG_FAIL_GET(x)                            (((x) & 0x00000010) >> 4)
#define MCI_INTERRUPT_RAW_RX_HW_MSG_FAIL_SET(x)                            (((x) << 4) & 0x00000010)
#define MCI_INTERRUPT_RAW_RX_SW_MSG_FAIL_MSB                                                       5
#define MCI_INTERRUPT_RAW_RX_SW_MSG_FAIL_LSB                                                       5
#define MCI_INTERRUPT_RAW_RX_SW_MSG_FAIL_MASK                                             0x00000020
#define MCI_INTERRUPT_RAW_RX_SW_MSG_FAIL_GET(x)                            (((x) & 0x00000020) >> 5)
#define MCI_INTERRUPT_RAW_RX_SW_MSG_FAIL_SET(x)                            (((x) << 5) & 0x00000020)
#define MCI_INTERRUPT_RAW_TX_HW_MSG_FAIL_MSB                                                       7
#define MCI_INTERRUPT_RAW_TX_HW_MSG_FAIL_LSB                                                       7
#define MCI_INTERRUPT_RAW_TX_HW_MSG_FAIL_MASK                                             0x00000080
#define MCI_INTERRUPT_RAW_TX_HW_MSG_FAIL_GET(x)                            (((x) & 0x00000080) >> 7)
#define MCI_INTERRUPT_RAW_TX_HW_MSG_FAIL_SET(x)                            (((x) << 7) & 0x00000080)
#define MCI_INTERRUPT_RAW_TX_SW_MSG_FAIL_MSB                                                       8
#define MCI_INTERRUPT_RAW_TX_SW_MSG_FAIL_LSB                                                       8
#define MCI_INTERRUPT_RAW_TX_SW_MSG_FAIL_MASK                                             0x00000100
#define MCI_INTERRUPT_RAW_TX_SW_MSG_FAIL_GET(x)                            (((x) & 0x00000100) >> 8)
#define MCI_INTERRUPT_RAW_TX_SW_MSG_FAIL_SET(x)                            (((x) << 8) & 0x00000100)
#define MCI_INTERRUPT_RAW_RX_MSG_MSB                                                               9
#define MCI_INTERRUPT_RAW_RX_MSG_LSB                                                               9
#define MCI_INTERRUPT_RAW_RX_MSG_MASK                                                     0x00000200
#define MCI_INTERRUPT_RAW_RX_MSG_GET(x)                                    (((x) & 0x00000200) >> 9)
#define MCI_INTERRUPT_RAW_RX_MSG_SET(x)                                    (((x) << 9) & 0x00000200)
#define MCI_INTERRUPT_RAW_REMOTE_SLEEP_UPDATE_MSB                                                 10
#define MCI_INTERRUPT_RAW_REMOTE_SLEEP_UPDATE_LSB                                                 10
#define MCI_INTERRUPT_RAW_REMOTE_SLEEP_UPDATE_MASK                                        0x00000400
#define MCI_INTERRUPT_RAW_REMOTE_SLEEP_UPDATE_GET(x)                      (((x) & 0x00000400) >> 10)
#define MCI_INTERRUPT_RAW_REMOTE_SLEEP_UPDATE_SET(x)                      (((x) << 10) & 0x00000400)
#define MCI_INTERRUPT_RAW_BT_PRI_MSB                                                              26
#define MCI_INTERRUPT_RAW_BT_PRI_LSB                                                              11
#define MCI_INTERRUPT_RAW_BT_PRI_MASK                                                     0x07fff800
#define MCI_INTERRUPT_RAW_BT_PRI_GET(x)                                   (((x) & 0x07fff800) >> 11)
#define MCI_INTERRUPT_RAW_BT_PRI_SET(x)                                   (((x) << 11) & 0x07fff800)
#define MCI_INTERRUPT_RAW_BT_PRI_THRESH_MSB                                                       27
#define MCI_INTERRUPT_RAW_BT_PRI_THRESH_LSB                                                       27
#define MCI_INTERRUPT_RAW_BT_PRI_THRESH_MASK                                              0x08000000
#define MCI_INTERRUPT_RAW_BT_PRI_THRESH_GET(x)                            (((x) & 0x08000000) >> 27)
#define MCI_INTERRUPT_RAW_BT_PRI_THRESH_SET(x)                            (((x) << 27) & 0x08000000)
#define MCI_INTERRUPT_RAW_BT_FREQ_MSB                                                             28
#define MCI_INTERRUPT_RAW_BT_FREQ_LSB                                                             28
#define MCI_INTERRUPT_RAW_BT_FREQ_MASK                                                    0x10000000
#define MCI_INTERRUPT_RAW_BT_FREQ_GET(x)                                  (((x) & 0x10000000) >> 28)
#define MCI_INTERRUPT_RAW_BT_FREQ_SET(x)                                  (((x) << 28) & 0x10000000)
#define MCI_INTERRUPT_RAW_BT_STOMP_MSB                                                            29
#define MCI_INTERRUPT_RAW_BT_STOMP_LSB                                                            29
#define MCI_INTERRUPT_RAW_BT_STOMP_MASK                                                   0x20000000
#define MCI_INTERRUPT_RAW_BT_STOMP_GET(x)                                 (((x) & 0x20000000) >> 29)
#define MCI_INTERRUPT_RAW_BT_STOMP_SET(x)                                 (((x) << 29) & 0x20000000)

/* macros for MCI_INTERRUPT_EN */
#define MCI_INTERRUPT_EN_ADDRESS                                                          0x0000002c
#define MCI_INTERRUPT_EN_OFFSET                                                           0x0000002c
#define MCI_INTERRUPT_EN_SW_MSG_DONE_MSB                                                           0
#define MCI_INTERRUPT_EN_SW_MSG_DONE_LSB                                                           0
#define MCI_INTERRUPT_EN_SW_MSG_DONE_MASK                                                 0x00000001
#define MCI_INTERRUPT_EN_SW_MSG_DONE_GET(x)                                (((x) & 0x00000001) >> 0)
#define MCI_INTERRUPT_EN_SW_MSG_DONE_SET(x)                                (((x) << 0) & 0x00000001)
#define MCI_INTERRUPT_EN_CPU_INT_MSG_MSB                                                           1
#define MCI_INTERRUPT_EN_CPU_INT_MSG_LSB                                                           1
#define MCI_INTERRUPT_EN_CPU_INT_MSG_MASK                                                 0x00000002
#define MCI_INTERRUPT_EN_CPU_INT_MSG_GET(x)                                (((x) & 0x00000002) >> 1)
#define MCI_INTERRUPT_EN_CPU_INT_MSG_SET(x)                                (((x) << 1) & 0x00000002)
#define MCI_INTERRUPT_EN_RX_CKSUM_FAIL_MSB                                                         2
#define MCI_INTERRUPT_EN_RX_CKSUM_FAIL_LSB                                                         2
#define MCI_INTERRUPT_EN_RX_CKSUM_FAIL_MASK                                               0x00000004
#define MCI_INTERRUPT_EN_RX_CKSUM_FAIL_GET(x)                              (((x) & 0x00000004) >> 2)
#define MCI_INTERRUPT_EN_RX_CKSUM_FAIL_SET(x)                              (((x) << 2) & 0x00000004)
#define MCI_INTERRUPT_EN_RX_INVALID_HDR_MSB                                                        3
#define MCI_INTERRUPT_EN_RX_INVALID_HDR_LSB                                                        3
#define MCI_INTERRUPT_EN_RX_INVALID_HDR_MASK                                              0x00000008
#define MCI_INTERRUPT_EN_RX_INVALID_HDR_GET(x)                             (((x) & 0x00000008) >> 3)
#define MCI_INTERRUPT_EN_RX_INVALID_HDR_SET(x)                             (((x) << 3) & 0x00000008)
#define MCI_INTERRUPT_EN_RX_HW_MSG_FAIL_MSB                                                        4
#define MCI_INTERRUPT_EN_RX_HW_MSG_FAIL_LSB                                                        4
#define MCI_INTERRUPT_EN_RX_HW_MSG_FAIL_MASK                                              0x00000010
#define MCI_INTERRUPT_EN_RX_HW_MSG_FAIL_GET(x)                             (((x) & 0x00000010) >> 4)
#define MCI_INTERRUPT_EN_RX_HW_MSG_FAIL_SET(x)                             (((x) << 4) & 0x00000010)
#define MCI_INTERRUPT_EN_RX_SW_MSG_FAIL_MSB                                                        5
#define MCI_INTERRUPT_EN_RX_SW_MSG_FAIL_LSB                                                        5
#define MCI_INTERRUPT_EN_RX_SW_MSG_FAIL_MASK                                              0x00000020
#define MCI_INTERRUPT_EN_RX_SW_MSG_FAIL_GET(x)                             (((x) & 0x00000020) >> 5)
#define MCI_INTERRUPT_EN_RX_SW_MSG_FAIL_SET(x)                             (((x) << 5) & 0x00000020)
#define MCI_INTERRUPT_EN_TX_HW_MSG_FAIL_MSB                                                        7
#define MCI_INTERRUPT_EN_TX_HW_MSG_FAIL_LSB                                                        7
#define MCI_INTERRUPT_EN_TX_HW_MSG_FAIL_MASK                                              0x00000080
#define MCI_INTERRUPT_EN_TX_HW_MSG_FAIL_GET(x)                             (((x) & 0x00000080) >> 7)
#define MCI_INTERRUPT_EN_TX_HW_MSG_FAIL_SET(x)                             (((x) << 7) & 0x00000080)
#define MCI_INTERRUPT_EN_TX_SW_MSG_FAIL_MSB                                                        8
#define MCI_INTERRUPT_EN_TX_SW_MSG_FAIL_LSB                                                        8
#define MCI_INTERRUPT_EN_TX_SW_MSG_FAIL_MASK                                              0x00000100
#define MCI_INTERRUPT_EN_TX_SW_MSG_FAIL_GET(x)                             (((x) & 0x00000100) >> 8)
#define MCI_INTERRUPT_EN_TX_SW_MSG_FAIL_SET(x)                             (((x) << 8) & 0x00000100)
#define MCI_INTERRUPT_EN_RX_MSG_MSB                                                                9
#define MCI_INTERRUPT_EN_RX_MSG_LSB                                                                9
#define MCI_INTERRUPT_EN_RX_MSG_MASK                                                      0x00000200
#define MCI_INTERRUPT_EN_RX_MSG_GET(x)                                     (((x) & 0x00000200) >> 9)
#define MCI_INTERRUPT_EN_RX_MSG_SET(x)                                     (((x) << 9) & 0x00000200)
#define MCI_INTERRUPT_EN_REMOTE_SLEEP_UPDATE_MSB                                                  10
#define MCI_INTERRUPT_EN_REMOTE_SLEEP_UPDATE_LSB                                                  10
#define MCI_INTERRUPT_EN_REMOTE_SLEEP_UPDATE_MASK                                         0x00000400
#define MCI_INTERRUPT_EN_REMOTE_SLEEP_UPDATE_GET(x)                       (((x) & 0x00000400) >> 10)
#define MCI_INTERRUPT_EN_REMOTE_SLEEP_UPDATE_SET(x)                       (((x) << 10) & 0x00000400)
#define MCI_INTERRUPT_EN_BT_PRI_MSB                                                               26
#define MCI_INTERRUPT_EN_BT_PRI_LSB                                                               11
#define MCI_INTERRUPT_EN_BT_PRI_MASK                                                      0x07fff800
#define MCI_INTERRUPT_EN_BT_PRI_GET(x)                                    (((x) & 0x07fff800) >> 11)
#define MCI_INTERRUPT_EN_BT_PRI_SET(x)                                    (((x) << 11) & 0x07fff800)
#define MCI_INTERRUPT_EN_BT_PRI_THRESH_MSB                                                        27
#define MCI_INTERRUPT_EN_BT_PRI_THRESH_LSB                                                        27
#define MCI_INTERRUPT_EN_BT_PRI_THRESH_MASK                                               0x08000000
#define MCI_INTERRUPT_EN_BT_PRI_THRESH_GET(x)                             (((x) & 0x08000000) >> 27)
#define MCI_INTERRUPT_EN_BT_PRI_THRESH_SET(x)                             (((x) << 27) & 0x08000000)
#define MCI_INTERRUPT_EN_BT_FREQ_MSB                                                              28
#define MCI_INTERRUPT_EN_BT_FREQ_LSB                                                              28
#define MCI_INTERRUPT_EN_BT_FREQ_MASK                                                     0x10000000
#define MCI_INTERRUPT_EN_BT_FREQ_GET(x)                                   (((x) & 0x10000000) >> 28)
#define MCI_INTERRUPT_EN_BT_FREQ_SET(x)                                   (((x) << 28) & 0x10000000)
#define MCI_INTERRUPT_EN_BT_STOMP_MSB                                                             29
#define MCI_INTERRUPT_EN_BT_STOMP_LSB                                                             29
#define MCI_INTERRUPT_EN_BT_STOMP_MASK                                                    0x20000000
#define MCI_INTERRUPT_EN_BT_STOMP_GET(x)                                  (((x) & 0x20000000) >> 29)
#define MCI_INTERRUPT_EN_BT_STOMP_SET(x)                                  (((x) << 29) & 0x20000000)

/* macros for MCI_REMOTE_CPU_INT */
#define MCI_REMOTE_CPU_INT_ADDRESS                                                        0x00000030
#define MCI_REMOTE_CPU_INT_OFFSET                                                         0x00000030
#define MCI_REMOTE_CPU_INT_BODY_MSB                                                               31
#define MCI_REMOTE_CPU_INT_BODY_LSB                                                                0
#define MCI_REMOTE_CPU_INT_BODY_MASK                                                      0xffffffff
#define MCI_REMOTE_CPU_INT_BODY_GET(x)                                     (((x) & 0xffffffff) >> 0)
#define MCI_REMOTE_CPU_INT_BODY_SET(x)                                     (((x) << 0) & 0xffffffff)

/* macros for MCI_REMOTE_CPU_INT_EN */
#define MCI_REMOTE_CPU_INT_EN_ADDRESS                                                     0x00000034
#define MCI_REMOTE_CPU_INT_EN_OFFSET                                                      0x00000034
#define MCI_REMOTE_CPU_INT_EN_BODY_MSB                                                            31
#define MCI_REMOTE_CPU_INT_EN_BODY_LSB                                                             0
#define MCI_REMOTE_CPU_INT_EN_BODY_MASK                                                   0xffffffff
#define MCI_REMOTE_CPU_INT_EN_BODY_GET(x)                                  (((x) & 0xffffffff) >> 0)
#define MCI_REMOTE_CPU_INT_EN_BODY_SET(x)                                  (((x) << 0) & 0xffffffff)

/* macros for MCI_INTERRUPT_RX_MSG_RAW */
#define MCI_INTERRUPT_RX_MSG_RAW_ADDRESS                                                  0x00000038
#define MCI_INTERRUPT_RX_MSG_RAW_OFFSET                                                   0x00000038
#define MCI_INTERRUPT_RX_MSG_RAW_REMOTE_RESET_MSB                                                  0
#define MCI_INTERRUPT_RX_MSG_RAW_REMOTE_RESET_LSB                                                  0
#define MCI_INTERRUPT_RX_MSG_RAW_REMOTE_RESET_MASK                                        0x00000001
#define MCI_INTERRUPT_RX_MSG_RAW_REMOTE_RESET_GET(x)                       (((x) & 0x00000001) >> 0)
#define MCI_INTERRUPT_RX_MSG_RAW_REMOTE_RESET_SET(x)                       (((x) << 0) & 0x00000001)
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_CTRL_MSB                                                      1
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_CTRL_LSB                                                      1
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_CTRL_MASK                                            0x00000002
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_CTRL_GET(x)                           (((x) & 0x00000002) >> 1)
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_CTRL_SET(x)                           (((x) << 1) & 0x00000002)
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_NACK_MSB                                                     2
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_NACK_LSB                                                     2
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_NACK_MASK                                           0x00000004
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_NACK_GET(x)                          (((x) & 0x00000004) >> 2)
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_NACK_SET(x)                          (((x) << 2) & 0x00000004)
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_INFO_MSB                                                     3
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_INFO_LSB                                                     3
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_INFO_MASK                                           0x00000008
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_INFO_GET(x)                          (((x) & 0x00000008) >> 3)
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_INFO_SET(x)                          (((x) << 3) & 0x00000008)
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_RST_MSB                                                      4
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_RST_LSB                                                      4
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_RST_MASK                                            0x00000010
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_RST_GET(x)                           (((x) & 0x00000010) >> 4)
#define MCI_INTERRUPT_RX_MSG_RAW_CONT_RST_SET(x)                           (((x) << 4) & 0x00000010)
#define MCI_INTERRUPT_RX_MSG_RAW_SCHD_INFO_MSB                                                     5
#define MCI_INTERRUPT_RX_MSG_RAW_SCHD_INFO_LSB                                                     5
#define MCI_INTERRUPT_RX_MSG_RAW_SCHD_INFO_MASK                                           0x00000020
#define MCI_INTERRUPT_RX_MSG_RAW_SCHD_INFO_GET(x)                          (((x) & 0x00000020) >> 5)
#define MCI_INTERRUPT_RX_MSG_RAW_SCHD_INFO_SET(x)                          (((x) << 5) & 0x00000020)
#define MCI_INTERRUPT_RX_MSG_RAW_CPU_INT_MSB                                                       6
#define MCI_INTERRUPT_RX_MSG_RAW_CPU_INT_LSB                                                       6
#define MCI_INTERRUPT_RX_MSG_RAW_CPU_INT_MASK                                             0x00000040
#define MCI_INTERRUPT_RX_MSG_RAW_CPU_INT_GET(x)                            (((x) & 0x00000040) >> 6)
#define MCI_INTERRUPT_RX_MSG_RAW_CPU_INT_SET(x)                            (((x) << 6) & 0x00000040)
#define MCI_INTERRUPT_RX_MSG_RAW_GPM_MSB                                                           8
#define MCI_INTERRUPT_RX_MSG_RAW_GPM_LSB                                                           8
#define MCI_INTERRUPT_RX_MSG_RAW_GPM_MASK                                                 0x00000100
#define MCI_INTERRUPT_RX_MSG_RAW_GPM_GET(x)                                (((x) & 0x00000100) >> 8)
#define MCI_INTERRUPT_RX_MSG_RAW_GPM_SET(x)                                (((x) << 8) & 0x00000100)
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_INFO_MSB                                                      9
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_INFO_LSB                                                      9
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_INFO_MASK                                            0x00000200
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_INFO_GET(x)                           (((x) & 0x00000200) >> 9)
#define MCI_INTERRUPT_RX_MSG_RAW_LNA_INFO_SET(x)                           (((x) << 9) & 0x00000200)
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_SLEEPING_MSB                                                 10
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_SLEEPING_LSB                                                 10
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_SLEEPING_MASK                                        0x00000400
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_SLEEPING_GET(x)                      (((x) & 0x00000400) >> 10)
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_SLEEPING_SET(x)                      (((x) << 10) & 0x00000400)
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_WAKING_MSB                                                   11
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_WAKING_LSB                                                   11
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_WAKING_MASK                                          0x00000800
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_WAKING_GET(x)                        (((x) & 0x00000800) >> 11)
#define MCI_INTERRUPT_RX_MSG_RAW_SYS_WAKING_SET(x)                        (((x) << 11) & 0x00000800)
#define MCI_INTERRUPT_RX_MSG_RAW_REQ_WAKE_MSB                                                     12
#define MCI_INTERRUPT_RX_MSG_RAW_REQ_WAKE_LSB                                                     12
#define MCI_INTERRUPT_RX_MSG_RAW_REQ_WAKE_MASK                                            0x00001000
#define MCI_INTERRUPT_RX_MSG_RAW_REQ_WAKE_GET(x)                          (((x) & 0x00001000) >> 12)
#define MCI_INTERRUPT_RX_MSG_RAW_REQ_WAKE_SET(x)                          (((x) << 12) & 0x00001000)

/* macros for MCI_INTERRUPT_RX_MSG_EN */
#define MCI_INTERRUPT_RX_MSG_EN_ADDRESS                                                   0x0000003c
#define MCI_INTERRUPT_RX_MSG_EN_OFFSET                                                    0x0000003c
#define MCI_INTERRUPT_RX_MSG_EN_REMOTE_RESET_MSB                                                   0
#define MCI_INTERRUPT_RX_MSG_EN_REMOTE_RESET_LSB                                                   0
#define MCI_INTERRUPT_RX_MSG_EN_REMOTE_RESET_MASK                                         0x00000001
#define MCI_INTERRUPT_RX_MSG_EN_REMOTE_RESET_GET(x)                        (((x) & 0x00000001) >> 0)
#define MCI_INTERRUPT_RX_MSG_EN_REMOTE_RESET_SET(x)                        (((x) << 0) & 0x00000001)
#define MCI_INTERRUPT_RX_MSG_EN_LNA_CTRL_MSB                                                       1
#define MCI_INTERRUPT_RX_MSG_EN_LNA_CTRL_LSB                                                       1
#define MCI_INTERRUPT_RX_MSG_EN_LNA_CTRL_MASK                                             0x00000002
#define MCI_INTERRUPT_RX_MSG_EN_LNA_CTRL_GET(x)                            (((x) & 0x00000002) >> 1)
#define MCI_INTERRUPT_RX_MSG_EN_LNA_CTRL_SET(x)                            (((x) << 1) & 0x00000002)
#define MCI_INTERRUPT_RX_MSG_EN_CONT_NACK_MSB                                                      2
#define MCI_INTERRUPT_RX_MSG_EN_CONT_NACK_LSB                                                      2
#define MCI_INTERRUPT_RX_MSG_EN_CONT_NACK_MASK                                            0x00000004
#define MCI_INTERRUPT_RX_MSG_EN_CONT_NACK_GET(x)                           (((x) & 0x00000004) >> 2)
#define MCI_INTERRUPT_RX_MSG_EN_CONT_NACK_SET(x)                           (((x) << 2) & 0x00000004)
#define MCI_INTERRUPT_RX_MSG_EN_CONT_INFO_MSB                                                      3
#define MCI_INTERRUPT_RX_MSG_EN_CONT_INFO_LSB                                                      3
#define MCI_INTERRUPT_RX_MSG_EN_CONT_INFO_MASK                                            0x00000008
#define MCI_INTERRUPT_RX_MSG_EN_CONT_INFO_GET(x)                           (((x) & 0x00000008) >> 3)
#define MCI_INTERRUPT_RX_MSG_EN_CONT_INFO_SET(x)                           (((x) << 3) & 0x00000008)
#define MCI_INTERRUPT_RX_MSG_EN_CONT_RST_MSB                                                       4
#define MCI_INTERRUPT_RX_MSG_EN_CONT_RST_LSB                                                       4
#define MCI_INTERRUPT_RX_MSG_EN_CONT_RST_MASK                                             0x00000010
#define MCI_INTERRUPT_RX_MSG_EN_CONT_RST_GET(x)                            (((x) & 0x00000010) >> 4)
#define MCI_INTERRUPT_RX_MSG_EN_CONT_RST_SET(x)                            (((x) << 4) & 0x00000010)
#define MCI_INTERRUPT_RX_MSG_EN_SCHD_INFO_MSB                                                      5
#define MCI_INTERRUPT_RX_MSG_EN_SCHD_INFO_LSB                                                      5
#define MCI_INTERRUPT_RX_MSG_EN_SCHD_INFO_MASK                                            0x00000020
#define MCI_INTERRUPT_RX_MSG_EN_SCHD_INFO_GET(x)                           (((x) & 0x00000020) >> 5)
#define MCI_INTERRUPT_RX_MSG_EN_SCHD_INFO_SET(x)                           (((x) << 5) & 0x00000020)
#define MCI_INTERRUPT_RX_MSG_EN_CPU_INT_MSB                                                        6
#define MCI_INTERRUPT_RX_MSG_EN_CPU_INT_LSB                                                        6
#define MCI_INTERRUPT_RX_MSG_EN_CPU_INT_MASK                                              0x00000040
#define MCI_INTERRUPT_RX_MSG_EN_CPU_INT_GET(x)                             (((x) & 0x00000040) >> 6)
#define MCI_INTERRUPT_RX_MSG_EN_CPU_INT_SET(x)                             (((x) << 6) & 0x00000040)
#define MCI_INTERRUPT_RX_MSG_EN_GPM_MSB                                                            8
#define MCI_INTERRUPT_RX_MSG_EN_GPM_LSB                                                            8
#define MCI_INTERRUPT_RX_MSG_EN_GPM_MASK                                                  0x00000100
#define MCI_INTERRUPT_RX_MSG_EN_GPM_GET(x)                                 (((x) & 0x00000100) >> 8)
#define MCI_INTERRUPT_RX_MSG_EN_GPM_SET(x)                                 (((x) << 8) & 0x00000100)
#define MCI_INTERRUPT_RX_MSG_EN_LNA_INFO_MSB                                                       9
#define MCI_INTERRUPT_RX_MSG_EN_LNA_INFO_LSB                                                       9
#define MCI_INTERRUPT_RX_MSG_EN_LNA_INFO_MASK                                             0x00000200
#define MCI_INTERRUPT_RX_MSG_EN_LNA_INFO_GET(x)                            (((x) & 0x00000200) >> 9)
#define MCI_INTERRUPT_RX_MSG_EN_LNA_INFO_SET(x)                            (((x) << 9) & 0x00000200)
#define MCI_INTERRUPT_RX_MSG_EN_SYS_SLEEPING_MSB                                                  10
#define MCI_INTERRUPT_RX_MSG_EN_SYS_SLEEPING_LSB                                                  10
#define MCI_INTERRUPT_RX_MSG_EN_SYS_SLEEPING_MASK                                         0x00000400
#define MCI_INTERRUPT_RX_MSG_EN_SYS_SLEEPING_GET(x)                       (((x) & 0x00000400) >> 10)
#define MCI_INTERRUPT_RX_MSG_EN_SYS_SLEEPING_SET(x)                       (((x) << 10) & 0x00000400)
#define MCI_INTERRUPT_RX_MSG_EN_SYS_WAKING_MSB                                                    11
#define MCI_INTERRUPT_RX_MSG_EN_SYS_WAKING_LSB                                                    11
#define MCI_INTERRUPT_RX_MSG_EN_SYS_WAKING_MASK                                           0x00000800
#define MCI_INTERRUPT_RX_MSG_EN_SYS_WAKING_GET(x)                         (((x) & 0x00000800) >> 11)
#define MCI_INTERRUPT_RX_MSG_EN_SYS_WAKING_SET(x)                         (((x) << 11) & 0x00000800)
#define MCI_INTERRUPT_RX_MSG_EN_REQ_WAKE_MSB                                                      12
#define MCI_INTERRUPT_RX_MSG_EN_REQ_WAKE_LSB                                                      12
#define MCI_INTERRUPT_RX_MSG_EN_REQ_WAKE_MASK                                             0x00001000
#define MCI_INTERRUPT_RX_MSG_EN_REQ_WAKE_GET(x)                           (((x) & 0x00001000) >> 12)
#define MCI_INTERRUPT_RX_MSG_EN_REQ_WAKE_SET(x)                           (((x) << 12) & 0x00001000)

/* macros for MCI_CPU_INT */
#define MCI_CPU_INT_ADDRESS                                                               0x00000040
#define MCI_CPU_INT_OFFSET                                                                0x00000040
#define MCI_CPU_INT_MSG_MSB                                                                       31
#define MCI_CPU_INT_MSG_LSB                                                                        0
#define MCI_CPU_INT_MSG_MASK                                                              0xffffffff
#define MCI_CPU_INT_MSG_GET(x)                                             (((x) & 0xffffffff) >> 0)
#define MCI_CPU_INT_MSG_SET(x)                                             (((x) << 0) & 0xffffffff)

/* macros for MCI_RX_STATUS */
#define MCI_RX_STATUS_ADDRESS                                                             0x00000044
#define MCI_RX_STATUS_OFFSET                                                              0x00000044
#define MCI_RX_STATUS_SCHD_MSG_INDEX_MSB                                                          11
#define MCI_RX_STATUS_SCHD_MSG_INDEX_LSB                                                           8
#define MCI_RX_STATUS_SCHD_MSG_INDEX_MASK                                                 0x00000f00
#define MCI_RX_STATUS_SCHD_MSG_INDEX_GET(x)                                (((x) & 0x00000f00) >> 8)
#define MCI_RX_STATUS_REMOTE_SLEEP_MSB                                                            12
#define MCI_RX_STATUS_REMOTE_SLEEP_LSB                                                            12
#define MCI_RX_STATUS_REMOTE_SLEEP_MASK                                                   0x00001000
#define MCI_RX_STATUS_REMOTE_SLEEP_GET(x)                                 (((x) & 0x00001000) >> 12)

/* macros for MCI_CONT_STATUS */
#define MCI_CONT_STATUS_ADDRESS                                                           0x00000048
#define MCI_CONT_STATUS_OFFSET                                                            0x00000048
#define MCI_CONT_STATUS_RSSI_POWER_MSB                                                             7
#define MCI_CONT_STATUS_RSSI_POWER_LSB                                                             0
#define MCI_CONT_STATUS_RSSI_POWER_MASK                                                   0x000000ff
#define MCI_CONT_STATUS_RSSI_POWER_GET(x)                                  (((x) & 0x000000ff) >> 0)
#define MCI_CONT_STATUS_PRIORITY_MSB                                                              15
#define MCI_CONT_STATUS_PRIORITY_LSB                                                               8
#define MCI_CONT_STATUS_PRIORITY_MASK                                                     0x0000ff00
#define MCI_CONT_STATUS_PRIORITY_GET(x)                                    (((x) & 0x0000ff00) >> 8)
#define MCI_CONT_STATUS_TX_MSB                                                                    16
#define MCI_CONT_STATUS_TX_LSB                                                                    16
#define MCI_CONT_STATUS_TX_MASK                                                           0x00010000
#define MCI_CONT_STATUS_TX_GET(x)                                         (((x) & 0x00010000) >> 16)
#define MCI_CONT_STATUS_LINKID_MSB                                                                20
#define MCI_CONT_STATUS_LINKID_LSB                                                                17
#define MCI_CONT_STATUS_LINKID_MASK                                                       0x001e0000
#define MCI_CONT_STATUS_LINKID_GET(x)                                     (((x) & 0x001e0000) >> 17)
#define MCI_CONT_STATUS_CHANNEL_MSB                                                               27
#define MCI_CONT_STATUS_CHANNEL_LSB                                                               21
#define MCI_CONT_STATUS_CHANNEL_MASK                                                      0x0fe00000
#define MCI_CONT_STATUS_CHANNEL_GET(x)                                    (((x) & 0x0fe00000) >> 21)
#define MCI_CONT_STATUS_OWNER_MSB                                                                 31
#define MCI_CONT_STATUS_OWNER_LSB                                                                 28
#define MCI_CONT_STATUS_OWNER_MASK                                                        0xf0000000
#define MCI_CONT_STATUS_OWNER_GET(x)                                      (((x) & 0xf0000000) >> 28)

/* macros for MCI_BT_PRI0 */
#define MCI_BT_PRI0_ADDRESS                                                               0x0000004c
#define MCI_BT_PRI0_OFFSET                                                                0x0000004c
#define MCI_BT_PRI0_VAL0_MSB                                                                       7
#define MCI_BT_PRI0_VAL0_LSB                                                                       0
#define MCI_BT_PRI0_VAL0_MASK                                                             0x000000ff
#define MCI_BT_PRI0_VAL0_GET(x)                                            (((x) & 0x000000ff) >> 0)
#define MCI_BT_PRI0_VAL0_SET(x)                                            (((x) << 0) & 0x000000ff)
#define MCI_BT_PRI0_VAL1_MSB                                                                      15
#define MCI_BT_PRI0_VAL1_LSB                                                                       8
#define MCI_BT_PRI0_VAL1_MASK                                                             0x0000ff00
#define MCI_BT_PRI0_VAL1_GET(x)                                            (((x) & 0x0000ff00) >> 8)
#define MCI_BT_PRI0_VAL1_SET(x)                                            (((x) << 8) & 0x0000ff00)
#define MCI_BT_PRI0_VAL2_MSB                                                                      23
#define MCI_BT_PRI0_VAL2_LSB                                                                      16
#define MCI_BT_PRI0_VAL2_MASK                                                             0x00ff0000
#define MCI_BT_PRI0_VAL2_GET(x)                                           (((x) & 0x00ff0000) >> 16)
#define MCI_BT_PRI0_VAL2_SET(x)                                           (((x) << 16) & 0x00ff0000)
#define MCI_BT_PRI0_VAL3_MSB                                                                      31
#define MCI_BT_PRI0_VAL3_LSB                                                                      24
#define MCI_BT_PRI0_VAL3_MASK                                                             0xff000000
#define MCI_BT_PRI0_VAL3_GET(x)                                           (((x) & 0xff000000) >> 24)
#define MCI_BT_PRI0_VAL3_SET(x)                                           (((x) << 24) & 0xff000000)

/* macros for MCI_BT_PRI1 */
#define MCI_BT_PRI1_ADDRESS                                                               0x00000050
#define MCI_BT_PRI1_OFFSET                                                                0x00000050
#define MCI_BT_PRI1_VAL0_MSB                                                                       7
#define MCI_BT_PRI1_VAL0_LSB                                                                       0
#define MCI_BT_PRI1_VAL0_MASK                                                             0x000000ff
#define MCI_BT_PRI1_VAL0_GET(x)                                            (((x) & 0x000000ff) >> 0)
#define MCI_BT_PRI1_VAL0_SET(x)                                            (((x) << 0) & 0x000000ff)
#define MCI_BT_PRI1_VAL1_MSB                                                                      15
#define MCI_BT_PRI1_VAL1_LSB                                                                       8
#define MCI_BT_PRI1_VAL1_MASK                                                             0x0000ff00
#define MCI_BT_PRI1_VAL1_GET(x)                                            (((x) & 0x0000ff00) >> 8)
#define MCI_BT_PRI1_VAL1_SET(x)                                            (((x) << 8) & 0x0000ff00)
#define MCI_BT_PRI1_VAL2_MSB                                                                      23
#define MCI_BT_PRI1_VAL2_LSB                                                                      16
#define MCI_BT_PRI1_VAL2_MASK                                                             0x00ff0000
#define MCI_BT_PRI1_VAL2_GET(x)                                           (((x) & 0x00ff0000) >> 16)
#define MCI_BT_PRI1_VAL2_SET(x)                                           (((x) << 16) & 0x00ff0000)
#define MCI_BT_PRI1_VAL3_MSB                                                                      31
#define MCI_BT_PRI1_VAL3_LSB                                                                      24
#define MCI_BT_PRI1_VAL3_MASK                                                             0xff000000
#define MCI_BT_PRI1_VAL3_GET(x)                                           (((x) & 0xff000000) >> 24)
#define MCI_BT_PRI1_VAL3_SET(x)                                           (((x) << 24) & 0xff000000)

/* macros for MCI_BT_PRI2 */
#define MCI_BT_PRI2_ADDRESS                                                               0x00000054
#define MCI_BT_PRI2_OFFSET                                                                0x00000054
#define MCI_BT_PRI2_VAL0_MSB                                                                       7
#define MCI_BT_PRI2_VAL0_LSB                                                                       0
#define MCI_BT_PRI2_VAL0_MASK                                                             0x000000ff
#define MCI_BT_PRI2_VAL0_GET(x)                                            (((x) & 0x000000ff) >> 0)
#define MCI_BT_PRI2_VAL0_SET(x)                                            (((x) << 0) & 0x000000ff)
#define MCI_BT_PRI2_VAL1_MSB                                                                      15
#define MCI_BT_PRI2_VAL1_LSB                                                                       8
#define MCI_BT_PRI2_VAL1_MASK                                                             0x0000ff00
#define MCI_BT_PRI2_VAL1_GET(x)                                            (((x) & 0x0000ff00) >> 8)
#define MCI_BT_PRI2_VAL1_SET(x)                                            (((x) << 8) & 0x0000ff00)
#define MCI_BT_PRI2_VAL2_MSB                                                                      23
#define MCI_BT_PRI2_VAL2_LSB                                                                      16
#define MCI_BT_PRI2_VAL2_MASK                                                             0x00ff0000
#define MCI_BT_PRI2_VAL2_GET(x)                                           (((x) & 0x00ff0000) >> 16)
#define MCI_BT_PRI2_VAL2_SET(x)                                           (((x) << 16) & 0x00ff0000)
#define MCI_BT_PRI2_VAL3_MSB                                                                      31
#define MCI_BT_PRI2_VAL3_LSB                                                                      24
#define MCI_BT_PRI2_VAL3_MASK                                                             0xff000000
#define MCI_BT_PRI2_VAL3_GET(x)                                           (((x) & 0xff000000) >> 24)
#define MCI_BT_PRI2_VAL3_SET(x)                                           (((x) << 24) & 0xff000000)

/* macros for MCI_BT_PRI3 */
#define MCI_BT_PRI3_ADDRESS                                                               0x00000058
#define MCI_BT_PRI3_OFFSET                                                                0x00000058
#define MCI_BT_PRI3_VAL0_MSB                                                                       7
#define MCI_BT_PRI3_VAL0_LSB                                                                       0
#define MCI_BT_PRI3_VAL0_MASK                                                             0x000000ff
#define MCI_BT_PRI3_VAL0_GET(x)                                            (((x) & 0x000000ff) >> 0)
#define MCI_BT_PRI3_VAL0_SET(x)                                            (((x) << 0) & 0x000000ff)
#define MCI_BT_PRI3_VAL1_MSB                                                                      15
#define MCI_BT_PRI3_VAL1_LSB                                                                       8
#define MCI_BT_PRI3_VAL1_MASK                                                             0x0000ff00
#define MCI_BT_PRI3_VAL1_GET(x)                                            (((x) & 0x0000ff00) >> 8)
#define MCI_BT_PRI3_VAL1_SET(x)                                            (((x) << 8) & 0x0000ff00)
#define MCI_BT_PRI3_VAL2_MSB                                                                      23
#define MCI_BT_PRI3_VAL2_LSB                                                                      16
#define MCI_BT_PRI3_VAL2_MASK                                                             0x00ff0000
#define MCI_BT_PRI3_VAL2_GET(x)                                           (((x) & 0x00ff0000) >> 16)
#define MCI_BT_PRI3_VAL2_SET(x)                                           (((x) << 16) & 0x00ff0000)
#define MCI_BT_PRI3_VAL3_MSB                                                                      31
#define MCI_BT_PRI3_VAL3_LSB                                                                      24
#define MCI_BT_PRI3_VAL3_MASK                                                             0xff000000
#define MCI_BT_PRI3_VAL3_GET(x)                                           (((x) & 0xff000000) >> 24)
#define MCI_BT_PRI3_VAL3_SET(x)                                           (((x) << 24) & 0xff000000)

/* macros for MCI_BT_PRI */
#define MCI_BT_PRI_ADDRESS                                                                0x0000005c
#define MCI_BT_PRI_OFFSET                                                                 0x0000005c
#define MCI_BT_PRI_THRESH_MSB                                                                      7
#define MCI_BT_PRI_THRESH_LSB                                                                      0
#define MCI_BT_PRI_THRESH_MASK                                                            0x000000ff
#define MCI_BT_PRI_THRESH_GET(x)                                           (((x) & 0x000000ff) >> 0)
#define MCI_BT_PRI_THRESH_SET(x)                                           (((x) << 0) & 0x000000ff)

/* macros for MCI_WL_FREQ0 */
#define MCI_WL_FREQ0_ADDRESS                                                              0x00000060
#define MCI_WL_FREQ0_OFFSET                                                               0x00000060
#define MCI_WL_FREQ0_MASK_MSB                                                                     31
#define MCI_WL_FREQ0_MASK_LSB                                                                      0
#define MCI_WL_FREQ0_MASK_MASK                                                            0xffffffff
#define MCI_WL_FREQ0_MASK_GET(x)                                           (((x) & 0xffffffff) >> 0)
#define MCI_WL_FREQ0_MASK_SET(x)                                           (((x) << 0) & 0xffffffff)

/* macros for MCI_WL_FREQ1 */
#define MCI_WL_FREQ1_ADDRESS                                                              0x00000064
#define MCI_WL_FREQ1_OFFSET                                                               0x00000064
#define MCI_WL_FREQ1_MASK_MSB                                                                     31
#define MCI_WL_FREQ1_MASK_LSB                                                                      0
#define MCI_WL_FREQ1_MASK_MASK                                                            0xffffffff
#define MCI_WL_FREQ1_MASK_GET(x)                                           (((x) & 0xffffffff) >> 0)
#define MCI_WL_FREQ1_MASK_SET(x)                                           (((x) << 0) & 0xffffffff)

/* macros for MCI_WL_FREQ2 */
#define MCI_WL_FREQ2_ADDRESS                                                              0x00000068
#define MCI_WL_FREQ2_OFFSET                                                               0x00000068
#define MCI_WL_FREQ2_MASK_MSB                                                                     15
#define MCI_WL_FREQ2_MASK_LSB                                                                      0
#define MCI_WL_FREQ2_MASK_MASK                                                            0x0000ffff
#define MCI_WL_FREQ2_MASK_GET(x)                                           (((x) & 0x0000ffff) >> 0)
#define MCI_WL_FREQ2_MASK_SET(x)                                           (((x) << 0) & 0x0000ffff)

/* macros for MCI_GAIN */
#define MCI_GAIN_ADDRESS                                                                  0x0000006c
#define MCI_GAIN_OFFSET                                                                   0x0000006c
#define MCI_GAIN_OFFSET1_MSB                                                                       7
#define MCI_GAIN_OFFSET1_LSB                                                                       0
#define MCI_GAIN_OFFSET1_MASK                                                             0x000000ff
#define MCI_GAIN_OFFSET1_GET(x)                                            (((x) & 0x000000ff) >> 0)
#define MCI_GAIN_OFFSET1_SET(x)                                            (((x) << 0) & 0x000000ff)
#define MCI_GAIN_OFFSET2_MSB                                                                      15
#define MCI_GAIN_OFFSET2_LSB                                                                       8
#define MCI_GAIN_OFFSET2_MASK                                                             0x0000ff00
#define MCI_GAIN_OFFSET2_GET(x)                                            (((x) & 0x0000ff00) >> 8)
#define MCI_GAIN_OFFSET2_SET(x)                                            (((x) << 8) & 0x0000ff00)

/* macros for MCI_WBTIMER1 */
#define MCI_WBTIMER1_ADDRESS                                                              0x00000070
#define MCI_WBTIMER1_OFFSET                                                               0x00000070
#define MCI_WBTIMER1_TARGET_MSB                                                                   31
#define MCI_WBTIMER1_TARGET_LSB                                                                    0
#define MCI_WBTIMER1_TARGET_MASK                                                          0xffffffff
#define MCI_WBTIMER1_TARGET_GET(x)                                         (((x) & 0xffffffff) >> 0)
#define MCI_WBTIMER1_TARGET_SET(x)                                         (((x) << 0) & 0xffffffff)

/* macros for MCI_WBTIMER2 */
#define MCI_WBTIMER2_ADDRESS                                                              0x00000074
#define MCI_WBTIMER2_OFFSET                                                               0x00000074
#define MCI_WBTIMER2_TARGET_MSB                                                                   31
#define MCI_WBTIMER2_TARGET_LSB                                                                    0
#define MCI_WBTIMER2_TARGET_MASK                                                          0xffffffff
#define MCI_WBTIMER2_TARGET_GET(x)                                         (((x) & 0xffffffff) >> 0)
#define MCI_WBTIMER2_TARGET_SET(x)                                         (((x) << 0) & 0xffffffff)

/* macros for MCI_WBTIMER3 */
#define MCI_WBTIMER3_ADDRESS                                                              0x00000078
#define MCI_WBTIMER3_OFFSET                                                               0x00000078
#define MCI_WBTIMER3_TARGET_MSB                                                                   31
#define MCI_WBTIMER3_TARGET_LSB                                                                    0
#define MCI_WBTIMER3_TARGET_MASK                                                          0xffffffff
#define MCI_WBTIMER3_TARGET_GET(x)                                         (((x) & 0xffffffff) >> 0)
#define MCI_WBTIMER3_TARGET_SET(x)                                         (((x) << 0) & 0xffffffff)

/* macros for MCI_WBTIMER4 */
#define MCI_WBTIMER4_ADDRESS                                                              0x0000007c
#define MCI_WBTIMER4_OFFSET                                                               0x0000007c
#define MCI_WBTIMER4_TARGET_MSB                                                                   31
#define MCI_WBTIMER4_TARGET_LSB                                                                    0
#define MCI_WBTIMER4_TARGET_MASK                                                          0xffffffff
#define MCI_WBTIMER4_TARGET_GET(x)                                         (((x) & 0xffffffff) >> 0)
#define MCI_WBTIMER4_TARGET_SET(x)                                         (((x) << 0) & 0xffffffff)

/* macros for MCI_MAXGAIN */
#define MCI_MAXGAIN_ADDRESS                                                               0x00000080
#define MCI_MAXGAIN_OFFSET                                                                0x00000080
#define MCI_MAXGAIN_GAIN1_MSB                                                                      7
#define MCI_MAXGAIN_GAIN1_LSB                                                                      0
#define MCI_MAXGAIN_GAIN1_MASK                                                            0x000000ff
#define MCI_MAXGAIN_GAIN1_GET(x)                                           (((x) & 0x000000ff) >> 0)
#define MCI_MAXGAIN_GAIN1_SET(x)                                           (((x) << 0) & 0x000000ff)
#define MCI_MAXGAIN_GAIN2_MSB                                                                     15
#define MCI_MAXGAIN_GAIN2_LSB                                                                      8
#define MCI_MAXGAIN_GAIN2_MASK                                                            0x0000ff00
#define MCI_MAXGAIN_GAIN2_GET(x)                                           (((x) & 0x0000ff00) >> 8)
#define MCI_MAXGAIN_GAIN2_SET(x)                                           (((x) << 8) & 0x0000ff00)
#define MCI_MAXGAIN_GAIN3_MSB                                                                     23
#define MCI_MAXGAIN_GAIN3_LSB                                                                     16
#define MCI_MAXGAIN_GAIN3_MASK                                                            0x00ff0000
#define MCI_MAXGAIN_GAIN3_GET(x)                                          (((x) & 0x00ff0000) >> 16)
#define MCI_MAXGAIN_GAIN3_SET(x)                                          (((x) << 16) & 0x00ff0000)
#define MCI_MAXGAIN_GAIN4_MSB                                                                     31
#define MCI_MAXGAIN_GAIN4_LSB                                                                     24
#define MCI_MAXGAIN_GAIN4_MASK                                                            0xff000000
#define MCI_MAXGAIN_GAIN4_GET(x)                                          (((x) & 0xff000000) >> 24)
#define MCI_MAXGAIN_GAIN4_SET(x)                                          (((x) << 24) & 0xff000000)

/* macros for BTCOEX_CTRL */
#define BTCOEX_CTRL_ADDRESS                                                               0x000000ac
#define BTCOEX_CTRL_OFFSET                                                                0x000000ac
#define BTCOEX_CTRL_MCI_MODE_ENABLE_MSB                                                            2
#define BTCOEX_CTRL_MCI_MODE_ENABLE_LSB                                                            2
#define BTCOEX_CTRL_MCI_MODE_ENABLE_MASK                                                  0x00000004
#define BTCOEX_CTRL_MCI_MODE_ENABLE_GET(x)                                 (((x) & 0x00000004) >> 2)
#define BTCOEX_CTRL_MCI_MODE_ENABLE_SET(x)                                 (((x) << 2) & 0x00000004)

/* macros for BTCOEX_CTRL2 */
#define BTCOEX_CTRL2_ADDRESS                                                              0x0000014c
#define BTCOEX_CTRL2_OFFSET                                                               0x0000014c
#define BTCOEX_CTRL2_RESERVED2_MSB                                                                 7
#define BTCOEX_CTRL2_RESERVED2_LSB                                                                 0
#define BTCOEX_CTRL2_RESERVED2_MASK                                                       0x000000ff
#define BTCOEX_CTRL2_RESERVED2_GET(x)                                      (((x) & 0x000000ff) >> 0)
#define BTCOEX_CTRL2_RESERVED2_SET(x)                                      (((x) << 0) & 0x000000ff)
#define BTCOEX_CTRL2_OBS_SEL_MSB                                                                  10
#define BTCOEX_CTRL2_OBS_SEL_LSB                                                                   8
#define BTCOEX_CTRL2_OBS_SEL_MASK                                                         0x00000700
#define BTCOEX_CTRL2_OBS_SEL_GET(x)                                        (((x) & 0x00000700) >> 8)
#define BTCOEX_CTRL2_OBS_SEL_SET(x)                                        (((x) << 8) & 0x00000700)

/* macros for BTCOEX_DBG */
#define BTCOEX_DBG_ADDRESS                                                                0x00000254
#define BTCOEX_DBG_OFFSET                                                                 0x00000254
#define BTCOEX_DBG_OBS_MSB                                                                        31
#define BTCOEX_DBG_OBS_LSB                                                                         0
#define BTCOEX_DBG_OBS_MASK                                                               0xffffffff
#define BTCOEX_DBG_OBS_GET(x)                                              (((x) & 0xffffffff) >> 0)

/* macros for MCI_LAST_HW_MSG_HDR */
#define MCI_LAST_HW_MSG_HDR_ADDRESS                                                       0x00000258
#define MCI_LAST_HW_MSG_HDR_OFFSET                                                        0x00000258
#define MCI_LAST_HW_MSG_HDR_HDR_MSB                                                                7
#define MCI_LAST_HW_MSG_HDR_HDR_LSB                                                                0
#define MCI_LAST_HW_MSG_HDR_HDR_MASK                                                      0x000000ff
#define MCI_LAST_HW_MSG_HDR_HDR_GET(x)                                     (((x) & 0x000000ff) >> 0)
#define MCI_LAST_HW_MSG_HDR_LEN_MSB                                                               10
#define MCI_LAST_HW_MSG_HDR_LEN_LSB                                                                8
#define MCI_LAST_HW_MSG_HDR_LEN_MASK                                                      0x00000700
#define MCI_LAST_HW_MSG_HDR_LEN_GET(x)                                     (((x) & 0x00000700) >> 8)

/* macros for MCI_LAST_HW_MSG_BDY */
#define MCI_LAST_HW_MSG_BDY_ADDRESS                                                       0x0000025c
#define MCI_LAST_HW_MSG_BDY_OFFSET                                                        0x0000025c
#define MCI_LAST_HW_MSG_BDY_BDY_MSB                                                               31
#define MCI_LAST_HW_MSG_BDY_BDY_LSB                                                                0
#define MCI_LAST_HW_MSG_BDY_BDY_MASK                                                      0xffffffff
#define MCI_LAST_HW_MSG_BDY_BDY_GET(x)                                     (((x) & 0xffffffff) >> 0)

/* macros for MCI_MAXGAIN_RST */
#define MCI_MAXGAIN_RST_ADDRESS                                                           0x00000260
#define MCI_MAXGAIN_RST_OFFSET                                                            0x00000260
#define MCI_MAXGAIN_RST_TARGET_MSB                                                                31
#define MCI_MAXGAIN_RST_TARGET_LSB                                                                 0
#define MCI_MAXGAIN_RST_TARGET_MASK                                                       0xffffffff
#define MCI_MAXGAIN_RST_TARGET_GET(x)                                      (((x) & 0xffffffff) >> 0)
#define MCI_MAXGAIN_RST_TARGET_SET(x)                                      (((x) << 0) & 0xffffffff)


#ifndef __ASSEMBLER__

typedef struct wlan_coex_reg_reg_s {
  volatile unsigned int MCI_COMMAND0;                                  /*        0x0 - 0x4        */
  volatile unsigned int MCI_COMMAND1;                                  /*        0x4 - 0x8        */
  volatile unsigned int MCI_COMMAND2;                                  /*        0x8 - 0xc        */
  volatile unsigned int MCI_RX_CTRL;                                   /*        0xc - 0x10       */
  volatile unsigned int MCI_TX_CTRL;                                   /*       0x10 - 0x14       */
  volatile unsigned int MCI_MSG_ATTRIBUTES_TABLE;                      /*       0x14 - 0x18       */
  volatile unsigned int MCI_SCHD_TABLE_0;                              /*       0x18 - 0x1c       */
  volatile unsigned int MCI_SCHD_TABLE_1;                              /*       0x1c - 0x20       */
  volatile unsigned int MCI_GPM_0;                                     /*       0x20 - 0x24       */
  volatile unsigned int MCI_GPM_1;                                     /*       0x24 - 0x28       */
  volatile unsigned int MCI_INTERRUPT_RAW;                             /*       0x28 - 0x2c       */
  volatile unsigned int MCI_INTERRUPT_EN;                              /*       0x2c - 0x30       */
  volatile unsigned int MCI_REMOTE_CPU_INT;                            /*       0x30 - 0x34       */
  volatile unsigned int MCI_REMOTE_CPU_INT_EN;                         /*       0x34 - 0x38       */
  volatile unsigned int MCI_INTERRUPT_RX_MSG_RAW;                      /*       0x38 - 0x3c       */
  volatile unsigned int MCI_INTERRUPT_RX_MSG_EN;                       /*       0x3c - 0x40       */
  volatile unsigned int MCI_CPU_INT;                                   /*       0x40 - 0x44       */
  volatile unsigned int MCI_RX_STATUS;                                 /*       0x44 - 0x48       */
  volatile unsigned int MCI_CONT_STATUS;                               /*       0x48 - 0x4c       */
  volatile unsigned int MCI_BT_PRI0;                                   /*       0x4c - 0x50       */
  volatile unsigned int MCI_BT_PRI1;                                   /*       0x50 - 0x54       */
  volatile unsigned int MCI_BT_PRI2;                                   /*       0x54 - 0x58       */
  volatile unsigned int MCI_BT_PRI3;                                   /*       0x58 - 0x5c       */
  volatile unsigned int MCI_BT_PRI;                                    /*       0x5c - 0x60       */
  volatile unsigned int MCI_WL_FREQ0;                                  /*       0x60 - 0x64       */
  volatile unsigned int MCI_WL_FREQ1;                                  /*       0x64 - 0x68       */
  volatile unsigned int MCI_WL_FREQ2;                                  /*       0x68 - 0x6c       */
  volatile unsigned int MCI_GAIN;                                      /*       0x6c - 0x70       */
  volatile unsigned int MCI_WBTIMER1;                                  /*       0x70 - 0x74       */
  volatile unsigned int MCI_WBTIMER2;                                  /*       0x74 - 0x78       */
  volatile unsigned int MCI_WBTIMER3;                                  /*       0x78 - 0x7c       */
  volatile unsigned int MCI_WBTIMER4;                                  /*       0x7c - 0x80       */
  volatile unsigned int MCI_MAXGAIN;                                   /*       0x80 - 0x84       */
  volatile char pad__0[0x28];                                          /*       0x84 - 0xac       */
  volatile unsigned int BTCOEX_CTRL;                                   /*       0xac - 0xb0       */
  volatile char pad__1[0x9c];                                          /*       0xb0 - 0x14c      */
  volatile unsigned int BTCOEX_CTRL2;                                  /*      0x14c - 0x150      */
  volatile char pad__2[0x104];                                         /*      0x150 - 0x254      */
  volatile unsigned int BTCOEX_DBG;                                    /*      0x254 - 0x258      */
  volatile unsigned int MCI_LAST_HW_MSG_HDR;                           /*      0x258 - 0x25c      */
  volatile unsigned int MCI_LAST_HW_MSG_BDY;                           /*      0x25c - 0x260      */
  volatile unsigned int MCI_MAXGAIN_RST;                               /*      0x260 - 0x264      */
} wlan_coex_reg_reg_t;

#endif /* __ASSEMBLER__ */

#endif /* _WLAN_COEX_REG_REG_H_ */
