0.6
2018.2
Jun 14 2018
20:41:02
D:/MyFile/code/Vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/dynamic_scan_time_impl.v,1652882293,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/2.3.v,,auto_add_tb;glbl,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/2.3.v,1652268629,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.1.v,,_7Seg_Driver_Choice;_7Seg_Driver_Decoder;_7Seg_Driver_Selector,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.1.v,1651669748,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.2.v,,divider,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.2.v,1651669744,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.3.v,,counter,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.3.v,1651679805,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.4.v,,f_divider_count,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.4.v,1651679182,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.6.v,,rom8x4,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.6.v,1652269201,verilog,,,,dynamic_scan,,,,,,,,
