X86_64 SB+po+po-mfence-po001
"PodWR Fre PodWR MFencedRR PodRR Fre"
Cycle=Fre PodWR Fre PodWR MFencedRR PodRR
Relax=PodWR
Safe=Fre PodRR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=PodWR Fre PodWR MFencedRR PodRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rcx; uint64_t 0:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq $1,(y)   ;
 movq (y),%rax | movq (z),%rax ;
               | mfence        ;
               | movq (a),%rbx ;
               | movq (x),%rcx ;
exists (0:rax=0 /\ 1:rcx=0)
