// Seed: 1316866975
module module_0 (
    output tri0 id_0,
    output wor  id_1,
    output tri  id_2
);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output wor id_3,
    output tri0 id_4,
    output logic id_5,
    input wor id_6,
    input uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri id_17,
    input tri1 id_18,
    output wor id_19,
    input supply0 id_20,
    input wand id_21,
    output tri0 id_22
);
  wire id_24;
  ;
  always @(posedge id_18 or posedge (-1)) begin : LABEL_0
    id_5 = 1'b0;
  end
  module_0 modCall_1 (
      id_22,
      id_4,
      id_22
  );
endmodule
