{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/xor(lhs:rhs:)","interfaceLanguage":"swift"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"xor","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}]}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"type":"text","text":"An "},{"type":"codeVoice","code":"xor"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}],"sections":[],"metadata":{"roleHeading":"Case","symbolKind":"case","role":"symbol","modules":[{"name":"VHDLMachines"}],"title":"TransitionCondition.xor(lhs:rhs:)","externalID":"s:12VHDLMachines19TransitionConditionO3xoryA2C_ACtcACmF","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"xor"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","text":"TransitionCondition"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","text":"TransitionCondition"},{"kind":"text","text":")"}]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/transitioncondition\/xor(lhs:rhs:)"]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/xor(lhs:rhs:)":{"type":"topic","abstract":[{"text":"An ","type":"text"},{"code":"xor","type":"codeVoice"},{"type":"text","text":" operation containing an "},{"code":"after","type":"codeVoice"},{"type":"text","text":" statement.."}],"fragments":[{"text":"case","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"xor"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","text":"TransitionCondition"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmachines\/transitioncondition\/xor(lhs:rhs:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/xor(lhs:rhs:)","title":"TransitionCondition.xor(lhs:rhs:)","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}