WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500089 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000089 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_949.champsimtrace.xz")
Warmup finished CPU 0 instructions: 25000001 cycles: 6250090 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250090 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 10978687 heartbeat IPC: 1.673 cumulative IPC: 1.057 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 18507986 heartbeat IPC: 1.328 cumulative IPC: 1.224 (Simulation time: 00 hr 01 min 38 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_949.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000004 cycles: 28252527 heartbeat IPC: 1.026 cumulative IPC: 1.136 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 36855373 heartbeat IPC: 1.162 cumulative IPC: 1.144 (Simulation time: 00 hr 02 min 57 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_949.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 45476794 heartbeat IPC: 1.16 cumulative IPC: 1.147 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 54681838 heartbeat IPC: 1.086 cumulative IPC: 1.136 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 62509536 heartbeat IPC: 1.278 cumulative IPC: 1.155 (Simulation time: 00 hr 04 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_949.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 71926427 heartbeat IPC: 1.062 cumulative IPC: 1.142 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 79510525 heartbeat IPC: 1.319 cumulative IPC: 1.16 (Simulation time: 00 hr 06 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_949.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000004 cycles: 89310430 heartbeat IPC: 1.02 cumulative IPC: 1.144 (Simulation time: 00 hr 06 min 46 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87599496 cumulative IPC: 1.142 (Simulation time: 00 hr 07 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87599496 cumulative IPC: 1.142 (Simulation time: 00 hr 07 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_949.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.142 instructions: 100000001 cycles: 87599496
CPU 0 Branch Prediction Accuracy: 77.94% MPKI: 45.49 Average ROB Occupancy at Mispredict: 9.337
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 5.12
BRANCH_CONDITIONAL: 40.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00217
BRANCH_RETURN: 0.00043

LLC TOTAL        ACCESS:     792908 HIT:     350537 MISS:     442371
LLC LOAD         ACCESS:     187794 HIT:      50742 MISS:     137052
LLC RFO          ACCESS:     305305 HIT:        350 MISS:     304955
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     299403 HIT:     299391 MISS:         12
LLC TRANSLATION  ACCESS:        406 HIT:         54 MISS:        352
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 319.4 cycles
cpu0_DTLB TOTAL        ACCESS:   19106858 HIT:   19071628 MISS:      35230
cpu0_DTLB LOAD         ACCESS:   19106858 HIT:   19071628 MISS:      35230
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.112 cycles
cpu0_ITLB TOTAL        ACCESS:       8860 HIT:       8183 MISS:        677
cpu0_ITLB LOAD         ACCESS:       8860 HIT:       8183 MISS:        677
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 61.76 cycles
cpu0_L1D TOTAL        ACCESS:   20609223 HIT:   15468968 MISS:    5140255
cpu0_L1D LOAD         ACCESS:   12315120 HIT:   11667195 MISS:     647925
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8288965 HIT:    3797150 MISS:    4491815
cpu0_L1D TRANSLATION  ACCESS:       5138 HIT:       4623 MISS:        515
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.18 cycles
cpu0_L1I TOTAL        ACCESS:      10022 HIT:       7348 MISS:       2674
cpu0_L1I LOAD         ACCESS:      10022 HIT:       7348 MISS:       2674
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 206.6 cycles
cpu0_L2C TOTAL        ACCESS:     883721 HIT:     390216 MISS:     493505
cpu0_L2C LOAD         ACCESS:     274831 HIT:      87037 MISS:     187794
cpu0_L2C RFO          ACCESS:     306369 HIT:       1064 MISS:     305305
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     302010 HIT:     302010 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        511 HIT:        105 MISS:        406
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 307.2 cycles
cpu0_STLB TOTAL        ACCESS:       9980 HIT:       4871 MISS:       5109
cpu0_STLB LOAD         ACCESS:       9980 HIT:       4871 MISS:       5109
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 64.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     160931
  ROW_BUFFER_MISS:     281428
 AVG DBUS CONGESTED CYCLE: 3.971
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      87875
  FULL:     212881
