	DE1_SoC_QSYS u0 (
		.clk_clk                                         (<connected-to-clk_clk>),                                         //                                       clk.clk
		.clk_sdram_clk                                   (<connected-to-clk_sdram_clk>),                                   //                                 clk_sdram.clk
		.key_external_connection_export                  (<connected-to-key_external_connection_export>),                  //                   key_external_connection.export
		.pll_locked_export                               (<connected-to-pll_locked_export>),                               //                                pll_locked.export
		.ps2_0_external_interface_CLK                    (<connected-to-ps2_0_external_interface_CLK>),                    //                  ps2_0_external_interface.CLK
		.ps2_0_external_interface_DAT                    (<connected-to-ps2_0_external_interface_DAT>),                    //                                          .DAT
		.reset_reset_n                                   (<connected-to-reset_reset_n>),                                   //                                     reset.reset_n
		.sdram_wire_addr                                 (<connected-to-sdram_wire_addr>),                                 //                                sdram_wire.addr
		.sdram_wire_ba                                   (<connected-to-sdram_wire_ba>),                                   //                                          .ba
		.sdram_wire_cas_n                                (<connected-to-sdram_wire_cas_n>),                                //                                          .cas_n
		.sdram_wire_cke                                  (<connected-to-sdram_wire_cke>),                                  //                                          .cke
		.sdram_wire_cs_n                                 (<connected-to-sdram_wire_cs_n>),                                 //                                          .cs_n
		.sdram_wire_dq                                   (<connected-to-sdram_wire_dq>),                                   //                                          .dq
		.sdram_wire_dqm                                  (<connected-to-sdram_wire_dqm>),                                  //                                          .dqm
		.sdram_wire_ras_n                                (<connected-to-sdram_wire_ras_n>),                                //                                          .ras_n
		.sdram_wire_we_n                                 (<connected-to-sdram_wire_we_n>),                                 //                                          .we_n
		.video_vga_controller_0_external_interface_CLK   (<connected-to-video_vga_controller_0_external_interface_CLK>),   // video_vga_controller_0_external_interface.CLK
		.video_vga_controller_0_external_interface_HS    (<connected-to-video_vga_controller_0_external_interface_HS>),    //                                          .HS
		.video_vga_controller_0_external_interface_VS    (<connected-to-video_vga_controller_0_external_interface_VS>),    //                                          .VS
		.video_vga_controller_0_external_interface_BLANK (<connected-to-video_vga_controller_0_external_interface_BLANK>), //                                          .BLANK
		.video_vga_controller_0_external_interface_SYNC  (<connected-to-video_vga_controller_0_external_interface_SYNC>),  //                                          .SYNC
		.video_vga_controller_0_external_interface_R     (<connected-to-video_vga_controller_0_external_interface_R>),     //                                          .R
		.video_vga_controller_0_external_interface_G     (<connected-to-video_vga_controller_0_external_interface_G>),     //                                          .G
		.video_vga_controller_0_external_interface_B     (<connected-to-video_vga_controller_0_external_interface_B>),     //                                          .B
		.pll_25mhz_locked_export                         (<connected-to-pll_25mhz_locked_export>)                          //                          pll_25mhz_locked.export
	);

