# Basic AND logic gate
#
# in_1  -1-+---\
#          | &  |-3-+
# in_2  -2-+---/    |
#                   +---\     
#                   | &  |-5- out
# in_3  -4----------+---/

.chipsets:
input in_1
input in_2
input in_3
output out
and gate1
and gate2

.links:
in_1:1 gate1:1
in_2:1 gate1:2
gate2:1 gate1:3
in_3:1 gate2:2
out:1 gate2:3
