#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Feb 25 16:19:12 2023
# Process ID: 1460
# Current directory: L:/FPGA/ICIG/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16224 L:\FPGA\ICIG\project_1\project_1.xpr
# Log file: L:/FPGA/ICIG/project_1/vivado.log
# Journal file: L:/FPGA/ICIG/project_1\vivado.jou
# Running On: XS-WIN, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14888 MB
#-----------------------------------------------------------
start_gui
open_project L:/FPGA/ICIG/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'L:/FPGA/ICIG/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.379 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/new/asd.v w ]
add_files L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/new/asd.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/new/asd.v] -no_script -reset -force -quiet
remove_files  L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/new/asd.v
file delete -force L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/new/asd.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_8
WARNING: [VRFC 10-3248] data object 'xout' is already declared [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
WARNING: [VRFC 10-3703] second declaration of 'xout' ignored [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_8
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_32_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wallace_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v:40]
ERROR: [VRFC 10-3180] cannot find port 'cin' on this module [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_8
WARNING: [VRFC 10-3248] data object 'xout' is already declared [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
WARNING: [VRFC 10-3703] second declaration of 'xout' ignored [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_8
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_32_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wallace_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'cin' on this module [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_8
WARNING: [VRFC 10-3248] data object 'xout' is already declared [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
WARNING: [VRFC 10-3703] second declaration of 'xout' ignored [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_8
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_32_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wallace_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'partial_product' [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v" Line 1. Module Booth_8_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_32_8.v" Line 1. Module Wallace_32_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.Booth_8_default
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.wallace_8
Compiling module xil_defaultlib.Wallace_32_default
Compiling module xil_defaultlib.Add_4
Compiling module xil_defaultlib.ADD_32_default
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_ref
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_tb_behav -key {Behavioral:sim_1:Functional:multiplier_tb} -tclbatch {multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1350.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'partial_product' [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 1 us : File "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1350.379 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_8
WARNING: [VRFC 10-3248] data object 'xout' is already declared [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
WARNING: [VRFC 10-3703] second declaration of 'xout' ignored [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_8
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_32_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wallace_32
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'partial_product' [L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/mul_tc_16_16.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder_8.v" Line 1. Module Booth_8_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/booth_decoder.v" Line 1. Module booth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_32_8.v" Line 1. Module Wallace_32_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/FPGA/ICIG/project_1/project_1.srcs/sources_1/imports/src/wallace_1_8.v" Line 1. Module wallace_8 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.Booth_8_default
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.wallace_8
Compiling module xil_defaultlib.Wallace_32_default
Compiling module xil_defaultlib.Add_4
Compiling module xil_defaultlib.ADD_32_default
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_ref
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_tb_behav -key {Behavioral:sim_1:Functional:multiplier_tb} -tclbatch {multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "L:/FPGA/ICIG/project_1/project_1.srcs/sim_1/imports/src/mul_tc_16_16_tb.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1362.805 ; gain = 4.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
boost::filesystem::remove: : "L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_tb'
boost::filesystem::remove: : "L:/FPGA/ICIG/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 18:42:55 2023...
