
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci

INFO: [IP_Flow 19-2162] IP 'dist_mem_gen_0' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'dist_mem_gen_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'dist_mem_gen_1' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'dist_mem_gen_1' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.023 ; gain = 97.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:22]
INFO: [Synth 8-3491] module 'CPU' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:6' bound to instance 'temp_CPU' of component 'CPU' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:99]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:156]
INFO: [Synth 8-226] default block is never used [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:164]
INFO: [Synth 8-226] default block is never used [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:173]
INFO: [Synth 8-226] default block is never used [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:182]
WARNING: [Synth 8-614] signal 'program_select' is read in the process but is not in the sensitivity list [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element halty_reg was removed.  [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'CPU' (1#1) [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:23]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.runs/synth_1/.Xil/Vivado-3424-Navneel/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'Prog_Mem' of component 'dist_mem_gen_0' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.runs/synth_1/.Xil/Vivado-3424-Navneel/realtime/dist_mem_gen_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'dist_mem_gen_1' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.runs/synth_1/.Xil/Vivado-3424-Navneel/realtime/dist_mem_gen_1_stub.vhdl:5' bound to instance 'data_Mem' of component 'dist_mem_gen_1' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:123]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.runs/synth_1/.Xil/Vivado-3424-Navneel/realtime/dist_mem_gen_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Clock_Generator' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/freq_divider.vhd:47' bound to instance 'div' of component 'Clock_Generator' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Clock_Generator' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/freq_divider.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Clock_Generator' (2#1) [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/freq_divider.vhd:54]
INFO: [Synth 8-3491] module 'display_interface' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:34' bound to instance 'display' of component 'display_interface' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:139]
INFO: [Synth 8-638] synthesizing module 'display_interface' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'display_interface' (3#1) [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:46]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer_reset' of component 'debounce' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:154]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer_step' of component 'debounce' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:161]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer_go' of component 'debounce' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'Main' (5#1) [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/Main.vhd:22]
WARNING: [Synth 8-3331] design display_interface has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 496.402 ; gain = 151.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 496.402 ; gain = 151.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 496.402 ; gain = 151.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'Prog_Mem'
Finished Parsing XDC File [c:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'Prog_Mem'
Parsing XDC File [c:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'data_Mem'
Finished Parsing XDC File [c:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'data_Mem'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 827.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Prog_Mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_Mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'state_reg[1:0]' into 'fsm_state_reg[1:0]' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:102]
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "admem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "admem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_decoded" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_class" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'dtmem_reg' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'admem_reg' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'i_decoded_reg' [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/CPU.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  11 Input     32 Bit        Muxes := 15    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  11 Input     32 Bit        Muxes := 15    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 19    
Module Clock_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element debouncer_reset/output_reg was removed.  [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element debouncer_go/output_reg was removed.  [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/debounce.vhd:22]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 827.820 ; gain = 483.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |dist_mem_gen_0_bbox_0 |     1|
|2     |dist_mem_gen_1_bbox_1 |     1|
|3     |BUFG                  |     2|
|4     |CARRY4                |    73|
|5     |LUT1                  |    62|
|6     |LUT2                  |   100|
|7     |LUT3                  |    91|
|8     |LUT4                  |    33|
|9     |LUT5                  |   138|
|10    |LUT6                  |   851|
|11    |MUXF7                 |   148|
|12    |MUXF8                 |    33|
|13    |FDCE                  |    34|
|14    |FDPE                  |     3|
|15    |FDRE                  |   507|
|16    |LD                    |    64|
|17    |LDC                   |     7|
|18    |IBUF                  |    15|
|19    |OBUF                  |    16|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  2241|
|2     |  debouncer_step |debounce        |    10|
|3     |  div            |Clock_Generator |    31|
|4     |  temp_CPU       |CPU             |  2100|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 864.152 ; gain = 519.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 864.152 ; gain = 188.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 864.152 ; gain = 519.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 864.152 ; gain = 530.898
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 864.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 15:22:27 2019...
