<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p80" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_80{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_80{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_80{left:110px;bottom:1082px;letter-spacing:-0.85px;}
#t4_80{left:140px;bottom:1082px;letter-spacing:-0.14px;}
#t5_80{left:200px;bottom:1082px;letter-spacing:-0.16px;word-spacing:1.1px;}
#t6_80{left:110px;bottom:1062px;letter-spacing:-0.17px;word-spacing:1.41px;}
#t7_80{left:152px;bottom:1017px;letter-spacing:0.02px;word-spacing:2.1px;}
#t8_80{left:152px;bottom:999px;letter-spacing:0.01px;word-spacing:2.04px;}
#t9_80{left:152px;bottom:980px;letter-spacing:0.01px;word-spacing:1.81px;}
#ta_80{left:110px;bottom:919px;letter-spacing:0.12px;}
#tb_80{left:173px;bottom:919px;letter-spacing:0.05px;word-spacing:2.46px;}
#tc_80{left:608px;bottom:919px;letter-spacing:0.14px;}
#td_80{left:655px;bottom:919px;}
#te_80{left:110px;bottom:873px;letter-spacing:-0.19px;}
#tf_80{left:144px;bottom:873px;letter-spacing:-0.17px;}
#tg_80{left:194px;bottom:873px;letter-spacing:-0.15px;word-spacing:1.45px;}
#th_80{left:110px;bottom:853px;letter-spacing:-0.17px;word-spacing:1.42px;}
#ti_80{left:165px;bottom:820px;letter-spacing:0.11px;}
#tj_80{left:649px;bottom:820px;letter-spacing:4.82px;}
#tk_80{left:748px;bottom:820px;}
#tl_80{left:313px;bottom:802px;letter-spacing:-0.16px;word-spacing:1.26px;}
#tm_80{left:439px;bottom:802px;letter-spacing:-0.87px;}
#tn_80{left:488px;bottom:802px;}
#to_80{left:665px;bottom:802px;letter-spacing:-0.2px;word-spacing:1.27px;}
#tp_80{left:719px;bottom:802px;letter-spacing:-0.87px;}
#tq_80{left:768px;bottom:802px;}
#tr_80{left:379px;bottom:785px;letter-spacing:-0.19px;}
#ts_80{left:702px;bottom:785px;}
#tt_80{left:231px;bottom:742px;letter-spacing:-0.14px;word-spacing:1.62px;}
#tu_80{left:649px;bottom:742px;letter-spacing:-0.18px;}
#tv_80{left:692px;bottom:742px;letter-spacing:-0.11px;}
#tw_80{left:110px;bottom:703px;letter-spacing:-0.17px;word-spacing:2.71px;}
#tx_80{left:256px;bottom:703px;letter-spacing:-0.17px;}
#ty_80{left:306px;bottom:703px;letter-spacing:-0.13px;word-spacing:2.7px;}
#tz_80{left:339px;bottom:703px;letter-spacing:-1px;}
#t10_80{left:404px;bottom:703px;letter-spacing:-0.2px;word-spacing:2.8px;}
#t11_80{left:110px;bottom:682px;letter-spacing:-0.17px;word-spacing:3.02px;}
#t12_80{left:110px;bottom:662px;letter-spacing:-0.17px;word-spacing:0.57px;}
#t13_80{left:110px;bottom:641px;letter-spacing:-0.14px;}
#t14_80{left:208px;bottom:608px;letter-spacing:-0.51px;}
#t15_80{left:278px;bottom:608px;letter-spacing:-0.21px;}
#t16_80{left:350px;bottom:608px;letter-spacing:-0.15px;}
#t17_80{left:240px;bottom:586px;}
#t18_80{left:277px;bottom:586px;letter-spacing:-0.15px;}
#t19_80{left:350px;bottom:586px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1a_80{left:485px;bottom:586px;letter-spacing:-0.18px;}
#t1b_80{left:508px;bottom:586px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t1c_80{left:240px;bottom:566px;}
#t1d_80{left:267px;bottom:566px;letter-spacing:-0.36px;}
#t1e_80{left:350px;bottom:566px;letter-spacing:-0.19px;word-spacing:1.48px;}
#t1f_80{left:561px;bottom:566px;letter-spacing:-0.18px;}
#t1g_80{left:584px;bottom:566px;letter-spacing:-0.19px;word-spacing:1.38px;}
#t1h_80{left:671px;bottom:566px;}
#t1i_80{left:684px;bottom:566px;letter-spacing:-0.15px;}
#t1j_80{left:227px;bottom:545px;}
#t1k_80{left:240px;bottom:545px;}
#t1l_80{left:291px;bottom:545px;}
#t1m_80{left:350px;bottom:545px;letter-spacing:-0.4px;}
#t1n_80{left:310px;bottom:492px;letter-spacing:-0.21px;word-spacing:2.12px;}
#t1o_80{left:482px;bottom:492px;letter-spacing:-0.18px;}
#t1p_80{left:532px;bottom:492px;letter-spacing:-0.19px;word-spacing:1.38px;}
#t1q_80{left:110px;bottom:449px;letter-spacing:-0.22px;word-spacing:3.79px;}
#t1r_80{left:512px;bottom:449px;letter-spacing:-0.14px;}
#t1s_80{left:533px;bottom:449px;}
#t1t_80{left:552px;bottom:449px;letter-spacing:-0.19px;word-spacing:3.89px;}
#t1u_80{left:110px;bottom:429px;letter-spacing:-0.1px;word-spacing:0.8px;}
#t1v_80{left:306px;bottom:429px;letter-spacing:-0.17px;}
#t1w_80{left:329px;bottom:429px;letter-spacing:-0.18px;word-spacing:1.15px;}
#t1x_80{left:110px;bottom:408px;letter-spacing:-0.15px;word-spacing:0.83px;}
#t1y_80{left:536px;bottom:408px;letter-spacing:-0.18px;}
#t1z_80{left:559px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.79px;}
#t20_80{left:110px;bottom:387px;letter-spacing:-0.16px;word-spacing:0.78px;}
#t21_80{left:361px;bottom:387px;letter-spacing:-0.17px;}
#t22_80{left:384px;bottom:387px;letter-spacing:-0.13px;word-spacing:0.69px;}
#t23_80{left:110px;bottom:367px;letter-spacing:-0.2px;word-spacing:1.04px;}
#t24_80{left:719px;bottom:367px;letter-spacing:-0.14px;}
#t25_80{left:740px;bottom:367px;letter-spacing:-0.14px;word-spacing:0.68px;}
#t26_80{left:110px;bottom:346px;letter-spacing:-0.17px;}
#t27_80{left:132px;bottom:346px;letter-spacing:-0.11px;word-spacing:0.59px;}
#t28_80{left:277px;bottom:346px;letter-spacing:-0.17px;}
#t29_80{left:312px;bottom:346px;letter-spacing:-0.2px;word-spacing:1.09px;}
#t2a_80{left:110px;bottom:325px;letter-spacing:-0.18px;word-spacing:1.38px;}
#t2b_80{left:110px;bottom:265px;letter-spacing:0.12px;}
#t2c_80{left:173px;bottom:265px;letter-spacing:0.13px;word-spacing:2.28px;}
#t2d_80{left:463px;bottom:265px;letter-spacing:0.14px;}
#t2e_80{left:498px;bottom:265px;letter-spacing:0.16px;}
#t2f_80{left:538px;bottom:265px;letter-spacing:0.14px;}
#t2g_80{left:566px;bottom:265px;}
#t2h_80{left:110px;bottom:219px;letter-spacing:-0.19px;}
#t2i_80{left:143px;bottom:219px;letter-spacing:-0.17px;}
#t2j_80{left:174px;bottom:219px;letter-spacing:-0.15px;word-spacing:0.21px;}
#t2k_80{left:110px;bottom:198px;letter-spacing:-0.15px;}
#t2l_80{left:156px;bottom:198px;letter-spacing:-0.17px;}
#t2m_80{left:189px;bottom:198px;letter-spacing:-0.16px;word-spacing:3.43px;}
#t2n_80{left:110px;bottom:177px;letter-spacing:-0.21px;word-spacing:3.03px;}
#t2o_80{left:292px;bottom:177px;}
#t2p_80{left:306px;bottom:177px;letter-spacing:-0.12px;word-spacing:2.85px;}
#t2q_80{left:465px;bottom:177px;letter-spacing:-0.18px;}
#t2r_80{left:517px;bottom:177px;letter-spacing:-0.14px;word-spacing:3.32px;}
#t2s_80{left:589px;bottom:177px;letter-spacing:-0.14px;}
#t2t_80{left:624px;bottom:177px;letter-spacing:-0.12px;word-spacing:2.86px;}
#t2u_80{left:797px;bottom:177px;}
#t2v_80{left:811px;bottom:177px;letter-spacing:-0.14px;}
#t2w_80{left:110px;bottom:157px;letter-spacing:-0.01px;}
#t2x_80{left:151px;bottom:157px;letter-spacing:-0.17px;}
#t2y_80{left:184px;bottom:157px;letter-spacing:-0.18px;}
#t2z_80{left:218px;bottom:157px;letter-spacing:-0.17px;}
#t30_80{left:244px;bottom:157px;}
#t31_80{left:261px;bottom:157px;letter-spacing:-0.18px;word-spacing:2.98px;}
#t32_80{left:110px;bottom:136px;letter-spacing:-0.16px;word-spacing:1.42px;}

.s1_80{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_80{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_80{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s4_80{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_80{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s6_80{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s7_80{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s8_80{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s9_80{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sa_80{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.sb_80{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.sc_80{font-size:17px;font-family:CMSY10_1g9;color:#000;}
.sd_80{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts80" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMSY10_1g9;
	src: url("fonts/CMSY10_1g9.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg80Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg80" style="-webkit-user-select: none;"><object width="935" height="1210" data="80/80.svg" type="image/svg+xml" id="pdf80" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_80" class="t s1_80">66 </span><span id="t2_80" class="t s2_80">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_80" class="t s1_80">For </span><span id="t4_80" class="t s3_80">implicit </span><span id="t5_80" class="t s1_80">accesses to supervisor-level memory management data structures, such as page tables, </span>
<span id="t6_80" class="t s1_80">S-mode endianness always applies and UBE is ignored. </span>
<span id="t7_80" class="t s4_80">Standard RISC-V ABIs are expected to be purely little-endian-only or big-endian-only, with no </span>
<span id="t8_80" class="t s4_80" data-mappings='[[81,"fi"]]'>accommodation for mixing endianness. Nevertheless, endianness control has been deﬁned so as </span>
<span id="t9_80" class="t s4_80">to permit an OS of one endianness to execute user-mode programs of the opposite endianness. </span>
<span id="ta_80" class="t s5_80">4.1.2 </span><span id="tb_80" class="t s5_80">Supervisor Trap Vector Base Address Register (</span><span id="tc_80" class="t s6_80">stvec</span><span id="td_80" class="t s5_80">) </span>
<span id="te_80" class="t s1_80">The </span><span id="tf_80" class="t s7_80">stvec </span><span id="tg_80" class="t s1_80" data-mappings='[[71,"fi"]]'>register is an SXLEN-bit read/write register that holds trap vector conﬁguration, con- </span>
<span id="th_80" class="t s1_80">sisting of a vector base address (BASE) and a vector mode (MODE). </span>
<span id="ti_80" class="t s8_80">SXLEN-1 </span><span id="tj_80" class="t s8_80">21 </span><span id="tk_80" class="t s8_80">0 </span>
<span id="tl_80" class="t s9_80">BASE[SXLEN-1:2] (</span><span id="tm_80" class="t sa_80">WARL</span><span id="tn_80" class="t s9_80">) </span><span id="to_80" class="t s9_80">MODE (</span><span id="tp_80" class="t sa_80">WARL</span><span id="tq_80" class="t s9_80">) </span>
<span id="tr_80" class="t s9_80">SXLEN-2 </span><span id="ts_80" class="t s9_80">2 </span>
<span id="tt_80" class="t s1_80">Figure 4.3: Supervisor trap vector base address register (</span><span id="tu_80" class="t s7_80">stvec</span><span id="tv_80" class="t s1_80">). </span>
<span id="tw_80" class="t s1_80" data-mappings='[[9,"fi"]]'>The BASE ﬁeld in </span><span id="tx_80" class="t s7_80">stvec </span><span id="ty_80" class="t s1_80">is a </span><span id="tz_80" class="t sb_80">WARL </span><span id="t10_80" class="t s1_80" data-mappings='[[0,"fi"]]'>ﬁeld that can hold any valid virtual or physical address, </span>
<span id="t11_80" class="t s1_80">subject to the following alignment constraints: the address must be 4-byte aligned, and MODE </span>
<span id="t12_80" class="t s1_80">settings other than Direct might impose additional alignment constraints on the value in the BASE </span>
<span id="t13_80" class="t s1_80" data-mappings='[[0,"fi"]]'>ﬁeld. </span>
<span id="t14_80" class="t s1_80">Value </span><span id="t15_80" class="t s1_80">Name </span><span id="t16_80" class="t s1_80">Description </span>
<span id="t17_80" class="t s1_80">0 </span><span id="t18_80" class="t s1_80">Direct </span><span id="t19_80" class="t s1_80">All exceptions set </span><span id="t1a_80" class="t s7_80">pc </span><span id="t1b_80" class="t s1_80">to BASE. </span>
<span id="t1c_80" class="t s1_80">1 </span><span id="t1d_80" class="t s1_80">Vectored </span><span id="t1e_80" class="t s1_80">Asynchronous interrupts set </span><span id="t1f_80" class="t s7_80">pc </span><span id="t1g_80" class="t s1_80">to BASE+4</span><span id="t1h_80" class="t sc_80">×</span><span id="t1i_80" class="t s1_80">cause. </span>
<span id="t1j_80" class="t sc_80">≥</span><span id="t1k_80" class="t s1_80">2 </span><span id="t1l_80" class="t s1_80">— </span><span id="t1m_80" class="t s3_80">Reserved </span>
<span id="t1n_80" class="t s1_80">Table 4.1: Encoding of </span><span id="t1o_80" class="t s7_80">stvec </span><span id="t1p_80" class="t s1_80" data-mappings='[[5,"fi"]]'>MODE ﬁeld. </span>
<span id="t1q_80" class="t s1_80" data-mappings='[[25,"fi"]]'>The encoding of the MODE ﬁeld is shown in Table </span><span id="t1r_80" class="t sd_80">4.1</span><span id="t1s_80" class="t s1_80">. </span><span id="t1t_80" class="t s1_80">When MODE=Direct, all traps into </span>
<span id="t1u_80" class="t s1_80">supervisor mode cause the </span><span id="t1v_80" class="t s7_80">pc </span><span id="t1w_80" class="t s1_80" data-mappings='[[37,"fi"]]'>to be set to the address in the BASE ﬁeld. When MODE=Vectored, </span>
<span id="t1x_80" class="t s1_80">all synchronous exceptions into supervisor mode cause the </span><span id="t1y_80" class="t s7_80">pc </span><span id="t1z_80" class="t s1_80">to be set to the address in the BASE </span>
<span id="t20_80" class="t s1_80" data-mappings='[[0,"fi"]]'>ﬁeld, whereas interrupts cause the </span><span id="t21_80" class="t s7_80">pc </span><span id="t22_80" class="t s1_80" data-mappings='[[37,"fi"]]'>to be set to the address in the BASE ﬁeld plus four times the </span>
<span id="t23_80" class="t s1_80">interrupt cause number. For example, a supervisor-mode timer interrupt (see Table </span><span id="t24_80" class="t sd_80">4.2</span><span id="t25_80" class="t s1_80">) causes the </span>
<span id="t26_80" class="t s7_80">pc </span><span id="t27_80" class="t s1_80">to be set to BASE+</span><span id="t28_80" class="t s7_80">0x14</span><span id="t29_80" class="t s1_80">. Setting MODE=Vectored may impose a stricter alignment constraint </span>
<span id="t2a_80" class="t s1_80">on BASE. </span>
<span id="t2b_80" class="t s5_80">4.1.3 </span><span id="t2c_80" class="t s5_80">Supervisor Interrupt Registers (</span><span id="t2d_80" class="t s6_80">sip </span><span id="t2e_80" class="t s5_80">and </span><span id="t2f_80" class="t s6_80">sie</span><span id="t2g_80" class="t s5_80">) </span>
<span id="t2h_80" class="t s1_80">The </span><span id="t2i_80" class="t s7_80">sip </span><span id="t2j_80" class="t s1_80">register is an SXLEN-bit read/write register containing information on pending interrupts, </span>
<span id="t2k_80" class="t s1_80">while </span><span id="t2l_80" class="t s7_80">sie </span><span id="t2m_80" class="t s1_80">is the corresponding SXLEN-bit read/write register containing interrupt enable bits. </span>
<span id="t2n_80" class="t s1_80">Interrupt cause number </span><span id="t2o_80" class="t s3_80">i </span><span id="t2p_80" class="t s1_80">(as reported in CSR </span><span id="t2q_80" class="t s7_80">scause</span><span id="t2r_80" class="t s1_80">, Section </span><span id="t2s_80" class="t sd_80">4.1.8</span><span id="t2t_80" class="t s1_80">) corresponds with bit </span><span id="t2u_80" class="t s3_80">i </span><span id="t2v_80" class="t s1_80">in </span>
<span id="t2w_80" class="t s1_80">both </span><span id="t2x_80" class="t s7_80">sip </span><span id="t2y_80" class="t s1_80">and </span><span id="t2z_80" class="t s7_80">sie</span><span id="t30_80" class="t s1_80">. </span><span id="t31_80" class="t s1_80">Bits 15:0 are allocated to standard interrupt causes only, while bits 16 and </span>
<span id="t32_80" class="t s1_80">above are designated for platform or custom use. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
