{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715735777165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715735777170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 13:16:15 2024 " "Processing started: Wed May 15 13:16:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715735777170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735777170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735777170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715735777900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715735777900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786134 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786147 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786154 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786160 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786174 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786180 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786187 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786200 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786206 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786213 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786226 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786233 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcountertest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file progcountertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 progCounterTest " "Found entity 1: progCounterTest" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715735786251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735786251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "progCounterTest " "Elaborating entity \"progCounterTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715735786502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "progCounterTest.bdf" "inst9" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 2640 2872 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786506 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(103) " "VHDL Process Statement warning at ALU.vhd(103): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715735786507 "|progCounterTest|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst7\"" {  } { { "progCounterTest.bdf" "inst7" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_z_flag control_unit.vhd(32) " "VHDL Signal Declaration warning at control_unit.vhd(32): used implicit default value for signal \"clr_z_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786513 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(33) " "VHDL Signal Declaration warning at control_unit.vhd(33): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786513 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786513 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_init control_unit.vhd(36) " "VHDL Signal Declaration warning at control_unit.vhd(36): used implicit default value for signal \"rf_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786513 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(37) " "VHDL Signal Declaration warning at control_unit.vhd(37): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786514 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dpcr_lsb_sel control_unit.vhd(38) " "VHDL Signal Declaration warning at control_unit.vhd(38): used implicit default value for signal \"dpcr_lsb_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786514 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dpcr_wr control_unit.vhd(39) " "VHDL Signal Declaration warning at control_unit.vhd(39): used implicit default value for signal \"dpcr_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735786514 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(170) " "VHDL Process Statement warning at control_unit.vhd(170): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715735786514 "|progCounterTest|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "progCounterTest.bdf" "inst3" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 232 2176 2376 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786530 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_recv regfile.vhd(39) " "VHDL Signal Declaration warning at regfile.vhd(39): used explicit default value for signal \"rx_recv\" because signal was never assigned a value" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715735786533 "|progCounterTest|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rz_recv regfile.vhd(40) " "VHDL Signal Declaration warning at regfile.vhd(40): used explicit default value for signal \"rz_recv\" because signal was never assigned a value" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715735786533 "|progCounterTest|regfile:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst1 " "Elaborating entity \"memory\" for hierarchy \"memory:inst1\"" {  } { { "progCounterTest.bdf" "inst1" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 152 1320 1584 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state memory_model.vhd(117) " "VHDL Process Statement warning at memory_model.vhd(117): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715735786539 "|progCounterTest|memory:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state memory_model.vhd(126) " "VHDL Process Statement warning at memory_model.vhd(126): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715735786539 "|progCounterTest|memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "progCounterTest.bdf" "inst" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 168 784 1032 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:inst2\"" {  } { { "progCounterTest.bdf" "inst2" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 136 1832 2080 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst5 " "Elaborating entity \"registers\" for hierarchy \"registers:inst5\"" {  } { { "progCounterTest.bdf" "inst5" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 392 1424 1632 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735786556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "z_flag VCC " "Pin \"z_flag\" is stuck at VCC" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 240 2896 3072 256 "z_flag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|z_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_rx_recv GND " "Pin \"alu_rx_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 304 2912 3088 320 "alu_rx_recv" "" } { -128 2176 2248 -111 "alu_rx_recv" "" } { 280 2912 2987 297 "alu_rx_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_rx_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_rz_recv GND " "Pin \"alu_rz_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 328 2888 3064 344 "alu_rz_recv" "" } { -112 2176 2248 -95 "alu_rz_recv" "" } { 352 2888 2963 369 "alu_rz_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_rz_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "rz_recv GND " "Pin \"rz_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 424 2408 2584 440 "rz_recv" "" } { 440 2392 2434 457 "rz_recv" "" } { -96 2176 2248 -79 "rz_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rz_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_init GND " "Pin \"rf_init\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -40 2800 2976 -24 "rf_init" "" } { 264 2128 2176 281 "rf_init" "" } { -24 2800 2840 -7 "rf_init" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rf_init"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld_r GND " "Pin \"ld_r\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -120 2584 2760 -104 "ld_r" "" } { 280 2128 2176 297 "ld_r" "" } { -88 2584 2609 -71 "ld_r" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|ld_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[2\] GND " "Pin \"increment\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|increment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[1\] GND " "Pin \"increment\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|increment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { 304 1248 1312 321 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 328 688 784 345 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[15\] GND " "Pin \"rxData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[14\] GND " "Pin \"rxData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[13\] GND " "Pin \"rxData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[12\] GND " "Pin \"rxData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[11\] GND " "Pin \"rxData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[10\] GND " "Pin \"rxData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[9\] GND " "Pin \"rxData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[8\] GND " "Pin \"rxData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[7\] GND " "Pin \"rxData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[6\] GND " "Pin \"rxData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[5\] GND " "Pin \"rxData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[4\] GND " "Pin \"rxData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[3\] GND " "Pin \"rxData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[2\] GND " "Pin \"rxData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[1\] GND " "Pin \"rxData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[0\] GND " "Pin \"rxData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 248 648 784 265 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rxData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[15\] GND " "Pin \"rzData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[14\] GND " "Pin \"rzData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[13\] GND " "Pin \"rzData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[12\] GND " "Pin \"rzData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[11\] GND " "Pin \"rzData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[10\] GND " "Pin \"rzData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[9\] GND " "Pin \"rzData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[8\] GND " "Pin \"rzData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[7\] GND " "Pin \"rzData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[6\] GND " "Pin \"rzData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[5\] GND " "Pin \"rzData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[4\] GND " "Pin \"rzData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[3\] GND " "Pin \"rzData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[2\] GND " "Pin \"rzData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[1\] GND " "Pin \"rzData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[0\] GND " "Pin \"rzData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 280 648 784 297 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rzData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[3\] GND " "Pin \"rf_sel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rf_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[2\] GND " "Pin \"rf_sel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rf_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[1\] GND " "Pin \"rf_sel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rf_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[0\] GND " "Pin \"rf_sel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rf_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_recv GND " "Pin \"rx_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 392 2408 2584 408 "rx_recv" "" } { 344 2400 2448 361 "rx_recv" "" } { -80 2176 2248 -63 "rx_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|rx_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[5\] GND " "Pin \"alu_opsel\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_opsel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[4\] GND " "Pin \"alu_opsel\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_opsel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[3\] GND " "Pin \"alu_opsel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_opsel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[2\] GND " "Pin \"alu_opsel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_opsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[1\] GND " "Pin \"alu_opsel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_opsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[0\] GND " "Pin \"alu_opsel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_opsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[15\] GND " "Pin \"alu_output\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[14\] GND " "Pin \"alu_output\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[13\] GND " "Pin \"alu_output\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[12\] GND " "Pin \"alu_output\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[11\] GND " "Pin \"alu_output\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[10\] GND " "Pin \"alu_output\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[9\] GND " "Pin \"alu_output\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[8\] GND " "Pin \"alu_output\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[7\] GND " "Pin \"alu_output\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[6\] GND " "Pin \"alu_output\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[5\] GND " "Pin \"alu_output\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[4\] GND " "Pin \"alu_output\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[3\] GND " "Pin \"alu_output\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[2\] GND " "Pin \"alu_output\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[1\] GND " "Pin \"alu_output\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[0\] GND " "Pin \"alu_output\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3154 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|alu_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[31\] GND " "Pin \"dpcr\[31\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[30\] GND " "Pin \"dpcr\[30\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[29\] GND " "Pin \"dpcr\[29\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[28\] GND " "Pin \"dpcr\[28\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[27\] GND " "Pin \"dpcr\[27\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[26\] GND " "Pin \"dpcr\[26\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[25\] GND " "Pin \"dpcr\[25\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[24\] GND " "Pin \"dpcr\[24\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[23\] GND " "Pin \"dpcr\[23\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[22\] GND " "Pin \"dpcr\[22\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[21\] GND " "Pin \"dpcr\[21\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[20\] GND " "Pin \"dpcr\[20\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[19\] GND " "Pin \"dpcr\[19\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[18\] GND " "Pin \"dpcr\[18\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[17\] GND " "Pin \"dpcr\[17\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[16\] GND " "Pin \"dpcr\[16\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[15\] GND " "Pin \"dpcr\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[14\] GND " "Pin \"dpcr\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[13\] GND " "Pin \"dpcr\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[12\] GND " "Pin \"dpcr\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[11\] GND " "Pin \"dpcr\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[10\] GND " "Pin \"dpcr\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[9\] GND " "Pin \"dpcr\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[8\] GND " "Pin \"dpcr\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[7\] GND " "Pin \"dpcr\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[6\] GND " "Pin \"dpcr\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[5\] GND " "Pin \"dpcr\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[4\] GND " "Pin \"dpcr\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[3\] GND " "Pin \"dpcr\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dpcr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dprr\[1\] GND " "Pin \"dprr\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 512 1632 1808 528 "dprr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dprr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dprr\[0\] GND " "Pin \"dprr\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 512 1632 1808 528 "dprr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|dprr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[15\] GND " "Pin \"operand_out\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[14\] GND " "Pin \"operand_out\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[13\] GND " "Pin \"operand_out\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[12\] GND " "Pin \"operand_out\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[11\] GND " "Pin \"operand_out\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[10\] GND " "Pin \"operand_out\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[9\] GND " "Pin \"operand_out\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[8\] GND " "Pin \"operand_out\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[7\] GND " "Pin \"operand_out\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[6\] GND " "Pin \"operand_out\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[5\] GND " "Pin \"operand_out\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[4\] GND " "Pin \"operand_out\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operand_out\[3\] GND " "Pin \"operand_out\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 120 2216 2404 136 "operand_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|operand_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_count\[0\] GND " "Pin \"out_count\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 216 1080 1256 232 "out_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|out_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[15\] GND " "Pin \"sop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[14\] GND " "Pin \"sop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[13\] GND " "Pin \"sop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[12\] GND " "Pin \"sop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[11\] GND " "Pin \"sop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[10\] GND " "Pin \"sop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[9\] GND " "Pin \"sop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[8\] GND " "Pin \"sop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[7\] GND " "Pin \"sop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[6\] GND " "Pin \"sop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[5\] GND " "Pin \"sop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[4\] GND " "Pin \"sop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[3\] GND " "Pin \"sop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[2\] GND " "Pin \"sop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[1\] GND " "Pin \"sop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[0\] GND " "Pin \"sop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|sop[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[15\] GND " "Pin \"svop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[14\] GND " "Pin \"svop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[13\] GND " "Pin \"svop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[12\] GND " "Pin \"svop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[11\] GND " "Pin \"svop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[10\] GND " "Pin \"svop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[9\] GND " "Pin \"svop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[8\] GND " "Pin \"svop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[7\] GND " "Pin \"svop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[6\] GND " "Pin \"svop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[5\] GND " "Pin \"svop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[4\] GND " "Pin \"svop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[3\] GND " "Pin \"svop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[2\] GND " "Pin \"svop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[1\] GND " "Pin \"svop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[0\] GND " "Pin \"svop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715735787156 "|progCounterTest|svop[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715735787156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715735787224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715735787363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715735787519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715735787519 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sop_wr " "No output dependent on input pin \"sop_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 624 1256 1424 640 "sop_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715735787575 "|progCounterTest|sop_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "svop_wr " "No output dependent on input pin \"svop_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" { { 592 1256 1424 608 "svop_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715735787575 "|progCounterTest|svop_wr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715735787575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715735787576 ""} { "Info" "ICUT_CUT_TM_OPINS" "211 " "Implemented 211 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715735787576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715735787576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715735787576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715735787594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 13:16:27 2024 " "Processing ended: Wed May 15 13:16:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715735787594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715735787594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715735787594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715735787594 ""}
