m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clock/obj/default/runtime/sim/mentor
vsistema_SVSD
!s110 1604453193
!i10b 1
!s100 DU=2NGmUDA;2C;J_IG`n83
InHEB;heBSE7HH@0443gBX2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1604452866
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604453193.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD.v|-work|SVSD|
!i113 1
o-work SVSD
tCvgOpt 0
nsistema_@s@v@s@d
