
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402230 <.init>:
  402230:	stp	x29, x30, [sp, #-16]!
  402234:	mov	x29, sp
  402238:	bl	403cd0 <ferror@plt+0x1370>
  40223c:	ldp	x29, x30, [sp], #16
  402240:	ret

Disassembly of section .plt:

0000000000402250 <memcpy@plt-0x20>:
  402250:	stp	x16, x30, [sp, #-16]!
  402254:	adrp	x16, 430000 <ferror@plt+0x2d6a0>
  402258:	ldr	x17, [x16, #4088]
  40225c:	add	x16, x16, #0xff8
  402260:	br	x17
  402264:	nop
  402268:	nop
  40226c:	nop

0000000000402270 <memcpy@plt>:
  402270:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402274:	ldr	x17, [x16]
  402278:	add	x16, x16, #0x0
  40227c:	br	x17

0000000000402280 <memmove@plt>:
  402280:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402284:	ldr	x17, [x16, #8]
  402288:	add	x16, x16, #0x8
  40228c:	br	x17

0000000000402290 <recvmsg@plt>:
  402290:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402294:	ldr	x17, [x16, #16]
  402298:	add	x16, x16, #0x10
  40229c:	br	x17

00000000004022a0 <strtoul@plt>:
  4022a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #24]
  4022a8:	add	x16, x16, #0x18
  4022ac:	br	x17

00000000004022b0 <strlen@plt>:
  4022b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #32]
  4022b8:	add	x16, x16, #0x20
  4022bc:	br	x17

00000000004022c0 <exit@plt>:
  4022c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #40]
  4022c8:	add	x16, x16, #0x28
  4022cc:	br	x17

00000000004022d0 <mount@plt>:
  4022d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #48]
  4022d8:	add	x16, x16, #0x30
  4022dc:	br	x17

00000000004022e0 <perror@plt>:
  4022e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #56]
  4022e8:	add	x16, x16, #0x38
  4022ec:	br	x17

00000000004022f0 <strtoll@plt>:
  4022f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #64]
  4022f8:	add	x16, x16, #0x40
  4022fc:	br	x17

0000000000402300 <strnlen@plt>:
  402300:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #72]
  402308:	add	x16, x16, #0x48
  40230c:	br	x17

0000000000402310 <strtod@plt>:
  402310:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #80]
  402318:	add	x16, x16, #0x50
  40231c:	br	x17

0000000000402320 <geteuid@plt>:
  402320:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #88]
  402328:	add	x16, x16, #0x58
  40232c:	br	x17

0000000000402330 <sethostent@plt>:
  402330:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #96]
  402338:	add	x16, x16, #0x60
  40233c:	br	x17

0000000000402340 <bind@plt>:
  402340:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #104]
  402348:	add	x16, x16, #0x68
  40234c:	br	x17

0000000000402350 <setbuffer@plt>:
  402350:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #112]
  402358:	add	x16, x16, #0x70
  40235c:	br	x17

0000000000402360 <readlink@plt>:
  402360:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #120]
  402368:	add	x16, x16, #0x78
  40236c:	br	x17

0000000000402370 <ftell@plt>:
  402370:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #128]
  402378:	add	x16, x16, #0x80
  40237c:	br	x17

0000000000402380 <sprintf@plt>:
  402380:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #136]
  402388:	add	x16, x16, #0x88
  40238c:	br	x17

0000000000402390 <getuid@plt>:
  402390:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #144]
  402398:	add	x16, x16, #0x90
  40239c:	br	x17

00000000004023a0 <putc@plt>:
  4023a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #152]
  4023a8:	add	x16, x16, #0x98
  4023ac:	br	x17

00000000004023b0 <opendir@plt>:
  4023b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #160]
  4023b8:	add	x16, x16, #0xa0
  4023bc:	br	x17

00000000004023c0 <strftime@plt>:
  4023c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #168]
  4023c8:	add	x16, x16, #0xa8
  4023cc:	br	x17

00000000004023d0 <fputc@plt>:
  4023d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #176]
  4023d8:	add	x16, x16, #0xb0
  4023dc:	br	x17

00000000004023e0 <getprotobyname@plt>:
  4023e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #184]
  4023e8:	add	x16, x16, #0xb8
  4023ec:	br	x17

00000000004023f0 <unshare@plt>:
  4023f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #192]
  4023f8:	add	x16, x16, #0xc0
  4023fc:	br	x17

0000000000402400 <snprintf@plt>:
  402400:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #200]
  402408:	add	x16, x16, #0xc8
  40240c:	br	x17

0000000000402410 <umount2@plt>:
  402410:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #208]
  402418:	add	x16, x16, #0xd0
  40241c:	br	x17

0000000000402420 <fileno@plt>:
  402420:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #216]
  402428:	add	x16, x16, #0xd8
  40242c:	br	x17

0000000000402430 <localtime@plt>:
  402430:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #224]
  402438:	add	x16, x16, #0xe0
  40243c:	br	x17

0000000000402440 <fclose@plt>:
  402440:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #232]
  402448:	add	x16, x16, #0xe8
  40244c:	br	x17

0000000000402450 <time@plt>:
  402450:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #240]
  402458:	add	x16, x16, #0xf0
  40245c:	br	x17

0000000000402460 <malloc@plt>:
  402460:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #248]
  402468:	add	x16, x16, #0xf8
  40246c:	br	x17

0000000000402470 <setsockopt@plt>:
  402470:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #256]
  402478:	add	x16, x16, #0x100
  40247c:	br	x17

0000000000402480 <popen@plt>:
  402480:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #264]
  402488:	add	x16, x16, #0x108
  40248c:	br	x17

0000000000402490 <__isoc99_fscanf@plt>:
  402490:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #272]
  402498:	add	x16, x16, #0x110
  40249c:	br	x17

00000000004024a0 <strncmp@plt>:
  4024a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #280]
  4024a8:	add	x16, x16, #0x118
  4024ac:	br	x17

00000000004024b0 <__libc_start_main@plt>:
  4024b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #288]
  4024b8:	add	x16, x16, #0x120
  4024bc:	br	x17

00000000004024c0 <strcat@plt>:
  4024c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #296]
  4024c8:	add	x16, x16, #0x128
  4024cc:	br	x17

00000000004024d0 <if_indextoname@plt>:
  4024d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #304]
  4024d8:	add	x16, x16, #0x130
  4024dc:	br	x17

00000000004024e0 <memset@plt>:
  4024e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #312]
  4024e8:	add	x16, x16, #0x138
  4024ec:	br	x17

00000000004024f0 <gettimeofday@plt>:
  4024f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #320]
  4024f8:	add	x16, x16, #0x140
  4024fc:	br	x17

0000000000402500 <sendmsg@plt>:
  402500:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #328]
  402508:	add	x16, x16, #0x148
  40250c:	br	x17

0000000000402510 <calloc@plt>:
  402510:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #336]
  402518:	add	x16, x16, #0x150
  40251c:	br	x17

0000000000402520 <cap_get_flag@plt>:
  402520:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #344]
  402528:	add	x16, x16, #0x158
  40252c:	br	x17

0000000000402530 <strcasecmp@plt>:
  402530:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #352]
  402538:	add	x16, x16, #0x160
  40253c:	br	x17

0000000000402540 <realloc@plt>:
  402540:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #360]
  402548:	add	x16, x16, #0x168
  40254c:	br	x17

0000000000402550 <cap_set_proc@plt>:
  402550:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #368]
  402558:	add	x16, x16, #0x170
  40255c:	br	x17

0000000000402560 <strdup@plt>:
  402560:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #376]
  402568:	add	x16, x16, #0x178
  40256c:	br	x17

0000000000402570 <closedir@plt>:
  402570:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #384]
  402578:	add	x16, x16, #0x180
  40257c:	br	x17

0000000000402580 <strerror@plt>:
  402580:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #392]
  402588:	add	x16, x16, #0x188
  40258c:	br	x17

0000000000402590 <close@plt>:
  402590:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #400]
  402598:	add	x16, x16, #0x190
  40259c:	br	x17

00000000004025a0 <strrchr@plt>:
  4025a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #408]
  4025a8:	add	x16, x16, #0x198
  4025ac:	br	x17

00000000004025b0 <recv@plt>:
  4025b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #416]
  4025b8:	add	x16, x16, #0x1a0
  4025bc:	br	x17

00000000004025c0 <__gmon_start__@plt>:
  4025c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #424]
  4025c8:	add	x16, x16, #0x1a8
  4025cc:	br	x17

00000000004025d0 <abort@plt>:
  4025d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #432]
  4025d8:	add	x16, x16, #0x1b0
  4025dc:	br	x17

00000000004025e0 <getservbyport@plt>:
  4025e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #440]
  4025e8:	add	x16, x16, #0x1b8
  4025ec:	br	x17

00000000004025f0 <feof@plt>:
  4025f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #448]
  4025f8:	add	x16, x16, #0x1c0
  4025fc:	br	x17

0000000000402600 <puts@plt>:
  402600:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #456]
  402608:	add	x16, x16, #0x1c8
  40260c:	br	x17

0000000000402610 <gethostbyname2@plt>:
  402610:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #464]
  402618:	add	x16, x16, #0x1d0
  40261c:	br	x17

0000000000402620 <memcmp@plt>:
  402620:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #472]
  402628:	add	x16, x16, #0x1d8
  40262c:	br	x17

0000000000402630 <getopt_long@plt>:
  402630:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #480]
  402638:	add	x16, x16, #0x1e0
  40263c:	br	x17

0000000000402640 <strcmp@plt>:
  402640:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #488]
  402648:	add	x16, x16, #0x1e8
  40264c:	br	x17

0000000000402650 <__ctype_b_loc@plt>:
  402650:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #496]
  402658:	add	x16, x16, #0x1f0
  40265c:	br	x17

0000000000402660 <strtol@plt>:
  402660:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #504]
  402668:	add	x16, x16, #0x1f8
  40266c:	br	x17

0000000000402670 <cap_get_proc@plt>:
  402670:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #512]
  402678:	add	x16, x16, #0x200
  40267c:	br	x17

0000000000402680 <fread@plt>:
  402680:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #520]
  402688:	add	x16, x16, #0x208
  40268c:	br	x17

0000000000402690 <gethostbyaddr@plt>:
  402690:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #528]
  402698:	add	x16, x16, #0x210
  40269c:	br	x17

00000000004026a0 <statvfs64@plt>:
  4026a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #536]
  4026a8:	add	x16, x16, #0x218
  4026ac:	br	x17

00000000004026b0 <free@plt>:
  4026b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #544]
  4026b8:	add	x16, x16, #0x220
  4026bc:	br	x17

00000000004026c0 <inet_pton@plt>:
  4026c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #552]
  4026c8:	add	x16, x16, #0x228
  4026cc:	br	x17

00000000004026d0 <readdir64@plt>:
  4026d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #560]
  4026d8:	add	x16, x16, #0x230
  4026dc:	br	x17

00000000004026e0 <send@plt>:
  4026e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #568]
  4026e8:	add	x16, x16, #0x238
  4026ec:	br	x17

00000000004026f0 <strspn@plt>:
  4026f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #576]
  4026f8:	add	x16, x16, #0x240
  4026fc:	br	x17

0000000000402700 <strchr@plt>:
  402700:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #584]
  402708:	add	x16, x16, #0x248
  40270c:	br	x17

0000000000402710 <strtoull@plt>:
  402710:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #592]
  402718:	add	x16, x16, #0x250
  40271c:	br	x17

0000000000402720 <fwrite@plt>:
  402720:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #600]
  402728:	add	x16, x16, #0x258
  40272c:	br	x17

0000000000402730 <fnmatch@plt>:
  402730:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #608]
  402738:	add	x16, x16, #0x260
  40273c:	br	x17

0000000000402740 <socket@plt>:
  402740:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #616]
  402748:	add	x16, x16, #0x268
  40274c:	br	x17

0000000000402750 <fflush@plt>:
  402750:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #624]
  402758:	add	x16, x16, #0x270
  40275c:	br	x17

0000000000402760 <strcpy@plt>:
  402760:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #632]
  402768:	add	x16, x16, #0x278
  40276c:	br	x17

0000000000402770 <getprotobynumber@plt>:
  402770:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #640]
  402778:	add	x16, x16, #0x280
  40277c:	br	x17

0000000000402780 <fopen64@plt>:
  402780:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #648]
  402788:	add	x16, x16, #0x288
  40278c:	br	x17

0000000000402790 <setns@plt>:
  402790:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #656]
  402798:	add	x16, x16, #0x290
  40279c:	br	x17

00000000004027a0 <cap_clear@plt>:
  4027a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #664]
  4027a8:	add	x16, x16, #0x298
  4027ac:	br	x17

00000000004027b0 <isatty@plt>:
  4027b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #672]
  4027b8:	add	x16, x16, #0x2a0
  4027bc:	br	x17

00000000004027c0 <sysconf@plt>:
  4027c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #680]
  4027c8:	add	x16, x16, #0x2a8
  4027cc:	br	x17

00000000004027d0 <open64@plt>:
  4027d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #688]
  4027d8:	add	x16, x16, #0x2b0
  4027dc:	br	x17

00000000004027e0 <asctime@plt>:
  4027e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #696]
  4027e8:	add	x16, x16, #0x2b8
  4027ec:	br	x17

00000000004027f0 <cap_free@plt>:
  4027f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #704]
  4027f8:	add	x16, x16, #0x2c0
  4027fc:	br	x17

0000000000402800 <setservent@plt>:
  402800:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #712]
  402808:	add	x16, x16, #0x2c8
  40280c:	br	x17

0000000000402810 <if_nametoindex@plt>:
  402810:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #720]
  402818:	add	x16, x16, #0x2d0
  40281c:	br	x17

0000000000402820 <strchrnul@plt>:
  402820:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #728]
  402828:	add	x16, x16, #0x2d8
  40282c:	br	x17

0000000000402830 <strstr@plt>:
  402830:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #736]
  402838:	add	x16, x16, #0x2e0
  40283c:	br	x17

0000000000402840 <__isoc99_sscanf@plt>:
  402840:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #744]
  402848:	add	x16, x16, #0x2e8
  40284c:	br	x17

0000000000402850 <vsnprintf@plt>:
  402850:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #752]
  402858:	add	x16, x16, #0x2f0
  40285c:	br	x17

0000000000402860 <strncpy@plt>:
  402860:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #760]
  402868:	add	x16, x16, #0x2f8
  40286c:	br	x17

0000000000402870 <pclose@plt>:
  402870:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #768]
  402878:	add	x16, x16, #0x300
  40287c:	br	x17

0000000000402880 <strcspn@plt>:
  402880:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #776]
  402888:	add	x16, x16, #0x308
  40288c:	br	x17

0000000000402890 <vfprintf@plt>:
  402890:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #784]
  402898:	add	x16, x16, #0x310
  40289c:	br	x17

00000000004028a0 <printf@plt>:
  4028a0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #792]
  4028a8:	add	x16, x16, #0x318
  4028ac:	br	x17

00000000004028b0 <__assert_fail@plt>:
  4028b0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #800]
  4028b8:	add	x16, x16, #0x320
  4028bc:	br	x17

00000000004028c0 <__errno_location@plt>:
  4028c0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #808]
  4028c8:	add	x16, x16, #0x328
  4028cc:	br	x17

00000000004028d0 <getenv@plt>:
  4028d0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #816]
  4028d8:	add	x16, x16, #0x330
  4028dc:	br	x17

00000000004028e0 <putchar@plt>:
  4028e0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #824]
  4028e8:	add	x16, x16, #0x338
  4028ec:	br	x17

00000000004028f0 <__getdelim@plt>:
  4028f0:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #832]
  4028f8:	add	x16, x16, #0x340
  4028fc:	br	x17

0000000000402900 <getsockname@plt>:
  402900:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #840]
  402908:	add	x16, x16, #0x348
  40290c:	br	x17

0000000000402910 <getservbyname@plt>:
  402910:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #848]
  402918:	add	x16, x16, #0x350
  40291c:	br	x17

0000000000402920 <fprintf@plt>:
  402920:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #856]
  402928:	add	x16, x16, #0x358
  40292c:	br	x17

0000000000402930 <fgets@plt>:
  402930:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #864]
  402938:	add	x16, x16, #0x360
  40293c:	br	x17

0000000000402940 <inet_ntop@plt>:
  402940:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #872]
  402948:	add	x16, x16, #0x368
  40294c:	br	x17

0000000000402950 <ioctl@plt>:
  402950:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #880]
  402958:	add	x16, x16, #0x370
  40295c:	br	x17

0000000000402960 <ferror@plt>:
  402960:	adrp	x16, 431000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #888]
  402968:	add	x16, x16, #0x378
  40296c:	br	x17

Disassembly of section .text:

0000000000402970 <.text>:
  402970:	stp	x29, x30, [sp, #-256]!
  402974:	mov	x29, sp
  402978:	stp	x21, x22, [sp, #32]
  40297c:	adrp	x21, 419000 <ferror@plt+0x166a0>
  402980:	add	x2, x21, #0x750
  402984:	mov	x22, x1
  402988:	stp	x23, x24, [sp, #48]
  40298c:	adrp	x24, 419000 <ferror@plt+0x166a0>
  402990:	adrp	x23, 419000 <ferror@plt+0x166a0>
  402994:	add	x24, x24, #0xd8
  402998:	add	x23, x23, #0x5a0
  40299c:	stp	x25, x26, [sp, #64]
  4029a0:	add	x26, x2, #0xa90
  4029a4:	mov	w25, #0x0                   	// #0
  4029a8:	stp	x19, x20, [sp, #16]
  4029ac:	mov	w19, w0
  4029b0:	mov	w20, #0x0                   	// #0
  4029b4:	stp	x27, x28, [sp, #80]
  4029b8:	adrp	x28, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4029bc:	add	x0, x28, #0x694
  4029c0:	str	wzr, [sp, #104]
  4029c4:	stp	xzr, x2, [sp, #112]
  4029c8:	stp	xzr, x0, [sp, #128]
  4029cc:	mov	x3, x26
  4029d0:	mov	x2, x24
  4029d4:	mov	x1, x22
  4029d8:	mov	w0, w19
  4029dc:	mov	x4, #0x0                   	// #0
  4029e0:	bl	402630 <getopt_long@plt>
  4029e4:	mov	w28, w0
  4029e8:	cmn	w0, #0x1
  4029ec:	b.eq	402ebc <ferror@plt+0x55c>  // b.none
  4029f0:	sub	w4, w28, #0x30
  4029f4:	cmp	w4, #0xd4
  4029f8:	b.hi	403294 <ferror@plt+0x934>  // b.pmore
  4029fc:	ldrh	w0, [x23, w4, uxtw #1]
  402a00:	adr	x1, 402a0c <ferror@plt+0xac>
  402a04:	add	x0, x1, w0, sxth #2
  402a08:	br	x0
  402a0c:	mov	w25, #0x1                   	// #1
  402a10:	b	4029cc <ferror@plt+0x6c>
  402a14:	mov	w20, #0x480                 	// #1152
  402a18:	b	4029cc <ferror@plt+0x6c>
  402a1c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402a20:	adrp	x1, 418000 <ferror@plt+0x156a0>
  402a24:	add	x1, x1, #0x28
  402a28:	ldr	x21, [x0, #3528]
  402a2c:	mov	x0, x21
  402a30:	bl	402640 <strcmp@plt>
  402a34:	cbnz	w0, 402a70 <ferror@plt+0x110>
  402a38:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402a3c:	add	x27, x5, #0xdf0
  402a40:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402a44:	mov	w4, #0x2                   	// #2
  402a48:	mov	w3, #0xb37                 	// #2871
  402a4c:	ldr	x2, [x27, #2184]
  402a50:	str	wzr, [x1, #1320]
  402a54:	ldr	w1, [x27, #2180]
  402a58:	orr	x2, x2, #0x4
  402a5c:	str	x2, [x27, #2184]
  402a60:	orr	w1, w1, w3
  402a64:	str	w1, [x27, #2180]
  402a68:	str	w4, [x27, #2216]
  402a6c:	b	4029cc <ferror@plt+0x6c>
  402a70:	adrp	x1, 419000 <ferror@plt+0x166a0>
  402a74:	mov	x0, x21
  402a78:	add	x1, x1, #0x0
  402a7c:	bl	402640 <strcmp@plt>
  402a80:	cbnz	w0, 402af0 <ferror@plt+0x190>
  402a84:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402a88:	add	x27, x5, #0xdf0
  402a8c:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402a90:	mov	w4, #0xa                   	// #10
  402a94:	mov	w3, #0xb37                 	// #2871
  402a98:	ldr	x2, [x27, #2184]
  402a9c:	str	wzr, [x1, #1320]
  402aa0:	ldr	w1, [x27, #2180]
  402aa4:	orr	x2, x2, #0x400
  402aa8:	str	x2, [x27, #2184]
  402aac:	orr	w1, w1, w3
  402ab0:	str	w1, [x27, #2180]
  402ab4:	str	w4, [x27, #2216]
  402ab8:	b	4029cc <ferror@plt+0x6c>
  402abc:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402ac0:	add	x27, x5, #0xdf0
  402ac4:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402ac8:	mov	w3, #0x11                  	// #17
  402acc:	ldr	x2, [x27, #2184]
  402ad0:	str	wzr, [x1, #1320]
  402ad4:	ldr	w1, [x27, #2180]
  402ad8:	orr	x2, x2, #0x20000
  402adc:	str	x2, [x27, #2184]
  402ae0:	orr	w1, w1, #0x80
  402ae4:	str	w1, [x27, #2180]
  402ae8:	str	w3, [x27, #2216]
  402aec:	b	4029cc <ferror@plt+0x6c>
  402af0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  402af4:	mov	x0, x21
  402af8:	add	x1, x1, #0x378
  402afc:	bl	402640 <strcmp@plt>
  402b00:	cbz	w0, 402abc <ferror@plt+0x15c>
  402b04:	adrp	x1, 418000 <ferror@plt+0x156a0>
  402b08:	mov	x0, x21
  402b0c:	add	x1, x1, #0x40
  402b10:	bl	402640 <strcmp@plt>
  402b14:	cbnz	w0, 40329c <ferror@plt+0x93c>
  402b18:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402b1c:	add	x27, x5, #0xdf0
  402b20:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402b24:	mov	w4, #0x1                   	// #1
  402b28:	mov	w3, #0xb37                 	// #2871
  402b2c:	ldr	x2, [x27, #2184]
  402b30:	str	wzr, [x1, #1320]
  402b34:	ldr	w1, [x27, #2180]
  402b38:	orr	x2, x2, #0x2
  402b3c:	str	x2, [x27, #2184]
  402b40:	orr	w1, w1, w3
  402b44:	str	w1, [x27, #2180]
  402b48:	str	w4, [x27, #2216]
  402b4c:	b	4029cc <ferror@plt+0x6c>
  402b50:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402b54:	add	x27, x5, #0xdf0
  402b58:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402b5c:	mov	w4, #0x1e                  	// #30
  402b60:	mov	w3, #0x482                 	// #1154
  402b64:	ldr	x2, [x27, #2184]
  402b68:	str	wzr, [x1, #1320]
  402b6c:	ldr	w1, [x27, #2180]
  402b70:	orr	x2, x2, #0x40000000
  402b74:	str	x2, [x27, #2184]
  402b78:	orr	w1, w1, w3
  402b7c:	str	w1, [x27, #2180]
  402b80:	str	w4, [x27, #2216]
  402b84:	b	4029cc <ferror@plt+0x6c>
  402b88:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402b8c:	add	x27, x5, #0xdf0
  402b90:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402b94:	mov	w4, #0x28                  	// #40
  402b98:	mov	w3, #0xb37                 	// #2871
  402b9c:	ldr	x2, [x27, #2184]
  402ba0:	str	wzr, [x1, #1320]
  402ba4:	ldr	w1, [x27, #2180]
  402ba8:	orr	x2, x2, #0x10000000000
  402bac:	str	x2, [x27, #2184]
  402bb0:	orr	w1, w1, w3
  402bb4:	str	w1, [x27, #2180]
  402bb8:	str	w4, [x27, #2216]
  402bbc:	b	4029cc <ferror@plt+0x6c>
  402bc0:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402bc4:	add	x27, x5, #0xdf0
  402bc8:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  402bcc:	mov	w3, #0x2c                  	// #44
  402bd0:	ldr	x2, [x27, #2184]
  402bd4:	str	wzr, [x1, #1320]
  402bd8:	ldr	w1, [x27, #2180]
  402bdc:	orr	x2, x2, #0x100000000000
  402be0:	str	x2, [x27, #2184]
  402be4:	orr	w1, w1, #0x80
  402be8:	str	w1, [x27, #2180]
  402bec:	str	w3, [x27, #2216]
  402bf0:	b	4029cc <ferror@plt+0x6c>
  402bf4:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402bf8:	add	x27, x5, #0xdf0
  402bfc:	ldr	w0, [x27, #2236]
  402c00:	add	w0, w0, #0x1
  402c04:	str	w0, [x27, #2236]
  402c08:	bl	4040a0 <ferror@plt+0x1740>
  402c0c:	b	4029cc <ferror@plt+0x6c>
  402c10:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402c14:	mov	w0, #0x1                   	// #1
  402c18:	str	w0, [x27, #1736]
  402c1c:	b	4029cc <ferror@plt+0x6c>
  402c20:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402c24:	mov	w0, #0x1                   	// #1
  402c28:	str	w0, [x27, #1888]
  402c2c:	b	4029cc <ferror@plt+0x6c>
  402c30:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402c34:	ldr	x0, [x0, #3528]
  402c38:	str	x0, [sp, #128]
  402c3c:	b	4029cc <ferror@plt+0x6c>
  402c40:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402c44:	mov	w0, #0x1                   	// #1
  402c48:	str	w0, [x27, #1700]
  402c4c:	b	4029cc <ferror@plt+0x6c>
  402c50:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402c54:	mov	w0, #0x1                   	// #1
  402c58:	str	w0, [x27, #1716]
  402c5c:	b	4029cc <ferror@plt+0x6c>
  402c60:	ldr	w0, [sp, #104]
  402c64:	cbz	w0, 402e88 <ferror@plt+0x528>
  402c68:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402c6c:	mov	w1, #0x2c                  	// #44
  402c70:	ldr	x21, [x0, #3528]
  402c74:	mov	x0, x21
  402c78:	bl	402700 <strchr@plt>
  402c7c:	mov	x27, x0
  402c80:	cbz	x0, 402cb0 <ferror@plt+0x350>
  402c84:	nop
  402c88:	strb	wzr, [x0]
  402c8c:	mov	x0, x21
  402c90:	bl	405ca0 <ferror@plt+0x3340>
  402c94:	cbnz	w0, 402cbc <ferror@plt+0x35c>
  402c98:	add	x21, x27, #0x1
  402c9c:	mov	w1, #0x2c                  	// #44
  402ca0:	mov	x0, x21
  402ca4:	bl	402700 <strchr@plt>
  402ca8:	mov	x27, x0
  402cac:	cbnz	x0, 402c88 <ferror@plt+0x328>
  402cb0:	mov	x0, x21
  402cb4:	bl	405ca0 <ferror@plt+0x3340>
  402cb8:	cbz	w0, 402e7c <ferror@plt+0x51c>
  402cbc:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402cc0:	mov	x2, x21
  402cc4:	adrp	x1, 419000 <ferror@plt+0x166a0>
  402cc8:	add	x1, x1, #0x38
  402ccc:	ldr	x0, [x0, #3520]
  402cd0:	bl	402920 <fprintf@plt>
  402cd4:	bl	404000 <ferror@plt+0x16a0>
  402cd8:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  402cdc:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402ce0:	add	x27, x5, #0xdf0
  402ce4:	ldr	d1, [x0, #1888]
  402ce8:	ldr	d0, [x27, #2176]
  402cec:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  402cf0:	str	wzr, [x0, #1320]
  402cf4:	orr	v0.8b, v0.8b, v1.8b
  402cf8:	str	d0, [x27, #2176]
  402cfc:	b	4029cc <ferror@plt+0x6c>
  402d00:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  402d04:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402d08:	add	x27, x5, #0xdf0
  402d0c:	ldr	d1, [x0, #1880]
  402d10:	b	402ce8 <ferror@plt+0x388>
  402d14:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  402d18:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402d1c:	add	x27, x5, #0xdf0
  402d20:	ldr	d1, [x0, #1864]
  402d24:	b	402ce8 <ferror@plt+0x388>
  402d28:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  402d2c:	mov	w1, #0x1                   	// #1
  402d30:	str	w1, [x0, #1720]
  402d34:	b	4029cc <ferror@plt+0x6c>
  402d38:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402d3c:	mov	w0, #0x1                   	// #1
  402d40:	str	w0, [x27, #1696]
  402d44:	b	4029cc <ferror@plt+0x6c>
  402d48:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  402d4c:	mov	w1, #0x1                   	// #1
  402d50:	str	w1, [x0, #1728]
  402d54:	b	4029cc <ferror@plt+0x6c>
  402d58:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	str	w0, [x27, #1692]
  402d64:	b	4029cc <ferror@plt+0x6c>
  402d68:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  402d6c:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402d70:	mov	w2, #0x1                   	// #1
  402d74:	ldr	w0, [x1, #1680]
  402d78:	str	w2, [x27, #1736]
  402d7c:	add	w0, w0, w2
  402d80:	str	w0, [x1, #1680]
  402d84:	b	4029cc <ferror@plt+0x6c>
  402d88:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  402d8c:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402d90:	add	x27, x5, #0xdf0
  402d94:	ldr	d1, [x0, #1856]
  402d98:	b	402ce8 <ferror@plt+0x388>
  402d9c:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402da0:	add	x27, x5, #0xdf0
  402da4:	mov	w1, #0x1                   	// #1
  402da8:	ldr	w0, [x27, #2260]
  402dac:	str	w1, [x27, #2264]
  402db0:	add	w0, w0, w1
  402db4:	str	w0, [x27, #2260]
  402db8:	b	4029cc <ferror@plt+0x6c>
  402dbc:	mov	w20, #0xfff                 	// #4095
  402dc0:	b	4029cc <ferror@plt+0x6c>
  402dc4:	ldr	x0, [sp, #120]
  402dc8:	add	x1, x0, #0xa88
  402dcc:	adrp	x0, 419000 <ferror@plt+0x166a0>
  402dd0:	add	x0, x0, #0x98
  402dd4:	bl	4028a0 <printf@plt>
  402dd8:	mov	w0, #0x0                   	// #0
  402ddc:	bl	4022c0 <exit@plt>
  402de0:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  402de4:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402de8:	add	x27, x5, #0xdf0
  402dec:	ldr	d1, [x0, #1872]
  402df0:	b	402ce8 <ferror@plt+0x388>
  402df4:	ldr	x1, [sp, #136]
  402df8:	mov	w0, #0x1                   	// #1
  402dfc:	str	w0, [x1]
  402e00:	b	4029cc <ferror@plt+0x6c>
  402e04:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402e08:	ldr	x0, [x0, #3528]
  402e0c:	bl	412aa8 <ferror@plt+0x10148>
  402e10:	cbz	w0, 4029cc <ferror@plt+0x6c>
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	bl	4022c0 <exit@plt>
  402e1c:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	strb	w0, [x27, #1672]
  402e28:	b	4029cc <ferror@plt+0x6c>
  402e2c:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  402e30:	str	wzr, [x0, #1324]
  402e34:	b	4029cc <ferror@plt+0x6c>
  402e38:	ldr	x0, [sp, #112]
  402e3c:	cbnz	x0, 403a74 <ferror@plt+0x1114>
  402e40:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402e44:	ldr	x0, [x0, #3528]
  402e48:	ldrb	w1, [x0]
  402e4c:	cmp	w1, #0x2d
  402e50:	b.ne	402ea8 <ferror@plt+0x548>  // b.any
  402e54:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402e58:	ldr	x0, [x0, #3552]
  402e5c:	str	x0, [sp, #112]
  402e60:	ldr	x0, [sp, #112]
  402e64:	cbnz	x0, 4029cc <ferror@plt+0x6c>
  402e68:	adrp	x0, 419000 <ferror@plt+0x166a0>
  402e6c:	add	x0, x0, #0x80
  402e70:	bl	4022e0 <perror@plt>
  402e74:	mov	w0, #0xffffffff            	// #-1
  402e78:	bl	4022c0 <exit@plt>
  402e7c:	mov	w0, #0x1                   	// #1
  402e80:	str	w0, [sp, #104]
  402e84:	b	4029cc <ferror@plt+0x6c>
  402e88:	adrp	x27, 435000 <stdin@@GLIBC_2.17+0x220>
  402e8c:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  402e90:	cmp	w20, #0x0
  402e94:	mov	w1, #0xb37                 	// #2871
  402e98:	str	wzr, [x27, #1648]
  402e9c:	csel	w20, w20, w1, ne  // ne = any
  402ea0:	str	wzr, [x0, #1320]
  402ea4:	b	402c68 <ferror@plt+0x308>
  402ea8:	adrp	x1, 419000 <ferror@plt+0x166a0>
  402eac:	add	x1, x1, #0x4a0
  402eb0:	bl	402780 <fopen64@plt>
  402eb4:	str	x0, [sp, #112]
  402eb8:	b	402e60 <ferror@plt+0x500>
  402ebc:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402ec0:	ldr	w0, [x0, #3536]
  402ec4:	sub	w19, w19, w0
  402ec8:	add	x22, x22, w0, sxtw #3
  402ecc:	cbnz	w25, 4031cc <ferror@plt+0x86c>
  402ed0:	cmp	w19, #0x0
  402ed4:	b.le	402fa4 <ferror@plt+0x644>
  402ed8:	sub	w0, w19, #0x1
  402edc:	sub	w24, w19, #0x2
  402ee0:	and	w0, w0, #0xfffffffe
  402ee4:	adrp	x25, 419000 <ferror@plt+0x166a0>
  402ee8:	sub	w24, w24, w0
  402eec:	adrp	x26, 419000 <ferror@plt+0x166a0>
  402ef0:	adrp	x0, 419000 <ferror@plt+0x166a0>
  402ef4:	add	x25, x25, #0x100
  402ef8:	add	x0, x0, #0x110
  402efc:	add	x26, x26, #0x108
  402f00:	mov	w23, #0x0                   	// #0
  402f04:	mov	w27, #0xfff                 	// #4095
  402f08:	str	x0, [sp, #104]
  402f0c:	b	402f40 <ferror@plt+0x5e0>
  402f10:	cmp	w19, #0x1
  402f14:	b.eq	403834 <ferror@plt+0xed4>  // b.none
  402f18:	ldr	x0, [x22, #8]
  402f1c:	cmp	w23, #0x0
  402f20:	csel	w20, w20, wzr, ne  // ne = any
  402f24:	sub	w19, w19, #0x2
  402f28:	add	x22, x22, #0x10
  402f2c:	mov	w23, #0x1                   	// #1
  402f30:	bl	405090 <ferror@plt+0x2730>
  402f34:	orr	w20, w20, w0
  402f38:	cmp	w19, w24
  402f3c:	b.eq	402fa4 <ferror@plt+0x644>  // b.none
  402f40:	ldr	x21, [x22]
  402f44:	mov	x1, x25
  402f48:	mov	x0, x21
  402f4c:	bl	402640 <strcmp@plt>
  402f50:	cbz	w0, 402f10 <ferror@plt+0x5b0>
  402f54:	mov	x1, x26
  402f58:	mov	x0, x21
  402f5c:	bl	402640 <strcmp@plt>
  402f60:	cbz	w0, 402f74 <ferror@plt+0x614>
  402f64:	ldr	x1, [sp, #104]
  402f68:	mov	x0, x21
  402f6c:	bl	402640 <strcmp@plt>
  402f70:	cbnz	w0, 402fa4 <ferror@plt+0x644>
  402f74:	cmp	w19, #0x1
  402f78:	b.eq	403834 <ferror@plt+0xed4>  // b.none
  402f7c:	ldr	x0, [x22, #8]
  402f80:	cmp	w23, #0x0
  402f84:	csel	w20, w20, w27, ne  // ne = any
  402f88:	sub	w19, w19, #0x2
  402f8c:	add	x22, x22, #0x10
  402f90:	mov	w23, #0x1                   	// #1
  402f94:	bl	405090 <ferror@plt+0x2730>
  402f98:	bic	w20, w20, w0
  402f9c:	cmp	w19, w24
  402fa0:	b.ne	402f40 <ferror@plt+0x5e0>  // b.any
  402fa4:	adrp	x23, 431000 <memcpy@GLIBC_2.17>
  402fa8:	add	x23, x23, #0x390
  402fac:	ldr	w0, [x23, #408]
  402fb0:	cbnz	w0, 403160 <ferror@plt+0x800>
  402fb4:	cbnz	w20, 403178 <ferror@plt+0x818>
  402fb8:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  402fbc:	add	x27, x5, #0xdf0
  402fc0:	ldr	w2, [x27, #2176]
  402fc4:	ldr	x0, [x27, #2184]
  402fc8:	tbz	w2, #0, 4031a0 <ferror@plt+0x840>
  402fcc:	mov	x1, #0x404                 	// #1028
  402fd0:	tst	x0, x1
  402fd4:	b.ne	4031a0 <ferror@plt+0x840>  // b.any
  402fd8:	orr	x0, x0, x1
  402fdc:	mov	w1, #0x1                   	// #1
  402fe0:	tbz	w2, #2, 4031b8 <ferror@plt+0x858>
  402fe4:	mov	x3, #0x404                 	// #1028
  402fe8:	tst	x0, x3
  402fec:	b.ne	4031b8 <ferror@plt+0x858>  // b.any
  402ff0:	orr	x0, x0, x3
  402ff4:	mov	w1, #0x1                   	// #1
  402ff8:	tbz	w2, #4, 403194 <ferror@plt+0x834>
  402ffc:	tbnz	w0, #1, 403194 <ferror@plt+0x834>
  403000:	orr	x0, x0, #0x2
  403004:	mov	w1, #0x1                   	// #1
  403008:	tbz	w2, #6, 403018 <ferror@plt+0x6b8>
  40300c:	tbnz	w0, #1, 403018 <ferror@plt+0x6b8>
  403010:	orr	x0, x0, #0x2
  403014:	mov	w1, #0x1                   	// #1
  403018:	tbz	w2, #7, 403020 <ferror@plt+0x6c0>
  40301c:	tbz	w0, #17, 403028 <ferror@plt+0x6c8>
  403020:	tbz	w2, #8, 403030 <ferror@plt+0x6d0>
  403024:	tbnz	w0, #17, 403030 <ferror@plt+0x6d0>
  403028:	orr	x0, x0, #0x20000
  40302c:	mov	w1, #0x1                   	// #1
  403030:	tbz	w2, #9, 403040 <ferror@plt+0x6e0>
  403034:	tbnz	w0, #16, 403040 <ferror@plt+0x6e0>
  403038:	orr	x0, x0, #0x10000
  40303c:	mov	w1, #0x1                   	// #1
  403040:	tbz	w2, #10, 403058 <ferror@plt+0x6f8>
  403044:	mov	x3, #0x404                 	// #1028
  403048:	tst	x0, x3
  40304c:	b.ne	403058 <ferror@plt+0x6f8>  // b.any
  403050:	orr	x0, x0, x3
  403054:	mov	w1, #0x1                   	// #1
  403058:	tbz	w2, #11, 403060 <ferror@plt+0x700>
  40305c:	tbz	x0, #40, 403068 <ferror@plt+0x708>
  403060:	tbz	w2, #12, 403070 <ferror@plt+0x710>
  403064:	tbnz	x0, #40, 403070 <ferror@plt+0x710>
  403068:	orr	x0, x0, #0x10000000000
  40306c:	mov	w1, #0x1                   	// #1
  403070:	tbz	w2, #13, 403188 <ferror@plt+0x828>
  403074:	tbnz	w0, #30, 403188 <ferror@plt+0x828>
  403078:	orr	x0, x0, #0x40000000
  40307c:	tbz	w2, #14, 40308c <ferror@plt+0x72c>
  403080:	mov	w1, #0x1                   	// #1
  403084:	tbnz	x0, #44, 40318c <ferror@plt+0x82c>
  403088:	orr	x0, x0, #0x100000000000
  40308c:	str	x0, [x27, #2184]
  403090:	ldr	x0, [sp, #120]
  403094:	mov	w6, #0x0                   	// #0
  403098:	ldr	x3, [x27, #2184]
  40309c:	add	x21, x0, #0x380
  4030a0:	mov	w0, #0x0                   	// #0
  4030a4:	nop
  4030a8:	lsr	x1, x3, x0
  4030ac:	tbz	w1, #0, 4030c4 <ferror@plt+0x764>
  4030b0:	ldr	w1, [x21]
  4030b4:	tst	w1, w2
  4030b8:	b.ne	4030c4 <ferror@plt+0x764>  // b.any
  4030bc:	orr	w2, w1, w2
  4030c0:	mov	w6, #0x1                   	// #1
  4030c4:	add	w0, w0, #0x1
  4030c8:	add	x21, x21, #0x28
  4030cc:	cmp	w0, #0x2d
  4030d0:	b.ne	4030a8 <ferror@plt+0x748>  // b.any
  4030d4:	cbz	w6, 4030dc <ferror@plt+0x77c>
  4030d8:	str	w2, [x27, #2176]
  4030dc:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4030e0:	ldr	w0, [x0, #1728]
  4030e4:	cbnz	w0, 403104 <ferror@plt+0x7a4>
  4030e8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4030ec:	ldr	w0, [x0, #1720]
  4030f0:	cbz	w0, 403104 <ferror@plt+0x7a4>
  4030f4:	ldr	w1, [x27, #2176]
  4030f8:	mov	w0, #0x477                 	// #1143
  4030fc:	tst	w1, w0
  403100:	b.ne	403320 <ferror@plt+0x9c0>  // b.any
  403104:	ldr	w0, [x27, #2176]
  403108:	add	x1, x27, #0x880
  40310c:	cbz	w0, 4031ec <ferror@plt+0x88c>
  403110:	ldr	x2, [x1, #8]
  403114:	cbz	x2, 403214 <ferror@plt+0x8b4>
  403118:	ldr	w1, [x1, #4]
  40311c:	cbz	w1, 403238 <ferror@plt+0x8d8>
  403120:	ldr	x1, [sp, #128]
  403124:	cbz	x1, 403328 <ferror@plt+0x9c8>
  403128:	tbz	w0, #0, 4032fc <ferror@plt+0x99c>
  40312c:	ldr	x0, [sp, #128]
  403130:	ldrb	w0, [x0]
  403134:	cmp	w0, #0x2d
  403138:	b.ne	4032e4 <ferror@plt+0x984>  // b.any
  40313c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403140:	ldr	x19, [x0, #3544]
  403144:	mov	w1, #0x6                   	// #6
  403148:	mov	x0, x19
  40314c:	bl	405740 <ferror@plt+0x2de0>
  403150:	mov	x0, x19
  403154:	bl	402750 <fflush@plt>
  403158:	mov	w0, #0x0                   	// #0
  40315c:	bl	4022c0 <exit@plt>
  403160:	cmp	w20, #0x0
  403164:	mov	w1, #0xb37                 	// #2871
  403168:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40316c:	csel	w20, w20, w1, ne  // ne = any
  403170:	add	x0, x0, #0xd90
  403174:	bl	405ca0 <ferror@plt+0x3340>
  403178:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40317c:	add	x27, x5, #0xdf0
  403180:	str	w20, [x27, #2180]
  403184:	b	402fc0 <ferror@plt+0x660>
  403188:	tbnz	w2, #14, 403084 <ferror@plt+0x724>
  40318c:	cbz	w1, 403090 <ferror@plt+0x730>
  403190:	b	40308c <ferror@plt+0x72c>
  403194:	tbz	w2, #5, 403008 <ferror@plt+0x6a8>
  403198:	tbz	w0, #1, 403010 <ferror@plt+0x6b0>
  40319c:	b	403008 <ferror@plt+0x6a8>
  4031a0:	tbz	w2, #1, 40320c <ferror@plt+0x8ac>
  4031a4:	mov	x1, #0x404                 	// #1028
  4031a8:	tst	x0, x1
  4031ac:	b.ne	40320c <ferror@plt+0x8ac>  // b.any
  4031b0:	orr	x0, x0, x1
  4031b4:	mov	w1, #0x1                   	// #1
  4031b8:	tbz	w2, #3, 402ff8 <ferror@plt+0x698>
  4031bc:	mov	x3, #0x404                 	// #1028
  4031c0:	tst	x0, x3
  4031c4:	b.eq	402ff0 <ferror@plt+0x690>  // b.none
  4031c8:	b	402ff8 <ferror@plt+0x698>
  4031cc:	bl	4054b8 <ferror@plt+0x2b58>
  4031d0:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	w0, [x0, #1320]
  4031d8:	cmp	w0, #0x0
  4031dc:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  4031e0:	b.ne	402ed0 <ferror@plt+0x570>  // b.any
  4031e4:	mov	w0, #0x0                   	// #0
  4031e8:	bl	4022c0 <exit@plt>
  4031ec:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4031f0:	mov	x2, #0x2f                  	// #47
  4031f4:	mov	x1, #0x1                   	// #1
  4031f8:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4031fc:	ldr	x3, [x3, #3520]
  403200:	add	x0, x0, #0x118
  403204:	bl	402720 <fwrite@plt>
  403208:	b	4031e4 <ferror@plt+0x884>
  40320c:	mov	w1, #0x0                   	// #0
  403210:	b	402fe0 <ferror@plt+0x680>
  403214:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403218:	mov	x2, #0x2a                  	// #42
  40321c:	mov	x1, #0x1                   	// #1
  403220:	adrp	x0, 419000 <ferror@plt+0x166a0>
  403224:	ldr	x3, [x3, #3520]
  403228:	add	x0, x0, #0x148
  40322c:	bl	402720 <fwrite@plt>
  403230:	mov	w0, #0x0                   	// #0
  403234:	bl	4022c0 <exit@plt>
  403238:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40323c:	mov	x2, #0x2f                  	// #47
  403240:	mov	x1, #0x1                   	// #1
  403244:	adrp	x0, 419000 <ferror@plt+0x166a0>
  403248:	ldr	x3, [x3, #3520]
  40324c:	add	x0, x0, #0x178
  403250:	bl	402720 <fwrite@plt>
  403254:	mov	w0, #0x0                   	// #0
  403258:	bl	4022c0 <exit@plt>
  40325c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403260:	add	x0, x0, #0xdf0
  403264:	ldr	w1, [x0, #2232]
  403268:	add	w1, w1, #0x1
  40326c:	str	w1, [x0, #2232]
  403270:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403274:	mov	x2, #0x1c                  	// #28
  403278:	mov	x1, #0x1                   	// #1
  40327c:	adrp	x0, 419000 <ferror@plt+0x166a0>
  403280:	ldr	x3, [x3, #3520]
  403284:	add	x0, x0, #0xb8
  403288:	bl	402720 <fwrite@plt>
  40328c:	mov	w0, #0x1                   	// #1
  403290:	bl	4022c0 <exit@plt>
  403294:	bl	404000 <ferror@plt+0x16a0>
  403298:	bl	403fd0 <ferror@plt+0x1670>
  40329c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4032a0:	mov	x0, x21
  4032a4:	add	x1, x1, #0xc0
  4032a8:	bl	402640 <strcmp@plt>
  4032ac:	cbnz	w0, 403468 <ferror@plt+0xb08>
  4032b0:	adrp	x5, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4032b4:	add	x27, x5, #0xdf0
  4032b8:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  4032bc:	mov	w3, #0x10                  	// #16
  4032c0:	ldr	x2, [x27, #2184]
  4032c4:	str	wzr, [x1, #1320]
  4032c8:	ldr	w1, [x27, #2180]
  4032cc:	orr	x2, x2, #0x10000
  4032d0:	str	x2, [x27, #2184]
  4032d4:	orr	w1, w1, #0x80
  4032d8:	str	w1, [x27, #2180]
  4032dc:	str	w3, [x27, #2216]
  4032e0:	b	4029cc <ferror@plt+0x6c>
  4032e4:	ldr	x0, [sp, #128]
  4032e8:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4032ec:	add	x1, x1, #0x1e0
  4032f0:	bl	402780 <fopen64@plt>
  4032f4:	mov	x19, x0
  4032f8:	b	403144 <ferror@plt+0x7e4>
  4032fc:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403300:	mov	x2, #0x31                  	// #49
  403304:	mov	x1, #0x1                   	// #1
  403308:	adrp	x0, 419000 <ferror@plt+0x166a0>
  40330c:	ldr	x3, [x3, #3520]
  403310:	add	x0, x0, #0x1a8
  403314:	bl	402720 <fwrite@plt>
  403318:	mov	w0, #0x0                   	// #0
  40331c:	bl	4022c0 <exit@plt>
  403320:	bl	404978 <ferror@plt+0x2018>
  403324:	b	403104 <ferror@plt+0x7a4>
  403328:	ldr	x3, [sp, #112]
  40332c:	mov	x2, x22
  403330:	mov	w1, w19
  403334:	add	x0, x27, #0x890
  403338:	bl	40d810 <ferror@plt+0xaeb0>
  40333c:	cbnz	w0, 403294 <ferror@plt+0x934>
  403340:	ldr	w0, [x27, #2176]
  403344:	sub	w1, w0, #0x1
  403348:	tst	w1, w0
  40334c:	b.ne	403358 <ferror@plt+0x9f8>  // b.any
  403350:	mov	w0, #0x1                   	// #1
  403354:	str	w0, [x23, #24]
  403358:	ldr	w0, [x27, #2180]
  40335c:	sub	w1, w0, #0x1
  403360:	tst	w1, w0
  403364:	b.ne	403370 <ferror@plt+0xa10>  // b.any
  403368:	mov	w0, #0x1                   	// #1
  40336c:	str	w0, [x23, #64]
  403370:	ldr	w0, [x23, #412]
  403374:	cbnz	w0, 403588 <ferror@plt+0xc28>
  403378:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40337c:	ldr	x0, [x0, #3544]
  403380:	bl	402750 <fflush@plt>
  403384:	ldr	w0, [x27, #2416]
  403388:	cbnz	w0, 403a98 <ferror@plt+0x1138>
  40338c:	ldr	w0, [x27, #2176]
  403390:	tbnz	w0, #9, 403580 <ferror@plt+0xc20>
  403394:	ldr	w1, [x27, #2176]
  403398:	tst	w1, #0x180
  40339c:	b.ne	4037d8 <ferror@plt+0xe78>  // b.any
  4033a0:	ldr	w0, [x27, #2176]
  4033a4:	tst	w0, #0x70
  4033a8:	b.ne	403750 <ferror@plt+0xdf0>  // b.any
  4033ac:	ldr	w0, [x27, #2176]
  4033b0:	tbnz	w0, #3, 403758 <ferror@plt+0xdf8>
  4033b4:	ldr	w1, [x27, #2176]
  4033b8:	tbnz	w1, #2, 4036d0 <ferror@plt+0xd70>
  4033bc:	ldr	w1, [x27, #2176]
  4033c0:	tbnz	w1, #0, 403698 <ferror@plt+0xd38>
  4033c4:	ldr	w1, [x27, #2176]
  4033c8:	tbnz	w1, #1, 403658 <ferror@plt+0xcf8>
  4033cc:	ldr	w1, [x27, #2176]
  4033d0:	tbnz	w1, #10, 403618 <ferror@plt+0xcb8>
  4033d4:	ldr	w1, [x27, #2176]
  4033d8:	tst	w1, #0x1800
  4033dc:	b.ne	4035c4 <ferror@plt+0xc64>  // b.any
  4033e0:	ldr	w1, [x27, #2176]
  4033e4:	tbnz	w1, #13, 403534 <ferror@plt+0xbd4>
  4033e8:	ldr	w1, [x27, #2176]
  4033ec:	tbnz	w1, #14, 4034d4 <ferror@plt+0xb74>
  4033f0:	ldr	w1, [x27, #2232]
  4033f4:	ldr	w0, [x27, #2236]
  4033f8:	orr	w0, w0, w1
  4033fc:	cbz	w0, 403444 <ferror@plt+0xae4>
  403400:	add	x20, x27, #0x10
  403404:	add	x27, x27, #0x810
  403408:	ldr	x19, [x20]
  40340c:	cbz	x19, 403438 <ferror@plt+0xad8>
  403410:	ldr	x0, [x19, #24]
  403414:	bl	4026b0 <free@plt>
  403418:	ldr	x0, [x19, #32]
  40341c:	bl	4026b0 <free@plt>
  403420:	ldr	x0, [x19, #40]
  403424:	bl	4026b0 <free@plt>
  403428:	mov	x0, x19
  40342c:	ldr	x19, [x19]
  403430:	bl	4026b0 <free@plt>
  403434:	cbnz	x19, 403410 <ferror@plt+0xab0>
  403438:	add	x20, x20, #0x8
  40343c:	cmp	x20, x27
  403440:	b.ne	403408 <ferror@plt+0xaa8>  // b.any
  403444:	bl	404c48 <ferror@plt+0x22e8>
  403448:	mov	w0, #0x0                   	// #0
  40344c:	ldp	x19, x20, [sp, #16]
  403450:	ldp	x21, x22, [sp, #32]
  403454:	ldp	x23, x24, [sp, #48]
  403458:	ldp	x25, x26, [sp, #64]
  40345c:	ldp	x27, x28, [sp, #80]
  403460:	ldp	x29, x30, [sp], #256
  403464:	ret
  403468:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40346c:	mov	x0, x21
  403470:	add	x1, x1, #0x8
  403474:	bl	402640 <strcmp@plt>
  403478:	cbz	w0, 402b50 <ferror@plt+0x1f0>
  40347c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  403480:	mov	x0, x21
  403484:	add	x1, x1, #0xc8
  403488:	bl	402640 <strcmp@plt>
  40348c:	cbz	w0, 402b88 <ferror@plt+0x228>
  403490:	adrp	x1, 418000 <ferror@plt+0x156a0>
  403494:	mov	x0, x21
  403498:	add	x1, x1, #0x100
  40349c:	bl	402640 <strcmp@plt>
  4034a0:	cbz	w0, 402bc0 <ferror@plt+0x260>
  4034a4:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4034a8:	mov	x0, x21
  4034ac:	add	x1, x1, #0x10
  4034b0:	bl	402640 <strcmp@plt>
  4034b4:	cbz	w0, 403298 <ferror@plt+0x938>
  4034b8:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4034bc:	mov	x2, x21
  4034c0:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4034c4:	add	x1, x1, #0x18
  4034c8:	ldr	x0, [x0, #3520]
  4034cc:	bl	402920 <fprintf@plt>
  4034d0:	bl	404000 <ferror@plt+0x16a0>
  4034d4:	mov	x3, #0x24                  	// #36
  4034d8:	mov	w2, #0xe240                	// #57920
  4034dc:	ldr	x1, [x27, #2184]
  4034e0:	movk	x3, #0x14, lsl #32
  4034e4:	stp	xzr, xzr, [sp, #208]
  4034e8:	movk	x3, #0x301, lsl #48
  4034ec:	movk	w2, #0x1, lsl #16
  4034f0:	str	x3, [sp, #200]
  4034f4:	str	w2, [sp, #208]
  4034f8:	str	xzr, [sp, #224]
  4034fc:	str	wzr, [sp, #232]
  403500:	tbz	x1, #44, 4033f0 <ferror@plt+0xa90>
  403504:	ldr	w0, [x27, #2180]
  403508:	tbz	w0, #7, 4033f0 <ferror@plt+0xa90>
  40350c:	mov	w4, #0x2c                  	// #44
  403510:	mov	w3, #0xf                   	// #15
  403514:	add	x0, sp, #0xc8
  403518:	adrp	x2, 408000 <ferror@plt+0x56a0>
  40351c:	mov	x1, #0x24                  	// #36
  403520:	add	x2, x2, #0xc58
  403524:	strb	w4, [sp, #216]
  403528:	str	w3, [sp, #224]
  40352c:	bl	4056a0 <ferror@plt+0x2d40>
  403530:	b	4033f0 <ferror@plt+0xa90>
  403534:	ldr	w3, [x27, #2180]
  403538:	mov	x7, #0x18                  	// #24
  40353c:	movk	x7, #0x14, lsl #32
  403540:	mov	w6, #0xe240                	// #57920
  403544:	movk	x7, #0x301, lsl #48
  403548:	movk	w6, #0x1, lsl #16
  40354c:	mov	w4, #0x1e                  	// #30
  403550:	add	x0, sp, #0xc8
  403554:	adrp	x2, 407000 <ferror@plt+0x46a0>
  403558:	mov	x1, #0x18                  	// #24
  40355c:	add	x2, x2, #0x170
  403560:	str	x7, [sp, #200]
  403564:	stp	w6, wzr, [sp, #208]
  403568:	strb	w4, [sp, #216]
  40356c:	sturh	wzr, [sp, #217]
  403570:	strb	wzr, [sp, #219]
  403574:	str	w3, [sp, #220]
  403578:	bl	4056a0 <ferror@plt+0x2d40>
  40357c:	b	4033e8 <ferror@plt+0xa88>
  403580:	bl	408860 <ferror@plt+0x5f00>
  403584:	b	403394 <ferror@plt+0xa34>
  403588:	adrp	x19, 418000 <ferror@plt+0x156a0>
  40358c:	add	x19, x19, #0x1f0
  403590:	ldr	x0, [x23, #400]
  403594:	sub	x1, x0, x23
  403598:	cmp	x1, #0x168
  40359c:	b.eq	403378 <ferror@plt+0xa18>  // b.none
  4035a0:	ldr	w1, [x0, #24]
  4035a4:	cbz	w1, 4035b0 <ferror@plt+0xc50>
  4035a8:	bl	4065e8 <ferror@plt+0x3c88>
  4035ac:	b	403590 <ferror@plt+0xc30>
  4035b0:	ldr	x1, [x0, #8]
  4035b4:	mov	x0, x19
  4035b8:	bl	406008 <ferror@plt+0x36a8>
  4035bc:	bl	4065e8 <ferror@plt+0x3c88>
  4035c0:	b	403590 <ferror@plt+0xc30>
  4035c4:	mov	x3, #0x28                  	// #40
  4035c8:	mov	w2, #0xe240                	// #57920
  4035cc:	ldr	x1, [x27, #2184]
  4035d0:	movk	x3, #0x14, lsl #32
  4035d4:	stp	xzr, xzr, [sp, #208]
  4035d8:	movk	x3, #0x301, lsl #48
  4035dc:	movk	w2, #0x1, lsl #16
  4035e0:	str	x3, [sp, #200]
  4035e4:	str	w2, [sp, #208]
  4035e8:	stp	xzr, xzr, [sp, #224]
  4035ec:	tbz	x1, #40, 4033e0 <ferror@plt+0xa80>
  4035f0:	ldr	w3, [x27, #2180]
  4035f4:	mov	w4, #0x28                  	// #40
  4035f8:	add	x0, sp, #0xc8
  4035fc:	adrp	x2, 408000 <ferror@plt+0x56a0>
  403600:	mov	x1, #0x28                  	// #40
  403604:	add	x2, x2, #0x9f8
  403608:	strb	w4, [sp, #216]
  40360c:	str	w3, [sp, #220]
  403610:	bl	4056a0 <ferror@plt+0x2d40>
  403614:	b	4033e0 <ferror@plt+0xa80>
  403618:	ldr	x0, [x27, #2184]
  40361c:	tst	w0, #0x4
  403620:	b.ne	40362c <ferror@plt+0xccc>  // b.any
  403624:	tst	w0, #0x400
  403628:	b.eq	4033d4 <ferror@plt+0xa74>  // b.none
  40362c:	adrp	x0, 419000 <ferror@plt+0x166a0>
  403630:	add	x0, x0, #0x2c0
  403634:	bl	4028d0 <getenv@plt>
  403638:	cbnz	x0, 4033d4 <ferror@plt+0xa74>
  40363c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  403640:	add	x0, x0, #0xc38
  403644:	bl	4028d0 <getenv@plt>
  403648:	cbnz	x0, 4033d4 <ferror@plt+0xa74>
  40364c:	mov	w1, #0x84                  	// #132
  403650:	bl	405740 <ferror@plt+0x2de0>
  403654:	b	4033d4 <ferror@plt+0xa74>
  403658:	ldr	x0, [x27, #2184]
  40365c:	tst	w0, #0x4
  403660:	b.ne	40366c <ferror@plt+0xd0c>  // b.any
  403664:	tst	w0, #0x400
  403668:	b.eq	403838 <ferror@plt+0xed8>  // b.none
  40366c:	adrp	x0, 419000 <ferror@plt+0x166a0>
  403670:	add	x0, x0, #0x2b0
  403674:	bl	4028d0 <getenv@plt>
  403678:	cbnz	x0, 4033cc <ferror@plt+0xa6c>
  40367c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  403680:	add	x0, x0, #0xc38
  403684:	bl	4028d0 <getenv@plt>
  403688:	cbnz	x0, 4033cc <ferror@plt+0xa6c>
  40368c:	mov	w1, #0x21                  	// #33
  403690:	bl	405740 <ferror@plt+0x2de0>
  403694:	b	4033cc <ferror@plt+0xa6c>
  403698:	ldr	x0, [x27, #2184]
  40369c:	tst	w0, #0x4
  4036a0:	b.ne	4036ac <ferror@plt+0xd4c>  // b.any
  4036a4:	tst	w0, #0x400
  4036a8:	b.eq	40384c <ferror@plt+0xeec>  // b.none
  4036ac:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4036b0:	add	x1, x1, #0xd20
  4036b4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4036b8:	add	x0, x0, #0xe40
  4036bc:	str	x1, [x27, #2400]
  4036c0:	bl	4028d0 <getenv@plt>
  4036c4:	cbz	x0, 403878 <ferror@plt+0xf18>
  4036c8:	bl	40b1c0 <ferror@plt+0x8860>
  4036cc:	b	4033c4 <ferror@plt+0xa64>
  4036d0:	ldr	x0, [x27, #2184]
  4036d4:	tst	w0, #0x4
  4036d8:	b.ne	4036e4 <ferror@plt+0xd84>  // b.any
  4036dc:	tst	w0, #0x400
  4036e0:	b.eq	403864 <ferror@plt+0xf04>  // b.none
  4036e4:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4036e8:	add	x1, x1, #0xd28
  4036ec:	adrp	x19, 419000 <ferror@plt+0x166a0>
  4036f0:	add	x19, x19, #0x240
  4036f4:	mov	x0, x19
  4036f8:	str	x1, [x27, #2400]
  4036fc:	bl	4028d0 <getenv@plt>
  403700:	cbz	x0, 40397c <ferror@plt+0x101c>
  403704:	ldr	x0, [x27, #2184]
  403708:	tbnz	w0, #2, 40390c <ferror@plt+0xfac>
  40370c:	ldr	x0, [x27, #2184]
  403710:	tbz	w0, #10, 4033bc <ferror@plt+0xa5c>
  403714:	adrp	x1, 419000 <ferror@plt+0x166a0>
  403718:	adrp	x0, 419000 <ferror@plt+0x166a0>
  40371c:	add	x1, x1, #0x258
  403720:	add	x0, x0, #0x268
  403724:	bl	404030 <ferror@plt+0x16d0>
  403728:	mov	x19, x0
  40372c:	cbz	x0, 4033bc <ferror@plt+0xa5c>
  403730:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  403734:	mov	w2, #0xa                   	// #10
  403738:	add	x1, x1, #0x480
  40373c:	bl	405bc8 <ferror@plt+0x3268>
  403740:	cbnz	w0, 403b60 <ferror@plt+0x1200>
  403744:	mov	x0, x19
  403748:	bl	402440 <fclose@plt>
  40374c:	b	4033bc <ferror@plt+0xa5c>
  403750:	bl	409178 <ferror@plt+0x6818>
  403754:	b	4033ac <ferror@plt+0xa4c>
  403758:	ldr	x1, [x27, #2184]
  40375c:	tst	w1, #0x4
  403760:	b.ne	40376c <ferror@plt+0xe0c>  // b.any
  403764:	tst	w1, #0x400
  403768:	b.eq	403860 <ferror@plt+0xf00>  // b.none
  40376c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  403770:	add	x1, x1, #0x38
  403774:	adrp	x19, 419000 <ferror@plt+0x166a0>
  403778:	add	x19, x19, #0x208
  40377c:	mov	x0, x19
  403780:	str	x1, [x27, #2400]
  403784:	bl	4028d0 <getenv@plt>
  403788:	cbz	x0, 403be0 <ferror@plt+0x1280>
  40378c:	ldr	x0, [x27, #2184]
  403790:	tbnz	w0, #2, 403944 <ferror@plt+0xfe4>
  403794:	ldr	x0, [x27, #2184]
  403798:	tbz	w0, #10, 4033b4 <ferror@plt+0xa54>
  40379c:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4037a0:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4037a4:	add	x1, x1, #0x220
  4037a8:	add	x0, x0, #0x230
  4037ac:	bl	404030 <ferror@plt+0x16d0>
  4037b0:	mov	x19, x0
  4037b4:	cbz	x0, 4033b4 <ferror@plt+0xa54>
  4037b8:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  4037bc:	mov	w2, #0xa                   	// #10
  4037c0:	add	x1, x1, #0x480
  4037c4:	bl	405bc8 <ferror@plt+0x3268>
  4037c8:	cbnz	w0, 403c14 <ferror@plt+0x12b4>
  4037cc:	mov	x0, x19
  4037d0:	bl	402440 <fclose@plt>
  4037d4:	b	4033b4 <ferror@plt+0xa54>
  4037d8:	ldr	x1, [x27, #2184]
  4037dc:	tst	w1, #0x20000
  4037e0:	b.eq	4033a0 <ferror@plt+0xa40>  // b.none
  4037e4:	ldr	w0, [x27, #2180]
  4037e8:	tbz	w0, #7, 4033a0 <ferror@plt+0xa40>
  4037ec:	adrp	x19, 419000 <ferror@plt+0x166a0>
  4037f0:	add	x19, x19, #0x1e8
  4037f4:	mov	x0, x19
  4037f8:	bl	4028d0 <getenv@plt>
  4037fc:	cbz	x0, 403b7c <ferror@plt+0x121c>
  403800:	mov	x0, x19
  403804:	adrp	x1, 419000 <ferror@plt+0x166a0>
  403808:	add	x1, x1, #0x1f8
  40380c:	bl	404030 <ferror@plt+0x16d0>
  403810:	mov	x19, x0
  403814:	cbz	x0, 4033a0 <ferror@plt+0xa40>
  403818:	adrp	x1, 408000 <ferror@plt+0x56a0>
  40381c:	add	x1, x1, #0x390
  403820:	mov	w2, #0x11                  	// #17
  403824:	bl	405bc8 <ferror@plt+0x3268>
  403828:	mov	x0, x19
  40382c:	bl	402440 <fclose@plt>
  403830:	b	4033a0 <ferror@plt+0xa40>
  403834:	bl	40e940 <ferror@plt+0xbfe0>
  403838:	ldr	w1, [x27, #2176]
  40383c:	add	x0, x27, #0x880
  403840:	tbz	w1, #10, 4033d4 <ferror@plt+0xa74>
  403844:	ldr	x0, [x0, #8]
  403848:	b	403624 <ferror@plt+0xcc4>
  40384c:	ldr	w1, [x27, #2176]
  403850:	add	x0, x27, #0x880
  403854:	tbz	w1, #1, 4033cc <ferror@plt+0xa6c>
  403858:	ldr	x0, [x0, #8]
  40385c:	b	403664 <ferror@plt+0xd04>
  403860:	tbz	w0, #2, 4033bc <ferror@plt+0xa5c>
  403864:	ldr	w1, [x27, #2176]
  403868:	add	x0, x27, #0x880
  40386c:	tbz	w1, #0, 4033c4 <ferror@plt+0xa64>
  403870:	ldr	x0, [x0, #8]
  403874:	b	4036a4 <ferror@plt+0xd44>
  403878:	adrp	x19, 419000 <ferror@plt+0x166a0>
  40387c:	add	x19, x19, #0x278
  403880:	mov	x0, x19
  403884:	bl	4028d0 <getenv@plt>
  403888:	cbz	x0, 4039f8 <ferror@plt+0x1098>
  40388c:	mov	w23, #0x5                   	// #5
  403890:	mov	w22, #0x100000              	// #1048576
  403894:	sxtw	x21, w22
  403898:	mov	x0, x21
  40389c:	bl	402460 <malloc@plt>
  4038a0:	mov	x20, x0
  4038a4:	cbz	x0, 403a18 <ferror@plt+0x10b8>
  4038a8:	ldr	x0, [x27, #2184]
  4038ac:	tbnz	w0, #2, 4039b0 <ferror@plt+0x1050>
  4038b0:	ldr	x0, [x27, #2184]
  4038b4:	tbz	w0, #10, 403900 <ferror@plt+0xfa0>
  4038b8:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4038bc:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4038c0:	add	x1, x1, #0x290
  4038c4:	add	x0, x0, #0x2a0
  4038c8:	bl	404030 <ferror@plt+0x16d0>
  4038cc:	mov	x19, x0
  4038d0:	cbz	x0, 403900 <ferror@plt+0xfa0>
  4038d4:	mov	x2, x21
  4038d8:	mov	x1, x20
  4038dc:	bl	402350 <setbuffer@plt>
  4038e0:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  4038e4:	mov	x0, x19
  4038e8:	add	x1, x1, #0x6d8
  4038ec:	mov	w2, #0xa                   	// #10
  4038f0:	bl	405bc8 <ferror@plt+0x3268>
  4038f4:	cbnz	w0, 403a34 <ferror@plt+0x10d4>
  4038f8:	mov	x0, x19
  4038fc:	bl	402440 <fclose@plt>
  403900:	mov	x0, x20
  403904:	bl	4026b0 <free@plt>
  403908:	b	4033c4 <ferror@plt+0xa64>
  40390c:	mov	x0, x19
  403910:	adrp	x1, 419000 <ferror@plt+0x166a0>
  403914:	add	x1, x1, #0x250
  403918:	bl	404030 <ferror@plt+0x16d0>
  40391c:	mov	x19, x0
  403920:	cbz	x0, 403c00 <ferror@plt+0x12a0>
  403924:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  403928:	mov	w2, #0x2                   	// #2
  40392c:	add	x1, x1, #0x480
  403930:	bl	405bc8 <ferror@plt+0x3268>
  403934:	cbnz	w0, 403b60 <ferror@plt+0x1200>
  403938:	mov	x0, x19
  40393c:	bl	402440 <fclose@plt>
  403940:	b	40370c <ferror@plt+0xdac>
  403944:	mov	x0, x19
  403948:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40394c:	add	x1, x1, #0x218
  403950:	bl	404030 <ferror@plt+0x16d0>
  403954:	mov	x19, x0
  403958:	cbz	x0, 40399c <ferror@plt+0x103c>
  40395c:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  403960:	mov	w2, #0x2                   	// #2
  403964:	add	x1, x1, #0x480
  403968:	bl	405bc8 <ferror@plt+0x3268>
  40396c:	cbnz	w0, 403c14 <ferror@plt+0x12b4>
  403970:	mov	x0, x19
  403974:	bl	402440 <fclose@plt>
  403978:	b	403794 <ferror@plt+0xe34>
  40397c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  403980:	add	x0, x0, #0xc38
  403984:	bl	4028d0 <getenv@plt>
  403988:	cbnz	x0, 403704 <ferror@plt+0xda4>
  40398c:	mov	w1, #0x11                  	// #17
  403990:	bl	405740 <ferror@plt+0x2de0>
  403994:	cbnz	w0, 403704 <ferror@plt+0xda4>
  403998:	b	4033bc <ferror@plt+0xa5c>
  40399c:	bl	4028c0 <__errno_location@plt>
  4039a0:	mov	x20, x0
  4039a4:	ldr	w19, [x0]
  4039a8:	str	w19, [x20]
  4039ac:	b	4033b4 <ferror@plt+0xa54>
  4039b0:	mov	x0, x19
  4039b4:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4039b8:	add	x1, x1, #0x288
  4039bc:	bl	404030 <ferror@plt+0x16d0>
  4039c0:	mov	x19, x0
  4039c4:	cbz	x0, 403a58 <ferror@plt+0x10f8>
  4039c8:	mov	x2, x21
  4039cc:	mov	x1, x20
  4039d0:	bl	402350 <setbuffer@plt>
  4039d4:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  4039d8:	mov	x0, x19
  4039dc:	add	x1, x1, #0x6d8
  4039e0:	mov	w2, #0x2                   	// #2
  4039e4:	bl	405bc8 <ferror@plt+0x3268>
  4039e8:	cbnz	w0, 403a34 <ferror@plt+0x10d4>
  4039ec:	mov	x0, x19
  4039f0:	bl	402440 <fclose@plt>
  4039f4:	b	4038b0 <ferror@plt+0xf50>
  4039f8:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4039fc:	add	x0, x0, #0xc38
  403a00:	bl	4028d0 <getenv@plt>
  403a04:	cbnz	x0, 40388c <ferror@plt+0xf2c>
  403a08:	mov	w1, #0x6                   	// #6
  403a0c:	bl	405740 <ferror@plt+0x2de0>
  403a10:	cbnz	w0, 40388c <ferror@plt+0xf2c>
  403a14:	b	4033c4 <ferror@plt+0xa64>
  403a18:	asr	w22, w22, #1
  403a1c:	subs	w23, w23, #0x1
  403a20:	b.ne	403894 <ferror@plt+0xf34>  // b.any
  403a24:	bl	4028c0 <__errno_location@plt>
  403a28:	mov	w1, #0xc                   	// #12
  403a2c:	str	w1, [x0]
  403a30:	b	4033c4 <ferror@plt+0xa64>
  403a34:	bl	4028c0 <__errno_location@plt>
  403a38:	mov	x21, x0
  403a3c:	mov	x0, x20
  403a40:	ldr	w20, [x21]
  403a44:	bl	4026b0 <free@plt>
  403a48:	mov	x0, x19
  403a4c:	bl	402440 <fclose@plt>
  403a50:	str	w20, [x21]
  403a54:	b	4033c4 <ferror@plt+0xa64>
  403a58:	bl	4028c0 <__errno_location@plt>
  403a5c:	mov	x21, x0
  403a60:	mov	x0, x20
  403a64:	ldr	w20, [x21]
  403a68:	bl	4026b0 <free@plt>
  403a6c:	str	w20, [x21]
  403a70:	b	4033c4 <ferror@plt+0xa64>
  403a74:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403a78:	mov	x2, #0x1a                  	// #26
  403a7c:	mov	x1, #0x1                   	// #1
  403a80:	adrp	x0, 419000 <ferror@plt+0x166a0>
  403a84:	ldr	x3, [x3, #3520]
  403a88:	add	x0, x0, #0x60
  403a8c:	bl	402720 <fwrite@plt>
  403a90:	mov	w0, #0xffffffff            	// #-1
  403a94:	bl	4022c0 <exit@plt>
  403a98:	ldr	x0, [x27, #2184]
  403a9c:	and	x1, x0, #0x400
  403aa0:	tbz	w0, #2, 403c3c <ferror@plt+0x12dc>
  403aa4:	ldr	w2, [x27, #2176]
  403aa8:	and	w0, w2, #0x1
  403aac:	tbz	w2, #2, 403b50 <ferror@plt+0x11f0>
  403ab0:	orr	w19, w0, #0x2
  403ab4:	cbnz	x1, 403b3c <ferror@plt+0x11dc>
  403ab8:	add	x0, sp, #0x90
  403abc:	mov	w1, w19
  403ac0:	mov	w2, #0x4                   	// #4
  403ac4:	bl	414e58 <ferror@plt+0x124f8>
  403ac8:	cbnz	w0, 403b34 <ferror@plt+0x11d4>
  403acc:	ldrb	w0, [x27, #2200]
  403ad0:	add	x21, x27, #0x880
  403ad4:	str	wzr, [sp, #152]
  403ad8:	str	wzr, [sp, #176]
  403adc:	cbz	w0, 403afc <ferror@plt+0x119c>
  403ae0:	add	x20, sp, #0xc8
  403ae4:	mov	w1, w19
  403ae8:	mov	x0, x20
  403aec:	mov	w2, #0x4                   	// #4
  403af0:	bl	414e58 <ferror@plt+0x124f8>
  403af4:	cbnz	w0, 403c74 <ferror@plt+0x1314>
  403af8:	str	x20, [x21, #32]
  403afc:	add	x27, x27, #0x880
  403b00:	mov	w3, #0x0                   	// #0
  403b04:	mov	x2, x27
  403b08:	add	x0, sp, #0x90
  403b0c:	adrp	x1, 40b000 <ferror@plt+0x86a0>
  403b10:	add	x1, x1, #0x98
  403b14:	bl	415aa8 <ferror@plt+0x13148>
  403b18:	cmp	w0, #0x0
  403b1c:	csetm	w28, ne  // ne = any
  403b20:	add	x0, sp, #0x90
  403b24:	bl	414e28 <ferror@plt+0x124c8>
  403b28:	ldr	x0, [x27, #32]
  403b2c:	cbz	x0, 403b34 <ferror@plt+0x11d4>
  403b30:	bl	414e28 <ferror@plt+0x124c8>
  403b34:	mov	w0, w28
  403b38:	bl	4022c0 <exit@plt>
  403b3c:	cmp	w0, #0x0
  403b40:	orr	w0, w0, #0x6
  403b44:	csel	w0, w0, w19, ne  // ne = any
  403b48:	orr	w19, w0, #0x8
  403b4c:	b	403ab8 <ferror@plt+0x1158>
  403b50:	cbnz	x1, 403c30 <ferror@plt+0x12d0>
  403b54:	mov	w19, w0
  403b58:	cbnz	w0, 403ab8 <ferror@plt+0x1158>
  403b5c:	b	403b34 <ferror@plt+0x11d4>
  403b60:	bl	4028c0 <__errno_location@plt>
  403b64:	mov	x20, x0
  403b68:	mov	x0, x19
  403b6c:	ldr	w19, [x20]
  403b70:	bl	402440 <fclose@plt>
  403b74:	str	w19, [x20]
  403b78:	b	4033bc <ferror@plt+0xa5c>
  403b7c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  403b80:	add	x0, x0, #0xc38
  403b84:	bl	4028d0 <getenv@plt>
  403b88:	cbnz	x0, 403800 <ferror@plt+0xea0>
  403b8c:	mov	x7, #0x24                  	// #36
  403b90:	mov	w6, #0xe240                	// #57920
  403b94:	movk	x7, #0x14, lsl #32
  403b98:	movk	w6, #0x1, lsl #16
  403b9c:	movk	x7, #0x301, lsl #48
  403ba0:	mov	w4, #0x11                  	// #17
  403ba4:	mov	w3, #0x3d                  	// #61
  403ba8:	stp	xzr, xzr, [sp, #208]
  403bac:	adrp	x2, 407000 <ferror@plt+0x46a0>
  403bb0:	str	xzr, [sp, #224]
  403bb4:	add	x2, x2, #0xe78
  403bb8:	add	x0, sp, #0xc8
  403bbc:	mov	x1, #0x24                  	// #36
  403bc0:	str	x7, [sp, #200]
  403bc4:	str	w6, [sp, #208]
  403bc8:	strb	w4, [sp, #216]
  403bcc:	str	w3, [sp, #224]
  403bd0:	str	wzr, [sp, #232]
  403bd4:	bl	4056a0 <ferror@plt+0x2d40>
  403bd8:	cbnz	w0, 403800 <ferror@plt+0xea0>
  403bdc:	b	4033a0 <ferror@plt+0xa40>
  403be0:	adrp	x0, 417000 <ferror@plt+0x146a0>
  403be4:	add	x0, x0, #0xc38
  403be8:	bl	4028d0 <getenv@plt>
  403bec:	cbnz	x0, 40378c <ferror@plt+0xe2c>
  403bf0:	mov	w1, #0xff                  	// #255
  403bf4:	bl	405740 <ferror@plt+0x2de0>
  403bf8:	cbnz	w0, 40378c <ferror@plt+0xe2c>
  403bfc:	b	4033b4 <ferror@plt+0xa54>
  403c00:	bl	4028c0 <__errno_location@plt>
  403c04:	mov	x20, x0
  403c08:	ldr	w19, [x0]
  403c0c:	str	w19, [x20]
  403c10:	b	4033bc <ferror@plt+0xa5c>
  403c14:	bl	4028c0 <__errno_location@plt>
  403c18:	mov	x20, x0
  403c1c:	mov	x0, x19
  403c20:	ldr	w19, [x20]
  403c24:	bl	402440 <fclose@plt>
  403c28:	str	w19, [x20]
  403c2c:	b	4033b4 <ferror@plt+0xa54>
  403c30:	cbz	w0, 403b34 <ferror@plt+0x11d4>
  403c34:	orr	w19, w0, #0x4
  403c38:	b	403ab8 <ferror@plt+0x1158>
  403c3c:	cbz	x1, 403b34 <ferror@plt+0x11d4>
  403c40:	ldr	w1, [x27, #2176]
  403c44:	and	w2, w1, #0x4
  403c48:	and	w0, w1, #0x1
  403c4c:	tbz	w1, #0, 403c68 <ferror@plt+0x1308>
  403c50:	cbnz	w2, 403c5c <ferror@plt+0x12fc>
  403c54:	mov	w19, #0x4                   	// #4
  403c58:	b	403ab8 <ferror@plt+0x1158>
  403c5c:	mov	w0, #0x4                   	// #4
  403c60:	orr	w19, w0, #0x8
  403c64:	b	403ab8 <ferror@plt+0x1158>
  403c68:	cbz	w2, 403b34 <ferror@plt+0x11d4>
  403c6c:	orr	w19, w0, #0x8
  403c70:	b	403ab8 <ferror@plt+0x1158>
  403c74:	add	x0, sp, #0x90
  403c78:	bl	414e28 <ferror@plt+0x124c8>
  403c7c:	b	403b34 <ferror@plt+0x11d4>
  403c80:	mov	x29, #0x0                   	// #0
  403c84:	mov	x30, #0x0                   	// #0
  403c88:	mov	x5, x0
  403c8c:	ldr	x1, [sp]
  403c90:	add	x2, sp, #0x8
  403c94:	mov	x6, sp
  403c98:	movz	x0, #0x0, lsl #48
  403c9c:	movk	x0, #0x0, lsl #32
  403ca0:	movk	x0, #0x40, lsl #16
  403ca4:	movk	x0, #0x2970
  403ca8:	movz	x3, #0x0, lsl #48
  403cac:	movk	x3, #0x0, lsl #32
  403cb0:	movk	x3, #0x41, lsl #16
  403cb4:	movk	x3, #0x6fb0
  403cb8:	movz	x4, #0x0, lsl #48
  403cbc:	movk	x4, #0x0, lsl #32
  403cc0:	movk	x4, #0x41, lsl #16
  403cc4:	movk	x4, #0x7030
  403cc8:	bl	4024b0 <__libc_start_main@plt>
  403ccc:	bl	4025d0 <abort@plt>
  403cd0:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  403cd4:	ldr	x0, [x0, #4032]
  403cd8:	cbz	x0, 403ce0 <ferror@plt+0x1380>
  403cdc:	b	4025c0 <__gmon_start__@plt>
  403ce0:	ret
  403ce4:	nop
  403ce8:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403cec:	add	x0, x0, #0xdc0
  403cf0:	adrp	x1, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403cf4:	add	x1, x1, #0xdc0
  403cf8:	cmp	x1, x0
  403cfc:	b.eq	403d14 <ferror@plt+0x13b4>  // b.none
  403d00:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403d04:	ldr	x1, [x1, #88]
  403d08:	cbz	x1, 403d14 <ferror@plt+0x13b4>
  403d0c:	mov	x16, x1
  403d10:	br	x16
  403d14:	ret
  403d18:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403d1c:	add	x0, x0, #0xdc0
  403d20:	adrp	x1, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403d24:	add	x1, x1, #0xdc0
  403d28:	sub	x1, x1, x0
  403d2c:	lsr	x2, x1, #63
  403d30:	add	x1, x2, x1, asr #3
  403d34:	cmp	xzr, x1, asr #1
  403d38:	asr	x1, x1, #1
  403d3c:	b.eq	403d54 <ferror@plt+0x13f4>  // b.none
  403d40:	adrp	x2, 417000 <ferror@plt+0x146a0>
  403d44:	ldr	x2, [x2, #96]
  403d48:	cbz	x2, 403d54 <ferror@plt+0x13f4>
  403d4c:	mov	x16, x2
  403d50:	br	x16
  403d54:	ret
  403d58:	stp	x29, x30, [sp, #-32]!
  403d5c:	mov	x29, sp
  403d60:	str	x19, [sp, #16]
  403d64:	adrp	x19, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403d68:	ldrb	w0, [x19, #3560]
  403d6c:	cbnz	w0, 403d7c <ferror@plt+0x141c>
  403d70:	bl	403ce8 <ferror@plt+0x1388>
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	strb	w0, [x19, #3560]
  403d7c:	ldr	x19, [sp, #16]
  403d80:	ldp	x29, x30, [sp], #32
  403d84:	ret
  403d88:	b	403d18 <ferror@plt+0x13b8>
  403d8c:	nop
  403d90:	sub	sp, sp, #0x220
  403d94:	add	x3, sp, #0x120
  403d98:	add	x2, sp, #0x20
  403d9c:	stp	x29, x30, [sp]
  403da0:	mov	x29, sp
  403da4:	str	x19, [sp, #16]
  403da8:	mov	x19, x1
  403dac:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403db0:	add	x1, x1, #0x68
  403db4:	bl	402840 <__isoc99_sscanf@plt>
  403db8:	cmp	w0, #0x2
  403dbc:	b.ne	403e94 <ferror@plt+0x1534>  // b.any
  403dc0:	mov	x0, #0x6f73                	// #28531
  403dc4:	ldr	x1, [sp, #32]
  403dc8:	movk	x0, #0x6b63, lsl #16
  403dcc:	movk	x0, #0x7465, lsl #32
  403dd0:	movk	x0, #0x3a73, lsl #48
  403dd4:	cmp	x1, x0
  403dd8:	b.eq	403ea4 <ferror@plt+0x1544>  // b.none
  403ddc:	ldr	w0, [sp, #32]
  403de0:	mov	w1, #0x4455                	// #17493
  403de4:	movk	w1, #0x3a50, lsl #16
  403de8:	cmp	w0, w1
  403dec:	b.eq	403ee8 <ferror@plt+0x1588>  // b.none
  403df0:	ldr	w1, [sp, #32]
  403df4:	mov	w2, #0x4455                	// #17493
  403df8:	movk	w2, #0x3650, lsl #16
  403dfc:	cmp	w1, w2
  403e00:	b.eq	403ec4 <ferror@plt+0x1564>  // b.none
  403e04:	mov	w2, #0x4152                	// #16722
  403e08:	movk	w2, #0x3a57, lsl #16
  403e0c:	cmp	w0, w2
  403e10:	b.eq	403f08 <ferror@plt+0x15a8>  // b.none
  403e14:	mov	w2, #0x4152                	// #16722
  403e18:	movk	w2, #0x3657, lsl #16
  403e1c:	cmp	w1, w2
  403e20:	b.eq	403f50 <ferror@plt+0x15f0>  // b.none
  403e24:	mov	w2, #0x4354                	// #17236
  403e28:	movk	w2, #0x3650, lsl #16
  403e2c:	cmp	w1, w2
  403e30:	b.eq	403f74 <ferror@plt+0x1614>  // b.none
  403e34:	mov	w2, #0x5246                	// #21062
  403e38:	movk	w2, #0x4741, lsl #16
  403e3c:	cmp	w1, w2
  403e40:	b.eq	403f28 <ferror@plt+0x15c8>  // b.none
  403e44:	ldr	w2, [sp, #32]
  403e48:	mov	w1, #0x5246                	// #21062
  403e4c:	movk	w1, #0x4741, lsl #16
  403e50:	cmp	w2, w1
  403e54:	b.eq	403f98 <ferror@plt+0x1638>  // b.none
  403e58:	mov	w1, #0x4354                	// #17236
  403e5c:	movk	w1, #0x3a50, lsl #16
  403e60:	cmp	w0, w1
  403e64:	b.ne	403e94 <ferror@plt+0x1534>  // b.any
  403e68:	ldrb	w0, [sp, #36]
  403e6c:	cbnz	w0, 403e94 <ferror@plt+0x1534>
  403e70:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403e74:	add	x0, sp, #0x120
  403e78:	add	x6, x19, #0x4
  403e7c:	add	x1, x1, #0xe0
  403e80:	add	x5, x19, #0x8
  403e84:	add	x4, x19, #0x10
  403e88:	add	x3, x19, #0xc
  403e8c:	add	x2, x19, #0x14
  403e90:	bl	402840 <__isoc99_sscanf@plt>
  403e94:	ldp	x29, x30, [sp]
  403e98:	ldr	x19, [sp, #16]
  403e9c:	add	sp, sp, #0x220
  403ea0:	ret
  403ea4:	ldrb	w0, [sp, #40]
  403ea8:	cbnz	w0, 403ddc <ferror@plt+0x147c>
  403eac:	mov	x2, x19
  403eb0:	add	x0, sp, #0x120
  403eb4:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403eb8:	add	x1, x1, #0x88
  403ebc:	bl	402840 <__isoc99_sscanf@plt>
  403ec0:	b	403e94 <ferror@plt+0x1534>
  403ec4:	ldrh	w2, [sp, #36]
  403ec8:	cmp	w2, #0x3a
  403ecc:	b.ne	403e04 <ferror@plt+0x14a4>  // b.any
  403ed0:	add	x2, x19, #0x2c
  403ed4:	add	x0, sp, #0x120
  403ed8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403edc:	add	x1, x1, #0x88
  403ee0:	bl	402840 <__isoc99_sscanf@plt>
  403ee4:	b	403e94 <ferror@plt+0x1534>
  403ee8:	ldrb	w1, [sp, #36]
  403eec:	cbnz	w1, 403df0 <ferror@plt+0x1490>
  403ef0:	add	x2, x19, #0x18
  403ef4:	add	x0, sp, #0x120
  403ef8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403efc:	add	x1, x1, #0x88
  403f00:	bl	402840 <__isoc99_sscanf@plt>
  403f04:	b	403e94 <ferror@plt+0x1534>
  403f08:	ldrb	w2, [sp, #36]
  403f0c:	cbnz	w2, 403e14 <ferror@plt+0x14b4>
  403f10:	add	x2, x19, #0x1c
  403f14:	add	x0, sp, #0x120
  403f18:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403f1c:	add	x1, x1, #0x88
  403f20:	bl	402840 <__isoc99_sscanf@plt>
  403f24:	b	403e94 <ferror@plt+0x1534>
  403f28:	ldrh	w1, [sp, #36]
  403f2c:	cmp	w1, #0x3a
  403f30:	b.ne	403e44 <ferror@plt+0x14e4>  // b.any
  403f34:	add	x0, sp, #0x120
  403f38:	add	x3, x19, #0x24
  403f3c:	add	x2, x19, #0x20
  403f40:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403f44:	add	x1, x1, #0xc0
  403f48:	bl	402840 <__isoc99_sscanf@plt>
  403f4c:	b	403e94 <ferror@plt+0x1534>
  403f50:	ldrh	w2, [sp, #36]
  403f54:	cmp	w2, #0x3a
  403f58:	b.ne	403e24 <ferror@plt+0x14c4>  // b.any
  403f5c:	add	x2, x19, #0x30
  403f60:	add	x0, sp, #0x120
  403f64:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403f68:	add	x1, x1, #0x88
  403f6c:	bl	402840 <__isoc99_sscanf@plt>
  403f70:	b	403e94 <ferror@plt+0x1534>
  403f74:	ldrh	w2, [sp, #36]
  403f78:	cmp	w2, #0x3a
  403f7c:	b.ne	403e34 <ferror@plt+0x14d4>  // b.any
  403f80:	add	x2, x19, #0x28
  403f84:	add	x0, sp, #0x120
  403f88:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403f8c:	add	x1, x1, #0x88
  403f90:	bl	402840 <__isoc99_sscanf@plt>
  403f94:	b	403e94 <ferror@plt+0x1534>
  403f98:	ldrh	w2, [sp, #36]
  403f9c:	mov	w1, #0x3a36                	// #14902
  403fa0:	cmp	w2, w1
  403fa4:	b.ne	403e58 <ferror@plt+0x14f8>  // b.any
  403fa8:	ldrb	w1, [sp, #38]
  403fac:	cbnz	w1, 403e58 <ferror@plt+0x14f8>
  403fb0:	add	x0, sp, #0x120
  403fb4:	add	x3, x19, #0x38
  403fb8:	add	x2, x19, #0x34
  403fbc:	adrp	x1, 417000 <ferror@plt+0x146a0>
  403fc0:	add	x1, x1, #0xc0
  403fc4:	bl	402840 <__isoc99_sscanf@plt>
  403fc8:	b	403e94 <ferror@plt+0x1534>
  403fcc:	nop
  403fd0:	stp	x29, x30, [sp, #-16]!
  403fd4:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  403fd8:	mov	x2, #0xb29                 	// #2857
  403fdc:	mov	x29, sp
  403fe0:	ldr	x3, [x3, #3544]
  403fe4:	mov	x1, #0x1                   	// #1
  403fe8:	adrp	x0, 417000 <ferror@plt+0x146a0>
  403fec:	add	x0, x0, #0x100
  403ff0:	bl	402720 <fwrite@plt>
  403ff4:	mov	w0, #0x0                   	// #0
  403ff8:	bl	4022c0 <exit@plt>
  403ffc:	nop
  404000:	stp	x29, x30, [sp, #-16]!
  404004:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404008:	mov	x2, #0xb29                 	// #2857
  40400c:	mov	x29, sp
  404010:	ldr	x3, [x3, #3520]
  404014:	mov	x1, #0x1                   	// #1
  404018:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40401c:	add	x0, x0, #0x100
  404020:	bl	402720 <fwrite@plt>
  404024:	mov	w0, #0xffffffff            	// #-1
  404028:	bl	4022c0 <exit@plt>
  40402c:	nop
  404030:	stp	x29, x30, [sp, #-160]!
  404034:	mov	x29, sp
  404038:	str	x19, [sp, #16]
  40403c:	mov	x19, x1
  404040:	bl	4028d0 <getenv@plt>
  404044:	cbz	x0, 404060 <ferror@plt+0x1700>
  404048:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40404c:	add	x1, x1, #0x4a0
  404050:	bl	402780 <fopen64@plt>
  404054:	ldr	x19, [sp, #16]
  404058:	ldp	x29, x30, [sp], #160
  40405c:	ret
  404060:	adrp	x0, 417000 <ferror@plt+0x146a0>
  404064:	add	x0, x0, #0xc38
  404068:	bl	4028d0 <getenv@plt>
  40406c:	mov	x3, x0
  404070:	cbz	x0, 404094 <ferror@plt+0x1734>
  404074:	mov	x4, x19
  404078:	add	x0, sp, #0x20
  40407c:	adrp	x2, 417000 <ferror@plt+0x146a0>
  404080:	mov	x1, #0x7f                  	// #127
  404084:	add	x2, x2, #0xc48
  404088:	bl	402400 <snprintf@plt>
  40408c:	add	x0, sp, #0x20
  404090:	b	404048 <ferror@plt+0x16e8>
  404094:	adrp	x3, 417000 <ferror@plt+0x146a0>
  404098:	add	x3, x3, #0xc30
  40409c:	b	404074 <ferror@plt+0x1714>
  4040a0:	sub	sp, sp, #0x8e0
  4040a4:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4040a8:	add	x0, x0, #0xc38
  4040ac:	stp	x29, x30, [sp]
  4040b0:	mov	x29, sp
  4040b4:	stp	x23, x24, [sp, #48]
  4040b8:	bl	4028d0 <getenv@plt>
  4040bc:	adrp	x1, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4040c0:	mov	x23, x0
  4040c4:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4040c8:	ldr	w1, [x1, #3568]
  4040cc:	cmp	x23, #0x0
  4040d0:	add	x0, x0, #0xc50
  4040d4:	csel	x23, x0, x23, eq  // eq = none
  4040d8:	cbz	w1, 4040ec <ferror@plt+0x178c>
  4040dc:	ldp	x29, x30, [sp]
  4040e0:	ldp	x23, x24, [sp, #48]
  4040e4:	add	sp, sp, #0x8e0
  4040e8:	ret
  4040ec:	adrp	x2, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4040f0:	mov	w1, #0x1                   	// #1
  4040f4:	add	x0, sp, #0xe0
  4040f8:	str	w1, [x2, #3568]
  4040fc:	mov	x1, x23
  404100:	mov	x2, #0x400                 	// #1024
  404104:	bl	4100a8 <ferror@plt+0xd748>
  404108:	ldrb	w0, [sp, #224]
  40410c:	cbz	w0, 404410 <ferror@plt+0x1ab0>
  404110:	add	x0, sp, #0xe0
  404114:	bl	4022b0 <strlen@plt>
  404118:	add	x1, sp, #0xdf
  40411c:	str	x0, [sp, #96]
  404120:	ldrb	w0, [x1, x0]
  404124:	cmp	w0, #0x2f
  404128:	b.eq	404144 <ferror@plt+0x17e4>  // b.none
  40412c:	ldr	x2, [sp, #96]
  404130:	add	x0, sp, #0xe0
  404134:	mov	w1, #0x2f                  	// #47
  404138:	strh	w1, [x0, x2]
  40413c:	bl	4022b0 <strlen@plt>
  404140:	str	x0, [sp, #96]
  404144:	add	x0, sp, #0xe0
  404148:	bl	4023b0 <opendir@plt>
  40414c:	mov	x24, x0
  404150:	cbz	x0, 4040dc <ferror@plt+0x177c>
  404154:	stp	x19, x20, [sp, #16]
  404158:	stp	x21, x22, [sp, #32]
  40415c:	stp	x25, x26, [sp, #64]
  404160:	stp	x27, x28, [sp, #80]
  404164:	nop
  404168:	mov	x0, x24
  40416c:	bl	4026d0 <readdir64@plt>
  404170:	cbz	x0, 40438c <ferror@plt+0x1a2c>
  404174:	adrp	x19, 417000 <ferror@plt+0x146a0>
  404178:	add	x19, x19, #0xc58
  40417c:	add	x0, x0, #0x13
  404180:	mov	x1, x19
  404184:	add	x3, sp, #0x83
  404188:	add	x2, sp, #0x84
  40418c:	bl	402840 <__isoc99_sscanf@plt>
  404190:	cmp	w0, #0x1
  404194:	b.ne	404168 <ferror@plt+0x1808>  // b.any
  404198:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40419c:	add	x0, x0, #0xc60
  4041a0:	str	x0, [sp, #120]
  4041a4:	bl	402560 <strdup@plt>
  4041a8:	ldr	x4, [sp, #96]
  4041ac:	adrp	x2, 417000 <ferror@plt+0x146a0>
  4041b0:	ldr	w3, [sp, #132]
  4041b4:	add	x2, x2, #0xc70
  4041b8:	mov	x1, #0x400                 	// #1024
  4041bc:	sub	x1, x1, x4
  4041c0:	mov	x26, x0
  4041c4:	add	x0, sp, #0xe0
  4041c8:	add	x0, x0, x4
  4041cc:	bl	402400 <snprintf@plt>
  4041d0:	add	x0, sp, #0xe0
  4041d4:	bl	4022b0 <strlen@plt>
  4041d8:	mov	x21, x0
  4041dc:	add	x0, sp, #0xe0
  4041e0:	bl	4023b0 <opendir@plt>
  4041e4:	mov	x20, x0
  4041e8:	cbz	x0, 404404 <ferror@plt+0x1aa4>
  4041ec:	adrp	x27, 41b000 <ferror@plt+0x186a0>
  4041f0:	add	x22, sp, #0xa0
  4041f4:	add	x27, x27, #0x700
  4041f8:	strb	wzr, [sp, #144]
  4041fc:	nop
  404200:	mov	x0, x20
  404204:	bl	4026d0 <readdir64@plt>
  404208:	cbz	x0, 404370 <ferror@plt+0x1a10>
  40420c:	add	x28, x0, #0x13
  404210:	add	x3, sp, #0x83
  404214:	mov	x0, x28
  404218:	add	x2, sp, #0x8c
  40421c:	mov	x1, x19
  404220:	bl	402840 <__isoc99_sscanf@plt>
  404224:	cmp	w0, #0x1
  404228:	b.ne	404200 <ferror@plt+0x18a0>  // b.any
  40422c:	ldr	w3, [sp, #140]
  404230:	add	x0, sp, #0xe0
  404234:	mov	x2, x27
  404238:	add	x0, x0, x21
  40423c:	mov	x25, #0x400                 	// #1024
  404240:	sub	x1, x25, x21
  404244:	bl	402400 <snprintf@plt>
  404248:	mov	x1, x22
  40424c:	add	x0, sp, #0xe0
  404250:	mov	x2, #0x3f                  	// #63
  404254:	bl	402360 <readlink@plt>
  404258:	cmn	x0, #0x1
  40425c:	b.eq	404200 <ferror@plt+0x18a0>  // b.none
  404260:	strb	wzr, [x22, x0]
  404264:	mov	x1, #0x6f73                	// #28531
  404268:	movk	x1, #0x6b63, lsl #16
  40426c:	ldr	x0, [x22]
  404270:	movk	x1, #0x7465, lsl #32
  404274:	movk	x1, #0x5b3a, lsl #48
  404278:	cmp	x0, x1
  40427c:	b.ne	404200 <ferror@plt+0x18a0>  // b.any
  404280:	add	x2, sp, #0x88
  404284:	mov	x0, x22
  404288:	adrp	x1, 417000 <ferror@plt+0x146a0>
  40428c:	add	x1, x1, #0xc88
  404290:	bl	402840 <__isoc99_sscanf@plt>
  404294:	ldr	w4, [sp, #132]
  404298:	mov	x5, x28
  40429c:	mov	x1, x25
  4042a0:	mov	x3, x23
  4042a4:	add	x0, sp, #0x4e0
  4042a8:	adrp	x2, 417000 <ferror@plt+0x146a0>
  4042ac:	add	x2, x2, #0xc98
  4042b0:	bl	402400 <snprintf@plt>
  4042b4:	ldr	x0, [sp, #120]
  4042b8:	bl	402560 <strdup@plt>
  4042bc:	mov	x28, x0
  4042c0:	ldrb	w1, [sp, #144]
  4042c4:	cbz	w1, 4043b4 <ferror@plt+0x1a54>
  4042c8:	ldp	w3, w2, [sp, #132]
  4042cc:	mov	x0, #0x30                  	// #48
  4042d0:	ldr	w1, [sp, #140]
  4042d4:	stp	w1, w2, [sp, #108]
  4042d8:	str	w3, [sp, #116]
  4042dc:	bl	402460 <malloc@plt>
  4042e0:	mov	x25, x0
  4042e4:	ldp	w1, w2, [sp, #108]
  4042e8:	ldr	w3, [sp, #116]
  4042ec:	cbz	x0, 404420 <ferror@plt+0x1ac0>
  4042f0:	stp	w2, w3, [x25, #8]
  4042f4:	add	x0, sp, #0x90
  4042f8:	str	w1, [x25, #16]
  4042fc:	str	w2, [sp, #108]
  404300:	bl	402560 <strdup@plt>
  404304:	mov	x1, x0
  404308:	str	x1, [x25, #24]
  40430c:	mov	x0, x26
  404310:	bl	402560 <strdup@plt>
  404314:	mov	x1, x0
  404318:	str	x1, [x25, #32]
  40431c:	mov	x0, x28
  404320:	bl	402560 <strdup@plt>
  404324:	mov	x3, x0
  404328:	ldr	w2, [sp, #108]
  40432c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404330:	str	x3, [x25, #40]
  404334:	lsr	w1, w2, #16
  404338:	eor	w1, w1, w2, lsr #24
  40433c:	eor	w2, w2, w2, lsr #8
  404340:	eor	w1, w1, w2
  404344:	add	x2, x0, #0xdf0
  404348:	and	x1, x1, #0xff
  40434c:	add	x2, x2, #0x10
  404350:	mov	x0, x28
  404354:	ldr	x3, [x2, x1, lsl #3]
  404358:	str	x3, [x25]
  40435c:	str	x25, [x2, x1, lsl #3]
  404360:	bl	4026b0 <free@plt>
  404364:	mov	x0, x20
  404368:	bl	4026d0 <readdir64@plt>
  40436c:	cbnz	x0, 40420c <ferror@plt+0x18ac>
  404370:	mov	x0, x26
  404374:	bl	4026b0 <free@plt>
  404378:	mov	x0, x20
  40437c:	bl	402570 <closedir@plt>
  404380:	mov	x0, x24
  404384:	bl	4026d0 <readdir64@plt>
  404388:	cbnz	x0, 404174 <ferror@plt+0x1814>
  40438c:	mov	x0, x24
  404390:	bl	402570 <closedir@plt>
  404394:	ldp	x29, x30, [sp]
  404398:	ldp	x19, x20, [sp, #16]
  40439c:	ldp	x21, x22, [sp, #32]
  4043a0:	ldp	x23, x24, [sp, #48]
  4043a4:	ldp	x25, x26, [sp, #64]
  4043a8:	ldp	x27, x28, [sp, #80]
  4043ac:	add	sp, sp, #0x8e0
  4043b0:	ret
  4043b4:	ldr	w4, [sp, #132]
  4043b8:	mov	x3, x23
  4043bc:	adrp	x2, 417000 <ferror@plt+0x146a0>
  4043c0:	add	x2, x2, #0xca8
  4043c4:	mov	x1, x25
  4043c8:	add	x0, sp, #0x4e0
  4043cc:	bl	402400 <snprintf@plt>
  4043d0:	add	x0, sp, #0x4e0
  4043d4:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4043d8:	add	x1, x1, #0x4a0
  4043dc:	bl	402780 <fopen64@plt>
  4043e0:	mov	x25, x0
  4043e4:	cbz	x0, 4042c8 <ferror@plt+0x1968>
  4043e8:	add	x2, sp, #0x90
  4043ec:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4043f0:	add	x1, x1, #0xcb8
  4043f4:	bl	402490 <__isoc99_fscanf@plt>
  4043f8:	mov	x0, x25
  4043fc:	bl	402440 <fclose@plt>
  404400:	b	4042c8 <ferror@plt+0x1968>
  404404:	mov	x0, x26
  404408:	bl	4026b0 <free@plt>
  40440c:	b	404168 <ferror@plt+0x1808>
  404410:	add	x0, sp, #0xe0
  404414:	bl	4022b0 <strlen@plt>
  404418:	str	x0, [sp, #96]
  40441c:	b	40412c <ferror@plt+0x17cc>
  404420:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404424:	mov	x2, #0x1c                  	// #28
  404428:	mov	x1, #0x1                   	// #1
  40442c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  404430:	ldr	x3, [x3, #3520]
  404434:	add	x0, x0, #0xcc8
  404438:	bl	402720 <fwrite@plt>
  40443c:	bl	4025d0 <abort@plt>
  404440:	stp	x29, x30, [sp, #-144]!
  404444:	mov	x29, sp
  404448:	stp	x19, x20, [sp, #16]
  40444c:	mov	x20, x0
  404450:	ldr	w19, [x0]
  404454:	stp	x21, x22, [sp, #32]
  404458:	mov	x21, x1
  40445c:	cmp	w19, #0x6
  404460:	b.eq	4048a0 <ferror@plt+0x1f40>  // b.none
  404464:	b.le	404494 <ferror@plt+0x1b34>
  404468:	cmp	w19, #0x9
  40446c:	b.eq	4048c0 <ferror@plt+0x1f60>  // b.none
  404470:	b.le	404524 <ferror@plt+0x1bc4>
  404474:	cmp	w19, #0xa
  404478:	b.ne	4044ec <ferror@plt+0x1b8c>  // b.any
  40447c:	mov	w19, #0x0                   	// #0
  404480:	mov	w0, w19
  404484:	ldp	x19, x20, [sp, #16]
  404488:	ldp	x21, x22, [sp, #32]
  40448c:	ldp	x29, x30, [sp], #144
  404490:	ret
  404494:	cmp	w19, #0x3
  404498:	b.eq	404754 <ferror@plt+0x1df4>  // b.none
  40449c:	b.le	40454c <ferror@plt+0x1bec>
  4044a0:	cmp	w19, #0x4
  4044a4:	b.eq	404840 <ferror@plt+0x1ee0>  // b.none
  4044a8:	mov	x0, #0x8                   	// #8
  4044ac:	ldr	x19, [x20, #16]
  4044b0:	bl	402460 <malloc@plt>
  4044b4:	str	x0, [x21]
  4044b8:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  4044bc:	ldrh	w1, [x19, #264]
  4044c0:	mov	w2, #0x804                 	// #2052
  4044c4:	movk	w2, #0xc, lsl #16
  4044c8:	str	w2, [x0]
  4044cc:	strh	wzr, [x0, #4]
  4044d0:	mov	w19, #0x8                   	// #8
  4044d4:	strh	w1, [x0, #6]
  4044d8:	mov	w0, w19
  4044dc:	ldp	x19, x20, [sp, #16]
  4044e0:	ldp	x21, x22, [sp, #32]
  4044e4:	ldp	x29, x30, [sp], #144
  4044e8:	ret
  4044ec:	cmp	w19, #0xb
  4044f0:	b.ne	40495c <ferror@plt+0x1ffc>  // b.any
  4044f4:	mov	x0, #0xc                   	// #12
  4044f8:	ldr	x19, [x20, #16]
  4044fc:	bl	402460 <malloc@plt>
  404500:	str	x0, [x21]
  404504:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  404508:	ldr	d0, [x19, #272]
  40450c:	mov	w1, #0xc0a                 	// #3082
  404510:	movk	w1, #0x10, lsl #16
  404514:	mov	w19, #0xc                   	// #12
  404518:	str	w1, [x0]
  40451c:	stur	d0, [x0, #4]
  404520:	b	404480 <ferror@plt+0x1b20>
  404524:	cmp	w19, #0x7
  404528:	b.ne	4046fc <ferror@plt+0x1d9c>  // b.any
  40452c:	mov	x0, #0x8                   	// #8
  404530:	ldr	x19, [x20, #16]
  404534:	bl	402460 <malloc@plt>
  404538:	str	x0, [x21]
  40453c:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  404540:	ldrh	w1, [x19, #264]
  404544:	mov	w2, #0x802                 	// #2050
  404548:	b	4044c4 <ferror@plt+0x1b64>
  40454c:	cmp	w19, #0x1
  404550:	b.gt	404648 <ferror@plt+0x1ce8>
  404554:	cmp	w19, #0x0
  404558:	b.lt	40495c <ferror@plt+0x1ffc>  // b.tstop
  40455c:	ldr	x22, [x0, #16]
  404560:	stp	x25, x26, [sp, #64]
  404564:	cset	w25, eq  // eq = none
  404568:	add	w25, w25, #0x7
  40456c:	cbz	x22, 404940 <ferror@plt+0x1fe0>
  404570:	stp	x23, x24, [sp, #48]
  404574:	stp	x27, x28, [sp, #80]
  404578:	ldrh	w27, [x22, #6]
  40457c:	ldr	x0, [x22, #280]
  404580:	cmp	w27, #0xa
  404584:	b.eq	404924 <ferror@plt+0x1fc4>  // b.none
  404588:	mov	w28, #0x10                  	// #16
  40458c:	cbz	x0, 40459c <ferror@plt+0x1c3c>
  404590:	ldr	x0, [x0, #280]
  404594:	add	w28, w28, #0x14
  404598:	cbnz	x0, 404590 <ferror@plt+0x1c30>
  40459c:	sxtw	x0, w28
  4045a0:	bl	402460 <malloc@plt>
  4045a4:	mov	x24, x0
  4045a8:	cbz	x0, 404968 <ferror@plt+0x2008>
  4045ac:	str	x24, [x21]
  4045b0:	add	x26, x22, #0x8
  4045b4:	mov	x20, x24
  4045b8:	mov	x23, x22
  4045bc:	cmp	w27, #0xa
  4045c0:	b.eq	404634 <ferror@plt+0x1cd4>  // b.none
  4045c4:	nop
  4045c8:	mov	x21, #0x10                  	// #16
  4045cc:	mov	w0, w21
  4045d0:	mov	x2, #0x4                   	// #4
  4045d4:	mov	w3, #0x14                  	// #20
  4045d8:	strb	w25, [x20]
  4045dc:	mov	x1, x26
  4045e0:	strb	w0, [x20, #1]
  4045e4:	add	x0, x20, #0xc
  4045e8:	strb	w27, [x20, #4]
  4045ec:	strh	w3, [x20, #2]
  4045f0:	ldrh	w4, [x22, #4]
  4045f4:	ldr	w3, [x22, #264]
  4045f8:	strb	w4, [x20, #5]
  4045fc:	str	w3, [x20, #8]
  404600:	bl	402270 <memcpy@plt>
  404604:	ldr	x23, [x23, #280]
  404608:	add	x2, x20, x21
  40460c:	sub	x19, x2, x24
  404610:	cbz	x23, 404734 <ferror@plt+0x1dd4>
  404614:	mov	w0, #0x401                 	// #1025
  404618:	strh	w0, [x20, x21]
  40461c:	sub	w19, w28, w19
  404620:	add	x20, x2, #0x4
  404624:	ldrh	w27, [x22, #6]
  404628:	strh	w19, [x2, #2]
  40462c:	cmp	w27, #0xa
  404630:	b.ne	4045c8 <ferror@plt+0x1c68>  // b.any
  404634:	mov	x21, #0x1c                  	// #28
  404638:	mov	x2, #0x10                  	// #16
  40463c:	mov	w0, w21
  404640:	mov	w3, #0x20                  	// #32
  404644:	b	4045d8 <ferror@plt+0x1c78>
  404648:	cmp	w19, #0x2
  40464c:	b.ne	40495c <ferror@plt+0x1ffc>  // b.any
  404650:	ldr	x0, [x0, #16]
  404654:	add	x1, sp, #0x78
  404658:	stp	xzr, xzr, [sp, #120]
  40465c:	bl	404440 <ferror@plt+0x1ae0>
  404660:	mov	w22, w0
  404664:	ldr	x0, [x20, #8]
  404668:	add	x1, sp, #0x80
  40466c:	bl	404440 <ferror@plt+0x1ae0>
  404670:	mov	w20, w0
  404674:	cmp	w22, #0x0
  404678:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40467c:	b.eq	4048e4 <ferror@plt+0x1f84>  // b.none
  404680:	add	w19, w22, w0
  404684:	stp	x23, x24, [sp, #48]
  404688:	add	w19, w19, #0x4
  40468c:	sxtw	x0, w19
  404690:	bl	402460 <malloc@plt>
  404694:	mov	x23, x0
  404698:	cbz	x0, 404960 <ferror@plt+0x2000>
  40469c:	stp	x25, x26, [sp, #64]
  4046a0:	sxtw	x24, w22
  4046a4:	mov	x2, x24
  4046a8:	ldr	x25, [sp, #120]
  4046ac:	mov	x1, x25
  4046b0:	bl	402270 <memcpy@plt>
  4046b4:	ldr	x1, [sp, #128]
  4046b8:	sxtw	x2, w20
  4046bc:	add	x0, x24, #0x4
  4046c0:	add	x24, x23, x24
  4046c4:	add	x0, x23, x0
  4046c8:	add	w20, w20, #0x4
  4046cc:	bl	402270 <memcpy@plt>
  4046d0:	mov	x0, x25
  4046d4:	bl	4026b0 <free@plt>
  4046d8:	ldr	x0, [sp, #128]
  4046dc:	bl	4026b0 <free@plt>
  4046e0:	mov	w0, #0x401                 	// #1025
  4046e4:	strh	w0, [x23, w22, sxtw]
  4046e8:	strh	w20, [x24, #2]
  4046ec:	ldp	x25, x26, [sp, #64]
  4046f0:	str	x23, [x21]
  4046f4:	ldp	x23, x24, [sp, #48]
  4046f8:	b	404480 <ferror@plt+0x1b20>
  4046fc:	cmp	w19, #0x8
  404700:	b.ne	40495c <ferror@plt+0x1ffc>  // b.any
  404704:	mov	x0, #0x8                   	// #8
  404708:	ldr	x20, [x20, #16]
  40470c:	bl	402460 <malloc@plt>
  404710:	str	x0, [x21]
  404714:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  404718:	ldrh	w1, [x20, #264]
  40471c:	mov	w2, #0x803                 	// #2051
  404720:	movk	w2, #0xc, lsl #16
  404724:	str	w2, [x0]
  404728:	strh	wzr, [x0, #4]
  40472c:	strh	w1, [x0, #6]
  404730:	b	404480 <ferror@plt+0x1b20>
  404734:	mov	w0, w19
  404738:	ldp	x19, x20, [sp, #16]
  40473c:	ldp	x21, x22, [sp, #32]
  404740:	ldp	x23, x24, [sp, #48]
  404744:	ldp	x25, x26, [sp, #64]
  404748:	ldp	x27, x28, [sp, #80]
  40474c:	ldp	x29, x30, [sp], #144
  404750:	ret
  404754:	ldr	x0, [x0, #16]
  404758:	add	x1, sp, #0x68
  40475c:	stp	xzr, xzr, [sp, #104]
  404760:	bl	404440 <ferror@plt+0x1ae0>
  404764:	mov	w2, w0
  404768:	ldr	x0, [x20, #8]
  40476c:	add	x1, sp, #0x70
  404770:	mov	w20, w2
  404774:	bl	404440 <ferror@plt+0x1ae0>
  404778:	mov	w22, w0
  40477c:	cmp	w20, #0x0
  404780:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404784:	b.eq	40490c <ferror@plt+0x1fac>  // b.none
  404788:	add	w19, w20, w0
  40478c:	stp	x23, x24, [sp, #48]
  404790:	sxtw	x0, w19
  404794:	bl	402460 <malloc@plt>
  404798:	mov	x23, x0
  40479c:	cbz	x0, 404960 <ferror@plt+0x2000>
  4047a0:	ldr	x24, [sp, #104]
  4047a4:	stp	x25, x26, [sp, #64]
  4047a8:	sxtw	x25, w20
  4047ac:	mov	x2, x25
  4047b0:	mov	x1, x24
  4047b4:	bl	402270 <memcpy@plt>
  4047b8:	ldr	x1, [sp, #112]
  4047bc:	sxtw	x2, w22
  4047c0:	add	x0, x23, x25
  4047c4:	bl	402270 <memcpy@plt>
  4047c8:	mov	x0, x24
  4047cc:	bl	4026b0 <free@plt>
  4047d0:	ldr	x0, [sp, #112]
  4047d4:	bl	4026b0 <free@plt>
  4047d8:	mov	x1, x23
  4047dc:	cmp	w20, #0x0
  4047e0:	b.le	404964 <ferror@plt+0x2004>
  4047e4:	nop
  4047e8:	ldrh	w2, [x1, #2]
  4047ec:	add	w3, w20, #0x4
  4047f0:	cmp	w2, w3
  4047f4:	b.eq	404820 <ferror@plt+0x1ec0>  // b.none
  4047f8:	ldrb	w2, [x1, #1]
  4047fc:	sub	w20, w20, w2
  404800:	cmp	w20, #0x0
  404804:	add	x1, x1, w2, uxtb
  404808:	b.gt	4047e8 <ferror@plt+0x1e88>
  40480c:	cbnz	w20, 404964 <ferror@plt+0x2004>
  404810:	ldp	x25, x26, [sp, #64]
  404814:	str	x23, [x21]
  404818:	ldp	x23, x24, [sp, #48]
  40481c:	b	404480 <ferror@plt+0x1b20>
  404820:	ldrb	w3, [x1, #1]
  404824:	add	w2, w2, w22
  404828:	strh	w2, [x1, #2]
  40482c:	sub	w20, w20, w3
  404830:	cmp	w20, #0x0
  404834:	add	x1, x1, w3, uxtb
  404838:	b.gt	4047e8 <ferror@plt+0x1e88>
  40483c:	b	40480c <ferror@plt+0x1eac>
  404840:	ldr	x0, [x0, #16]
  404844:	add	x1, sp, #0x88
  404848:	str	xzr, [sp, #136]
  40484c:	bl	404440 <ferror@plt+0x1ae0>
  404850:	mov	w20, w0
  404854:	cbz	w0, 4048fc <ferror@plt+0x1f9c>
  404858:	add	w19, w0, #0x4
  40485c:	sxtw	x0, w19
  404860:	bl	402460 <malloc@plt>
  404864:	mov	x22, x0
  404868:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  40486c:	stp	x23, x24, [sp, #48]
  404870:	sxtw	x2, w20
  404874:	ldr	x23, [sp, #136]
  404878:	mov	x1, x23
  40487c:	bl	402270 <memcpy@plt>
  404880:	mov	x0, x23
  404884:	bl	4026b0 <free@plt>
  404888:	mov	w0, #0x401                 	// #1025
  40488c:	movk	w0, #0x8, lsl #16
  404890:	str	w0, [x22, w20, sxtw]
  404894:	ldp	x23, x24, [sp, #48]
  404898:	str	x22, [x21]
  40489c:	b	404480 <ferror@plt+0x1b20>
  4048a0:	mov	x0, #0x8                   	// #8
  4048a4:	ldr	x19, [x20, #16]
  4048a8:	bl	402460 <malloc@plt>
  4048ac:	str	x0, [x21]
  4048b0:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  4048b4:	ldrh	w1, [x19, #264]
  4048b8:	mov	w2, #0x805                 	// #2053
  4048bc:	b	4044c4 <ferror@plt+0x1b64>
  4048c0:	mov	x0, #0x4                   	// #4
  4048c4:	bl	402460 <malloc@plt>
  4048c8:	str	x0, [x21]
  4048cc:	cbz	x0, 40495c <ferror@plt+0x1ffc>
  4048d0:	mov	w1, #0x406                 	// #1030
  4048d4:	mov	w19, #0x4                   	// #4
  4048d8:	movk	w1, #0x8, lsl #16
  4048dc:	str	w1, [x0]
  4048e0:	b	404480 <ferror@plt+0x1b20>
  4048e4:	ldr	x0, [sp, #120]
  4048e8:	mov	w19, #0x0                   	// #0
  4048ec:	bl	4026b0 <free@plt>
  4048f0:	ldr	x0, [sp, #128]
  4048f4:	bl	4026b0 <free@plt>
  4048f8:	b	404480 <ferror@plt+0x1b20>
  4048fc:	ldr	x0, [sp, #136]
  404900:	mov	w19, #0x0                   	// #0
  404904:	bl	4026b0 <free@plt>
  404908:	b	404480 <ferror@plt+0x1b20>
  40490c:	ldr	x0, [sp, #104]
  404910:	mov	w19, #0x0                   	// #0
  404914:	bl	4026b0 <free@plt>
  404918:	ldr	x0, [sp, #112]
  40491c:	bl	4026b0 <free@plt>
  404920:	b	404480 <ferror@plt+0x1b20>
  404924:	mov	w28, #0x1c                  	// #28
  404928:	cbz	x0, 40459c <ferror@plt+0x1c3c>
  40492c:	nop
  404930:	ldr	x0, [x0, #280]
  404934:	add	w28, w28, #0x20
  404938:	cbnz	x0, 404930 <ferror@plt+0x1fd0>
  40493c:	b	40459c <ferror@plt+0x1c3c>
  404940:	mov	x0, #0x0                   	// #0
  404944:	bl	402460 <malloc@plt>
  404948:	cbz	x0, 40496c <ferror@plt+0x200c>
  40494c:	mov	w19, #0x0                   	// #0
  404950:	ldp	x25, x26, [sp, #64]
  404954:	str	x0, [x21]
  404958:	b	404480 <ferror@plt+0x1b20>
  40495c:	stp	x23, x24, [sp, #48]
  404960:	stp	x25, x26, [sp, #64]
  404964:	stp	x27, x28, [sp, #80]
  404968:	bl	4025d0 <abort@plt>
  40496c:	stp	x23, x24, [sp, #48]
  404970:	stp	x27, x28, [sp, #80]
  404974:	bl	4025d0 <abort@plt>
  404978:	stp	x29, x30, [sp, #-464]!
  40497c:	adrp	x1, 419000 <ferror@plt+0x166a0>
  404980:	adrp	x0, 417000 <ferror@plt+0x146a0>
  404984:	mov	x29, sp
  404988:	add	x1, x1, #0x4a0
  40498c:	add	x0, x0, #0xce8
  404990:	bl	402480 <popen@plt>
  404994:	cbz	x0, 404ac8 <ferror@plt+0x2168>
  404998:	mov	x2, x0
  40499c:	mov	w1, #0x80                  	// #128
  4049a0:	stp	x21, x22, [sp, #32]
  4049a4:	mov	x22, x0
  4049a8:	add	x0, sp, #0x50
  4049ac:	bl	402930 <fgets@plt>
  4049b0:	cbz	x0, 404af0 <ferror@plt+0x2190>
  4049b4:	stp	x19, x20, [sp, #16]
  4049b8:	mov	x20, #0x7072                	// #28786
  4049bc:	movk	x20, #0x2e63, lsl #16
  4049c0:	stp	x23, x24, [sp, #48]
  4049c4:	add	x23, sp, #0x154
  4049c8:	mov	x21, #0x0                   	// #0
  4049cc:	nop
  4049d0:	mov	x2, x22
  4049d4:	mov	w1, #0x80                  	// #128
  4049d8:	add	x0, sp, #0x50
  4049dc:	bl	402930 <fgets@plt>
  4049e0:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4049e4:	mov	x6, x0
  4049e8:	mov	x5, x23
  4049ec:	add	x4, sp, #0x4c
  4049f0:	add	x3, sp, #0xd0
  4049f4:	add	x2, sp, #0x48
  4049f8:	add	x0, sp, #0x50
  4049fc:	add	x1, x1, #0xd10
  404a00:	cbz	x6, 404ab4 <ferror@plt+0x2154>
  404a04:	stp	x20, x21, [sp, #336]
  404a08:	stp	xzr, xzr, [sp, #352]
  404a0c:	stp	xzr, xzr, [sp, #368]
  404a10:	stp	xzr, xzr, [sp, #384]
  404a14:	stp	xzr, xzr, [sp, #400]
  404a18:	stp	xzr, xzr, [sp, #416]
  404a1c:	stp	xzr, xzr, [sp, #432]
  404a20:	stp	xzr, xzr, [sp, #448]
  404a24:	bl	402840 <__isoc99_sscanf@plt>
  404a28:	cmp	w0, #0x4
  404a2c:	b.ne	4049d0 <ferror@plt+0x2070>  // b.any
  404a30:	mov	x0, #0x20                  	// #32
  404a34:	bl	402460 <malloc@plt>
  404a38:	mov	x19, x0
  404a3c:	add	x0, sp, #0x150
  404a40:	cbz	x19, 4049d0 <ferror@plt+0x2070>
  404a44:	ldr	w1, [sp, #76]
  404a48:	adrp	x24, 417000 <ferror@plt+0x146a0>
  404a4c:	str	w1, [x19, #8]
  404a50:	add	x24, x24, #0xd30
  404a54:	bl	402560 <strdup@plt>
  404a58:	mov	x2, x0
  404a5c:	str	x2, [x19, #16]
  404a60:	mov	w3, #0x6374                	// #25460
  404a64:	ldr	w2, [sp, #208]
  404a68:	mov	w4, #0x6475                	// #25717
  404a6c:	movk	w3, #0x70, lsl #16
  404a70:	mov	x1, x24
  404a74:	add	x0, sp, #0xd0
  404a78:	cmp	w2, w3
  404a7c:	movk	w4, #0x70, lsl #16
  404a80:	b.eq	404ad0 <ferror@plt+0x2170>  // b.none
  404a84:	cmp	w2, w4
  404a88:	b.eq	404ae0 <ferror@plt+0x2180>  // b.none
  404a8c:	bl	402640 <strcmp@plt>
  404a90:	cmp	w0, #0x0
  404a94:	csel	x24, x24, xzr, eq  // eq = none
  404a98:	str	x24, [x19, #24]
  404a9c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404aa0:	add	x0, x0, #0xdf0
  404aa4:	ldr	x1, [x0, #2064]
  404aa8:	str	x1, [x19]
  404aac:	str	x19, [x0, #2064]
  404ab0:	b	4049d0 <ferror@plt+0x2070>
  404ab4:	mov	x0, x22
  404ab8:	bl	402870 <pclose@plt>
  404abc:	ldp	x19, x20, [sp, #16]
  404ac0:	ldp	x21, x22, [sp, #32]
  404ac4:	ldp	x23, x24, [sp, #48]
  404ac8:	ldp	x29, x30, [sp], #464
  404acc:	ret
  404ad0:	adrp	x0, 417000 <ferror@plt+0x146a0>
  404ad4:	add	x0, x0, #0xd20
  404ad8:	str	x0, [x19, #24]
  404adc:	b	404a9c <ferror@plt+0x213c>
  404ae0:	adrp	x0, 417000 <ferror@plt+0x146a0>
  404ae4:	add	x0, x0, #0xd28
  404ae8:	str	x0, [x19, #24]
  404aec:	b	404a9c <ferror@plt+0x213c>
  404af0:	mov	x0, x22
  404af4:	bl	402870 <pclose@plt>
  404af8:	ldp	x21, x22, [sp, #32]
  404afc:	b	404ac8 <ferror@plt+0x2168>
  404b00:	mov	w4, #0x4dd3                	// #19923
  404b04:	mov	w3, #0x8889                	// #34953
  404b08:	movk	w4, #0x1062, lsl #16
  404b0c:	movk	w3, #0x8888, lsl #16
  404b10:	stp	x29, x30, [sp, #-48]!
  404b14:	umull	x1, w0, w4
  404b18:	mov	x29, sp
  404b1c:	stp	x21, x22, [sp, #32]
  404b20:	adrp	x21, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404b24:	lsr	x1, x1, #38
  404b28:	add	x21, x21, #0xdf0
  404b2c:	stp	x19, x20, [sp, #16]
  404b30:	add	x22, x21, #0x820
  404b34:	umull	x3, w1, w3
  404b38:	mov	w19, w0
  404b3c:	strb	wzr, [x21, #2080]
  404b40:	lsr	x3, x3, #37
  404b44:	lsl	w20, w3, #4
  404b48:	sub	w20, w20, w3
  404b4c:	sub	w20, w1, w20, lsl #2
  404b50:	cbnz	w3, 404bdc <ferror@plt+0x227c>
  404b54:	mov	w0, #0x3e8                 	// #1000
  404b58:	msub	w19, w1, w0, w19
  404b5c:	cbnz	w20, 404b98 <ferror@plt+0x2238>
  404b60:	cbz	w19, 404b84 <ferror@plt+0x2224>
  404b64:	add	x20, x21, #0x820
  404b68:	mov	x0, x20
  404b6c:	bl	4022b0 <strlen@plt>
  404b70:	adrp	x1, 417000 <ferror@plt+0x146a0>
  404b74:	mov	w2, w19
  404b78:	add	x0, x20, x0
  404b7c:	add	x1, x1, #0xd58
  404b80:	bl	402380 <sprintf@plt>
  404b84:	add	x0, x21, #0x820
  404b88:	ldp	x19, x20, [sp, #16]
  404b8c:	ldp	x21, x22, [sp, #32]
  404b90:	ldp	x29, x30, [sp], #48
  404b94:	ret
  404b98:	cmp	w20, #0x9
  404b9c:	b.le	404c20 <ferror@plt+0x22c0>
  404ba0:	add	x19, x21, #0x820
  404ba4:	mov	x0, x19
  404ba8:	bl	4022b0 <strlen@plt>
  404bac:	mov	w2, w20
  404bb0:	add	x0, x19, x0
  404bb4:	adrp	x3, 417000 <ferror@plt+0x146a0>
  404bb8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  404bbc:	add	x3, x3, #0xd40
  404bc0:	add	x1, x1, #0xd48
  404bc4:	bl	402380 <sprintf@plt>
  404bc8:	add	x0, x21, #0x820
  404bcc:	ldp	x19, x20, [sp, #16]
  404bd0:	ldp	x21, x22, [sp, #32]
  404bd4:	ldp	x29, x30, [sp], #48
  404bd8:	ret
  404bdc:	mov	x0, x22
  404be0:	adrp	x2, 417000 <ferror@plt+0x146a0>
  404be4:	mov	x1, #0x30                  	// #48
  404be8:	add	x2, x2, #0xd38
  404bec:	bl	402400 <snprintf@plt>
  404bf0:	cmp	w20, #0x0
  404bf4:	mov	w0, #0x27bf                	// #10175
  404bf8:	movk	w0, #0x9, lsl #16
  404bfc:	ccmp	w19, w0, #0x2, ne  // ne = any
  404c00:	b.hi	404b84 <ferror@plt+0x2224>  // b.pmore
  404c04:	cmp	w20, #0x9
  404c08:	b.gt	404ba0 <ferror@plt+0x2240>
  404c0c:	mov	x0, x22
  404c10:	bl	4022b0 <strlen@plt>
  404c14:	mov	w2, w20
  404c18:	add	x0, x22, x0
  404c1c:	b	404bb4 <ferror@plt+0x2254>
  404c20:	mov	w2, w20
  404c24:	mov	x0, x22
  404c28:	cbz	w19, 404bb4 <ferror@plt+0x2254>
  404c2c:	adrp	x3, 417000 <ferror@plt+0x146a0>
  404c30:	adrp	x1, 417000 <ferror@plt+0x146a0>
  404c34:	add	x3, x3, #0xd50
  404c38:	add	x1, x1, #0xd48
  404c3c:	bl	402380 <sprintf@plt>
  404c40:	b	404b64 <ferror@plt+0x2204>
  404c44:	nop
  404c48:	stp	x29, x30, [sp, #-128]!
  404c4c:	mov	x29, sp
  404c50:	stp	x23, x24, [sp, #48]
  404c54:	adrp	x23, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404c58:	add	x23, x23, #0xdf0
  404c5c:	stp	x19, x20, [sp, #16]
  404c60:	ldr	x19, [x23, #2152]
  404c64:	cbz	x19, 404d4c <ferror@plt+0x23ec>
  404c68:	ldr	x2, [x23, #2144]
  404c6c:	stp	x21, x22, [sp, #32]
  404c70:	mov	w0, #0x1                   	// #1
  404c74:	ldr	x3, [x23, #2160]
  404c78:	stp	x25, x26, [sp, #64]
  404c7c:	ldrh	w2, [x2]
  404c80:	stp	x27, x28, [sp, #80]
  404c84:	add	x21, x19, #0x10
  404c88:	and	x2, x2, #0x1
  404c8c:	ldr	x1, [x3, #8]
  404c90:	mov	w24, #0x50                  	// #80
  404c94:	add	x1, x1, x2
  404c98:	str	x1, [x3, #8]
  404c9c:	bl	4027b0 <isatty@plt>
  404ca0:	cbnz	w0, 405064 <ferror@plt+0x2704>
  404ca4:	adrp	x28, 431000 <memcpy@GLIBC_2.17>
  404ca8:	add	x28, x28, #0x390
  404cac:	mov	x22, x28
  404cb0:	mov	w25, #0x1                   	// #1
  404cb4:	b	404cec <ferror@plt+0x238c>
  404cb8:	cbz	w20, 404cfc <ferror@plt+0x239c>
  404cbc:	ldr	x0, [x22, #16]
  404cc0:	bl	4022b0 <strlen@plt>
  404cc4:	add	w0, w20, w0
  404cc8:	cmp	w24, w0
  404ccc:	csel	w0, w24, w0, le
  404cd0:	str	w0, [x22, #28]
  404cd4:	cmp	w0, #0x0
  404cd8:	csel	w25, w25, wzr, eq  // eq = none
  404cdc:	add	x22, x22, #0x28
  404ce0:	sub	x0, x22, x28
  404ce4:	cmp	x0, #0x168
  404ce8:	b.gt	404d5c <ferror@plt+0x23fc>
  404cec:	ldr	w0, [x22, #24]
  404cf0:	cbnz	w0, 404cdc <ferror@plt+0x237c>
  404cf4:	ldr	w20, [x22, #32]
  404cf8:	cbz	w25, 404cb8 <ferror@plt+0x2358>
  404cfc:	mov	w0, w20
  404d00:	b	404cc8 <ferror@plt+0x2368>
  404d04:	cbz	w22, 404d10 <ferror@plt+0x23b0>
  404d08:	mov	w0, #0xa                   	// #10
  404d0c:	bl	4028e0 <putchar@plt>
  404d10:	ldr	x19, [x23, #2152]
  404d14:	str	x19, [x23, #2160]
  404d18:	cbz	x19, 404d34 <ferror@plt+0x23d4>
  404d1c:	nop
  404d20:	mov	x0, x19
  404d24:	ldr	x19, [x19]
  404d28:	str	x19, [x23, #2160]
  404d2c:	bl	4026b0 <free@plt>
  404d30:	cbnz	x19, 404d20 <ferror@plt+0x23c0>
  404d34:	str	x28, [x28, #400]
  404d38:	ldp	x21, x22, [sp, #32]
  404d3c:	str	xzr, [x23, #2152]
  404d40:	ldp	x25, x26, [sp, #64]
  404d44:	str	wzr, [x23, #2168]
  404d48:	ldp	x27, x28, [sp, #80]
  404d4c:	ldp	x19, x20, [sp, #16]
  404d50:	ldp	x23, x24, [sp, #48]
  404d54:	ldp	x29, x30, [sp], #128
  404d58:	ret
  404d5c:	mov	x4, x28
  404d60:	sub	x8, x28, #0x28
  404d64:	add	x5, x4, #0x28
  404d68:	mov	w10, #0x0                   	// #0
  404d6c:	sub	x7, x5, x28
  404d70:	mov	w9, #0x0                   	// #0
  404d74:	ldr	w0, [x4, #28]
  404d78:	cbnz	w0, 404d9c <ferror@plt+0x243c>
  404d7c:	nop
  404d80:	cmp	x7, #0x168
  404d84:	b.gt	404df0 <ferror@plt+0x2490>
  404d88:	mov	x4, x5
  404d8c:	ldr	w0, [x4, #28]
  404d90:	add	x5, x4, #0x28
  404d94:	sub	x7, x5, x28
  404d98:	cbz	w0, 404d80 <ferror@plt+0x2420>
  404d9c:	add	w3, w0, w10
  404da0:	cmp	x7, #0x168
  404da4:	add	w6, w9, #0x1
  404da8:	b.gt	404de4 <ferror@plt+0x2484>
  404dac:	mov	x0, x5
  404db0:	b	404db8 <ferror@plt+0x2458>
  404db4:	b.gt	404fac <ferror@plt+0x264c>
  404db8:	ldr	w1, [x0, #28]
  404dbc:	add	x0, x0, #0x28
  404dc0:	sub	x2, x0, x28
  404dc4:	cmp	x2, #0x168
  404dc8:	cbz	w1, 404db4 <ferror@plt+0x2454>
  404dcc:	cmp	w3, w24
  404dd0:	b.ge	404fac <ferror@plt+0x264c>  // b.tcont
  404dd4:	mov	w9, w6
  404dd8:	mov	w10, w3
  404ddc:	mov	x4, x5
  404de0:	b	404d8c <ferror@plt+0x242c>
  404de4:	cmp	w3, w24
  404de8:	b.ne	404fb4 <ferror@plt+0x2654>  // b.any
  404dec:	nop
  404df0:	ldr	w1, [x28, #28]
  404df4:	str	x19, [x23, #2160]
  404df8:	mov	x19, x28
  404dfc:	cbnz	w1, 404e0c <ferror@plt+0x24ac>
  404e00:	ldr	w1, [x19, #68]
  404e04:	add	x19, x19, #0x28
  404e08:	cbz	w1, 404e00 <ferror@plt+0x24a0>
  404e0c:	adrp	x27, 417000 <ferror@plt+0x146a0>
  404e10:	add	x0, x27, #0xd60
  404e14:	str	x0, [sp, #104]
  404e18:	cmp	w1, #0x0
  404e1c:	ldr	w0, [x19]
  404e20:	adrp	x25, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  404e24:	adrp	x26, 418000 <ferror@plt+0x156a0>
  404e28:	ldrh	w2, [x21]
  404e2c:	add	x25, x25, #0xdd8
  404e30:	add	x26, x26, #0x1f0
  404e34:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404e38:	mov	w22, #0x1                   	// #1
  404e3c:	mov	w27, #0x0                   	// #0
  404e40:	b.ne	404f58 <ferror@plt+0x25f8>  // b.any
  404e44:	nop
  404e48:	ldr	x3, [x25]
  404e4c:	add	x24, x21, #0x2
  404e50:	and	x2, x2, #0xffff
  404e54:	mov	x1, #0x1                   	// #1
  404e58:	mov	x0, x24
  404e5c:	bl	402720 <fwrite@plt>
  404e60:	ldr	w1, [x19, #28]
  404e64:	ldr	w2, [x19]
  404e68:	cmp	w1, #0x0
  404e6c:	ccmp	w2, #0x2, #0x4, ne  // ne = any
  404e70:	b.eq	404ea0 <ferror@plt+0x2540>  // b.none
  404e74:	add	w0, w27, w0
  404e78:	cmp	w2, #0x1
  404e7c:	sub	w1, w1, w0
  404e80:	add	w0, w1, w1, lsr #31
  404e84:	asr	w0, w0, #1
  404e88:	csel	w1, w1, w0, ne  // ne = any
  404e8c:	cmp	w1, #0x0
  404e90:	b.le	404ea0 <ferror@plt+0x2540>
  404e94:	ldr	x0, [sp, #104]
  404e98:	mov	w2, #0x20                  	// #32
  404e9c:	bl	4028a0 <printf@plt>
  404ea0:	add	x20, x19, #0x28
  404ea4:	sub	x19, x19, x28
  404ea8:	cmp	x19, #0x168
  404eac:	b.eq	404ecc <ferror@plt+0x256c>  // b.none
  404eb0:	ldr	w0, [x20, #24]
  404eb4:	cbz	w0, 404f0c <ferror@plt+0x25ac>
  404eb8:	mov	x19, x20
  404ebc:	add	x20, x19, #0x28
  404ec0:	sub	x19, x19, x28
  404ec4:	cmp	x19, #0x168
  404ec8:	b.ne	404eb0 <ferror@plt+0x2550>  // b.any
  404ecc:	mov	w0, #0xa                   	// #10
  404ed0:	bl	4028e0 <putchar@plt>
  404ed4:	ldr	w27, [x28, #24]
  404ed8:	mov	x20, x28
  404edc:	mov	w22, #0x0                   	// #0
  404ee0:	cbnz	w27, 404eb8 <ferror@plt+0x2558>
  404ee4:	ldr	x0, [x23, #2160]
  404ee8:	ldrh	w21, [x21]
  404eec:	add	w21, w21, #0x1
  404ef0:	ldr	x1, [x0, #8]
  404ef4:	and	x21, x21, #0x1fffe
  404ef8:	add	x21, x24, x21
  404efc:	cmp	x1, x21
  404f00:	b.eq	405020 <ferror@plt+0x26c0>  // b.none
  404f04:	mov	w22, #0x1                   	// #1
  404f08:	b	404f3c <ferror@plt+0x25dc>
  404f0c:	ldr	x0, [x23, #2160]
  404f10:	ldrh	w21, [x21]
  404f14:	add	w21, w21, #0x1
  404f18:	ldr	x1, [x0, #8]
  404f1c:	and	x21, x21, #0x1fffe
  404f20:	add	x21, x24, x21
  404f24:	cmp	x21, x1
  404f28:	b.eq	405024 <ferror@plt+0x26c4>  // b.none
  404f2c:	add	w2, w22, #0x1
  404f30:	cbnz	w22, 404f94 <ferror@plt+0x2634>
  404f34:	mov	w27, #0x0                   	// #0
  404f38:	mov	w22, #0x1                   	// #1
  404f3c:	mov	x19, x20
  404f40:	ldr	w1, [x20, #28]
  404f44:	ldrh	w2, [x21]
  404f48:	cmp	w1, #0x0
  404f4c:	ldr	w0, [x19]
  404f50:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404f54:	b.eq	404e48 <ferror@plt+0x24e8>  // b.none
  404f58:	sub	w1, w1, w2
  404f5c:	cmp	w0, #0x1
  404f60:	sub	w1, w1, w27
  404f64:	add	w0, w1, #0x1
  404f68:	add	w0, w0, w0, lsr #31
  404f6c:	asr	w0, w0, #1
  404f70:	csel	w1, w1, w0, ne  // ne = any
  404f74:	cmp	w1, #0x0
  404f78:	b.le	404e48 <ferror@plt+0x24e8>
  404f7c:	ldr	x0, [sp, #104]
  404f80:	mov	w2, #0x20                  	// #32
  404f84:	bl	4028a0 <printf@plt>
  404f88:	add	w27, w27, w0
  404f8c:	ldrh	w2, [x21]
  404f90:	b	404e48 <ferror@plt+0x24e8>
  404f94:	ldr	x1, [x20, #16]
  404f98:	mov	x0, x26
  404f9c:	mov	w22, w2
  404fa0:	bl	4028a0 <printf@plt>
  404fa4:	mov	w27, w0
  404fa8:	b	404f3c <ferror@plt+0x25dc>
  404fac:	cmp	w3, w24
  404fb0:	b.eq	405038 <ferror@plt+0x26d8>  // b.none
  404fb4:	cmp	w3, w24
  404fb8:	b.gt	40504c <ferror@plt+0x26ec>
  404fbc:	sub	w0, w24, w3
  404fc0:	cmp	x4, x8
  404fc4:	sdiv	w9, w0, w6
  404fc8:	msub	w3, w9, w6, w0
  404fcc:	b.ls	405010 <ferror@plt+0x26b0>  // b.plast
  404fd0:	mov	x0, x4
  404fd4:	b	404fe8 <ferror@plt+0x2688>
  404fd8:	str	w2, [x0, #28]
  404fdc:	sub	x0, x0, #0x28
  404fe0:	cmp	x0, x8
  404fe4:	b.ls	405010 <ferror@plt+0x26b0>  // b.plast
  404fe8:	ldr	w1, [x0, #28]
  404fec:	add	w2, w9, w1
  404ff0:	cbz	w1, 404fdc <ferror@plt+0x267c>
  404ff4:	add	w1, w2, #0x1
  404ff8:	cbz	w3, 404fd8 <ferror@plt+0x2678>
  404ffc:	str	w1, [x0, #28]
  405000:	sub	x0, x0, #0x28
  405004:	sub	w3, w3, #0x1
  405008:	cmp	x0, x8
  40500c:	b.hi	404fe8 <ferror@plt+0x2688>  // b.pmore
  405010:	mov	x8, x4
  405014:	mov	w9, #0x0                   	// #0
  405018:	mov	w10, #0x0                   	// #0
  40501c:	b	404d80 <ferror@plt+0x2420>
  405020:	mov	w22, #0x0                   	// #0
  405024:	ldr	x21, [x0]
  405028:	str	x21, [x23, #2160]
  40502c:	cbz	x21, 404d04 <ferror@plt+0x23a4>
  405030:	add	x21, x21, #0x10
  405034:	b	404f2c <ferror@plt+0x25cc>
  405038:	mov	x8, x4
  40503c:	mov	w9, #0x0                   	// #0
  405040:	mov	x4, x5
  405044:	mov	w10, #0x0                   	// #0
  405048:	b	404d8c <ferror@plt+0x242c>
  40504c:	sub	x7, x4, x28
  405050:	mov	x5, x4
  405054:	mov	w6, w9
  405058:	mov	w3, w10
  40505c:	sub	x4, x4, #0x28
  405060:	b	404fbc <ferror@plt+0x265c>
  405064:	add	x2, sp, #0x78
  405068:	mov	x1, #0x5413                	// #21523
  40506c:	mov	w0, #0x1                   	// #1
  405070:	bl	402950 <ioctl@plt>
  405074:	cmn	w0, #0x1
  405078:	b.eq	404ca4 <ferror@plt+0x2344>  // b.none
  40507c:	ldrh	w0, [sp, #122]
  405080:	cmp	w0, #0x0
  405084:	csel	w24, w0, w24, ne  // ne = any
  405088:	b	404ca4 <ferror@plt+0x2344>
  40508c:	nop
  405090:	stp	x29, x30, [sp, #-32]!
  405094:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405098:	add	x1, x1, #0xd68
  40509c:	mov	x29, sp
  4050a0:	str	x19, [sp, #16]
  4050a4:	mov	x19, x0
  4050a8:	bl	402530 <strcasecmp@plt>
  4050ac:	cbz	w0, 40524c <ferror@plt+0x28ec>
  4050b0:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4050b4:	mov	x0, x19
  4050b8:	add	x1, x1, #0xd70
  4050bc:	bl	402530 <strcasecmp@plt>
  4050c0:	cbz	w0, 40524c <ferror@plt+0x28ec>
  4050c4:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4050c8:	mov	x0, x19
  4050cc:	add	x1, x1, #0xd78
  4050d0:	bl	402530 <strcasecmp@plt>
  4050d4:	cbz	w0, 40525c <ferror@plt+0x28fc>
  4050d8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4050dc:	mov	x0, x19
  4050e0:	add	x1, x1, #0xd80
  4050e4:	bl	402530 <strcasecmp@plt>
  4050e8:	cbz	w0, 40526c <ferror@plt+0x290c>
  4050ec:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4050f0:	mov	x0, x19
  4050f4:	add	x1, x1, #0xd90
  4050f8:	bl	402530 <strcasecmp@plt>
  4050fc:	cbz	w0, 40527c <ferror@plt+0x291c>
  405100:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405104:	mov	x0, x19
  405108:	add	x1, x1, #0xd98
  40510c:	bl	402530 <strcasecmp@plt>
  405110:	cbz	w0, 405284 <ferror@plt+0x2924>
  405114:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405118:	mov	x0, x19
  40511c:	add	x1, x1, #0xda8
  405120:	bl	402530 <strcasecmp@plt>
  405124:	cbz	w0, 40528c <ferror@plt+0x292c>
  405128:	adrp	x1, 417000 <ferror@plt+0x146a0>
  40512c:	mov	x0, x19
  405130:	add	x1, x1, #0xdb8
  405134:	bl	402530 <strcasecmp@plt>
  405138:	cbz	w0, 4052a4 <ferror@plt+0x2944>
  40513c:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405140:	mov	x0, x19
  405144:	add	x1, x1, #0xdc0
  405148:	bl	402530 <strcasecmp@plt>
  40514c:	cbz	w0, 4052ac <ferror@plt+0x294c>
  405150:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405154:	mov	x0, x19
  405158:	add	x1, x1, #0xdc8
  40515c:	bl	402530 <strcasecmp@plt>
  405160:	cbz	w0, 405298 <ferror@plt+0x2938>
  405164:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405168:	mov	x0, x19
  40516c:	add	x1, x1, #0xdd0
  405170:	bl	402530 <strcasecmp@plt>
  405174:	cbz	w0, 4052b4 <ferror@plt+0x2954>
  405178:	adrp	x1, 417000 <ferror@plt+0x146a0>
  40517c:	mov	x0, x19
  405180:	add	x1, x1, #0xde0
  405184:	bl	402530 <strcasecmp@plt>
  405188:	cbz	w0, 4052bc <ferror@plt+0x295c>
  40518c:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405190:	mov	x0, x19
  405194:	add	x1, x1, #0xdf0
  405198:	bl	402530 <strcasecmp@plt>
  40519c:	cbz	w0, 4052c4 <ferror@plt+0x2964>
  4051a0:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4051a4:	mov	x0, x19
  4051a8:	add	x1, x1, #0xe00
  4051ac:	bl	402530 <strcasecmp@plt>
  4051b0:	cbz	w0, 4052cc <ferror@plt+0x296c>
  4051b4:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4051b8:	mov	x0, x19
  4051bc:	add	x1, x1, #0xe10
  4051c0:	bl	402530 <strcasecmp@plt>
  4051c4:	cbz	w0, 4052d4 <ferror@plt+0x2974>
  4051c8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4051cc:	mov	x0, x19
  4051d0:	add	x1, x1, #0xe20
  4051d4:	bl	402530 <strcasecmp@plt>
  4051d8:	cbz	w0, 4052dc <ferror@plt+0x297c>
  4051dc:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4051e0:	mov	x0, x19
  4051e4:	add	x1, x1, #0xe30
  4051e8:	bl	402530 <strcasecmp@plt>
  4051ec:	cbz	w0, 4052e4 <ferror@plt+0x2984>
  4051f0:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4051f4:	mov	x0, x19
  4051f8:	add	x1, x1, #0xe40
  4051fc:	bl	402530 <strcasecmp@plt>
  405200:	cbz	w0, 4052ec <ferror@plt+0x298c>
  405204:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405208:	mov	x0, x19
  40520c:	add	x1, x1, #0xe50
  405210:	bl	402530 <strcasecmp@plt>
  405214:	cbz	w0, 405294 <ferror@plt+0x2934>
  405218:	adrp	x1, 417000 <ferror@plt+0x146a0>
  40521c:	mov	x0, x19
  405220:	add	x1, x1, #0xe60
  405224:	bl	402530 <strcasecmp@plt>
  405228:	cbz	w0, 4052f4 <ferror@plt+0x2994>
  40522c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  405230:	mov	x2, x19
  405234:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405238:	add	x1, x1, #0xe68
  40523c:	ldr	x0, [x0, #3520]
  405240:	bl	402920 <fprintf@plt>
  405244:	mov	w0, #0xffffffff            	// #-1
  405248:	bl	4022c0 <exit@plt>
  40524c:	mov	w0, #0x80                  	// #128
  405250:	ldr	x19, [sp, #16]
  405254:	ldp	x29, x30, [sp], #32
  405258:	ret
  40525c:	mov	w0, #0x8                   	// #8
  405260:	ldr	x19, [sp, #16]
  405264:	ldp	x29, x30, [sp], #32
  405268:	ret
  40526c:	mov	w0, #0x2                   	// #2
  405270:	ldr	x19, [sp, #16]
  405274:	ldp	x29, x30, [sp], #32
  405278:	ret
  40527c:	mov	w0, #0xfff                 	// #4095
  405280:	b	405250 <ferror@plt+0x28f0>
  405284:	mov	w0, #0xb7f                 	// #2943
  405288:	b	405250 <ferror@plt+0x28f0>
  40528c:	mov	w0, #0xb7b                 	// #2939
  405290:	b	405250 <ferror@plt+0x28f0>
  405294:	mov	w0, #0xa                   	// #10
  405298:	mov	w1, #0x1                   	// #1
  40529c:	lsl	w0, w1, w0
  4052a0:	b	405250 <ferror@plt+0x28f0>
  4052a4:	mov	w0, #0x48                  	// #72
  4052a8:	b	405250 <ferror@plt+0x28f0>
  4052ac:	mov	w0, #0xfb7                 	// #4023
  4052b0:	b	405250 <ferror@plt+0x28f0>
  4052b4:	mov	w0, #0x2                   	// #2
  4052b8:	b	405298 <ferror@plt+0x2938>
  4052bc:	mov	w0, #0x3                   	// #3
  4052c0:	b	405298 <ferror@plt+0x2938>
  4052c4:	mov	w0, #0x4                   	// #4
  4052c8:	b	405298 <ferror@plt+0x2938>
  4052cc:	mov	w0, #0x5                   	// #5
  4052d0:	b	405298 <ferror@plt+0x2938>
  4052d4:	mov	w0, #0x6                   	// #6
  4052d8:	b	405298 <ferror@plt+0x2938>
  4052dc:	mov	w0, #0x7                   	// #7
  4052e0:	b	405298 <ferror@plt+0x2938>
  4052e4:	mov	w0, #0x8                   	// #8
  4052e8:	b	405298 <ferror@plt+0x2938>
  4052ec:	mov	w0, #0x9                   	// #9
  4052f0:	b	405298 <ferror@plt+0x2938>
  4052f4:	mov	w0, #0xb                   	// #11
  4052f8:	b	405298 <ferror@plt+0x2938>
  4052fc:	nop
  405300:	stp	x29, x30, [sp, #-320]!
  405304:	mov	x29, sp
  405308:	stp	x19, x20, [sp, #16]
  40530c:	mov	x19, x0
  405310:	mov	x20, x1
  405314:	mov	x1, x0
  405318:	add	x0, sp, #0x38
  40531c:	str	x21, [sp, #32]
  405320:	mov	w21, w2
  405324:	mov	x2, #0x108                 	// #264
  405328:	bl	402270 <memcpy@plt>
  40532c:	ldr	w3, [x19, #20]
  405330:	mov	w2, w21
  405334:	mov	x1, x20
  405338:	add	x0, sp, #0x38
  40533c:	str	w3, [sp, #64]
  405340:	bl	40ec50 <ferror@plt+0xc2f0>
  405344:	ldp	x19, x20, [sp, #16]
  405348:	ldr	x21, [sp, #32]
  40534c:	ldp	x29, x30, [sp], #320
  405350:	ret
  405354:	nop
  405358:	sub	sp, sp, #0x440
  40535c:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405360:	add	x1, x1, #0xe88
  405364:	stp	x29, x30, [sp]
  405368:	mov	x29, sp
  40536c:	str	x23, [sp, #48]
  405370:	mov	x23, x0
  405374:	stp	x19, x20, [sp, #16]
  405378:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40537c:	add	x0, x0, #0xe98
  405380:	str	wzr, [x23]
  405384:	bl	404030 <ferror@plt+0x16d0>
  405388:	cbz	x0, 4054ac <ferror@plt+0x2b4c>
  40538c:	mov	x20, #0x7543                	// #30019
  405390:	stp	x21, x22, [sp, #32]
  405394:	movk	x20, #0x7272, lsl #16
  405398:	mov	w22, #0x6354                	// #25428
  40539c:	movk	x20, #0x7345, lsl #32
  4053a0:	mov	x21, x0
  4053a4:	movk	w22, #0x3a70, lsl #16
  4053a8:	movk	x20, #0x6174, lsl #48
  4053ac:	mov	x2, x21
  4053b0:	add	x0, sp, #0x40
  4053b4:	mov	w1, #0x400                 	// #1024
  4053b8:	bl	402930 <fgets@plt>
  4053bc:	cbz	x0, 40548c <ferror@plt+0x2b2c>
  4053c0:	ldr	w0, [sp, #64]
  4053c4:	cmp	w0, w22
  4053c8:	b.ne	4053ac <ferror@plt+0x2a4c>  // b.any
  4053cc:	add	x0, sp, #0x40
  4053d0:	mov	w19, #0x0                   	// #0
  4053d4:	nop
  4053d8:	mov	w1, #0x20                  	// #32
  4053dc:	bl	402700 <strchr@plt>
  4053e0:	mov	x1, x0
  4053e4:	cbz	x0, 405418 <ferror@plt+0x2ab8>
  4053e8:	ldur	x2, [x1, #1]
  4053ec:	add	w19, w19, #0x1
  4053f0:	add	x0, x1, #0x1
  4053f4:	cmp	x2, x20
  4053f8:	b.ne	4053d8 <ferror@plt+0x2a78>  // b.any
  4053fc:	ldrb	w2, [x0, #8]
  405400:	cmp	w2, #0x62
  405404:	b.ne	4053d8 <ferror@plt+0x2a78>  // b.any
  405408:	ldrb	w1, [x1, #10]
  40540c:	cmp	w1, #0x20
  405410:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  405414:	b.ne	4053d8 <ferror@plt+0x2a78>  // b.any
  405418:	mov	x2, x21
  40541c:	add	x0, sp, #0x40
  405420:	mov	w1, #0x400                 	// #1024
  405424:	bl	402930 <fgets@plt>
  405428:	cbz	x0, 40548c <ferror@plt+0x2b2c>
  40542c:	ldr	w0, [sp, #64]
  405430:	cmp	w0, w22
  405434:	b.ne	40548c <ferror@plt+0x2b2c>  // b.any
  405438:	add	x0, sp, #0x40
  40543c:	nop
  405440:	mov	w1, #0x20                  	// #32
  405444:	bl	402700 <strchr@plt>
  405448:	cbz	x0, 4053ac <ferror@plt+0x2a4c>
  40544c:	add	x0, x0, #0x1
  405450:	subs	w19, w19, #0x1
  405454:	b.ne	405440 <ferror@plt+0x2ae0>  // b.any
  405458:	mov	x2, x23
  40545c:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  405460:	add	x1, x1, #0x700
  405464:	bl	402840 <__isoc99_sscanf@plt>
  405468:	mov	x0, x21
  40546c:	bl	402440 <fclose@plt>
  405470:	ldp	x21, x22, [sp, #32]
  405474:	mov	w0, w19
  405478:	ldp	x29, x30, [sp]
  40547c:	ldp	x19, x20, [sp, #16]
  405480:	ldr	x23, [sp, #48]
  405484:	add	sp, sp, #0x440
  405488:	ret
  40548c:	mov	x0, x21
  405490:	bl	402440 <fclose@plt>
  405494:	bl	4028c0 <__errno_location@plt>
  405498:	mov	w19, #0xffffffff            	// #-1
  40549c:	mov	w1, #0x3                   	// #3
  4054a0:	ldp	x21, x22, [sp, #32]
  4054a4:	str	w1, [x0]
  4054a8:	b	405474 <ferror@plt+0x2b14>
  4054ac:	mov	w19, #0xffffffff            	// #-1
  4054b0:	b	405474 <ferror@plt+0x2b14>
  4054b4:	nop
  4054b8:	stp	x29, x30, [sp, #-352]!
  4054bc:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4054c0:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4054c4:	mov	x29, sp
  4054c8:	add	x1, x1, #0xeb8
  4054cc:	add	x0, x0, #0xec8
  4054d0:	stp	x19, x20, [sp, #16]
  4054d4:	stp	xzr, xzr, [sp, #32]
  4054d8:	stp	xzr, xzr, [sp, #48]
  4054dc:	stp	xzr, xzr, [sp, #64]
  4054e0:	str	xzr, [sp, #80]
  4054e4:	str	wzr, [sp, #88]
  4054e8:	bl	404030 <ferror@plt+0x16d0>
  4054ec:	cbz	x0, 40567c <ferror@plt+0x2d1c>
  4054f0:	mov	x20, x0
  4054f4:	add	x19, sp, #0x60
  4054f8:	b	405508 <ferror@plt+0x2ba8>
  4054fc:	add	x1, sp, #0x20
  405500:	mov	x0, x19
  405504:	bl	403d90 <ferror@plt+0x1430>
  405508:	mov	x2, x20
  40550c:	mov	x0, x19
  405510:	mov	w1, #0x100                 	// #256
  405514:	bl	402930 <fgets@plt>
  405518:	cbnz	x0, 4054fc <ferror@plt+0x2b9c>
  40551c:	mov	x0, x20
  405520:	bl	402440 <fclose@plt>
  405524:	adrp	x1, 417000 <ferror@plt+0x146a0>
  405528:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40552c:	add	x1, x1, #0xef8
  405530:	add	x0, x0, #0xf08
  405534:	bl	404030 <ferror@plt+0x16d0>
  405538:	mov	x20, x0
  40553c:	cbnz	x0, 405550 <ferror@plt+0x2bf0>
  405540:	b	40556c <ferror@plt+0x2c0c>
  405544:	add	x1, sp, #0x20
  405548:	mov	x0, x19
  40554c:	bl	403d90 <ferror@plt+0x1430>
  405550:	mov	x2, x20
  405554:	mov	x0, x19
  405558:	mov	w1, #0x100                 	// #256
  40555c:	bl	402930 <fgets@plt>
  405560:	cbnz	x0, 405544 <ferror@plt+0x2be4>
  405564:	mov	x0, x20
  405568:	bl	402440 <fclose@plt>
  40556c:	mov	x0, x19
  405570:	bl	405358 <ferror@plt+0x29f8>
  405574:	tbnz	w0, #31, 405690 <ferror@plt+0x2d30>
  405578:	ldr	w1, [sp, #32]
  40557c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  405580:	add	x0, x0, #0xf38
  405584:	bl	4028a0 <printf@plt>
  405588:	ldp	w4, w5, [sp, #44]
  40558c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  405590:	ldr	w1, [sp, #72]
  405594:	add	x0, x0, #0xf48
  405598:	ldr	w3, [sp, #52]
  40559c:	ldr	w2, [sp, #96]
  4055a0:	add	w3, w3, w1
  4055a4:	ldr	w1, [sp, #40]
  4055a8:	sub	w3, w3, w5
  4055ac:	sub	w3, w1, w3
  4055b0:	add	w1, w1, w5
  4055b4:	bl	4028a0 <printf@plt>
  4055b8:	mov	w0, #0xa                   	// #10
  4055bc:	bl	4028e0 <putchar@plt>
  4055c0:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4055c4:	add	x0, x0, #0xf88
  4055c8:	bl	402600 <puts@plt>
  4055cc:	ldr	w2, [sp, #60]
  4055d0:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4055d4:	ldr	w3, [sp, #80]
  4055d8:	add	x0, x0, #0xfb0
  4055dc:	add	w1, w2, w3
  4055e0:	bl	4028a0 <printf@plt>
  4055e4:	ldr	w2, [sp, #56]
  4055e8:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4055ec:	ldr	w3, [sp, #76]
  4055f0:	add	x0, x0, #0xfc8
  4055f4:	add	w1, w2, w3
  4055f8:	bl	4028a0 <printf@plt>
  4055fc:	ldr	w2, [sp, #52]
  405600:	adrp	x0, 417000 <ferror@plt+0x146a0>
  405604:	ldr	w3, [sp, #72]
  405608:	add	x0, x0, #0xfe0
  40560c:	add	w1, w2, w3
  405610:	bl	4028a0 <printf@plt>
  405614:	ldp	w3, w2, [sp, #52]
  405618:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40561c:	ldr	w1, [sp, #60]
  405620:	add	x0, x0, #0xff8
  405624:	ldp	w5, w4, [sp, #76]
  405628:	add	w2, w1, w2
  40562c:	add	w2, w2, w3
  405630:	ldr	w3, [sp, #72]
  405634:	add	w1, w2, w4
  405638:	add	w4, w4, w5
  40563c:	add	w1, w1, w5
  405640:	add	w1, w1, w3
  405644:	add	w3, w4, w3
  405648:	bl	4028a0 <printf@plt>
  40564c:	ldr	w2, [sp, #64]
  405650:	adrp	x0, 418000 <ferror@plt+0x156a0>
  405654:	ldr	w3, [sp, #84]
  405658:	add	x0, x0, #0x10
  40565c:	add	w1, w2, w3
  405660:	bl	4028a0 <printf@plt>
  405664:	mov	w0, #0xa                   	// #10
  405668:	bl	4028e0 <putchar@plt>
  40566c:	mov	w0, #0x0                   	// #0
  405670:	ldp	x19, x20, [sp, #16]
  405674:	ldp	x29, x30, [sp], #352
  405678:	ret
  40567c:	add	x19, sp, #0x60
  405680:	adrp	x0, 417000 <ferror@plt+0x146a0>
  405684:	add	x0, x0, #0xee0
  405688:	bl	4022e0 <perror@plt>
  40568c:	b	40556c <ferror@plt+0x2c0c>
  405690:	adrp	x0, 417000 <ferror@plt+0x146a0>
  405694:	add	x0, x0, #0xf20
  405698:	bl	4022e0 <perror@plt>
  40569c:	b	405578 <ferror@plt+0x2c18>
  4056a0:	stp	x29, x30, [sp, #-112]!
  4056a4:	mov	x29, sp
  4056a8:	stp	x19, x20, [sp, #16]
  4056ac:	mov	x19, x0
  4056b0:	mov	x20, x1
  4056b4:	add	x0, sp, #0x38
  4056b8:	mov	w1, #0x0                   	// #0
  4056bc:	str	x21, [sp, #32]
  4056c0:	mov	x21, x2
  4056c4:	mov	w2, #0x4                   	// #4
  4056c8:	bl	414e58 <ferror@plt+0x124f8>
  4056cc:	cbnz	w0, 405734 <ferror@plt+0x2dd4>
  4056d0:	mov	w3, #0xe240                	// #57920
  4056d4:	mov	x1, x19
  4056d8:	movk	w3, #0x1, lsl #16
  4056dc:	mov	w2, w20
  4056e0:	add	x0, sp, #0x38
  4056e4:	mov	w19, #0xffffffff            	// #-1
  4056e8:	str	w3, [sp, #88]
  4056ec:	bl	415840 <ferror@plt+0x12ee0>
  4056f0:	tbnz	w0, #31, 405718 <ferror@plt+0x2db8>
  4056f4:	adrp	x2, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4056f8:	add	x2, x2, #0xdf0
  4056fc:	mov	x1, x21
  405700:	add	x2, x2, #0x880
  405704:	add	x0, sp, #0x38
  405708:	mov	w3, #0x0                   	// #0
  40570c:	bl	415aa8 <ferror@plt+0x13148>
  405710:	cmp	w0, #0x0
  405714:	csetm	w19, ne  // ne = any
  405718:	add	x0, sp, #0x38
  40571c:	bl	414e28 <ferror@plt+0x124c8>
  405720:	mov	w0, w19
  405724:	ldp	x19, x20, [sp, #16]
  405728:	ldr	x21, [sp, #32]
  40572c:	ldp	x29, x30, [sp], #112
  405730:	ret
  405734:	mov	w19, #0xffffffff            	// #-1
  405738:	b	405720 <ferror@plt+0x2dc0>
  40573c:	nop
  405740:	sub	sp, sp, #0x220
  405744:	adrp	x4, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  405748:	mov	w2, #0x4                   	// #4
  40574c:	stp	x29, x30, [sp]
  405750:	mov	x29, sp
  405754:	stp	x27, x28, [sp, #80]
  405758:	add	x27, x4, #0xdf0
  40575c:	stp	xzr, xzr, [sp, #160]
  405760:	stp	x19, x20, [sp, #16]
  405764:	add	x19, x27, #0x880
  405768:	stp	x21, x22, [sp, #32]
  40576c:	mov	x21, x0
  405770:	add	x0, sp, #0xe0
  405774:	stp	x23, x24, [sp, #48]
  405778:	mov	w24, w1
  40577c:	mov	w1, #0x0                   	// #0
  405780:	str	x19, [sp, #152]
  405784:	str	w24, [sp, #160]
  405788:	bl	414e58 <ferror@plt+0x124f8>
  40578c:	cbnz	w0, 405bac <ferror@plt+0x324c>
  405790:	ldrb	w0, [x27, #2200]
  405794:	cbnz	w0, 405b60 <ferror@plt+0x3200>
  405798:	stp	x25, x26, [sp, #64]
  40579c:	ldr	w20, [x27, #2216]
  4057a0:	mov	w1, #0x2                   	// #2
  4057a4:	str	x21, [sp, #264]
  4057a8:	cmp	w20, #0xa
  4057ac:	ldr	w21, [sp, #224]
  4057b0:	csel	w20, w20, w1, eq  // eq = none
  4057b4:	mov	x1, #0x48                  	// #72
  4057b8:	mov	w0, #0xe240                	// #57920
  4057bc:	movk	x1, #0x14, lsl #32
  4057c0:	and	w26, w24, #0xff
  4057c4:	add	x23, sp, #0x1d0
  4057c8:	add	x22, sp, #0x150
  4057cc:	add	x19, sp, #0x188
  4057d0:	add	x25, sp, #0x78
  4057d4:	str	xzr, [sp, #120]
  4057d8:	movk	w0, #0x1, lsl #16
  4057dc:	mov	w2, #0x10                  	// #16
  4057e0:	movk	x1, #0x301, lsl #48
  4057e4:	str	xzr, [sp, #104]
  4057e8:	strh	w2, [sp, #120]
  4057ec:	str	wzr, [sp, #128]
  4057f0:	str	w0, [sp, #256]
  4057f4:	str	x1, [sp, #392]
  4057f8:	str	w0, [sp, #400]
  4057fc:	str	wzr, [sp, #404]
  405800:	ldr	w1, [x27, #2220]
  405804:	ldr	w2, [x27, #2180]
  405808:	stp	xzr, xzr, [x19, #16]
  40580c:	stp	xzr, xzr, [x19, #32]
  405810:	stp	xzr, xzr, [x19, #48]
  405814:	str	xzr, [x19, #64]
  405818:	strb	w20, [sp, #408]
  40581c:	strb	w26, [sp, #409]
  405820:	str	w2, [sp, #412]
  405824:	cbz	w1, 405b30 <ferror@plt+0x31d0>
  405828:	mov	w1, #0x41                  	// #65
  40582c:	mov	w3, #0x7f                  	// #127
  405830:	mov	w0, #0x71                  	// #113
  405834:	mov	w2, #0x4f                  	// #79
  405838:	strb	w1, [sp, #410]
  40583c:	ldr	w1, [x27, #2224]
  405840:	cbz	w1, 40584c <ferror@plt+0x2eec>
  405844:	mov	w0, w3
  405848:	strb	w2, [sp, #410]
  40584c:	ldr	w1, [x27, #2228]
  405850:	cbz	w1, 405858 <ferror@plt+0x2ef8>
  405854:	strb	w0, [sp, #410]
  405858:	ldr	x0, [x27, #2192]
  40585c:	mov	x1, #0x48                  	// #72
  405860:	stp	x19, x1, [sp, #336]
  405864:	cbz	x0, 405ad4 <ferror@plt+0x3174>
  405868:	add	x1, sp, #0x68
  40586c:	bl	404440 <ferror@plt+0x1ae0>
  405870:	cbz	w0, 405ad4 <ferror@plt+0x3174>
  405874:	ldr	w1, [sp, #392]
  405878:	add	w7, w0, #0x4
  40587c:	ldr	x2, [sp, #104]
  405880:	add	w1, w1, #0x4
  405884:	add	w1, w1, w0
  405888:	add	x4, sp, #0xb0
  40588c:	sxtw	x0, w0
  405890:	mov	w6, #0x1                   	// #1
  405894:	mov	x3, #0x4                   	// #4
  405898:	mov	x5, #0x3                   	// #3
  40589c:	strh	w7, [sp, #176]
  4058a0:	strh	w6, [sp, #178]
  4058a4:	stp	x4, x3, [sp, #352]
  4058a8:	stp	x2, x0, [sp, #368]
  4058ac:	str	w1, [sp, #392]
  4058b0:	add	x0, sp, #0x200
  4058b4:	mov	w3, #0xc                   	// #12
  4058b8:	mov	x1, x23
  4058bc:	mov	w2, #0x0                   	// #0
  4058c0:	stp	xzr, xzr, [x0, #-40]
  4058c4:	stp	xzr, xzr, [x0, #-24]
  4058c8:	mov	w0, w21
  4058cc:	str	w3, [sp, #472]
  4058d0:	add	x3, sp, #0x200
  4058d4:	str	x25, [sp, #464]
  4058d8:	stp	x22, x5, [sp, #480]
  4058dc:	stp	xzr, xzr, [x3, #-8]
  4058e0:	bl	402500 <sendmsg@plt>
  4058e4:	tbnz	x0, #63, 405b84 <ferror@plt+0x3224>
  4058e8:	adrp	x5, 40a000 <ferror@plt+0x76a0>
  4058ec:	add	x28, x5, #0xe68
  4058f0:	mov	x1, x28
  4058f4:	add	x2, sp, #0x98
  4058f8:	add	x0, sp, #0xe0
  4058fc:	mov	w3, #0x0                   	// #0
  405900:	bl	415aa8 <ferror@plt+0x13148>
  405904:	mov	w21, w0
  405908:	cbz	w0, 405adc <ferror@plt+0x317c>
  40590c:	mov	w0, #0xe240                	// #57920
  405910:	stp	xzr, xzr, [sp, #400]
  405914:	movk	w0, #0x1, lsl #16
  405918:	stp	xzr, xzr, [sp, #464]
  40591c:	mov	x8, #0x48                  	// #72
  405920:	ldr	w2, [x27, #2180]
  405924:	str	w0, [sp, #400]
  405928:	movk	x8, #0x14, lsl #32
  40592c:	str	w0, [sp, #472]
  405930:	add	x0, sp, #0x200
  405934:	str	xzr, [sp, #120]
  405938:	mov	w1, #0x10                  	// #16
  40593c:	str	xzr, [sp, #136]
  405940:	movk	x8, #0x301, lsl #48
  405944:	stp	xzr, xzr, [sp, #480]
  405948:	mov	w7, #0x4c                  	// #76
  40594c:	mov	w6, #0x301                 	// #769
  405950:	str	xzr, [sp, #528]
  405954:	mov	w3, #0x2                   	// #2
  405958:	stp	xzr, xzr, [x0]
  40595c:	cmp	w24, #0x11
  405960:	ldr	w19, [sp, #224]
  405964:	stp	xzr, xzr, [sp, #104]
  405968:	strh	w1, [sp, #120]
  40596c:	str	wzr, [sp, #128]
  405970:	strh	w1, [sp, #136]
  405974:	str	wzr, [sp, #144]
  405978:	str	x8, [sp, #392]
  40597c:	stp	xzr, xzr, [sp, #416]
  405980:	stp	xzr, xzr, [sp, #432]
  405984:	stp	xzr, xzr, [sp, #448]
  405988:	str	w7, [sp, #464]
  40598c:	strh	w6, [sp, #470]
  405990:	strb	w3, [sp, #480]
  405994:	stp	xzr, xzr, [sp, #496]
  405998:	str	w2, [sp, #532]
  40599c:	str	wzr, [sp, #536]
  4059a0:	b.eq	405b94 <ferror@plt+0x3234>  // b.none
  4059a4:	cmp	w24, #0x6
  4059a8:	ldr	w1, [x27, #2220]
  4059ac:	cset	w0, ne  // ne = any
  4059b0:	add	w0, w0, #0x12
  4059b4:	strh	w0, [sp, #468]
  4059b8:	cbz	w1, 405b48 <ferror@plt+0x31e8>
  4059bc:	mov	w1, #0x41                  	// #65
  4059c0:	mov	w3, #0x7f                  	// #127
  4059c4:	mov	w0, #0x71                  	// #113
  4059c8:	mov	w2, #0x4f                  	// #79
  4059cc:	strb	w1, [sp, #483]
  4059d0:	ldr	w1, [x27, #2224]
  4059d4:	cbz	w1, 4059e0 <ferror@plt+0x3080>
  4059d8:	mov	w0, w3
  4059dc:	strb	w2, [sp, #483]
  4059e0:	ldr	w1, [x27, #2228]
  4059e4:	cbz	w1, 4059ec <ferror@plt+0x308c>
  4059e8:	strb	w0, [sp, #483]
  4059ec:	ldr	x0, [x27, #2192]
  4059f0:	mov	x1, #0x4c                  	// #76
  4059f4:	stp	x23, x1, [sp, #176]
  4059f8:	cbz	x0, 405b40 <ferror@plt+0x31e0>
  4059fc:	add	x1, sp, #0x70
  405a00:	bl	404440 <ferror@plt+0x1ae0>
  405a04:	cbz	w0, 405b40 <ferror@plt+0x31e0>
  405a08:	ldr	w1, [sp, #464]
  405a0c:	add	w8, w0, #0x4
  405a10:	ldr	x2, [sp, #112]
  405a14:	add	w1, w1, #0x4
  405a18:	add	w1, w1, w0
  405a1c:	add	x4, sp, #0x60
  405a20:	sxtw	x0, w0
  405a24:	mov	w6, #0x1                   	// #1
  405a28:	mov	x3, #0x4                   	// #4
  405a2c:	mov	x7, #0x3                   	// #3
  405a30:	strh	w8, [sp, #96]
  405a34:	strh	w6, [sp, #98]
  405a38:	stp	x4, x3, [sp, #192]
  405a3c:	stp	x2, x0, [sp, #208]
  405a40:	str	w1, [sp, #464]
  405a44:	add	x0, sp, #0x200
  405a48:	add	x3, sp, #0xb0
  405a4c:	add	x6, sp, #0x88
  405a50:	mov	w4, #0xc                   	// #12
  405a54:	mov	x1, x22
  405a58:	mov	w2, #0x0                   	// #0
  405a5c:	stp	xzr, xzr, [x0, #-168]
  405a60:	stp	xzr, xzr, [x0, #-152]
  405a64:	mov	w0, w19
  405a68:	stp	x3, x7, [sp, #352]
  405a6c:	add	x3, sp, #0x200
  405a70:	str	x6, [sp, #336]
  405a74:	str	w4, [sp, #344]
  405a78:	stp	xzr, xzr, [x3, #-136]
  405a7c:	bl	402500 <sendmsg@plt>
  405a80:	tbnz	x0, #63, 405b9c <ferror@plt+0x323c>
  405a84:	add	x2, sp, #0x98
  405a88:	mov	x1, x28
  405a8c:	add	x0, sp, #0xe0
  405a90:	mov	w3, #0x0                   	// #0
  405a94:	bl	415aa8 <ferror@plt+0x13148>
  405a98:	mov	w21, w0
  405a9c:	add	x0, sp, #0xe0
  405aa0:	bl	414e28 <ferror@plt+0x124c8>
  405aa4:	ldr	x0, [sp, #168]
  405aa8:	cbz	x0, 405b58 <ferror@plt+0x31f8>
  405aac:	bl	414e28 <ferror@plt+0x124c8>
  405ab0:	ldp	x25, x26, [sp, #64]
  405ab4:	mov	w0, w21
  405ab8:	ldp	x29, x30, [sp]
  405abc:	ldp	x19, x20, [sp, #16]
  405ac0:	ldp	x21, x22, [sp, #32]
  405ac4:	ldp	x23, x24, [sp, #48]
  405ac8:	ldp	x27, x28, [sp, #80]
  405acc:	add	sp, sp, #0x220
  405ad0:	ret
  405ad4:	mov	x5, #0x1                   	// #1
  405ad8:	b	4058b0 <ferror@plt+0x2f50>
  405adc:	cmp	w20, #0x2
  405ae0:	b.ne	405a9c <ferror@plt+0x313c>  // b.any
  405ae4:	ldr	w0, [x27, #2216]
  405ae8:	cmp	w0, #0x2
  405aec:	b.eq	405a9c <ferror@plt+0x313c>  // b.none
  405af0:	mov	w0, #0x10                  	// #16
  405af4:	str	xzr, [sp, #120]
  405af8:	strh	w0, [sp, #120]
  405afc:	mov	x0, #0x48                  	// #72
  405b00:	movk	x0, #0x14, lsl #32
  405b04:	ldr	w21, [sp, #224]
  405b08:	movk	x0, #0x301, lsl #48
  405b0c:	str	x0, [sp, #392]
  405b10:	mov	w0, #0xe240                	// #57920
  405b14:	mov	w20, #0xa                   	// #10
  405b18:	movk	w0, #0x1, lsl #16
  405b1c:	str	xzr, [sp, #104]
  405b20:	str	wzr, [sp, #128]
  405b24:	str	w0, [sp, #400]
  405b28:	str	wzr, [sp, #404]
  405b2c:	b	405800 <ferror@plt+0x2ea0>
  405b30:	mov	w3, #0x3e                  	// #62
  405b34:	mov	w0, #0x30                  	// #48
  405b38:	mov	w2, #0xe                   	// #14
  405b3c:	b	40583c <ferror@plt+0x2edc>
  405b40:	mov	x7, #0x1                   	// #1
  405b44:	b	405a44 <ferror@plt+0x30e4>
  405b48:	mov	w3, #0x3e                  	// #62
  405b4c:	mov	w0, #0x30                  	// #48
  405b50:	mov	w2, #0xe                   	// #14
  405b54:	b	4059d0 <ferror@plt+0x3070>
  405b58:	ldp	x25, x26, [sp, #64]
  405b5c:	b	405ab4 <ferror@plt+0x3154>
  405b60:	add	x19, sp, #0x118
  405b64:	mov	w2, #0x4                   	// #4
  405b68:	mov	x0, x19
  405b6c:	mov	w1, #0x0                   	// #0
  405b70:	bl	414e58 <ferror@plt+0x124f8>
  405b74:	cbnz	w0, 405bb4 <ferror@plt+0x3254>
  405b78:	stp	x25, x26, [sp, #64]
  405b7c:	str	x19, [sp, #168]
  405b80:	b	40579c <ferror@plt+0x2e3c>
  405b84:	mov	w0, w21
  405b88:	mov	w21, #0xffffffff            	// #-1
  405b8c:	bl	402590 <close@plt>
  405b90:	b	405a9c <ferror@plt+0x313c>
  405b94:	mov	w21, #0xffffffff            	// #-1
  405b98:	b	405a9c <ferror@plt+0x313c>
  405b9c:	mov	w0, w19
  405ba0:	mov	w21, #0xffffffff            	// #-1
  405ba4:	bl	402590 <close@plt>
  405ba8:	b	405a9c <ferror@plt+0x313c>
  405bac:	mov	w21, #0xffffffff            	// #-1
  405bb0:	b	405ab4 <ferror@plt+0x3154>
  405bb4:	add	x0, sp, #0xe0
  405bb8:	mov	w21, #0xffffffff            	// #-1
  405bbc:	bl	414e28 <ferror@plt+0x124c8>
  405bc0:	b	405ab4 <ferror@plt+0x3154>
  405bc4:	nop
  405bc8:	stp	x29, x30, [sp, #-320]!
  405bcc:	mov	x29, sp
  405bd0:	stp	x19, x20, [sp, #16]
  405bd4:	add	x19, sp, #0x40
  405bd8:	mov	x20, x0
  405bdc:	stp	x21, x22, [sp, #32]
  405be0:	mov	w22, w2
  405be4:	mov	x2, x0
  405be8:	mov	x0, x19
  405bec:	str	x23, [sp, #48]
  405bf0:	mov	x23, x1
  405bf4:	mov	w1, #0x100                 	// #256
  405bf8:	bl	402930 <fgets@plt>
  405bfc:	cbz	x0, 405c5c <ferror@plt+0x32fc>
  405c00:	adrp	x21, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  405c04:	add	x21, x21, #0xdf0
  405c08:	add	x21, x21, #0x880
  405c0c:	b	405c40 <ferror@plt+0x32e0>
  405c10:	bl	4022b0 <strlen@plt>
  405c14:	cbz	x0, 405c80 <ferror@plt+0x3320>
  405c18:	sub	w3, w0, #0x1
  405c1c:	mov	w2, w22
  405c20:	mov	x1, x21
  405c24:	mov	x0, x19
  405c28:	ldrb	w4, [x19, w3, sxtw]
  405c2c:	cmp	w4, #0xa
  405c30:	b.ne	405c80 <ferror@plt+0x3320>  // b.any
  405c34:	strb	wzr, [x19, w3, sxtw]
  405c38:	blr	x23
  405c3c:	tbnz	w0, #31, 405c98 <ferror@plt+0x3338>
  405c40:	mov	x2, x20
  405c44:	mov	x0, x19
  405c48:	mov	w1, #0x100                 	// #256
  405c4c:	bl	402930 <fgets@plt>
  405c50:	mov	x3, x0
  405c54:	mov	x0, x19
  405c58:	cbnz	x3, 405c10 <ferror@plt+0x32b0>
  405c5c:	mov	x0, x20
  405c60:	bl	402960 <ferror@plt>
  405c64:	cmp	w0, #0x0
  405c68:	csetm	w0, ne  // ne = any
  405c6c:	ldp	x19, x20, [sp, #16]
  405c70:	ldp	x21, x22, [sp, #32]
  405c74:	ldr	x23, [sp, #48]
  405c78:	ldp	x29, x30, [sp], #320
  405c7c:	ret
  405c80:	bl	4028c0 <__errno_location@plt>
  405c84:	mov	x1, x0
  405c88:	mov	w2, #0xffffffea            	// #-22
  405c8c:	mov	w0, #0xffffffff            	// #-1
  405c90:	str	w2, [x1]
  405c94:	b	405c6c <ferror@plt+0x330c>
  405c98:	mov	w0, #0x0                   	// #0
  405c9c:	b	405c6c <ferror@plt+0x330c>
  405ca0:	sub	sp, sp, #0x780
  405ca4:	mov	x2, #0x750                 	// #1872
  405ca8:	mov	w1, #0x0                   	// #0
  405cac:	stp	x29, x30, [sp]
  405cb0:	mov	x29, sp
  405cb4:	stp	x19, x20, [sp, #16]
  405cb8:	mov	x20, x0
  405cbc:	add	x0, sp, #0x30
  405cc0:	stp	x21, x22, [sp, #32]
  405cc4:	bl	4024e0 <memset@plt>
  405cc8:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  405ccc:	adrp	x5, 417000 <ferror@plt+0x146a0>
  405cd0:	mov	x14, #0x2                   	// #2
  405cd4:	ldr	q3, [x0, #1760]
  405cd8:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  405cdc:	add	x5, x5, #0xd90
  405ce0:	movk	x14, #0x1, lsl #32
  405ce4:	ldr	q2, [x0, #1776]
  405ce8:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  405cec:	mov	x19, #0x1                   	// #1
  405cf0:	stp	x5, x14, [sp, #48]
  405cf4:	add	x5, sp, #0x270
  405cf8:	ldr	q1, [x0, #1792]
  405cfc:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  405d00:	movk	x19, #0xf, lsl #32
  405d04:	adrp	x12, 418000 <ferror@plt+0x156a0>
  405d08:	ldr	q0, [x0, #1808]
  405d0c:	add	x12, x12, #0x28
  405d10:	adrp	x10, 418000 <ferror@plt+0x156a0>
  405d14:	mov	x17, #0x3                   	// #3
  405d18:	add	x10, x10, #0x30
  405d1c:	mov	x21, #0x2                   	// #2
  405d20:	mov	x18, #0xa                   	// #10
  405d24:	mov	x16, #0x5                   	// #5
  405d28:	stp	x12, x14, [sp, #120]
  405d2c:	mov	x14, #0x4                   	// #4
  405d30:	movk	x17, #0xf, lsl #32
  405d34:	stp	x10, x19, [sp, #264]
  405d38:	mov	x19, #0x8                   	// #8
  405d3c:	movk	x16, #0xf, lsl #32
  405d40:	movk	x14, #0xf, lsl #32
  405d44:	mov	w15, #0xa                   	// #10
  405d48:	movk	x21, #0xf, lsl #32
  405d4c:	movk	x18, #0xf, lsl #32
  405d50:	movk	x19, #0x7, lsl #32
  405d54:	adrp	x11, 417000 <ferror@plt+0x146a0>
  405d58:	adrp	x9, 417000 <ferror@plt+0x146a0>
  405d5c:	add	x11, x11, #0xd28
  405d60:	add	x9, x9, #0xd20
  405d64:	adrp	x8, 417000 <ferror@plt+0x146a0>
  405d68:	adrp	x7, 418000 <ferror@plt+0x156a0>
  405d6c:	add	x8, x8, #0xd30
  405d70:	add	x7, x7, #0x38
  405d74:	adrp	x6, 418000 <ferror@plt+0x156a0>
  405d78:	adrp	x13, 418000 <ferror@plt+0x156a0>
  405d7c:	add	x6, x6, #0x40
  405d80:	add	x13, x13, #0x48
  405d84:	adrp	x4, 418000 <ferror@plt+0x156a0>
  405d88:	adrp	x3, 418000 <ferror@plt+0x156a0>
  405d8c:	add	x4, x4, #0x58
  405d90:	add	x3, x3, #0x60
  405d94:	adrp	x2, 418000 <ferror@plt+0x156a0>
  405d98:	add	x2, x2, #0x70
  405d9c:	stp	x13, x16, [x5]
  405da0:	add	x22, sp, #0x6f0
  405da4:	stur	q3, [sp, #68]
  405da8:	adrp	x12, 418000 <ferror@plt+0x156a0>
  405dac:	add	x12, x12, #0x80
  405db0:	stp	x4, x16, [x5, #72]
  405db4:	mov	w5, #0xf                   	// #15
  405db8:	add	x16, x16, #0x3
  405dbc:	stur	q2, [sp, #84]
  405dc0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  405dc4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  405dc8:	stur	q1, [sp, #100]
  405dcc:	add	x1, x1, #0x78
  405dd0:	add	x0, x0, #0x88
  405dd4:	str	w15, [sp, #140]
  405dd8:	mov	x15, #0x6                   	// #6
  405ddc:	str	x17, [sp, #144]
  405de0:	movk	x15, #0xf, lsl #32
  405de4:	stp	x11, x21, [sp, #192]
  405de8:	add	x21, sp, #0x618
  405dec:	adrp	x11, 418000 <ferror@plt+0x156a0>
  405df0:	str	x9, [sp, #336]
  405df4:	add	x11, x11, #0x90
  405df8:	str	w5, [sp, #348]
  405dfc:	mov	x13, #0xb                   	// #11
  405e00:	stp	x8, x18, [sp, #408]
  405e04:	add	x18, sp, #0x390
  405e08:	movk	x13, #0xf, lsl #32
  405e0c:	stp	x7, x17, [sp, #480]
  405e10:	adrp	x10, 418000 <ferror@plt+0x156a0>
  405e14:	add	x17, x17, #0x6
  405e18:	str	x6, [sp, #552]
  405e1c:	add	x10, x10, #0xa0
  405e20:	str	q0, [sp, #560]
  405e24:	adrp	x9, 418000 <ferror@plt+0x156a0>
  405e28:	adrp	x8, 418000 <ferror@plt+0x156a0>
  405e2c:	str	x3, [sp, #768]
  405e30:	add	x9, x9, #0xa8
  405e34:	str	x14, [sp, #776]
  405e38:	add	x8, x8, #0xb8
  405e3c:	str	x2, [sp, #840]
  405e40:	adrp	x7, 418000 <ferror@plt+0x156a0>
  405e44:	str	x14, [sp, #848]
  405e48:	add	x7, x7, #0xc0
  405e4c:	str	x19, [sp, #1064]
  405e50:	add	x19, sp, #0x468
  405e54:	stp	x1, x15, [x18]
  405e58:	add	x14, x14, #0x3
  405e5c:	adrp	x6, 418000 <ferror@plt+0x156a0>
  405e60:	stp	x11, x16, [x19]
  405e64:	mov	x11, #0xe                   	// #14
  405e68:	add	x6, x6, #0xc8
  405e6c:	stp	x0, x15, [x18, #72]
  405e70:	mov	x15, #0xb                   	// #11
  405e74:	ldrb	w18, [x20]
  405e78:	str	x12, [sp, #1056]
  405e7c:	mov	x12, #0xc                   	// #12
  405e80:	movk	x12, #0xf, lsl #32
  405e84:	adrp	x4, 418000 <ferror@plt+0x156a0>
  405e88:	adrp	x3, 418000 <ferror@plt+0x156a0>
  405e8c:	add	x4, x4, #0xd0
  405e90:	add	x3, x3, #0xe0
  405e94:	adrp	x2, 418000 <ferror@plt+0x156a0>
  405e98:	adrp	x1, 418000 <ferror@plt+0x156a0>
  405e9c:	add	x2, x2, #0xe8
  405ea0:	add	x1, x1, #0xf8
  405ea4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  405ea8:	movk	x15, #0xc, lsl #32
  405eac:	add	x0, x0, #0x100
  405eb0:	movk	x11, #0xf, lsl #32
  405eb4:	stp	x4, x13, [x21]
  405eb8:	cmp	w18, #0x21
  405ebc:	stp	x1, x12, [x22]
  405ec0:	stp	x3, x13, [x21, #72]
  405ec4:	mov	w21, #0x1                   	// #1
  405ec8:	stp	x10, x16, [x19, #72]
  405ecc:	stp	x0, x11, [x22, #72]
  405ed0:	str	w5, [sp, #1072]
  405ed4:	str	x9, [sp, #1272]
  405ed8:	str	x14, [sp, #1280]
  405edc:	str	x8, [sp, #1344]
  405ee0:	str	x14, [sp, #1352]
  405ee4:	str	x7, [sp, #1416]
  405ee8:	str	x17, [sp, #1424]
  405eec:	str	x6, [sp, #1488]
  405ef0:	str	x15, [sp, #1496]
  405ef4:	str	w5, [sp, #1504]
  405ef8:	str	x2, [sp, #1704]
  405efc:	str	x12, [sp, #1712]
  405f00:	b.ne	405f0c <ferror@plt+0x35ac>  // b.any
  405f04:	add	x20, x20, #0x1
  405f08:	mov	w21, #0x0                   	// #0
  405f0c:	add	x22, sp, #0x30
  405f10:	mov	w19, #0x0                   	// #0
  405f14:	ldr	x1, [x22]
  405f18:	mov	x0, x20
  405f1c:	bl	402640 <strcmp@plt>
  405f20:	cbnz	w0, 405fec <ferror@plt+0x368c>
  405f24:	mov	x1, #0x8                   	// #8
  405f28:	mov	w2, #0x48                  	// #72
  405f2c:	umaddl	x19, w19, w2, x1
  405f30:	add	x1, sp, #0x30
  405f34:	add	x4, x1, x19
  405f38:	ldr	w1, [x1, x19]
  405f3c:	cmp	w1, #0xf
  405f40:	b.eq	405f80 <ferror@plt+0x3620>  // b.none
  405f44:	adrp	x7, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  405f48:	add	x7, x7, #0xdf0
  405f4c:	ldr	w3, [x7, #2176]
  405f50:	ldr	w5, [x7, #2180]
  405f54:	cbnz	w21, 405f94 <ferror@plt+0x3634>
  405f58:	mov	w5, #0x1                   	// #1
  405f5c:	nop
  405f60:	lsl	w2, w5, w1
  405f64:	ldr	w1, [x4, #4]!
  405f68:	bic	w3, w3, w2
  405f6c:	cmp	w1, #0xf
  405f70:	b.ne	405f60 <ferror@plt+0x3600>  // b.any
  405f74:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  405f78:	str	w3, [x7, #2176]
  405f7c:	str	wzr, [x1, #1320]
  405f80:	ldp	x29, x30, [sp]
  405f84:	ldp	x19, x20, [sp, #16]
  405f88:	ldp	x21, x22, [sp, #32]
  405f8c:	add	sp, sp, #0x780
  405f90:	ret
  405f94:	adrp	x8, 419000 <ferror@plt+0x166a0>
  405f98:	add	x8, x8, #0x750
  405f9c:	mov	w9, #0x1                   	// #1
  405fa0:	sbfiz	x2, x1, #2, #32
  405fa4:	lsl	w6, w9, w1
  405fa8:	add	x2, x2, w1, sxtw
  405fac:	ldr	w1, [x4, #4]!
  405fb0:	orr	w3, w3, w6
  405fb4:	add	x2, x8, x2, lsl #3
  405fb8:	cmp	w1, #0xf
  405fbc:	ldr	w2, [x2, #4]
  405fc0:	orr	w5, w5, w2
  405fc4:	b.ne	405fa0 <ferror@plt+0x3640>  // b.any
  405fc8:	adrp	x1, 431000 <memcpy@GLIBC_2.17>
  405fcc:	str	w3, [x7, #2176]
  405fd0:	str	w5, [x7, #2180]
  405fd4:	str	wzr, [x1, #1320]
  405fd8:	ldp	x29, x30, [sp]
  405fdc:	ldp	x19, x20, [sp, #16]
  405fe0:	ldp	x21, x22, [sp, #32]
  405fe4:	add	sp, sp, #0x780
  405fe8:	ret
  405fec:	add	w19, w19, #0x1
  405ff0:	add	x22, x22, #0x48
  405ff4:	cmp	w19, #0x1a
  405ff8:	b.ne	405f14 <ferror@plt+0x35b4>  // b.any
  405ffc:	mov	w0, #0xffffffff            	// #-1
  406000:	b	405f80 <ferror@plt+0x3620>
  406004:	nop
  406008:	stp	x29, x30, [sp, #-368]!
  40600c:	adrp	x8, 431000 <memcpy@GLIBC_2.17>
  406010:	mov	x29, sp
  406014:	ldr	x8, [x8, #1312]
  406018:	str	q0, [sp, #176]
  40601c:	str	q1, [sp, #192]
  406020:	str	q2, [sp, #208]
  406024:	str	q3, [sp, #224]
  406028:	str	q4, [sp, #240]
  40602c:	str	q5, [sp, #256]
  406030:	str	q6, [sp, #272]
  406034:	str	q7, [sp, #288]
  406038:	stp	x1, x2, [sp, #312]
  40603c:	stp	x3, x4, [sp, #328]
  406040:	stp	x5, x6, [sp, #344]
  406044:	str	x7, [sp, #360]
  406048:	stp	x19, x20, [sp, #16]
  40604c:	mov	x20, x0
  406050:	ldr	w0, [x8, #24]
  406054:	cbnz	w0, 40614c <ferror@plt+0x37ec>
  406058:	stp	x25, x26, [sp, #64]
  40605c:	adrp	x26, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  406060:	add	x26, x26, #0xdf0
  406064:	stp	x21, x22, [sp, #32]
  406068:	add	x19, x26, #0x860
  40606c:	ldr	x0, [x19, #8]
  406070:	stp	x23, x24, [sp, #48]
  406074:	stp	x27, x28, [sp, #80]
  406078:	cbz	x0, 4061e4 <ferror@plt+0x3884>
  40607c:	ldr	x3, [x26, #2144]
  406080:	ldr	x6, [x19, #16]
  406084:	ldrh	w0, [x3], #2
  406088:	add	x7, x6, #0x10
  40608c:	add	x23, sp, #0x130
  406090:	mov	w22, #0xffffffc8            	// #-56
  406094:	mov	w21, #0xffffff80            	// #-128
  406098:	mov	w19, #0xffff0               	// #1048560
  40609c:	mov	x24, #0xfffffffffffffffe    	// #-2
  4060a0:	add	x1, sp, #0x170
  4060a4:	stp	x1, x1, [sp, #144]
  4060a8:	add	x28, x26, #0x860
  4060ac:	str	x23, [sp, #160]
  4060b0:	add	x0, x3, w0, uxth
  4060b4:	stp	w22, w21, [sp, #168]
  4060b8:	add	x3, sp, #0x70
  4060bc:	ldp	x4, x5, [sp, #144]
  4060c0:	stp	x4, x5, [sp, #112]
  4060c4:	mov	x2, x20
  4060c8:	ldp	x4, x5, [sp, #160]
  4060cc:	stp	x4, x5, [sp, #128]
  4060d0:	ldr	x1, [x6, #8]
  4060d4:	sub	x1, x1, x7
  4060d8:	sub	w1, w19, w1
  4060dc:	sxtw	x1, w1
  4060e0:	bl	402850 <vsnprintf@plt>
  4060e4:	ldr	x25, [x28, #16]
  4060e8:	ldr	x27, [x26, #2144]
  4060ec:	add	x3, x25, #0x10
  4060f0:	ldr	x4, [x25, #8]
  4060f4:	sub	x2, x4, x3
  4060f8:	sub	w2, w19, w2
  4060fc:	cmp	w0, w2
  406100:	ccmn	w0, #0x1, #0x4, lt  // lt = tstop
  406104:	b.ne	406158 <ferror@plt+0x37f8>  // b.any
  406108:	cmp	x27, x3
  40610c:	b.ne	406160 <ferror@plt+0x3800>  // b.any
  406110:	ldrh	w1, [x3]
  406114:	cmp	w0, w2
  406118:	csel	w0, w0, w2, le
  40611c:	mov	w2, #0xffff                	// #65535
  406120:	sub	w2, w2, w1
  406124:	cmp	w0, w2
  406128:	csel	w0, w0, w2, le
  40612c:	add	w1, w1, w0
  406130:	add	x0, x4, w0, sxtw
  406134:	ldp	x21, x22, [sp, #32]
  406138:	ldp	x23, x24, [sp, #48]
  40613c:	ldp	x27, x28, [sp, #80]
  406140:	str	x0, [x25, #8]
  406144:	ldp	x25, x26, [sp, #64]
  406148:	strh	w1, [x3]
  40614c:	ldp	x19, x20, [sp, #16]
  406150:	ldp	x29, x30, [sp], #368
  406154:	ret
  406158:	mov	x3, x27
  40615c:	b	406110 <ferror@plt+0x37b0>
  406160:	mov	x0, #0x100000              	// #1048576
  406164:	bl	402460 <malloc@plt>
  406168:	mov	x6, x0
  40616c:	cbz	x0, 406220 <ferror@plt+0x38c0>
  406170:	ldr	w4, [x28, #24]
  406174:	add	x3, x0, #0x12
  406178:	strh	wzr, [x0, #16]
  40617c:	add	x7, x0, #0x10
  406180:	add	w4, w4, #0x1
  406184:	mov	x0, x7
  406188:	ldrh	w2, [x27]
  40618c:	mov	x1, x27
  406190:	stp	xzr, x3, [x6]
  406194:	add	x2, x2, #0x2
  406198:	str	x6, [x25]
  40619c:	str	x6, [x28, #16]
  4061a0:	str	w4, [x28, #24]
  4061a4:	stp	x6, x3, [sp, #96]
  4061a8:	str	x7, [x26, #2144]
  4061ac:	bl	402270 <memcpy@plt>
  4061b0:	ldr	x4, [x25]
  4061b4:	mov	x7, x0
  4061b8:	ldp	x6, x3, [sp, #96]
  4061bc:	ldr	x2, [x4, #8]
  4061c0:	ldrh	w5, [x27]
  4061c4:	ldrh	w0, [x6, #16]
  4061c8:	add	x2, x2, x5
  4061cc:	str	x2, [x4, #8]
  4061d0:	sub	x8, x24, x5
  4061d4:	ldr	x1, [x25, #8]
  4061d8:	add	x1, x1, x8
  4061dc:	str	x1, [x25, #8]
  4061e0:	b	4060a0 <ferror@plt+0x3740>
  4061e4:	mov	x0, #0x100000              	// #1048576
  4061e8:	bl	402460 <malloc@plt>
  4061ec:	mov	x6, x0
  4061f0:	cbz	x0, 406220 <ferror@plt+0x38c0>
  4061f4:	ldr	w1, [x19, #24]
  4061f8:	add	x7, x0, #0x10
  4061fc:	add	x3, x0, #0x12
  406200:	mov	w0, #0x0                   	// #0
  406204:	add	w1, w1, #0x1
  406208:	stp	xzr, x3, [x6]
  40620c:	stp	x6, x6, [x19, #8]
  406210:	strh	wzr, [x6, #16]
  406214:	str	w1, [x19, #24]
  406218:	str	x7, [x26, #2144]
  40621c:	b	40608c <ferror@plt+0x372c>
  406220:	bl	4025d0 <abort@plt>
  406224:	nop
  406228:	stp	x29, x30, [sp, #-112]!
  40622c:	adrp	x1, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  406230:	add	x1, x1, #0xdf0
  406234:	mov	x29, sp
  406238:	stp	x27, x28, [sp, #80]
  40623c:	ldr	w27, [x1, #2232]
  406240:	str	x0, [sp, #96]
  406244:	cbnz	w27, 406364 <ferror@plt+0x3a04>
  406248:	ldr	w2, [x1, #2236]
  40624c:	cbz	w2, 406358 <ferror@plt+0x39f8>
  406250:	stp	x23, x24, [sp, #48]
  406254:	ldr	w23, [x0]
  406258:	cbz	w23, 4064d0 <ferror@plt+0x3b70>
  40625c:	lsr	w2, w23, #16
  406260:	eor	w0, w23, w23, lsr #8
  406264:	eor	w2, w2, w23, lsr #24
  406268:	add	x1, x1, #0x10
  40626c:	eor	w0, w2, w0
  406270:	stp	x19, x20, [sp, #16]
  406274:	and	x0, x0, #0xff
  406278:	ldr	x19, [x1, x0, lsl #3]
  40627c:	cbz	x19, 4064cc <ferror@plt+0x3b6c>
  406280:	mov	w20, #0x0                   	// #0
  406284:	mov	x28, #0x0                   	// #0
  406288:	stp	x21, x22, [sp, #32]
  40628c:	stp	x25, x26, [sp, #64]
  406290:	adrp	x26, 418000 <ferror@plt+0x156a0>
  406294:	add	x26, x26, #0x140
  406298:	str	wzr, [sp, #108]
  40629c:	b	4062a8 <ferror@plt+0x3948>
  4062a0:	ldr	x19, [x19]
  4062a4:	cbz	x19, 406480 <ferror@plt+0x3b20>
  4062a8:	ldr	w0, [x19, #8]
  4062ac:	cmp	w23, w0
  4062b0:	b.ne	4062a0 <ferror@plt+0x3940>  // b.any
  4062b4:	sxtw	x21, w20
  4062b8:	sxtw	x22, w27
  4062bc:	add	x21, x21, #0x200
  4062c0:	mov	x0, #0xfffffffffffffe00    	// #-512
  4062c4:	mov	x24, x21
  4062c8:	sub	x0, x0, x22
  4062cc:	sub	w25, w20, w27
  4062d0:	str	x0, [sp, #96]
  4062d4:	b	4062f4 <ferror@plt+0x3994>
  4062d8:	mov	x0, x28
  4062dc:	mov	x1, x24
  4062e0:	add	w20, w20, #0x200
  4062e4:	bl	402540 <realloc@plt>
  4062e8:	add	x24, x24, #0x200
  4062ec:	mov	x28, x0
  4062f0:	cbz	x0, 4064ac <ferror@plt+0x3b4c>
  4062f4:	ldp	w4, w5, [x19, #12]
  4062f8:	mov	x2, x26
  4062fc:	ldr	x3, [x19, #24]
  406300:	ldr	x0, [sp, #96]
  406304:	add	x1, x0, x24
  406308:	add	x0, x28, x22
  40630c:	bl	402400 <snprintf@plt>
  406310:	cmp	w0, #0x0
  406314:	sub	w1, w24, w21
  406318:	add	w1, w1, w25
  40631c:	ccmp	w0, w1, #0x0, ge  // ge = tcont
  406320:	b.ge	4062d8 <ferror@plt+0x3978>  // b.tcont
  406324:	add	w27, w27, w0
  406328:	ldr	w0, [sp, #108]
  40632c:	add	w0, w0, #0x1
  406330:	str	w0, [sp, #108]
  406334:	b	4062a0 <ferror@plt+0x3940>
  406338:	cbz	w27, 406344 <ferror@plt+0x39e4>
  40633c:	add	x0, x21, w27, sxtw
  406340:	sturb	wzr, [x0, #-1]
  406344:	cbnz	w24, 406450 <ferror@plt+0x3af0>
  406348:	ldp	x19, x20, [sp, #16]
  40634c:	ldp	x21, x22, [sp, #32]
  406350:	ldp	x23, x24, [sp, #48]
  406354:	ldp	x25, x26, [sp, #64]
  406358:	ldp	x27, x28, [sp, #80]
  40635c:	ldp	x29, x30, [sp], #112
  406360:	ret
  406364:	stp	x25, x26, [sp, #64]
  406368:	ldr	w26, [x0]
  40636c:	cbz	w26, 406354 <ferror@plt+0x39f4>
  406370:	lsr	w2, w26, #16
  406374:	eor	w0, w26, w26, lsr #8
  406378:	eor	w2, w2, w26, lsr #24
  40637c:	add	x1, x1, #0x10
  406380:	eor	w0, w2, w0
  406384:	stp	x19, x20, [sp, #16]
  406388:	and	x0, x0, #0xff
  40638c:	ldr	x19, [x1, x0, lsl #3]
  406390:	cbz	x19, 4064d8 <ferror@plt+0x3b78>
  406394:	adrp	x25, 418000 <ferror@plt+0x156a0>
  406398:	mov	w20, #0x0                   	// #0
  40639c:	add	x25, x25, #0x108
  4063a0:	mov	w27, #0x0                   	// #0
  4063a4:	stp	x21, x22, [sp, #32]
  4063a8:	mov	x21, #0x0                   	// #0
  4063ac:	stp	x23, x24, [sp, #48]
  4063b0:	mov	w24, #0x0                   	// #0
  4063b4:	b	4063c0 <ferror@plt+0x3a60>
  4063b8:	ldr	x19, [x19]
  4063bc:	cbz	x19, 406338 <ferror@plt+0x39d8>
  4063c0:	ldr	w0, [x19, #8]
  4063c4:	cmp	w26, w0
  4063c8:	b.ne	4063b8 <ferror@plt+0x3a58>  // b.any
  4063cc:	sxtw	x22, w20
  4063d0:	sub	w0, w20, w27
  4063d4:	add	x22, x22, #0x200
  4063d8:	sxtw	x23, w27
  4063dc:	mov	x28, x22
  4063e0:	str	w0, [sp, #108]
  4063e4:	mov	x0, #0xfffffffffffffe00    	// #-512
  4063e8:	sub	x0, x0, x23
  4063ec:	str	x0, [sp, #96]
  4063f0:	b	406410 <ferror@plt+0x3ab0>
  4063f4:	mov	x0, x21
  4063f8:	mov	x1, x28
  4063fc:	add	w20, w20, #0x200
  406400:	bl	402540 <realloc@plt>
  406404:	add	x28, x28, #0x200
  406408:	mov	x21, x0
  40640c:	cbz	x0, 4064ac <ferror@plt+0x3b4c>
  406410:	ldp	x3, x5, [x19, #24]
  406414:	mov	x2, x25
  406418:	ldp	w4, w6, [x19, #12]
  40641c:	ldr	x0, [sp, #96]
  406420:	add	x1, x0, x28
  406424:	add	x0, x21, x23
  406428:	bl	402400 <snprintf@plt>
  40642c:	cmp	w0, #0x0
  406430:	ldr	w2, [sp, #108]
  406434:	sub	w1, w28, w22
  406438:	add	w1, w1, w2
  40643c:	ccmp	w0, w1, #0x0, ge  // ge = tcont
  406440:	b.ge	4063f4 <ferror@plt+0x3a94>  // b.tcont
  406444:	add	w27, w27, w0
  406448:	add	w24, w24, #0x1
  40644c:	b	4063b8 <ferror@plt+0x3a58>
  406450:	mov	x1, x21
  406454:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406458:	add	x0, x0, #0x130
  40645c:	bl	406008 <ferror@plt+0x36a8>
  406460:	mov	x0, x21
  406464:	ldp	x19, x20, [sp, #16]
  406468:	ldp	x21, x22, [sp, #32]
  40646c:	ldp	x23, x24, [sp, #48]
  406470:	ldp	x25, x26, [sp, #64]
  406474:	ldp	x27, x28, [sp, #80]
  406478:	ldp	x29, x30, [sp], #112
  40647c:	b	4026b0 <free@plt>
  406480:	cbz	w27, 40648c <ferror@plt+0x3b2c>
  406484:	add	x8, x28, w27, sxtw
  406488:	sturb	wzr, [x8, #-1]
  40648c:	ldr	w0, [sp, #108]
  406490:	cbz	w0, 406348 <ferror@plt+0x39e8>
  406494:	mov	x1, x28
  406498:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40649c:	add	x0, x0, #0x130
  4064a0:	bl	406008 <ferror@plt+0x36a8>
  4064a4:	mov	x0, x28
  4064a8:	b	406464 <ferror@plt+0x3b04>
  4064ac:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4064b0:	mov	x2, #0x1c                  	// #28
  4064b4:	mov	x1, #0x1                   	// #1
  4064b8:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4064bc:	ldr	x3, [x3, #3520]
  4064c0:	add	x0, x0, #0xcc8
  4064c4:	bl	402720 <fwrite@plt>
  4064c8:	bl	4025d0 <abort@plt>
  4064cc:	ldp	x19, x20, [sp, #16]
  4064d0:	ldp	x23, x24, [sp, #48]
  4064d4:	b	406358 <ferror@plt+0x39f8>
  4064d8:	ldp	x19, x20, [sp, #16]
  4064dc:	ldp	x25, x26, [sp, #64]
  4064e0:	b	406358 <ferror@plt+0x39f8>
  4064e4:	nop
  4064e8:	stp	x29, x30, [sp, #-48]!
  4064ec:	mov	x29, sp
  4064f0:	str	x21, [sp, #32]
  4064f4:	sxtw	x21, w1
  4064f8:	stp	x19, x20, [sp, #16]
  4064fc:	mov	x20, x0
  406500:	ldr	x19, [x0, x21, lsl #3]
  406504:	cbz	x19, 406550 <ferror@plt+0x3bf0>
  406508:	ldp	w1, w2, [x19, #4]
  40650c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406510:	ldp	w3, w4, [x19, #12]
  406514:	add	x0, x0, #0x170
  406518:	ldp	w5, w6, [x19, #20]
  40651c:	ldr	w7, [x19, #28]
  406520:	bl	406008 <ferror@plt+0x36a8>
  406524:	ldr	x0, [x20, x21, lsl #3]
  406528:	ldrh	w0, [x0]
  40652c:	sub	x0, x0, #0x4
  406530:	cmp	x0, #0x1f
  406534:	b.hi	406598 <ferror@plt+0x3c38>  // b.pmore
  406538:	ldp	x19, x20, [sp, #16]
  40653c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406540:	ldr	x21, [sp, #32]
  406544:	add	x0, x0, #0xd80
  406548:	ldp	x29, x30, [sp], #48
  40654c:	b	406008 <ferror@plt+0x36a8>
  406550:	cmp	w1, #0x7
  406554:	b.ne	406588 <ferror@plt+0x3c28>  // b.any
  406558:	ldr	x0, [x0, #8]
  40655c:	cbz	x0, 406588 <ferror@plt+0x3c28>
  406560:	add	x4, x0, #0x4
  406564:	ldr	w1, [x0, #4]
  406568:	ldp	x19, x20, [sp, #16]
  40656c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406570:	ldr	x21, [sp, #32]
  406574:	add	x0, x0, #0x158
  406578:	ldp	x29, x30, [sp], #48
  40657c:	ldp	w2, w3, [x4, #4]
  406580:	ldr	w4, [x4, #12]
  406584:	b	406008 <ferror@plt+0x36a8>
  406588:	ldp	x19, x20, [sp, #16]
  40658c:	ldr	x21, [sp, #32]
  406590:	ldp	x29, x30, [sp], #48
  406594:	ret
  406598:	ldr	w1, [x19, #32]
  40659c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4065a0:	add	x0, x0, #0x198
  4065a4:	bl	406008 <ferror@plt+0x36a8>
  4065a8:	ldr	x0, [x20, x21, lsl #3]
  4065ac:	ldrh	w0, [x0]
  4065b0:	sub	x0, x0, #0x4
  4065b4:	cmp	x0, #0x23
  4065b8:	b.ls	406538 <ferror@plt+0x3bd8>  // b.plast
  4065bc:	ldr	w1, [x19, #36]
  4065c0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4065c4:	add	x0, x0, #0x1a0
  4065c8:	bl	406008 <ferror@plt+0x36a8>
  4065cc:	ldp	x19, x20, [sp, #16]
  4065d0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4065d4:	ldr	x21, [sp, #32]
  4065d8:	add	x0, x0, #0xd80
  4065dc:	ldp	x29, x30, [sp], #48
  4065e0:	b	406008 <ferror@plt+0x36a8>
  4065e4:	nop
  4065e8:	stp	x29, x30, [sp, #-64]!
  4065ec:	mov	x29, sp
  4065f0:	stp	x19, x20, [sp, #16]
  4065f4:	adrp	x19, 431000 <memcpy@GLIBC_2.17>
  4065f8:	add	x19, x19, #0x390
  4065fc:	stp	x21, x22, [sp, #32]
  406600:	ldr	x20, [x19, #400]
  406604:	str	x23, [sp, #48]
  406608:	sub	x23, x20, x19
  40660c:	cmp	x23, #0x168
  406610:	b.ne	4066b8 <ferror@plt+0x3d58>  // b.any
  406614:	adrp	x21, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  406618:	add	x21, x21, #0xdf0
  40661c:	ldr	w0, [x21, #2168]
  406620:	cmp	w0, #0x4
  406624:	b.gt	4066e4 <ferror@plt+0x3d84>
  406628:	ldr	w0, [x20, #24]
  40662c:	cbnz	w0, 4066cc <ferror@plt+0x3d6c>
  406630:	ldr	x2, [x21, #2144]
  406634:	ldr	w1, [x20, #32]
  406638:	ldr	x22, [x21, #2160]
  40663c:	ldrh	w0, [x2]
  406640:	cmp	w0, w1
  406644:	and	w5, w0, #0x1
  406648:	b.le	406650 <ferror@plt+0x3cf0>
  40664c:	str	w0, [x20, #32]
  406650:	ldr	x4, [x22, #8]
  406654:	add	x1, x22, #0x10
  406658:	mov	w3, #0xffff0               	// #1048560
  40665c:	sub	x1, x4, x1
  406660:	add	w1, w5, w1
  406664:	sub	w1, w3, w1
  406668:	cmp	w1, #0x1
  40666c:	b.ls	4066f8 <ferror@plt+0x3d98>  // b.plast
  406670:	add	w0, w0, #0x1
  406674:	add	x2, x2, #0x2
  406678:	and	w1, w0, #0xfffffffe
  40667c:	and	x0, x0, #0x1fffe
  406680:	add	x0, x2, x0
  406684:	str	x0, [x21, #2144]
  406688:	add	x0, x0, #0x2
  40668c:	strh	wzr, [x2, w1, sxtw]
  406690:	str	x0, [x22, #8]
  406694:	cmp	x23, #0x168
  406698:	b.eq	4066cc <ferror@plt+0x3d6c>  // b.none
  40669c:	add	x20, x20, #0x28
  4066a0:	str	x20, [x19, #400]
  4066a4:	ldp	x19, x20, [sp, #16]
  4066a8:	ldp	x21, x22, [sp, #32]
  4066ac:	ldr	x23, [sp, #48]
  4066b0:	ldp	x29, x30, [sp], #64
  4066b4:	ret
  4066b8:	ldr	w0, [x20, #24]
  4066bc:	cbnz	w0, 40669c <ferror@plt+0x3d3c>
  4066c0:	adrp	x21, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4066c4:	add	x21, x21, #0xdf0
  4066c8:	b	406630 <ferror@plt+0x3cd0>
  4066cc:	str	x19, [x19, #400]
  4066d0:	ldp	x19, x20, [sp, #16]
  4066d4:	ldp	x21, x22, [sp, #32]
  4066d8:	ldr	x23, [sp, #48]
  4066dc:	ldp	x29, x30, [sp], #64
  4066e0:	ret
  4066e4:	ldp	x19, x20, [sp, #16]
  4066e8:	ldp	x21, x22, [sp, #32]
  4066ec:	ldr	x23, [sp, #48]
  4066f0:	ldp	x29, x30, [sp], #64
  4066f4:	b	404c48 <ferror@plt+0x22e8>
  4066f8:	and	x5, x5, #0xffff
  4066fc:	mov	x0, #0x100000              	// #1048576
  406700:	add	x4, x4, x5
  406704:	str	x4, [x22, #8]
  406708:	bl	402460 <malloc@plt>
  40670c:	cbz	x0, 40673c <ferror@plt+0x3ddc>
  406710:	add	x2, x0, #0x12
  406714:	stp	xzr, x2, [x0]
  406718:	ldr	w2, [x21, #2168]
  40671c:	strh	wzr, [x0, #16]
  406720:	add	x3, x0, #0x10
  406724:	add	w2, w2, #0x1
  406728:	str	x0, [x22]
  40672c:	str	x3, [x21, #2144]
  406730:	str	x0, [x21, #2160]
  406734:	str	w2, [x21, #2168]
  406738:	b	406694 <ferror@plt+0x3d34>
  40673c:	bl	4025d0 <abort@plt>
  406740:	stp	x29, x30, [sp, #-64]!
  406744:	mov	x29, sp
  406748:	stp	x19, x20, [sp, #16]
  40674c:	adrp	x19, 431000 <memcpy@GLIBC_2.17>
  406750:	add	x19, x19, #0x390
  406754:	mov	x20, x0
  406758:	ldrh	w0, [x0, #22]
  40675c:	stp	x21, x22, [sp, #32]
  406760:	cmp	w0, #0x11
  406764:	str	x23, [sp, #48]
  406768:	ldr	x23, [x19, #400]
  40676c:	b.eq	4069e8 <ferror@plt+0x4088>  // b.none
  406770:	b.hi	4068d0 <ferror@plt+0x3f70>  // b.pmore
  406774:	cmp	w0, #0xa
  406778:	b.eq	4068fc <ferror@plt+0x3f9c>  // b.none
  40677c:	b.ls	4068a0 <ferror@plt+0x3f40>  // b.plast
  406780:	cmp	w0, #0x10
  406784:	b.ne	4069c0 <ferror@plt+0x4060>  // b.any
  406788:	adrp	x21, 418000 <ferror@plt+0x156a0>
  40678c:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406790:	add	x21, x21, #0x1c0
  406794:	add	x22, x0, #0x750
  406798:	cmp	x23, x19
  40679c:	b.eq	4067b0 <ferror@plt+0x3e50>  // b.none
  4067a0:	bl	4065e8 <ferror@plt+0x3c88>
  4067a4:	ldr	x0, [x19, #400]
  4067a8:	cmp	x0, x19
  4067ac:	b.ne	4067a0 <ferror@plt+0x3e40>  // b.any
  4067b0:	adrp	x23, 418000 <ferror@plt+0x156a0>
  4067b4:	add	x23, x23, #0x1f0
  4067b8:	mov	x0, x23
  4067bc:	mov	x1, x21
  4067c0:	bl	406008 <ferror@plt+0x36a8>
  4067c4:	ldr	x0, [x19, #400]
  4067c8:	sub	x0, x0, x19
  4067cc:	cmp	x0, #0x28
  4067d0:	b.eq	4067ec <ferror@plt+0x3e8c>  // b.none
  4067d4:	nop
  4067d8:	bl	4065e8 <ferror@plt+0x3c88>
  4067dc:	ldr	x1, [x19, #400]
  4067e0:	sub	x1, x1, x19
  4067e4:	cmp	x1, #0x28
  4067e8:	b.ne	4067d8 <ferror@plt+0x3e78>  // b.any
  4067ec:	ldrsw	x1, [x20, #552]
  4067f0:	add	x22, x22, #0x2c0
  4067f4:	mov	x0, x23
  4067f8:	ldr	x1, [x22, x1, lsl #3]
  4067fc:	bl	406008 <ferror@plt+0x36a8>
  406800:	ldr	x0, [x19, #400]
  406804:	sub	x0, x0, x19
  406808:	cmp	x0, #0x50
  40680c:	b.eq	406824 <ferror@plt+0x3ec4>  // b.none
  406810:	bl	4065e8 <ferror@plt+0x3c88>
  406814:	ldr	x1, [x19, #400]
  406818:	sub	x1, x1, x19
  40681c:	cmp	x1, #0x50
  406820:	b.ne	406810 <ferror@plt+0x3eb0>  // b.any
  406824:	ldr	w1, [x20, #556]
  406828:	adrp	x21, 418000 <ferror@plt+0x156a0>
  40682c:	add	x21, x21, #0x1d0
  406830:	mov	x0, x21
  406834:	bl	406008 <ferror@plt+0x36a8>
  406838:	ldr	x0, [x19, #400]
  40683c:	sub	x0, x0, x19
  406840:	cmp	x0, #0x78
  406844:	b.eq	40685c <ferror@plt+0x3efc>  // b.none
  406848:	bl	4065e8 <ferror@plt+0x3c88>
  40684c:	ldr	x1, [x19, #400]
  406850:	sub	x1, x1, x19
  406854:	cmp	x1, #0x78
  406858:	b.ne	406848 <ferror@plt+0x3ee8>  // b.any
  40685c:	ldr	w1, [x20, #560]
  406860:	mov	x0, x21
  406864:	bl	406008 <ferror@plt+0x36a8>
  406868:	ldr	x0, [x19, #400]
  40686c:	sub	x0, x0, x19
  406870:	cmp	x0, #0xa0
  406874:	b.eq	40688c <ferror@plt+0x3f2c>  // b.none
  406878:	bl	4065e8 <ferror@plt+0x3c88>
  40687c:	ldr	x0, [x19, #400]
  406880:	sub	x0, x0, x19
  406884:	cmp	x0, #0xa0
  406888:	b.ne	406878 <ferror@plt+0x3f18>  // b.any
  40688c:	ldp	x19, x20, [sp, #16]
  406890:	ldp	x21, x22, [sp, #32]
  406894:	ldr	x23, [sp, #48]
  406898:	ldp	x29, x30, [sp], #64
  40689c:	ret
  4068a0:	cmp	w0, #0x1
  4068a4:	b.ne	4068f4 <ferror@plt+0x3f94>  // b.any
  4068a8:	ldr	w0, [x20, #8]
  4068ac:	cmp	w0, #0x1
  4068b0:	b.eq	406a94 <ferror@plt+0x4134>  // b.none
  4068b4:	cmp	w0, #0x5
  4068b8:	b.ne	406a6c <ferror@plt+0x410c>  // b.any
  4068bc:	adrp	x21, 418000 <ferror@plt+0x156a0>
  4068c0:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4068c4:	add	x21, x21, #0x88
  4068c8:	add	x22, x0, #0x750
  4068cc:	b	406798 <ferror@plt+0x3e38>
  4068d0:	cmp	w0, #0x28
  4068d4:	b.eq	406a44 <ferror@plt+0x40e4>  // b.none
  4068d8:	cmp	w0, #0x2c
  4068dc:	b.ne	406930 <ferror@plt+0x3fd0>  // b.any
  4068e0:	adrp	x21, 418000 <ferror@plt+0x156a0>
  4068e4:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4068e8:	add	x21, x21, #0x100
  4068ec:	add	x22, x0, #0x750
  4068f0:	b	406798 <ferror@plt+0x3e38>
  4068f4:	cmp	w0, #0x2
  4068f8:	b.ne	4069c0 <ferror@plt+0x4060>  // b.any
  4068fc:	ldr	w0, [x20, #8]
  406900:	cmp	w0, #0x21
  406904:	b.eq	406aa8 <ferror@plt+0x4148>  // b.none
  406908:	b.hi	406a20 <ferror@plt+0x40c0>  // b.pmore
  40690c:	cmp	w0, #0x6
  406910:	b.eq	406ae4 <ferror@plt+0x4184>  // b.none
  406914:	cmp	w0, #0x11
  406918:	b.ne	406a08 <ferror@plt+0x40a8>  // b.any
  40691c:	adrp	x21, 417000 <ferror@plt+0x146a0>
  406920:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406924:	add	x21, x21, #0xd28
  406928:	add	x22, x0, #0x750
  40692c:	b	406798 <ferror@plt+0x3e38>
  406930:	cmp	w0, #0x1e
  406934:	b.ne	4069c0 <ferror@plt+0x4060>  // b.any
  406938:	ldr	w2, [x20, #8]
  40693c:	sub	w2, w2, #0x1
  406940:	cmp	w2, #0x4
  406944:	b.hi	4069d4 <ferror@plt+0x4074>  // b.pmore
  406948:	adrp	x0, 419000 <ferror@plt+0x166a0>
  40694c:	add	x22, x0, #0x750
  406950:	add	x0, x22, #0x258
  406954:	adrp	x1, 417000 <ferror@plt+0x146a0>
  406958:	add	x1, x1, #0xd30
  40695c:	ldr	x21, [x0, w2, uxtw #3]
  406960:	mov	x0, x21
  406964:	bl	402640 <strcmp@plt>
  406968:	cbnz	w0, 406798 <ferror@plt+0x3e38>
  40696c:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  406970:	ldr	w0, [x0, #1712]
  406974:	cbz	w0, 406798 <ferror@plt+0x3e38>
  406978:	ldr	w1, [x20, #564]
  40697c:	cmp	w1, w0
  406980:	b.ne	406798 <ferror@plt+0x3e38>  // b.any
  406984:	sub	x23, x23, x19
  406988:	cmp	x23, #0x28
  40698c:	b.eq	4069a4 <ferror@plt+0x4044>  // b.none
  406990:	bl	4065e8 <ferror@plt+0x3c88>
  406994:	ldr	x1, [x19, #400]
  406998:	sub	x1, x1, x19
  40699c:	cmp	x1, #0x28
  4069a0:	b.ne	406990 <ferror@plt+0x4030>  // b.any
  4069a4:	ldrsw	x1, [x20, #552]
  4069a8:	add	x22, x22, #0x280
  4069ac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4069b0:	add	x0, x0, #0x1c8
  4069b4:	ldr	x1, [x22, x1, lsl #3]
  4069b8:	bl	406008 <ferror@plt+0x36a8>
  4069bc:	b	406800 <ferror@plt+0x3ea0>
  4069c0:	adrp	x21, 418000 <ferror@plt+0x156a0>
  4069c4:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4069c8:	add	x21, x21, #0x1b0
  4069cc:	add	x22, x0, #0x750
  4069d0:	b	406798 <ferror@plt+0x3e38>
  4069d4:	adrp	x21, 418000 <ferror@plt+0x156a0>
  4069d8:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4069dc:	add	x21, x21, #0x1a8
  4069e0:	add	x22, x0, #0x750
  4069e4:	b	406798 <ferror@plt+0x3e38>
  4069e8:	ldr	w0, [x20, #8]
  4069ec:	cmp	w0, #0x3
  4069f0:	b.eq	406abc <ferror@plt+0x415c>  // b.none
  4069f4:	adrp	x21, 418000 <ferror@plt+0x156a0>
  4069f8:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4069fc:	add	x21, x21, #0xb8
  406a00:	add	x22, x0, #0x750
  406a04:	b	406798 <ferror@plt+0x3e38>
  406a08:	cbnz	w0, 4069d4 <ferror@plt+0x4074>
  406a0c:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406a10:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406a14:	add	x21, x21, #0x38
  406a18:	add	x22, x0, #0x750
  406a1c:	b	406798 <ferror@plt+0x3e38>
  406a20:	cmp	w0, #0x3a
  406a24:	b.eq	406a80 <ferror@plt+0x4120>  // b.none
  406a28:	cmp	w0, #0x84
  406a2c:	b.ne	4069d4 <ferror@plt+0x4074>  // b.any
  406a30:	adrp	x21, 417000 <ferror@plt+0x146a0>
  406a34:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406a38:	add	x21, x21, #0xd30
  406a3c:	add	x22, x0, #0x750
  406a40:	b	40696c <ferror@plt+0x400c>
  406a44:	ldr	w0, [x20, #8]
  406a48:	cmp	w0, #0x1
  406a4c:	b.eq	406ad0 <ferror@plt+0x4170>  // b.none
  406a50:	cmp	w0, #0x2
  406a54:	b.ne	4069d4 <ferror@plt+0x4074>  // b.any
  406a58:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406a5c:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406a60:	add	x21, x21, #0xf8
  406a64:	add	x22, x0, #0x750
  406a68:	b	406798 <ferror@plt+0x3e38>
  406a6c:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406a70:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406a74:	add	x21, x21, #0x70
  406a78:	add	x22, x0, #0x750
  406a7c:	b	406798 <ferror@plt+0x3e38>
  406a80:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406a84:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406a88:	add	x21, x21, #0x1b8
  406a8c:	add	x22, x0, #0x750
  406a90:	b	406798 <ferror@plt+0x3e38>
  406a94:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406a98:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406a9c:	add	x21, x21, #0x58
  406aa0:	add	x22, x0, #0x750
  406aa4:	b	406798 <ferror@plt+0x3e38>
  406aa8:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406aac:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406ab0:	add	x21, x21, #0x30
  406ab4:	add	x22, x0, #0x750
  406ab8:	b	406798 <ferror@plt+0x3e38>
  406abc:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406ac0:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406ac4:	add	x21, x21, #0xa0
  406ac8:	add	x22, x0, #0x750
  406acc:	b	406798 <ferror@plt+0x3e38>
  406ad0:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406ad4:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406ad8:	add	x21, x21, #0xe0
  406adc:	add	x22, x0, #0x750
  406ae0:	b	406798 <ferror@plt+0x3e38>
  406ae4:	adrp	x21, 417000 <ferror@plt+0x146a0>
  406ae8:	adrp	x0, 419000 <ferror@plt+0x166a0>
  406aec:	add	x21, x21, #0xd20
  406af0:	add	x22, x0, #0x750
  406af4:	b	406798 <ferror@plt+0x3e38>
  406af8:	stp	x29, x30, [sp, #-96]!
  406afc:	mov	x29, sp
  406b00:	stp	x19, x20, [sp, #16]
  406b04:	mov	x19, x0
  406b08:	stp	x21, x22, [sp, #32]
  406b0c:	adrp	x22, 418000 <ferror@plt+0x156a0>
  406b10:	adrp	x21, 418000 <ferror@plt+0x156a0>
  406b14:	stp	x23, x24, [sp, #48]
  406b18:	adrp	x24, 418000 <ferror@plt+0x156a0>
  406b1c:	add	x24, x24, #0x1d8
  406b20:	stp	xzr, xzr, [sp, #64]
  406b24:	add	x22, x22, #0x400
  406b28:	add	x21, x21, #0x1e0
  406b2c:	str	xzr, [sp, #80]
  406b30:	str	wzr, [sp, #88]
  406b34:	strh	wzr, [sp, #92]
  406b38:	bl	406740 <ferror@plt+0x3de0>
  406b3c:	ldr	x20, [x19, #592]
  406b40:	add	x1, sp, #0x40
  406b44:	ldr	w0, [x19, #544]
  406b48:	cmp	x20, #0x0
  406b4c:	csel	x20, x24, x20, eq  // eq = none
  406b50:	bl	40fda8 <ferror@plt+0xd448>
  406b54:	mov	x23, x0
  406b58:	mov	x2, x22
  406b5c:	mov	x1, x20
  406b60:	mov	x0, x21
  406b64:	adrp	x20, 418000 <ferror@plt+0x156a0>
  406b68:	bl	406008 <ferror@plt+0x36a8>
  406b6c:	add	x20, x20, #0x1f0
  406b70:	bl	4065e8 <ferror@plt+0x3c88>
  406b74:	mov	x1, x23
  406b78:	mov	x0, x20
  406b7c:	bl	406008 <ferror@plt+0x36a8>
  406b80:	bl	4065e8 <ferror@plt+0x3c88>
  406b84:	ldr	x23, [x19, #600]
  406b88:	add	x1, sp, #0x40
  406b8c:	ldr	w0, [x19, #548]
  406b90:	cmp	x23, #0x0
  406b94:	csel	x23, x24, x23, eq  // eq = none
  406b98:	bl	40fda8 <ferror@plt+0xd448>
  406b9c:	mov	x3, x0
  406ba0:	mov	x2, x22
  406ba4:	mov	x1, x23
  406ba8:	mov	x0, x21
  406bac:	mov	x21, x3
  406bb0:	bl	406008 <ferror@plt+0x36a8>
  406bb4:	bl	4065e8 <ferror@plt+0x3c88>
  406bb8:	mov	x1, x21
  406bbc:	mov	x0, x20
  406bc0:	bl	406008 <ferror@plt+0x36a8>
  406bc4:	bl	4065e8 <ferror@plt+0x3c88>
  406bc8:	add	x0, x19, #0x234
  406bcc:	bl	406228 <ferror@plt+0x38c8>
  406bd0:	ldp	x19, x20, [sp, #16]
  406bd4:	ldp	x21, x22, [sp, #32]
  406bd8:	ldp	x23, x24, [sp, #48]
  406bdc:	ldp	x29, x30, [sp], #96
  406be0:	ret
  406be4:	nop
  406be8:	stp	x29, x30, [sp, #-64]!
  406bec:	mov	w1, #0x7                   	// #7
  406bf0:	mov	x29, sp
  406bf4:	stp	x21, x22, [sp, #32]
  406bf8:	mov	x21, x0
  406bfc:	stp	x19, x20, [sp, #16]
  406c00:	str	x23, [sp, #48]
  406c04:	bl	4064e8 <ferror@plt+0x3b88>
  406c08:	ldr	x22, [x21, #96]
  406c0c:	cbz	x22, 406cc8 <ferror@plt+0x4368>
  406c10:	mov	x2, x22
  406c14:	ldrh	w0, [x22, #4]
  406c18:	cmp	w0, #0x2
  406c1c:	ldrh	w20, [x2], #4
  406c20:	b.eq	407144 <ferror@plt+0x47e4>  // b.none
  406c24:	cmp	w0, #0xa
  406c28:	b.eq	40711c <ferror@plt+0x47bc>  // b.none
  406c2c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  406c30:	add	x1, x1, #0xd98
  406c34:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406c38:	add	x0, x0, #0x1e8
  406c3c:	bl	406008 <ferror@plt+0x36a8>
  406c40:	add	x19, x22, #0x84
  406c44:	sub	w0, w20, #0x84
  406c48:	cmp	w0, #0x0
  406c4c:	b.le	406cc8 <ferror@plt+0x4368>
  406c50:	sub	w0, w20, #0x85
  406c54:	adrp	x23, 41a000 <ferror@plt+0x176a0>
  406c58:	adrp	x20, 418000 <ferror@plt+0x156a0>
  406c5c:	add	x23, x23, #0xd98
  406c60:	lsr	w0, w0, #7
  406c64:	add	x20, x20, #0x1f8
  406c68:	lsl	w0, w0, #7
  406c6c:	add	x0, x0, #0x104
  406c70:	add	x22, x22, x0
  406c74:	b	406c94 <ferror@plt+0x4334>
  406c78:	bl	40f3e0 <ferror@plt+0xca80>
  406c7c:	mov	x1, x0
  406c80:	add	x19, x19, #0x80
  406c84:	mov	x0, x20
  406c88:	bl	406008 <ferror@plt+0x36a8>
  406c8c:	cmp	x19, x22
  406c90:	b.eq	406cc8 <ferror@plt+0x4368>  // b.none
  406c94:	ldrh	w0, [x19]
  406c98:	cmp	w0, #0x2
  406c9c:	b.eq	4070f4 <ferror@plt+0x4794>  // b.none
  406ca0:	add	x2, x19, #0x8
  406ca4:	cmp	w0, #0xa
  406ca8:	mov	w1, #0x10                  	// #16
  406cac:	b.eq	406c78 <ferror@plt+0x4318>  // b.none
  406cb0:	mov	x1, x23
  406cb4:	add	x19, x19, #0x80
  406cb8:	mov	x0, x20
  406cbc:	bl	406008 <ferror@plt+0x36a8>
  406cc0:	cmp	x19, x22
  406cc4:	b.ne	406c94 <ferror@plt+0x4334>  // b.any
  406cc8:	ldr	x22, [x21, #104]
  406ccc:	cbz	x22, 406d88 <ferror@plt+0x4428>
  406cd0:	mov	x2, x22
  406cd4:	ldrh	w0, [x22, #4]
  406cd8:	cmp	w0, #0x2
  406cdc:	ldrh	w20, [x2], #4
  406ce0:	b.eq	407158 <ferror@plt+0x47f8>  // b.none
  406ce4:	cmp	w0, #0xa
  406ce8:	b.eq	407130 <ferror@plt+0x47d0>  // b.none
  406cec:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  406cf0:	add	x1, x1, #0xd98
  406cf4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406cf8:	add	x0, x0, #0x200
  406cfc:	bl	406008 <ferror@plt+0x36a8>
  406d00:	add	x19, x22, #0x84
  406d04:	sub	w0, w20, #0x84
  406d08:	cmp	w0, #0x0
  406d0c:	b.le	406d88 <ferror@plt+0x4428>
  406d10:	sub	w0, w20, #0x85
  406d14:	adrp	x23, 41a000 <ferror@plt+0x176a0>
  406d18:	adrp	x20, 418000 <ferror@plt+0x156a0>
  406d1c:	add	x23, x23, #0xd98
  406d20:	lsr	w0, w0, #7
  406d24:	add	x20, x20, #0x1f8
  406d28:	lsl	w0, w0, #7
  406d2c:	add	x0, x0, #0x104
  406d30:	add	x22, x22, x0
  406d34:	b	406d54 <ferror@plt+0x43f4>
  406d38:	bl	40f3e0 <ferror@plt+0xca80>
  406d3c:	mov	x1, x0
  406d40:	add	x19, x19, #0x80
  406d44:	mov	x0, x20
  406d48:	bl	406008 <ferror@plt+0x36a8>
  406d4c:	cmp	x19, x22
  406d50:	b.eq	406d88 <ferror@plt+0x4428>  // b.none
  406d54:	ldrh	w0, [x19]
  406d58:	cmp	w0, #0x2
  406d5c:	b.eq	407108 <ferror@plt+0x47a8>  // b.none
  406d60:	add	x2, x19, #0x8
  406d64:	cmp	w0, #0xa
  406d68:	mov	w1, #0x10                  	// #16
  406d6c:	b.eq	406d38 <ferror@plt+0x43d8>  // b.none
  406d70:	mov	x1, x23
  406d74:	add	x19, x19, #0x80
  406d78:	mov	x0, x20
  406d7c:	bl	406008 <ferror@plt+0x36a8>
  406d80:	cmp	x19, x22
  406d84:	b.ne	406d54 <ferror@plt+0x43f4>  // b.any
  406d88:	ldr	x19, [x21, #16]
  406d8c:	cbz	x19, 406e58 <ferror@plt+0x44f8>
  406d90:	ldrh	w2, [x19], #4
  406d94:	sub	w2, w2, #0x4
  406d98:	cmp	w2, #0x16f
  406d9c:	b.ls	406f54 <ferror@plt+0x45f4>  // b.plast
  406da0:	ldr	w1, [x19]
  406da4:	cbnz	w1, 406fbc <ferror@plt+0x465c>
  406da8:	ldr	w1, [x19, #4]
  406dac:	cbnz	w1, 406f94 <ferror@plt+0x4634>
  406db0:	ldr	w1, [x19, #8]
  406db4:	cbnz	w1, 40701c <ferror@plt+0x46bc>
  406db8:	ldrh	w1, [x19, #12]
  406dbc:	cbnz	w1, 407004 <ferror@plt+0x46a4>
  406dc0:	ldrh	w1, [x19, #14]
  406dc4:	cbnz	w1, 406fec <ferror@plt+0x468c>
  406dc8:	ldrh	w1, [x19, #16]
  406dcc:	cbnz	w1, 406fd4 <ferror@plt+0x4674>
  406dd0:	ldrh	w1, [x19, #18]
  406dd4:	cbnz	w1, 4070dc <ferror@plt+0x477c>
  406dd8:	ldr	w1, [x19, #24]
  406ddc:	cbnz	w1, 4070c4 <ferror@plt+0x4764>
  406de0:	ldr	w1, [x19, #28]
  406de4:	cbnz	w1, 4070ac <ferror@plt+0x474c>
  406de8:	ldr	w1, [x19, #32]
  406dec:	cbnz	w1, 407094 <ferror@plt+0x4734>
  406df0:	ldr	w1, [x19, #36]
  406df4:	cbnz	w1, 40707c <ferror@plt+0x471c>
  406df8:	ldr	w1, [x19, #40]
  406dfc:	cbnz	w1, 407064 <ferror@plt+0x4704>
  406e00:	ldr	w1, [x19, #44]
  406e04:	cbnz	w1, 40704c <ferror@plt+0x46ec>
  406e08:	ldr	w1, [x19, #48]
  406e0c:	cbnz	w1, 407034 <ferror@plt+0x46d4>
  406e10:	ldrb	w1, [x19, #52]
  406e14:	cbnz	w1, 406f3c <ferror@plt+0x45dc>
  406e18:	ldrb	w1, [x19, #53]
  406e1c:	cbnz	w1, 406f24 <ferror@plt+0x45c4>
  406e20:	ldr	w1, [x19, #344]
  406e24:	cbnz	w1, 406f0c <ferror@plt+0x45ac>
  406e28:	ldr	w1, [x19, #348]
  406e2c:	cbnz	w1, 406ef4 <ferror@plt+0x4594>
  406e30:	ldr	w1, [x19, #352]
  406e34:	cbnz	w1, 406edc <ferror@plt+0x457c>
  406e38:	ldrb	w1, [x19, #356]
  406e3c:	cbnz	w1, 406ec4 <ferror@plt+0x4564>
  406e40:	ldrb	w1, [x19, #357]
  406e44:	cbnz	w1, 406eac <ferror@plt+0x454c>
  406e48:	ldrb	w1, [x19, #358]
  406e4c:	cbnz	w1, 406e94 <ferror@plt+0x4534>
  406e50:	ldrb	w1, [x19, #359]
  406e54:	cbnz	w1, 406e70 <ferror@plt+0x4510>
  406e58:	mov	sp, x29
  406e5c:	ldp	x19, x20, [sp, #16]
  406e60:	ldp	x21, x22, [sp, #32]
  406e64:	ldr	x23, [sp, #48]
  406e68:	ldp	x29, x30, [sp], #64
  406e6c:	ret
  406e70:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406e74:	add	x0, x0, #0x368
  406e78:	bl	406008 <ferror@plt+0x36a8>
  406e7c:	mov	sp, x29
  406e80:	ldp	x19, x20, [sp, #16]
  406e84:	ldp	x21, x22, [sp, #32]
  406e88:	ldr	x23, [sp, #48]
  406e8c:	ldp	x29, x30, [sp], #64
  406e90:	ret
  406e94:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406e98:	add	x0, x0, #0x358
  406e9c:	bl	406008 <ferror@plt+0x36a8>
  406ea0:	ldrb	w1, [x19, #359]
  406ea4:	cbz	w1, 406e58 <ferror@plt+0x44f8>
  406ea8:	b	406e70 <ferror@plt+0x4510>
  406eac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406eb0:	add	x0, x0, #0x348
  406eb4:	bl	406008 <ferror@plt+0x36a8>
  406eb8:	ldrb	w1, [x19, #358]
  406ebc:	cbz	w1, 406e50 <ferror@plt+0x44f0>
  406ec0:	b	406e94 <ferror@plt+0x4534>
  406ec4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406ec8:	add	x0, x0, #0x338
  406ecc:	bl	406008 <ferror@plt+0x36a8>
  406ed0:	ldrb	w1, [x19, #357]
  406ed4:	cbz	w1, 406e48 <ferror@plt+0x44e8>
  406ed8:	b	406eac <ferror@plt+0x454c>
  406edc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406ee0:	add	x0, x0, #0x328
  406ee4:	bl	406008 <ferror@plt+0x36a8>
  406ee8:	ldrb	w1, [x19, #356]
  406eec:	cbz	w1, 406e40 <ferror@plt+0x44e0>
  406ef0:	b	406ec4 <ferror@plt+0x4564>
  406ef4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406ef8:	add	x0, x0, #0x318
  406efc:	bl	406008 <ferror@plt+0x36a8>
  406f00:	ldr	w1, [x19, #352]
  406f04:	cbz	w1, 406e38 <ferror@plt+0x44d8>
  406f08:	b	406edc <ferror@plt+0x457c>
  406f0c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406f10:	add	x0, x0, #0x308
  406f14:	bl	406008 <ferror@plt+0x36a8>
  406f18:	ldr	w1, [x19, #348]
  406f1c:	cbz	w1, 406e30 <ferror@plt+0x44d0>
  406f20:	b	406ef4 <ferror@plt+0x4594>
  406f24:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406f28:	add	x0, x0, #0x2f8
  406f2c:	bl	406008 <ferror@plt+0x36a8>
  406f30:	ldr	w1, [x19, #344]
  406f34:	cbz	w1, 406e28 <ferror@plt+0x44c8>
  406f38:	b	406f0c <ferror@plt+0x45ac>
  406f3c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406f40:	add	x0, x0, #0x2e8
  406f44:	bl	406008 <ferror@plt+0x36a8>
  406f48:	ldrb	w1, [x19, #53]
  406f4c:	cbz	w1, 406e20 <ferror@plt+0x44c0>
  406f50:	b	406f24 <ferror@plt+0x45c4>
  406f54:	sub	sp, sp, #0x170
  406f58:	mov	x1, x19
  406f5c:	mov	x3, sp
  406f60:	mov	w20, w2
  406f64:	mov	x19, x3
  406f68:	mov	x0, x3
  406f6c:	mov	x2, x20
  406f70:	bl	402270 <memcpy@plt>
  406f74:	add	x0, x0, x20
  406f78:	mov	w1, #0x0                   	// #0
  406f7c:	mov	x2, #0x170                 	// #368
  406f80:	sub	x2, x2, x20
  406f84:	bl	4024e0 <memset@plt>
  406f88:	ldr	w1, [x19]
  406f8c:	cbz	w1, 406da8 <ferror@plt+0x4448>
  406f90:	b	406fbc <ferror@plt+0x465c>
  406f94:	adrp	x2, 419000 <ferror@plt+0x166a0>
  406f98:	add	x2, x2, #0x750
  406f9c:	add	x2, x2, #0x280
  406fa0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406fa4:	add	x0, x0, #0x218
  406fa8:	ldr	x1, [x2, w1, uxtw #3]
  406fac:	bl	406008 <ferror@plt+0x36a8>
  406fb0:	ldr	w1, [x19, #8]
  406fb4:	cbz	w1, 406db8 <ferror@plt+0x4458>
  406fb8:	b	40701c <ferror@plt+0x46bc>
  406fbc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406fc0:	add	x0, x0, #0x210
  406fc4:	bl	406008 <ferror@plt+0x36a8>
  406fc8:	ldr	w1, [x19, #4]
  406fcc:	cbz	w1, 406db0 <ferror@plt+0x4450>
  406fd0:	b	406f94 <ferror@plt+0x4634>
  406fd4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406fd8:	add	x0, x0, #0x258
  406fdc:	bl	406008 <ferror@plt+0x36a8>
  406fe0:	ldrh	w1, [x19, #18]
  406fe4:	cbz	w1, 406dd8 <ferror@plt+0x4478>
  406fe8:	b	4070dc <ferror@plt+0x477c>
  406fec:	adrp	x0, 418000 <ferror@plt+0x156a0>
  406ff0:	add	x0, x0, #0x248
  406ff4:	bl	406008 <ferror@plt+0x36a8>
  406ff8:	ldrh	w1, [x19, #16]
  406ffc:	cbz	w1, 406dd0 <ferror@plt+0x4470>
  407000:	b	406fd4 <ferror@plt+0x4674>
  407004:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407008:	add	x0, x0, #0x238
  40700c:	bl	406008 <ferror@plt+0x36a8>
  407010:	ldrh	w1, [x19, #14]
  407014:	cbz	w1, 406dc8 <ferror@plt+0x4468>
  407018:	b	406fec <ferror@plt+0x468c>
  40701c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407020:	add	x0, x0, #0x228
  407024:	bl	406008 <ferror@plt+0x36a8>
  407028:	ldrh	w1, [x19, #12]
  40702c:	cbz	w1, 406dc0 <ferror@plt+0x4460>
  407030:	b	407004 <ferror@plt+0x46a4>
  407034:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407038:	add	x0, x0, #0x2d8
  40703c:	bl	406008 <ferror@plt+0x36a8>
  407040:	ldrb	w1, [x19, #52]
  407044:	cbz	w1, 406e18 <ferror@plt+0x44b8>
  407048:	b	406f3c <ferror@plt+0x45dc>
  40704c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407050:	add	x0, x0, #0x2c8
  407054:	bl	406008 <ferror@plt+0x36a8>
  407058:	ldr	w1, [x19, #48]
  40705c:	cbz	w1, 406e10 <ferror@plt+0x44b0>
  407060:	b	407034 <ferror@plt+0x46d4>
  407064:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407068:	add	x0, x0, #0x2b8
  40706c:	bl	406008 <ferror@plt+0x36a8>
  407070:	ldr	w1, [x19, #44]
  407074:	cbz	w1, 406e08 <ferror@plt+0x44a8>
  407078:	b	40704c <ferror@plt+0x46ec>
  40707c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407080:	add	x0, x0, #0x2a8
  407084:	bl	406008 <ferror@plt+0x36a8>
  407088:	ldr	w1, [x19, #40]
  40708c:	cbz	w1, 406e00 <ferror@plt+0x44a0>
  407090:	b	407064 <ferror@plt+0x4704>
  407094:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407098:	add	x0, x0, #0x298
  40709c:	bl	406008 <ferror@plt+0x36a8>
  4070a0:	ldr	w1, [x19, #36]
  4070a4:	cbz	w1, 406df8 <ferror@plt+0x4498>
  4070a8:	b	40707c <ferror@plt+0x471c>
  4070ac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4070b0:	add	x0, x0, #0x288
  4070b4:	bl	406008 <ferror@plt+0x36a8>
  4070b8:	ldr	w1, [x19, #32]
  4070bc:	cbz	w1, 406df0 <ferror@plt+0x4490>
  4070c0:	b	407094 <ferror@plt+0x4734>
  4070c4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4070c8:	add	x0, x0, #0x278
  4070cc:	bl	406008 <ferror@plt+0x36a8>
  4070d0:	ldr	w1, [x19, #28]
  4070d4:	cbz	w1, 406de8 <ferror@plt+0x4488>
  4070d8:	b	4070ac <ferror@plt+0x474c>
  4070dc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4070e0:	add	x0, x0, #0x268
  4070e4:	bl	406008 <ferror@plt+0x36a8>
  4070e8:	ldr	w1, [x19, #24]
  4070ec:	cbz	w1, 406de0 <ferror@plt+0x4480>
  4070f0:	b	4070c4 <ferror@plt+0x4764>
  4070f4:	mov	w1, #0x4                   	// #4
  4070f8:	add	x2, x19, #0x4
  4070fc:	bl	40f3e0 <ferror@plt+0xca80>
  407100:	mov	x1, x0
  407104:	b	406c80 <ferror@plt+0x4320>
  407108:	mov	w1, #0x4                   	// #4
  40710c:	add	x2, x19, #0x4
  407110:	bl	40f3e0 <ferror@plt+0xca80>
  407114:	mov	x1, x0
  407118:	b	406d40 <ferror@plt+0x43e0>
  40711c:	mov	w1, #0x10                  	// #16
  407120:	add	x2, x22, #0xc
  407124:	bl	40f3e0 <ferror@plt+0xca80>
  407128:	mov	x1, x0
  40712c:	b	406c34 <ferror@plt+0x42d4>
  407130:	mov	w1, #0x10                  	// #16
  407134:	add	x2, x22, #0xc
  407138:	bl	40f3e0 <ferror@plt+0xca80>
  40713c:	mov	x1, x0
  407140:	b	406cf4 <ferror@plt+0x4394>
  407144:	mov	w1, #0x4                   	// #4
  407148:	add	x2, x2, #0x4
  40714c:	bl	40f3e0 <ferror@plt+0xca80>
  407150:	mov	x1, x0
  407154:	b	406c34 <ferror@plt+0x42d4>
  407158:	mov	w1, #0x4                   	// #4
  40715c:	add	x2, x2, #0x4
  407160:	bl	40f3e0 <ferror@plt+0xca80>
  407164:	mov	x1, x0
  407168:	b	406cf4 <ferror@plt+0x4394>
  40716c:	nop
  407170:	sub	sp, sp, #0x440
  407174:	mov	x2, #0x268                 	// #616
  407178:	add	x3, sp, #0x200
  40717c:	mov	w1, #0x0                   	// #0
  407180:	stp	x29, x30, [sp]
  407184:	mov	x29, sp
  407188:	stp	x19, x20, [sp, #16]
  40718c:	mov	x19, x0
  407190:	add	x0, sp, #0x1d8
  407194:	stp	xzr, xzr, [x3, #-232]
  407198:	stp	xzr, xzr, [x3, #-216]
  40719c:	stp	xzr, xzr, [x3, #-200]
  4071a0:	stp	xzr, xzr, [x3, #-184]
  4071a4:	stp	xzr, xzr, [x3, #-168]
  4071a8:	stp	xzr, xzr, [sp, #64]
  4071ac:	stp	xzr, xzr, [sp, #80]
  4071b0:	str	xzr, [sp, #96]
  4071b4:	stp	xzr, xzr, [sp, #104]
  4071b8:	stp	xzr, xzr, [sp, #120]
  4071bc:	stp	xzr, xzr, [sp, #136]
  4071c0:	str	xzr, [sp, #360]
  4071c4:	stp	xzr, xzr, [sp, #368]
  4071c8:	stp	xzr, xzr, [sp, #384]
  4071cc:	stp	xzr, xzr, [sp, #400]
  4071d0:	stp	xzr, xzr, [sp, #416]
  4071d4:	stp	xzr, xzr, [sp, #432]
  4071d8:	stp	xzr, xzr, [sp, #448]
  4071dc:	str	xzr, [sp, #464]
  4071e0:	bl	4024e0 <memset@plt>
  4071e4:	mov	x2, x19
  4071e8:	add	x0, sp, #0x118
  4071ec:	mov	w1, #0xa                   	// #10
  4071f0:	ldr	w3, [x2], #16
  4071f4:	sub	w3, w3, #0x10
  4071f8:	bl	416eb8 <ferror@plt+0x14558>
  4071fc:	ldr	x2, [sp, #296]
  407200:	cbz	x2, 407470 <ferror@plt+0x4b10>
  407204:	ldrh	w3, [x2], #4
  407208:	mov	w1, #0xc                   	// #12
  40720c:	add	x0, sp, #0x170
  407210:	stp	x21, x22, [sp, #32]
  407214:	sub	w3, w3, #0x4
  407218:	adrp	x19, 418000 <ferror@plt+0x156a0>
  40721c:	add	x19, x19, #0xbb0
  407220:	bl	416eb8 <ferror@plt+0x14558>
  407224:	adrp	x22, 418000 <ferror@plt+0x156a0>
  407228:	ldr	x2, [sp, #408]
  40722c:	mov	w1, #0x4                   	// #4
  407230:	add	x0, sp, #0x40
  407234:	add	x22, x22, #0xc58
  407238:	adrp	x21, 418000 <ferror@plt+0x156a0>
  40723c:	add	x21, x21, #0x1e0
  407240:	ldrh	w3, [x2], #4
  407244:	sub	w3, w3, #0x4
  407248:	bl	416eb8 <ferror@plt+0x14558>
  40724c:	ldr	x1, [sp, #416]
  407250:	mov	w0, #0x1e                  	// #30
  407254:	ldr	x2, [sp, #440]
  407258:	strh	w0, [sp, #494]
  40725c:	ldr	w1, [x1, #4]
  407260:	add	x0, sp, #0x1d8
  407264:	str	w1, [sp, #480]
  407268:	ldr	x1, [sp, #432]
  40726c:	ldr	w2, [x2, #4]
  407270:	str	w2, [sp, #1024]
  407274:	ldr	x2, [sp, #424]
  407278:	ldr	w1, [x1, #4]
  40727c:	str	w1, [sp, #1040]
  407280:	ldr	x1, [sp, #64]
  407284:	ldr	w2, [x2, #4]
  407288:	str	w2, [sp, #1036]
  40728c:	ldr	x2, [sp, #72]
  407290:	ldr	w1, [x1, #4]
  407294:	str	w1, [sp, #1028]
  407298:	ldr	x1, [sp, #448]
  40729c:	ldr	w2, [x2, #4]
  4072a0:	str	w2, [sp, #1032]
  4072a4:	ldur	x1, [x1, #4]
  4072a8:	str	x1, [sp, #1056]
  4072ac:	bl	406740 <ferror@plt+0x3de0>
  4072b0:	ldp	x0, x3, [sp, #376]
  4072b4:	mov	x1, x19
  4072b8:	ldr	w2, [x0, #4]
  4072bc:	add	x0, sp, #0x98
  4072c0:	ldr	w20, [x3, #4]
  4072c4:	add	x3, sp, #0x200
  4072c8:	stp	xzr, xzr, [sp, #152]
  4072cc:	stp	xzr, xzr, [x3, #-248]
  4072d0:	stp	xzr, xzr, [sp, #168]
  4072d4:	stp	xzr, xzr, [sp, #184]
  4072d8:	stp	xzr, xzr, [sp, #200]
  4072dc:	stp	xzr, xzr, [sp, #216]
  4072e0:	stp	xzr, xzr, [sp, #232]
  4072e4:	stp	xzr, xzr, [sp, #248]
  4072e8:	bl	402380 <sprintf@plt>
  4072ec:	mov	w2, w20
  4072f0:	mov	x1, x19
  4072f4:	add	x0, sp, #0xd8
  4072f8:	bl	402380 <sprintf@plt>
  4072fc:	adrp	x20, 418000 <ferror@plt+0x156a0>
  407300:	mov	x2, x22
  407304:	mov	x0, x21
  407308:	add	x1, sp, #0x98
  40730c:	add	x20, x20, #0x1f0
  407310:	bl	406008 <ferror@plt+0x36a8>
  407314:	bl	4065e8 <ferror@plt+0x3c88>
  407318:	add	x1, sp, #0xd8
  40731c:	mov	x0, x20
  407320:	bl	406008 <ferror@plt+0x36a8>
  407324:	bl	4065e8 <ferror@plt+0x3c88>
  407328:	ldr	x2, [sp, #392]
  40732c:	cbz	x2, 407484 <ferror@plt+0x4b24>
  407330:	ldrh	w3, [x2], #4
  407334:	mov	w1, #0x5                   	// #5
  407338:	add	x0, sp, #0x68
  40733c:	str	x23, [sp, #48]
  407340:	sub	w3, w3, #0x4
  407344:	bl	416eb8 <ferror@plt+0x14558>
  407348:	ldp	x2, x3, [sp, #120]
  40734c:	mov	x1, x19
  407350:	add	x0, sp, #0x98
  407354:	ldr	w2, [x2, #4]
  407358:	ldr	w23, [x3, #4]
  40735c:	add	x3, sp, #0x200
  407360:	stp	xzr, xzr, [sp, #152]
  407364:	stp	xzr, xzr, [x3, #-248]
  407368:	stp	xzr, xzr, [sp, #168]
  40736c:	stp	xzr, xzr, [sp, #184]
  407370:	stp	xzr, xzr, [sp, #200]
  407374:	stp	xzr, xzr, [sp, #216]
  407378:	stp	xzr, xzr, [sp, #232]
  40737c:	stp	xzr, xzr, [sp, #248]
  407380:	bl	402380 <sprintf@plt>
  407384:	mov	w2, w23
  407388:	mov	x1, x19
  40738c:	add	x0, sp, #0xd8
  407390:	bl	402380 <sprintf@plt>
  407394:	mov	x2, x22
  407398:	add	x1, sp, #0x98
  40739c:	mov	x0, x21
  4073a0:	bl	406008 <ferror@plt+0x36a8>
  4073a4:	bl	4065e8 <ferror@plt+0x3c88>
  4073a8:	mov	x0, x20
  4073ac:	add	x1, sp, #0xd8
  4073b0:	bl	406008 <ferror@plt+0x36a8>
  4073b4:	bl	4065e8 <ferror@plt+0x3c88>
  4073b8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4073bc:	ldr	x23, [sp, #48]
  4073c0:	ldr	w0, [x0, #1680]
  4073c4:	cbnz	w0, 4074c0 <ferror@plt+0x4b60>
  4073c8:	add	x0, sp, #0x40c
  4073cc:	bl	406228 <ferror@plt+0x38c8>
  4073d0:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  4073d4:	ldr	w0, [x0, #1716]
  4073d8:	cbz	w0, 407500 <ferror@plt+0x4ba0>
  4073dc:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4073e0:	ldr	w1, [sp, #480]
  4073e4:	adrp	x0, 419000 <ferror@plt+0x166a0>
  4073e8:	add	x0, x0, #0x750
  4073ec:	ldr	w2, [x2, #1684]
  4073f0:	add	x0, x0, #0x320
  4073f4:	ldr	x1, [x0, x1, lsl #3]
  4073f8:	cbnz	w2, 407518 <ferror@plt+0x4bb8>
  4073fc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407400:	add	x0, x0, #0x3d8
  407404:	bl	406008 <ferror@plt+0x36a8>
  407408:	ldr	x0, [sp, #80]
  40740c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  407410:	add	x1, x1, #0x378
  407414:	cbz	x0, 407534 <ferror@plt+0x4bd4>
  407418:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40741c:	add	x0, x0, #0x3e8
  407420:	bl	406008 <ferror@plt+0x36a8>
  407424:	ldr	x1, [sp, #96]
  407428:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40742c:	add	x0, x0, #0x3f8
  407430:	ldr	w1, [x1, #4]
  407434:	bl	406008 <ferror@plt+0x36a8>
  407438:	ldr	x0, [sp, #400]
  40743c:	cbz	x0, 40744c <ferror@plt+0x4aec>
  407440:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407444:	add	x0, x0, #0x408
  407448:	bl	406008 <ferror@plt+0x36a8>
  40744c:	ldr	x0, [sp, #112]
  407450:	cbz	x0, 407500 <ferror@plt+0x4ba0>
  407454:	ldp	x1, x2, [sp, #136]
  407458:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40745c:	add	x0, x0, #0x410
  407460:	ldr	w1, [x1, #4]
  407464:	ldr	w2, [x2, #4]
  407468:	bl	406008 <ferror@plt+0x36a8>
  40746c:	ldp	x21, x22, [sp, #32]
  407470:	mov	w0, #0x0                   	// #0
  407474:	ldp	x29, x30, [sp]
  407478:	ldp	x19, x20, [sp, #16]
  40747c:	add	sp, sp, #0x440
  407480:	ret
  407484:	adrp	x19, 41a000 <ferror@plt+0x176a0>
  407488:	add	x19, x19, #0xd98
  40748c:	mov	x0, x21
  407490:	mov	x1, x19
  407494:	adrp	x2, 418000 <ferror@plt+0x156a0>
  407498:	add	x2, x2, #0x390
  40749c:	bl	406008 <ferror@plt+0x36a8>
  4074a0:	bl	4065e8 <ferror@plt+0x3c88>
  4074a4:	mov	x0, x20
  4074a8:	mov	x1, x19
  4074ac:	bl	406008 <ferror@plt+0x36a8>
  4074b0:	bl	4065e8 <ferror@plt+0x3c88>
  4074b4:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4074b8:	ldr	w0, [x0, #1680]
  4074bc:	cbz	w0, 4073c8 <ferror@plt+0x4a68>
  4074c0:	ldr	w1, [sp, #1040]
  4074c4:	cbnz	w1, 407554 <ferror@plt+0x4bf4>
  4074c8:	ldr	w1, [sp, #1036]
  4074cc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4074d0:	add	x0, x0, #0x3a0
  4074d4:	bl	406008 <ferror@plt+0x36a8>
  4074d8:	ldr	x1, [sp, #1056]
  4074dc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4074e0:	add	x0, x0, #0x3a8
  4074e4:	bl	406008 <ferror@plt+0x36a8>
  4074e8:	ldr	w1, [sp, #1080]
  4074ec:	cbz	w1, 4073c8 <ferror@plt+0x4a68>
  4074f0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4074f4:	add	x0, x0, #0x3b8
  4074f8:	bl	406008 <ferror@plt+0x36a8>
  4074fc:	b	4073c8 <ferror@plt+0x4a68>
  407500:	mov	w0, #0x0                   	// #0
  407504:	ldp	x29, x30, [sp]
  407508:	ldp	x19, x20, [sp, #16]
  40750c:	ldp	x21, x22, [sp, #32]
  407510:	add	sp, sp, #0x440
  407514:	ret
  407518:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40751c:	add	x0, x0, #0x3c8
  407520:	bl	406008 <ferror@plt+0x36a8>
  407524:	ldr	x0, [sp, #80]
  407528:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40752c:	add	x1, x1, #0x378
  407530:	cbnz	x0, 407418 <ferror@plt+0x4ab8>
  407534:	ldr	x2, [sp, #88]
  407538:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40753c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  407540:	add	x0, x0, #0x388
  407544:	add	x1, x1, #0x380
  407548:	cmp	x2, #0x0
  40754c:	csel	x1, x1, x0, ne  // ne = any
  407550:	b	407418 <ferror@plt+0x4ab8>
  407554:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407558:	add	x0, x0, #0x398
  40755c:	bl	406008 <ferror@plt+0x36a8>
  407560:	b	4074c8 <ferror@plt+0x4b68>
  407564:	nop
  407568:	stp	x29, x30, [sp, #-176]!
  40756c:	mov	x29, sp
  407570:	ldr	w2, [x0]
  407574:	stp	x19, x20, [sp, #16]
  407578:	mov	x19, x0
  40757c:	mov	x20, x1
  407580:	cmp	w2, #0x5
  407584:	b.eq	407790 <ferror@plt+0x4e30>  // b.none
  407588:	b.le	407608 <ferror@plt+0x4ca8>
  40758c:	cmp	w2, #0x9
  407590:	b.eq	4077a8 <ferror@plt+0x4e48>  // b.none
  407594:	b.gt	4075e8 <ferror@plt+0x4c88>
  407598:	cmp	w2, #0x7
  40759c:	b.eq	4077fc <ferror@plt+0x4e9c>  // b.none
  4075a0:	cmp	w2, #0x8
  4075a4:	b.ne	4075c8 <ferror@plt+0x4c68>  // b.any
  4075a8:	ldr	x0, [x0, #16]
  4075ac:	ldr	w1, [x1, #544]
  4075b0:	ldr	w0, [x0, #264]
  4075b4:	cmp	w1, w0
  4075b8:	cset	w0, le
  4075bc:	ldp	x19, x20, [sp, #16]
  4075c0:	ldp	x29, x30, [sp], #176
  4075c4:	ret
  4075c8:	cmp	w2, #0x6
  4075cc:	b.ne	407a18 <ferror@plt+0x50b8>  // b.any
  4075d0:	ldr	x0, [x0, #16]
  4075d4:	ldr	w1, [x1, #548]
  4075d8:	ldr	w0, [x0, #264]
  4075dc:	cmp	w1, w0
  4075e0:	cset	w0, le
  4075e4:	b	4075bc <ferror@plt+0x4c5c>
  4075e8:	cmp	w2, #0xa
  4075ec:	b.ne	407630 <ferror@plt+0x4cd0>  // b.any
  4075f0:	ldr	w0, [x1, #576]
  4075f4:	ldr	x1, [x19, #16]
  4075f8:	ldr	w1, [x1, #268]
  4075fc:	cmp	w1, w0
  407600:	cset	w0, eq  // eq = none
  407604:	b	4075bc <ferror@plt+0x4c5c>
  407608:	cmp	w2, #0x2
  40760c:	b.eq	407750 <ferror@plt+0x4df0>  // b.none
  407610:	b.le	407658 <ferror@plt+0x4cf8>
  407614:	cmp	w2, #0x3
  407618:	b.eq	407774 <ferror@plt+0x4e14>  // b.none
  40761c:	ldr	x0, [x0, #16]
  407620:	bl	407568 <ferror@plt+0x4c08>
  407624:	cmp	w0, #0x0
  407628:	cset	w0, eq  // eq = none
  40762c:	b	4075bc <ferror@plt+0x4c5c>
  407630:	cmp	w2, #0xb
  407634:	b.ne	407a18 <ferror@plt+0x50b8>  // b.any
  407638:	ldr	w0, [x1, #608]
  40763c:	ldr	x1, [x19, #16]
  407640:	ldr	w2, [x1, #276]
  407644:	ldr	w1, [x1, #272]
  407648:	and	w0, w0, w2
  40764c:	cmp	w0, w1
  407650:	cset	w0, eq  // eq = none
  407654:	b	4075bc <ferror@plt+0x4c5c>
  407658:	cbnz	w2, 4076d8 <ferror@plt+0x4d78>
  40765c:	ldr	x19, [x0, #16]
  407660:	ldrh	w0, [x19, #6]
  407664:	cmp	w0, #0x1
  407668:	b.eq	407844 <ferror@plt+0x4ee4>  // b.none
  40766c:	ldr	w0, [x19, #264]
  407670:	cmn	w0, #0x1
  407674:	b.eq	407684 <ferror@plt+0x4d24>  // b.none
  407678:	ldr	w1, [x1, #548]
  40767c:	cmp	w0, w1
  407680:	b.ne	407780 <ferror@plt+0x4e20>  // b.any
  407684:	str	x21, [sp, #32]
  407688:	ldrsh	w21, [x19, #4]
  40768c:	cbz	w21, 4076c4 <ferror@plt+0x4d64>
  407690:	add	x20, x20, #0x118
  407694:	b	4076b0 <ferror@plt+0x4d50>
  407698:	ldrh	w0, [x19, #6]
  40769c:	cmp	w0, #0x2
  4076a0:	b.eq	4078a0 <ferror@plt+0x4f40>  // b.none
  4076a4:	ldr	x19, [x19, #280]
  4076a8:	cbz	x19, 4078e4 <ferror@plt+0x4f84>
  4076ac:	ldrsh	w21, [x19, #4]
  4076b0:	mov	w2, w21
  4076b4:	mov	x1, x19
  4076b8:	mov	x0, x20
  4076bc:	bl	40ec50 <ferror@plt+0xc2f0>
  4076c0:	cbnz	w0, 407698 <ferror@plt+0x4d38>
  4076c4:	ldr	x21, [sp, #32]
  4076c8:	mov	w0, #0x1                   	// #1
  4076cc:	ldp	x19, x20, [sp, #16]
  4076d0:	ldp	x29, x30, [sp], #176
  4076d4:	ret
  4076d8:	cmp	w2, #0x1
  4076dc:	b.ne	407a18 <ferror@plt+0x50b8>  // b.any
  4076e0:	ldr	x19, [x0, #16]
  4076e4:	ldrh	w0, [x19, #6]
  4076e8:	cmp	w0, #0x1
  4076ec:	b.eq	407814 <ferror@plt+0x4eb4>  // b.none
  4076f0:	ldr	w0, [x19, #264]
  4076f4:	cmn	w0, #0x1
  4076f8:	b.eq	407708 <ferror@plt+0x4da8>  // b.none
  4076fc:	ldr	w1, [x1, #544]
  407700:	cmp	w0, w1
  407704:	b.ne	407780 <ferror@plt+0x4e20>  // b.any
  407708:	str	x21, [sp, #32]
  40770c:	ldrsh	w21, [x19, #4]
  407710:	cbz	w21, 4076c4 <ferror@plt+0x4d64>
  407714:	add	x20, x20, #0x10
  407718:	b	407734 <ferror@plt+0x4dd4>
  40771c:	ldrh	w0, [x19, #6]
  407720:	cmp	w0, #0x2
  407724:	b.eq	40785c <ferror@plt+0x4efc>  // b.none
  407728:	ldr	x19, [x19, #280]
  40772c:	cbz	x19, 4078e4 <ferror@plt+0x4f84>
  407730:	ldrsh	w21, [x19, #4]
  407734:	mov	w2, w21
  407738:	mov	x1, x19
  40773c:	mov	x0, x20
  407740:	bl	40ec50 <ferror@plt+0xc2f0>
  407744:	cbnz	w0, 40771c <ferror@plt+0x4dbc>
  407748:	ldr	x21, [sp, #32]
  40774c:	b	4076c8 <ferror@plt+0x4d68>
  407750:	ldr	x0, [x0, #16]
  407754:	bl	407568 <ferror@plt+0x4c08>
  407758:	cbnz	w0, 4076c8 <ferror@plt+0x4d68>
  40775c:	ldr	x0, [x19, #8]
  407760:	mov	x1, x20
  407764:	bl	407568 <ferror@plt+0x4c08>
  407768:	cmp	w0, #0x0
  40776c:	cset	w0, ne  // ne = any
  407770:	b	4075bc <ferror@plt+0x4c5c>
  407774:	ldr	x0, [x0, #16]
  407778:	bl	407568 <ferror@plt+0x4c08>
  40777c:	cbnz	w0, 40775c <ferror@plt+0x4dfc>
  407780:	mov	w0, #0x0                   	// #0
  407784:	ldp	x19, x20, [sp, #16]
  407788:	ldp	x29, x30, [sp], #176
  40778c:	ret
  407790:	ldr	x0, [x0, #16]
  407794:	ldr	w1, [x1, #548]
  407798:	ldr	w0, [x0, #264]
  40779c:	cmp	w1, w0
  4077a0:	cset	w0, ge  // ge = tcont
  4077a4:	b	4075bc <ferror@plt+0x4c5c>
  4077a8:	ldrh	w0, [x1, #22]
  4077ac:	cmp	w0, #0x1
  4077b0:	b.eq	4078f0 <ferror@plt+0x4f90>  // b.none
  4077b4:	ldr	w19, [x1, #544]
  4077b8:	cmp	w0, #0x11
  4077bc:	b.eq	407940 <ferror@plt+0x4fe0>  // b.none
  4077c0:	cmp	w0, #0x10
  4077c4:	b.eq	407854 <ferror@plt+0x4ef4>  // b.none
  4077c8:	cmp	w0, #0x28
  4077cc:	b.eq	407934 <ferror@plt+0x4fd4>  // b.none
  4077d0:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4077d4:	add	x20, x20, #0xdf0
  4077d8:	ldr	w0, [x20, #2248]
  4077dc:	cbz	w0, 407954 <ferror@plt+0x4ff4>
  4077e0:	cmp	w19, w0
  4077e4:	b.lt	407780 <ferror@plt+0x4e20>  // b.tstop
  4077e8:	ldr	w0, [x20, #2252]
  4077ec:	cmp	w0, w19
  4077f0:	b.lt	407780 <ferror@plt+0x4e20>  // b.tstop
  4077f4:	mov	w0, #0x1                   	// #1
  4077f8:	b	4076cc <ferror@plt+0x4d6c>
  4077fc:	ldr	x0, [x0, #16]
  407800:	ldr	w1, [x1, #544]
  407804:	ldr	w0, [x0, #264]
  407808:	cmp	w1, w0
  40780c:	cset	w0, ge  // ge = tcont
  407810:	b	4075bc <ferror@plt+0x4c5c>
  407814:	ldr	x0, [x19, #8]
  407818:	cbz	x0, 4076c8 <ferror@plt+0x4d68>
  40781c:	ldr	x3, [x1, #24]
  407820:	cmp	x3, #0x0
  407824:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  407828:	add	x1, x1, #0xd98
  40782c:	csel	x1, x1, x3, eq  // eq = none
  407830:	mov	w2, #0x0                   	// #0
  407834:	bl	402730 <fnmatch@plt>
  407838:	cmp	w0, #0x0
  40783c:	cset	w0, eq  // eq = none
  407840:	b	4075bc <ferror@plt+0x4c5c>
  407844:	ldr	x0, [x19, #8]
  407848:	cbz	x0, 4076c8 <ferror@plt+0x4d68>
  40784c:	ldr	x3, [x1, #288]
  407850:	b	407820 <ferror@plt+0x4ec0>
  407854:	lsr	w0, w19, #31
  407858:	b	4075bc <ferror@plt+0x4c5c>
  40785c:	ldrh	w0, [x20, #6]
  407860:	cmp	w0, #0xa
  407864:	b.ne	407728 <ferror@plt+0x4dc8>  // b.any
  407868:	ldr	w0, [x20, #8]
  40786c:	cbnz	w0, 407728 <ferror@plt+0x4dc8>
  407870:	ldr	w0, [x20, #12]
  407874:	cbnz	w0, 407728 <ferror@plt+0x4dc8>
  407878:	ldr	w0, [x20, #16]
  40787c:	cmn	w0, #0x10, lsl #12
  407880:	b.ne	407728 <ferror@plt+0x4dc8>  // b.any
  407884:	mov	w2, w21
  407888:	mov	x1, x19
  40788c:	mov	x0, x20
  407890:	bl	405300 <ferror@plt+0x29a0>
  407894:	cbnz	w0, 407728 <ferror@plt+0x4dc8>
  407898:	ldr	x21, [sp, #32]
  40789c:	b	4076c8 <ferror@plt+0x4d68>
  4078a0:	ldrh	w0, [x20, #6]
  4078a4:	cmp	w0, #0xa
  4078a8:	b.ne	4076a4 <ferror@plt+0x4d44>  // b.any
  4078ac:	ldr	w0, [x20, #8]
  4078b0:	cbnz	w0, 4076a4 <ferror@plt+0x4d44>
  4078b4:	ldr	w0, [x20, #12]
  4078b8:	cbnz	w0, 4076a4 <ferror@plt+0x4d44>
  4078bc:	ldr	w0, [x20, #16]
  4078c0:	cmn	w0, #0x10, lsl #12
  4078c4:	b.ne	4076a4 <ferror@plt+0x4d44>  // b.any
  4078c8:	mov	w2, w21
  4078cc:	mov	x1, x19
  4078d0:	mov	x0, x20
  4078d4:	bl	405300 <ferror@plt+0x29a0>
  4078d8:	cbnz	w0, 4076a4 <ferror@plt+0x4d44>
  4078dc:	ldr	x21, [sp, #32]
  4078e0:	b	4076c8 <ferror@plt+0x4d68>
  4078e4:	mov	w0, #0x0                   	// #0
  4078e8:	ldr	x21, [sp, #32]
  4078ec:	b	407784 <ferror@plt+0x4e24>
  4078f0:	ldr	x19, [x1, #24]
  4078f4:	cbz	x19, 4076c8 <ferror@plt+0x4d68>
  4078f8:	ldrb	w0, [x19]
  4078fc:	cmp	w0, #0x40
  407900:	b.ne	407780 <ferror@plt+0x4e20>  // b.any
  407904:	mov	x0, x19
  407908:	bl	4022b0 <strlen@plt>
  40790c:	cmp	x0, #0x6
  407910:	b.ne	407780 <ferror@plt+0x4e20>  // b.any
  407914:	add	x0, x19, #0x1
  407918:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40791c:	add	x1, x1, #0x420
  407920:	bl	4026f0 <strspn@plt>
  407924:	cmp	x0, #0x5
  407928:	b.eq	4076c8 <ferror@plt+0x4d68>  // b.none
  40792c:	mov	w0, #0x0                   	// #0
  407930:	b	407784 <ferror@plt+0x4e24>
  407934:	cmp	w19, #0x3ff
  407938:	cset	w0, gt
  40793c:	b	4075bc <ferror@plt+0x4c5c>
  407940:	cbnz	w19, 407780 <ferror@plt+0x4e20>
  407944:	ldr	w0, [x1, #24]
  407948:	cbnz	w0, 407780 <ferror@plt+0x4e20>
  40794c:	mov	w0, #0x1                   	// #1
  407950:	b	4076cc <ferror@plt+0x4d6c>
  407954:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407958:	add	x0, x0, #0x438
  40795c:	str	x21, [sp, #32]
  407960:	bl	4028d0 <getenv@plt>
  407964:	cbz	x0, 4079d8 <ferror@plt+0x5078>
  407968:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40796c:	add	x1, x1, #0x4a0
  407970:	bl	402780 <fopen64@plt>
  407974:	mov	x21, x0
  407978:	cbz	x0, 4079bc <ferror@plt+0x505c>
  40797c:	add	x3, x20, #0x8cc
  407980:	add	x2, x20, #0x8c8
  407984:	adrp	x1, 418000 <ferror@plt+0x156a0>
  407988:	add	x1, x1, #0x480
  40798c:	bl	402490 <__isoc99_fscanf@plt>
  407990:	cmp	w0, #0x1
  407994:	b.gt	4079a8 <ferror@plt+0x5048>
  407998:	mov	w1, #0x400                 	// #1024
  40799c:	mov	w0, #0x1387                	// #4999
  4079a0:	str	w1, [x20, #2248]
  4079a4:	str	w0, [x20, #2252]
  4079a8:	mov	x0, x21
  4079ac:	bl	402440 <fclose@plt>
  4079b0:	ldr	w0, [x20, #2248]
  4079b4:	ldr	x21, [sp, #32]
  4079b8:	b	4077e0 <ferror@plt+0x4e80>
  4079bc:	mov	w1, #0x400                 	// #1024
  4079c0:	mov	w2, #0x1387                	// #4999
  4079c4:	mov	w0, w1
  4079c8:	ldr	x21, [sp, #32]
  4079cc:	str	w1, [x20, #2248]
  4079d0:	str	w2, [x20, #2252]
  4079d4:	b	4077e0 <ferror@plt+0x4e80>
  4079d8:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4079dc:	add	x0, x0, #0xc38
  4079e0:	bl	4028d0 <getenv@plt>
  4079e4:	cmp	x0, #0x0
  4079e8:	adrp	x3, 417000 <ferror@plt+0x146a0>
  4079ec:	add	x3, x3, #0xc30
  4079f0:	csel	x3, x3, x0, eq  // eq = none
  4079f4:	adrp	x4, 418000 <ferror@plt+0x156a0>
  4079f8:	add	x0, sp, #0x30
  4079fc:	add	x4, x4, #0x458
  407a00:	adrp	x2, 417000 <ferror@plt+0x146a0>
  407a04:	mov	x1, #0x7f                  	// #127
  407a08:	add	x2, x2, #0xc48
  407a0c:	bl	402400 <snprintf@plt>
  407a10:	add	x0, sp, #0x30
  407a14:	b	407968 <ferror@plt+0x5008>
  407a18:	str	x21, [sp, #32]
  407a1c:	bl	4025d0 <abort@plt>
  407a20:	sub	sp, sp, #0x360
  407a24:	mov	x2, #0x268                 	// #616
  407a28:	stp	x29, x30, [sp]
  407a2c:	mov	x29, sp
  407a30:	stp	x19, x20, [sp, #16]
  407a34:	mov	x19, x0
  407a38:	mov	x20, x1
  407a3c:	add	x0, sp, #0xf8
  407a40:	mov	w1, #0x0                   	// #0
  407a44:	bl	4024e0 <memset@plt>
  407a48:	mov	x2, x19
  407a4c:	adrp	x4, 418000 <ferror@plt+0x156a0>
  407a50:	add	x4, x4, #0x1d8
  407a54:	mov	w1, #0x7                   	// #7
  407a58:	add	x0, sp, #0x38
  407a5c:	str	x4, [sp, #840]
  407a60:	ldr	w3, [x2], #32
  407a64:	str	x4, [sp, #848]
  407a68:	sub	w3, w3, #0x20
  407a6c:	bl	416eb8 <ferror@plt+0x14558>
  407a70:	ldrb	w0, [x19, #17]
  407a74:	mov	w2, #0x1                   	// #1
  407a78:	ldr	w1, [x19, #20]
  407a7c:	ldrb	w3, [x19, #18]
  407a80:	cmp	w0, #0x1
  407a84:	str	w0, [sp, #256]
  407a88:	strh	w2, [sp, #270]
  407a8c:	strh	w2, [sp, #534]
  407a90:	str	w1, [sp, #792]
  407a94:	str	w3, [sp, #800]
  407a98:	str	w1, [sp, #812]
  407a9c:	b.eq	407c38 <ferror@plt+0x52d8>  // b.none
  407aa0:	cmp	w0, #0x2
  407aa4:	b.eq	407c1c <ferror@plt+0x52bc>  // b.none
  407aa8:	cmp	w0, #0x5
  407aac:	b.ne	407ab8 <ferror@plt+0x5158>  // b.any
  407ab0:	ldr	w0, [x20]
  407ab4:	tbz	w0, #6, 407c08 <ferror@plt+0x52a8>
  407ab8:	ldr	x0, [sp, #88]
  407abc:	cbz	x0, 407acc <ferror@plt+0x516c>
  407ac0:	ldur	d0, [x0, #4]
  407ac4:	add	x0, sp, #0x400
  407ac8:	stur	d0, [x0, #-220]
  407acc:	ldr	x1, [sp, #56]
  407ad0:	cbz	x1, 407b0c <ferror@plt+0x51ac>
  407ad4:	ldrh	w19, [x1], #4
  407ad8:	add	x3, sp, #0x78
  407adc:	str	x21, [sp, #32]
  407ae0:	mov	x0, x3
  407ae4:	sub	w21, w19, #0x4
  407ae8:	sxtw	x2, w21
  407aec:	bl	402270 <memcpy@plt>
  407af0:	strb	wzr, [x0, w21, sxtw]
  407af4:	mov	x3, x0
  407af8:	ldrb	w0, [sp, #120]
  407afc:	cbz	w0, 407c54 <ferror@plt+0x52f4>
  407b00:	ldr	x21, [sp, #32]
  407b04:	str	x3, [sp, #272]
  407b08:	str	x3, [sp, #840]
  407b0c:	ldr	x0, [sp, #72]
  407b10:	cbz	x0, 407b1c <ferror@plt+0x51bc>
  407b14:	ldr	w0, [x0, #4]
  407b18:	str	w0, [sp, #796]
  407b1c:	ldr	x0, [x20, #16]
  407b20:	cbz	x0, 407b30 <ferror@plt+0x51d0>
  407b24:	add	x1, sp, #0xf8
  407b28:	bl	407568 <ferror@plt+0x4c08>
  407b2c:	cbz	w0, 407c08 <ferror@plt+0x52a8>
  407b30:	add	x0, sp, #0xf8
  407b34:	bl	406af8 <ferror@plt+0x4198>
  407b38:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  407b3c:	ldr	w0, [x0, #1692]
  407b40:	cbnz	w0, 407c8c <ferror@plt+0x532c>
  407b44:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  407b48:	ldr	w0, [x0, #1680]
  407b4c:	cbz	w0, 407c08 <ferror@plt+0x52a8>
  407b50:	ldr	x0, [sp, #104]
  407b54:	cbz	x0, 407b84 <ferror@plt+0x5224>
  407b58:	ldrb	w3, [x0, #4]
  407b5c:	mov	w2, #0x2d                  	// #45
  407b60:	mov	w1, #0x3c                  	// #60
  407b64:	mov	w4, #0x3e                  	// #62
  407b68:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407b6c:	add	x0, x0, #0x488
  407b70:	tst	x3, #0x1
  407b74:	csel	w1, w2, w1, ne  // ne = any
  407b78:	tst	x3, #0x2
  407b7c:	csel	w2, w2, w4, ne  // ne = any
  407b80:	bl	406008 <ferror@plt+0x36a8>
  407b84:	ldr	x1, [sp, #64]
  407b88:	cbz	x1, 407bb4 <ferror@plt+0x5254>
  407b8c:	ldr	w2, [x1, #8]
  407b90:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407b94:	ldr	w1, [x1, #4]
  407b98:	add	x0, x0, #0x490
  407b9c:	and	w3, w2, #0xff
  407ba0:	lsr	w4, w2, #12
  407ba4:	ubfx	x2, x2, #8, #12
  407ba8:	and	w4, w4, #0xffffff00
  407bac:	orr	w3, w4, w3
  407bb0:	bl	406008 <ferror@plt+0x36a8>
  407bb4:	ldr	x19, [sp, #80]
  407bb8:	cbz	x19, 407c08 <ferror@plt+0x52a8>
  407bbc:	ldrh	w20, [x19]
  407bc0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407bc4:	add	x0, x0, #0x4a8
  407bc8:	bl	406008 <ferror@plt+0x36a8>
  407bcc:	sub	w20, w20, #0x4
  407bd0:	sxtw	x20, w20
  407bd4:	cmp	xzr, x20, lsr #2
  407bd8:	lsr	x20, x20, #2
  407bdc:	b.eq	407c08 <ferror@plt+0x52a8>  // b.none
  407be0:	add	x20, x19, x20, lsl #2
  407be4:	str	x21, [sp, #32]
  407be8:	adrp	x21, 418000 <ferror@plt+0x156a0>
  407bec:	add	x21, x21, #0x4b0
  407bf0:	ldr	w1, [x19, #4]!
  407bf4:	mov	x0, x21
  407bf8:	bl	406008 <ferror@plt+0x36a8>
  407bfc:	cmp	x19, x20
  407c00:	b.ne	407bf0 <ferror@plt+0x5290>  // b.any
  407c04:	ldr	x21, [sp, #32]
  407c08:	mov	w0, #0x0                   	// #0
  407c0c:	ldp	x29, x30, [sp]
  407c10:	ldp	x19, x20, [sp, #16]
  407c14:	add	sp, sp, #0x360
  407c18:	ret
  407c1c:	ldr	w0, [x20]
  407c20:	tbnz	w0, #4, 407ab8 <ferror@plt+0x5158>
  407c24:	mov	w0, #0x0                   	// #0
  407c28:	ldp	x29, x30, [sp]
  407c2c:	ldp	x19, x20, [sp, #16]
  407c30:	add	sp, sp, #0x360
  407c34:	ret
  407c38:	ldr	w0, [x20]
  407c3c:	tbnz	w0, #5, 407ab8 <ferror@plt+0x5158>
  407c40:	mov	w0, #0x0                   	// #0
  407c44:	ldp	x29, x30, [sp]
  407c48:	ldp	x19, x20, [sp, #16]
  407c4c:	add	sp, sp, #0x360
  407c50:	ret
  407c54:	cmp	w21, #0x0
  407c58:	b.le	407b00 <ferror@plt+0x51a0>
  407c5c:	add	x0, x3, #0x1
  407c60:	sub	w2, w19, #0x5
  407c64:	add	x2, x2, x0
  407c68:	mov	x0, x3
  407c6c:	mov	w4, #0x40                  	// #64
  407c70:	ldrb	w1, [x0]
  407c74:	cbnz	w1, 407c7c <ferror@plt+0x531c>
  407c78:	strb	w4, [x0]
  407c7c:	add	x0, x0, #0x1
  407c80:	cmp	x2, x0
  407c84:	b.ne	407c70 <ferror@plt+0x5310>  // b.any
  407c88:	b	407b00 <ferror@plt+0x51a0>
  407c8c:	add	x0, sp, #0x38
  407c90:	mov	w1, #0x5                   	// #5
  407c94:	bl	4064e8 <ferror@plt+0x3b88>
  407c98:	b	407b44 <ferror@plt+0x51e4>
  407c9c:	nop
  407ca0:	stp	x29, x30, [sp, #-144]!
  407ca4:	mov	w2, #0x11                  	// #17
  407ca8:	mov	x29, sp
  407cac:	stp	x19, x20, [sp, #16]
  407cb0:	mov	x19, x0
  407cb4:	strh	w2, [x0, #22]
  407cb8:	strh	w2, [x0, #286]
  407cbc:	cbz	x1, 407cd8 <ferror@plt+0x5378>
  407cc0:	mov	x0, x1
  407cc4:	ldrh	w1, [x19, #12]
  407cc8:	str	w1, [x19, #24]
  407ccc:	mov	x1, x19
  407cd0:	bl	407568 <ferror@plt+0x4c08>
  407cd4:	cbz	w0, 407de4 <ferror@plt+0x5484>
  407cd8:	mov	x0, x19
  407cdc:	stp	x21, x22, [sp, #32]
  407ce0:	str	x23, [sp, #48]
  407ce4:	bl	406740 <ferror@plt+0x3de0>
  407ce8:	ldrh	w0, [x19, #12]
  407cec:	cmp	w0, #0x3
  407cf0:	b.ne	407db8 <ferror@plt+0x5458>  // b.any
  407cf4:	adrp	x20, 418000 <ferror@plt+0x156a0>
  407cf8:	add	x21, x20, #0x1d8
  407cfc:	ldr	w20, [x19, #576]
  407d00:	cbz	w20, 407dd4 <ferror@plt+0x5474>
  407d04:	adrp	x22, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  407d08:	add	x22, x22, #0xdf0
  407d0c:	ldr	w0, [x22, #2256]
  407d10:	cbz	w0, 407e44 <ferror@plt+0x54e4>
  407d14:	mov	w0, w20
  407d18:	adrp	x20, 418000 <ferror@plt+0x156a0>
  407d1c:	bl	4121b0 <ferror@plt+0xf850>
  407d20:	add	x20, x20, #0x1d8
  407d24:	mov	x22, x0
  407d28:	adrp	x23, 418000 <ferror@plt+0x156a0>
  407d2c:	add	x23, x23, #0x1e0
  407d30:	mov	x1, x21
  407d34:	mov	x0, x23
  407d38:	adrp	x2, 418000 <ferror@plt+0x156a0>
  407d3c:	add	x2, x2, #0xc58
  407d40:	adrp	x21, 418000 <ferror@plt+0x156a0>
  407d44:	bl	406008 <ferror@plt+0x36a8>
  407d48:	add	x21, x21, #0x1f0
  407d4c:	bl	4065e8 <ferror@plt+0x3c88>
  407d50:	mov	x1, x22
  407d54:	mov	x0, x21
  407d58:	adrp	x22, 41a000 <ferror@plt+0x176a0>
  407d5c:	bl	406008 <ferror@plt+0x36a8>
  407d60:	add	x22, x22, #0xd98
  407d64:	bl	4065e8 <ferror@plt+0x3c88>
  407d68:	mov	x2, x20
  407d6c:	mov	x0, x23
  407d70:	mov	x1, x22
  407d74:	bl	406008 <ferror@plt+0x36a8>
  407d78:	bl	4065e8 <ferror@plt+0x3c88>
  407d7c:	mov	x1, x22
  407d80:	mov	x0, x21
  407d84:	bl	406008 <ferror@plt+0x36a8>
  407d88:	bl	4065e8 <ferror@plt+0x3c88>
  407d8c:	add	x0, x19, #0x234
  407d90:	bl	406228 <ferror@plt+0x38c8>
  407d94:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  407d98:	ldr	w0, [x0, #1680]
  407d9c:	cbnz	w0, 407df4 <ferror@plt+0x5494>
  407da0:	mov	w0, #0x0                   	// #0
  407da4:	ldp	x19, x20, [sp, #16]
  407da8:	ldp	x21, x22, [sp, #32]
  407dac:	ldr	x23, [sp, #48]
  407db0:	ldp	x29, x30, [sp], #144
  407db4:	ret
  407db8:	rev16	w0, w0
  407dbc:	add	x1, sp, #0x48
  407dc0:	mov	w2, #0x10                  	// #16
  407dc4:	bl	4124e0 <ferror@plt+0xfb80>
  407dc8:	ldr	w20, [x19, #576]
  407dcc:	mov	x21, x0
  407dd0:	cbnz	w20, 407d04 <ferror@plt+0x53a4>
  407dd4:	adrp	x20, 418000 <ferror@plt+0x156a0>
  407dd8:	add	x20, x20, #0x1d8
  407ddc:	mov	x22, x20
  407de0:	b	407d28 <ferror@plt+0x53c8>
  407de4:	mov	w0, #0x1                   	// #1
  407de8:	ldp	x19, x20, [sp, #16]
  407dec:	ldp	x29, x30, [sp], #144
  407df0:	ret
  407df4:	ldr	w1, [x19, #568]
  407df8:	cbnz	w1, 407e34 <ferror@plt+0x54d4>
  407dfc:	ldr	w1, [x19, #564]
  407e00:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407e04:	add	x0, x0, #0x3a0
  407e08:	bl	406008 <ferror@plt+0x36a8>
  407e0c:	ldr	x1, [x19, #584]
  407e10:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407e14:	add	x0, x0, #0x3a8
  407e18:	bl	406008 <ferror@plt+0x36a8>
  407e1c:	ldr	w1, [x19, #608]
  407e20:	cbz	w1, 407da0 <ferror@plt+0x5440>
  407e24:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407e28:	add	x0, x0, #0x3b8
  407e2c:	bl	406008 <ferror@plt+0x36a8>
  407e30:	b	407da0 <ferror@plt+0x5440>
  407e34:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407e38:	add	x0, x0, #0x398
  407e3c:	bl	406008 <ferror@plt+0x36a8>
  407e40:	b	407dfc <ferror@plt+0x549c>
  407e44:	add	x0, sp, #0x58
  407e48:	mov	w1, #0x0                   	// #0
  407e4c:	bl	415020 <ferror@plt+0x126c0>
  407e50:	tbnz	w0, #31, 407e70 <ferror@plt+0x5510>
  407e54:	add	x0, sp, #0x58
  407e58:	bl	412440 <ferror@plt+0xfae0>
  407e5c:	add	x0, sp, #0x58
  407e60:	bl	414e28 <ferror@plt+0x124c8>
  407e64:	mov	w0, #0x1                   	// #1
  407e68:	str	w0, [x22, #2256]
  407e6c:	b	407d14 <ferror@plt+0x53b4>
  407e70:	mov	w0, #0x1                   	// #1
  407e74:	bl	4022c0 <exit@plt>
  407e78:	sub	sp, sp, #0x2f0
  407e7c:	mov	x2, #0x268                 	// #616
  407e80:	stp	x29, x30, [sp]
  407e84:	mov	x29, sp
  407e88:	stp	x19, x20, [sp, #16]
  407e8c:	mov	x19, x0
  407e90:	add	x0, sp, #0x88
  407e94:	stp	x21, x22, [sp, #32]
  407e98:	mov	x21, x1
  407e9c:	mov	w1, #0x0                   	// #0
  407ea0:	bl	4024e0 <memset@plt>
  407ea4:	mov	x2, x19
  407ea8:	mov	w1, #0x7                   	// #7
  407eac:	add	x0, sp, #0x48
  407eb0:	ldr	w3, [x2], #32
  407eb4:	sub	w3, w3, #0x20
  407eb8:	bl	416eb8 <ferror@plt+0x14558>
  407ebc:	ldr	x1, [sp, #120]
  407ec0:	cbz	x1, 408384 <ferror@plt+0x5a24>
  407ec4:	stp	x23, x24, [sp, #48]
  407ec8:	mov	w2, #0x7                   	// #7
  407ecc:	ldr	w0, [x19, #20]
  407ed0:	ldrb	w3, [x19, #17]
  407ed4:	mov	x22, #0x0                   	// #0
  407ed8:	str	w3, [sp, #144]
  407edc:	str	w2, [sp, #688]
  407ee0:	str	w0, [sp, #700]
  407ee4:	ldr	x0, [sp, #72]
  407ee8:	ldr	w2, [x1, #4]
  407eec:	ldrh	w3, [x19, #18]
  407ef0:	ldr	x1, [x19, #24]
  407ef4:	strh	w3, [sp, #148]
  407ef8:	str	w2, [sp, #692]
  407efc:	str	x1, [sp, #720]
  407f00:	cbz	x0, 407f14 <ferror@plt+0x55b4>
  407f04:	add	x22, x0, #0x4
  407f08:	ldr	w0, [x0, #4]
  407f0c:	str	w0, [sp, #680]
  407f10:	str	w0, [sp, #712]
  407f14:	ldr	x0, [sp, #112]
  407f18:	cbz	x0, 407f24 <ferror@plt+0x55c4>
  407f1c:	ldr	w0, [x0, #4]
  407f20:	str	w0, [sp, #704]
  407f24:	ldp	x20, x19, [sp, #88]
  407f28:	ldr	x0, [sp, #104]
  407f2c:	cmp	x20, #0x0
  407f30:	add	x1, x20, #0x4
  407f34:	csel	x20, x1, x20, ne  // ne = any
  407f38:	add	x1, x19, #0x4
  407f3c:	cmp	x19, #0x0
  407f40:	csel	x19, x1, x19, ne  // ne = any
  407f44:	cbz	x0, 408250 <ferror@plt+0x58f0>
  407f48:	ldr	w24, [x0, #4]
  407f4c:	mov	w23, #0x1                   	// #1
  407f50:	ldr	x1, [x21, #16]
  407f54:	add	x0, sp, #0x88
  407f58:	bl	407ca0 <ferror@plt+0x5340>
  407f5c:	mov	w21, w0
  407f60:	cbnz	w0, 408208 <ferror@plt+0x58a8>
  407f64:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  407f68:	ldr	w0, [x0, #1680]
  407f6c:	cbz	w0, 40817c <ferror@plt+0x581c>
  407f70:	cbz	x22, 407fd4 <ferror@plt+0x5674>
  407f74:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  407f78:	ldr	w1, [x22, #4]
  407f7c:	ldr	w0, [x0, #1684]
  407f80:	cbnz	w0, 40827c <ferror@plt+0x591c>
  407f84:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407f88:	add	x0, x0, #0x4c0
  407f8c:	bl	406008 <ferror@plt+0x36a8>
  407f90:	ldr	w1, [x22, #12]
  407f94:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407f98:	add	x0, x0, #0x4d0
  407f9c:	bl	406008 <ferror@plt+0x36a8>
  407fa0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407fa4:	add	x0, x0, #0x4e0
  407fa8:	bl	406008 <ferror@plt+0x36a8>
  407fac:	ldr	w0, [x22, #20]
  407fb0:	tbnz	w0, #0, 4082fc <ferror@plt+0x599c>
  407fb4:	tbnz	w0, #1, 4082e4 <ferror@plt+0x5984>
  407fb8:	tbnz	w0, #2, 4082b8 <ferror@plt+0x5958>
  407fbc:	tbnz	w0, #3, 4082a0 <ferror@plt+0x5940>
  407fc0:	tbnz	w0, #4, 4082d0 <ferror@plt+0x5970>
  407fc4:	cbz	w0, 408324 <ferror@plt+0x59c4>
  407fc8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407fcc:	add	x0, x0, #0x538
  407fd0:	bl	406008 <ferror@plt+0x36a8>
  407fd4:	cbz	x20, 40805c <ferror@plt+0x56fc>
  407fd8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  407fdc:	ldr	w0, [x0, #1684]
  407fe0:	cbnz	w0, 40826c <ferror@plt+0x590c>
  407fe4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407fe8:	add	x0, x0, #0x550
  407fec:	bl	406008 <ferror@plt+0x36a8>
  407ff0:	ldr	w1, [x20]
  407ff4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  407ff8:	add	x0, x0, #0x560
  407ffc:	bl	406008 <ferror@plt+0x36a8>
  408000:	ldr	w1, [x20, #4]
  408004:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408008:	add	x0, x0, #0x570
  40800c:	bl	406008 <ferror@plt+0x36a8>
  408010:	ldr	w1, [x20, #8]
  408014:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408018:	add	x0, x0, #0x580
  40801c:	bl	406008 <ferror@plt+0x36a8>
  408020:	ldr	w1, [x20, #12]
  408024:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408028:	add	x0, x0, #0x590
  40802c:	bl	406008 <ferror@plt+0x36a8>
  408030:	ldr	w1, [x20, #16]
  408034:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408038:	add	x0, x0, #0x5a0
  40803c:	bl	406008 <ferror@plt+0x36a8>
  408040:	ldr	w1, [x20, #24]
  408044:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408048:	add	x0, x0, #0x5a8
  40804c:	bl	406008 <ferror@plt+0x36a8>
  408050:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408054:	add	x0, x0, #0xd80
  408058:	bl	406008 <ferror@plt+0x36a8>
  40805c:	cbz	x19, 4080e4 <ferror@plt+0x5784>
  408060:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408064:	ldr	w0, [x0, #1684]
  408068:	cbnz	w0, 40825c <ferror@plt+0x58fc>
  40806c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408070:	add	x0, x0, #0x5c8
  408074:	bl	406008 <ferror@plt+0x36a8>
  408078:	ldr	w1, [x19]
  40807c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408080:	add	x0, x0, #0x560
  408084:	bl	406008 <ferror@plt+0x36a8>
  408088:	ldr	w1, [x19, #4]
  40808c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408090:	add	x0, x0, #0x570
  408094:	bl	406008 <ferror@plt+0x36a8>
  408098:	ldr	w1, [x19, #8]
  40809c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4080a0:	add	x0, x0, #0x580
  4080a4:	bl	406008 <ferror@plt+0x36a8>
  4080a8:	ldr	w1, [x19, #12]
  4080ac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4080b0:	add	x0, x0, #0x590
  4080b4:	bl	406008 <ferror@plt+0x36a8>
  4080b8:	ldr	w1, [x19, #16]
  4080bc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4080c0:	add	x0, x0, #0x5a0
  4080c4:	bl	406008 <ferror@plt+0x36a8>
  4080c8:	ldr	w1, [x19, #24]
  4080cc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4080d0:	add	x0, x0, #0x5a8
  4080d4:	bl	406008 <ferror@plt+0x36a8>
  4080d8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4080dc:	add	x0, x0, #0xd80
  4080e0:	bl	406008 <ferror@plt+0x36a8>
  4080e4:	cbz	w23, 40817c <ferror@plt+0x581c>
  4080e8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4080ec:	lsr	w19, w24, #16
  4080f0:	ldr	w0, [x0, #1684]
  4080f4:	cbz	w0, 408314 <ferror@plt+0x59b4>
  4080f8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4080fc:	add	x0, x0, #0x5d8
  408100:	bl	406008 <ferror@plt+0x36a8>
  408104:	and	w1, w24, #0xffff
  408108:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40810c:	add	x0, x0, #0x5f8
  408110:	bl	406008 <ferror@plt+0x36a8>
  408114:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408118:	add	x0, x0, #0x600
  40811c:	bl	406008 <ferror@plt+0x36a8>
  408120:	cbz	w19, 408164 <ferror@plt+0x5804>
  408124:	cmp	w19, #0x1
  408128:	and	w0, w19, #0xffff
  40812c:	b.eq	408344 <ferror@plt+0x59e4>  // b.none
  408130:	cmp	w0, #0x2
  408134:	b.eq	408354 <ferror@plt+0x59f4>  // b.none
  408138:	cmp	w0, #0x3
  40813c:	b.eq	408374 <ferror@plt+0x5a14>  // b.none
  408140:	cmp	w0, #0x4
  408144:	b.eq	408334 <ferror@plt+0x59d4>  // b.none
  408148:	cmp	w0, #0x5
  40814c:	b.eq	408364 <ferror@plt+0x5a04>  // b.none
  408150:	mov	w1, w19
  408154:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408158:	add	x0, x0, #0x3c0
  40815c:	bl	406008 <ferror@plt+0x36a8>
  408160:	b	408170 <ferror@plt+0x5810>
  408164:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408168:	add	x0, x0, #0x608
  40816c:	bl	406008 <ferror@plt+0x36a8>
  408170:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408174:	add	x0, x0, #0xd80
  408178:	bl	406008 <ferror@plt+0x36a8>
  40817c:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  408180:	add	x20, x20, #0xdf0
  408184:	ldr	w0, [x20, #2260]
  408188:	cbz	w0, 408200 <ferror@plt+0x58a0>
  40818c:	ldr	x22, [sp, #128]
  408190:	cbz	x22, 408200 <ferror@plt+0x58a0>
  408194:	mov	x19, x22
  408198:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40819c:	ldr	w0, [x0, #1684]
  4081a0:	ldrh	w23, [x19], #4
  4081a4:	sub	x23, x23, #0x4
  4081a8:	lsr	x23, x23, #3
  4081ac:	cbz	w0, 40828c <ferror@plt+0x592c>
  4081b0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4081b4:	mov	w1, w23
  4081b8:	add	x0, x0, #0x638
  4081bc:	bl	406008 <ferror@plt+0x36a8>
  4081c0:	cbz	w23, 408200 <ferror@plt+0x58a0>
  4081c4:	sub	w23, w23, #0x1
  4081c8:	mov	x0, #0xc                   	// #12
  4081cc:	adrp	x24, 418000 <ferror@plt+0x156a0>
  4081d0:	add	x24, x24, #0x668
  4081d4:	add	x23, x0, w23, uxtw #3
  4081d8:	add	x22, x22, x23
  4081dc:	nop
  4081e0:	ldrb	w3, [x19, #3]
  4081e4:	mov	x0, x24
  4081e8:	ldrb	w2, [x19, #2]
  4081ec:	ldr	w4, [x19, #4]
  4081f0:	ldrh	w1, [x19], #8
  4081f4:	bl	406008 <ferror@plt+0x36a8>
  4081f8:	cmp	x22, x19
  4081fc:	b.ne	4081e0 <ferror@plt+0x5880>  // b.any
  408200:	ldr	w0, [x20, #2220]
  408204:	cbnz	w0, 408228 <ferror@plt+0x58c8>
  408208:	ldp	x23, x24, [sp, #48]
  40820c:	mov	w21, #0x0                   	// #0
  408210:	mov	w0, w21
  408214:	ldp	x29, x30, [sp]
  408218:	ldp	x19, x20, [sp, #16]
  40821c:	ldp	x21, x22, [sp, #32]
  408220:	add	sp, sp, #0x2f0
  408224:	ret
  408228:	add	x0, sp, #0x48
  40822c:	mov	w1, #0x6                   	// #6
  408230:	bl	4064e8 <ferror@plt+0x3b88>
  408234:	mov	w0, w21
  408238:	ldp	x29, x30, [sp]
  40823c:	ldp	x19, x20, [sp, #16]
  408240:	ldp	x21, x22, [sp, #32]
  408244:	ldp	x23, x24, [sp, #48]
  408248:	add	sp, sp, #0x2f0
  40824c:	ret
  408250:	mov	w23, #0x0                   	// #0
  408254:	mov	w24, #0x0                   	// #0
  408258:	b	407f50 <ferror@plt+0x55f0>
  40825c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408260:	add	x0, x0, #0x5b8
  408264:	bl	406008 <ferror@plt+0x36a8>
  408268:	b	408078 <ferror@plt+0x5718>
  40826c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408270:	add	x0, x0, #0x540
  408274:	bl	406008 <ferror@plt+0x36a8>
  408278:	b	407ff0 <ferror@plt+0x5690>
  40827c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408280:	add	x0, x0, #0x4b8
  408284:	bl	406008 <ferror@plt+0x36a8>
  408288:	b	407f90 <ferror@plt+0x5630>
  40828c:	mov	w1, w23
  408290:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408294:	add	x0, x0, #0x650
  408298:	bl	406008 <ferror@plt+0x36a8>
  40829c:	b	4081c0 <ferror@plt+0x5860>
  4082a0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4082a4:	add	x0, x0, #0x518
  4082a8:	bl	406008 <ferror@plt+0x36a8>
  4082ac:	ldr	w0, [x22, #20]
  4082b0:	tbz	w0, #4, 407fc4 <ferror@plt+0x5664>
  4082b4:	b	4082d0 <ferror@plt+0x5970>
  4082b8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4082bc:	add	x0, x0, #0x508
  4082c0:	bl	406008 <ferror@plt+0x36a8>
  4082c4:	ldr	w0, [x22, #20]
  4082c8:	tbz	w0, #3, 407fc0 <ferror@plt+0x5660>
  4082cc:	b	4082a0 <ferror@plt+0x5940>
  4082d0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4082d4:	add	x0, x0, #0x528
  4082d8:	bl	406008 <ferror@plt+0x36a8>
  4082dc:	ldr	w0, [x22, #20]
  4082e0:	b	407fc4 <ferror@plt+0x5664>
  4082e4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4082e8:	add	x0, x0, #0x4f8
  4082ec:	bl	406008 <ferror@plt+0x36a8>
  4082f0:	ldr	w0, [x22, #20]
  4082f4:	tbz	w0, #2, 407fbc <ferror@plt+0x565c>
  4082f8:	b	4082b8 <ferror@plt+0x5958>
  4082fc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408300:	add	x0, x0, #0x4f0
  408304:	bl	406008 <ferror@plt+0x36a8>
  408308:	ldr	w0, [x22, #20]
  40830c:	tbz	w0, #1, 407fb8 <ferror@plt+0x5658>
  408310:	b	4082e4 <ferror@plt+0x5984>
  408314:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408318:	add	x0, x0, #0x5e8
  40831c:	bl	406008 <ferror@plt+0x36a8>
  408320:	b	408104 <ferror@plt+0x57a4>
  408324:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408328:	add	x0, x0, #0x530
  40832c:	bl	406008 <ferror@plt+0x36a8>
  408330:	b	407fc8 <ferror@plt+0x5668>
  408334:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408338:	add	x0, x0, #0x628
  40833c:	bl	406008 <ferror@plt+0x36a8>
  408340:	b	408170 <ferror@plt+0x5810>
  408344:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408348:	add	x0, x0, #0x610
  40834c:	bl	406008 <ferror@plt+0x36a8>
  408350:	b	408170 <ferror@plt+0x5810>
  408354:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408358:	add	x0, x0, #0x618
  40835c:	bl	406008 <ferror@plt+0x36a8>
  408360:	b	408170 <ferror@plt+0x5810>
  408364:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408368:	add	x0, x0, #0x630
  40836c:	bl	406008 <ferror@plt+0x36a8>
  408370:	b	408170 <ferror@plt+0x5810>
  408374:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408378:	add	x0, x0, #0x620
  40837c:	bl	406008 <ferror@plt+0x36a8>
  408380:	b	408170 <ferror@plt+0x5810>
  408384:	mov	w21, #0xffffffff            	// #-1
  408388:	b	408210 <ferror@plt+0x58b0>
  40838c:	nop
  408390:	sub	sp, sp, #0x2c0
  408394:	mov	x2, #0x268                 	// #616
  408398:	stp	x29, x30, [sp, #16]
  40839c:	add	x29, sp, #0x10
  4083a0:	stp	x19, x20, [sp, #32]
  4083a4:	mov	x20, x0
  4083a8:	mov	x19, x1
  4083ac:	add	x0, sp, #0x58
  4083b0:	mov	w1, #0x0                   	// #0
  4083b4:	bl	4024e0 <memset@plt>
  4083b8:	add	x0, sp, #0x4c
  4083bc:	add	x1, sp, #0x48
  4083c0:	stp	x1, x0, [sp]
  4083c4:	add	x7, sp, #0x44
  4083c8:	add	x6, sp, #0x40
  4083cc:	add	x5, sp, #0x3c
  4083d0:	add	x4, sp, #0x38
  4083d4:	add	x3, sp, #0x34
  4083d8:	add	x2, sp, #0x50
  4083dc:	mov	x0, x20
  4083e0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4083e4:	add	x1, x1, #0x680
  4083e8:	bl	402840 <__isoc99_sscanf@plt>
  4083ec:	ldr	w0, [sp, #96]
  4083f0:	cmp	w0, #0x3
  4083f4:	b.eq	408458 <ferror@plt+0x5af8>  // b.none
  4083f8:	cmp	w0, #0x2
  4083fc:	b.ne	408408 <ferror@plt+0x5aa8>  // b.any
  408400:	ldr	w0, [x19]
  408404:	tbz	w0, #7, 408444 <ferror@plt+0x5ae4>
  408408:	ldp	w8, w7, [sp, #52]
  40840c:	strh	w7, [sp, #100]
  408410:	ldr	w2, [sp, #60]
  408414:	add	x7, sp, #0x288
  408418:	ldp	w5, w3, [sp, #68]
  40841c:	mov	w6, #0x7                   	// #7
  408420:	ldr	w4, [sp, #76]
  408424:	add	x0, sp, #0x58
  408428:	ldr	x1, [x19, #16]
  40842c:	stp	w6, w5, [x7, #-8]
  408430:	stp	w4, w3, [x7, #4]
  408434:	str	w8, [sp, #96]
  408438:	str	w2, [sp, #632]
  40843c:	str	w2, [sp, #664]
  408440:	bl	407ca0 <ferror@plt+0x5340>
  408444:	mov	w0, #0x0                   	// #0
  408448:	ldp	x29, x30, [sp, #16]
  40844c:	ldp	x19, x20, [sp, #32]
  408450:	add	sp, sp, #0x2c0
  408454:	ret
  408458:	ldr	w0, [x19]
  40845c:	tbnz	w0, #8, 408408 <ferror@plt+0x5aa8>
  408460:	mov	w0, #0x0                   	// #0
  408464:	ldp	x29, x30, [sp, #16]
  408468:	ldp	x19, x20, [sp, #32]
  40846c:	add	sp, sp, #0x2c0
  408470:	ret
  408474:	nop
  408478:	sub	sp, sp, #0x390
  40847c:	stp	x29, x30, [sp]
  408480:	mov	x29, sp
  408484:	stp	x19, x20, [sp, #16]
  408488:	mov	x20, x0
  40848c:	mov	w19, w2
  408490:	add	x0, sp, #0x128
  408494:	mov	x2, #0x268                 	// #616
  408498:	stp	x21, x22, [sp, #32]
  40849c:	mov	w22, w7
  4084a0:	mov	w21, w1
  4084a4:	mov	w1, #0x0                   	// #0
  4084a8:	stp	x23, x24, [sp, #48]
  4084ac:	mov	w23, w4
  4084b0:	mov	w24, w5
  4084b4:	stp	x25, x26, [sp, #64]
  4084b8:	mov	w26, w3
  4084bc:	mov	w25, w6
  4084c0:	bl	4024e0 <memset@plt>
  4084c4:	add	x2, sp, #0x200
  4084c8:	mov	w0, #0x10                  	// #16
  4084cc:	strh	w0, [sp, #318]
  4084d0:	mov	w1, #0x7                   	// #7
  4084d4:	strh	w0, [sp, #582]
  4084d8:	ldr	w0, [sp, #912]
  4084dc:	stp	xzr, xzr, [x2, #-248]
  4084e0:	stp	xzr, xzr, [x2, #-232]
  4084e4:	stp	xzr, xzr, [sp, #168]
  4084e8:	stp	xzr, xzr, [sp, #184]
  4084ec:	stp	xzr, xzr, [sp, #200]
  4084f0:	stp	xzr, xzr, [sp, #216]
  4084f4:	stp	xzr, xzr, [sp, #232]
  4084f8:	stp	xzr, xzr, [sp, #248]
  4084fc:	str	w1, [sp, #848]
  408500:	str	w22, [sp, #852]
  408504:	str	w0, [sp, #856]
  408508:	cbz	x20, 408534 <ferror@plt+0x5bd4>
  40850c:	mov	w2, #0xffffffff            	// #-1
  408510:	add	x1, sp, #0x128
  408514:	mov	x0, x20
  408518:	str	w21, [sp, #320]
  40851c:	str	w19, [sp, #840]
  408520:	str	w2, [sp, #844]
  408524:	bl	407568 <ferror@plt+0x4c08>
  408528:	mov	w1, w0
  40852c:	mov	w0, #0x1                   	// #1
  408530:	cbz	w1, 40867c <ferror@plt+0x5d1c>
  408534:	add	x0, sp, #0x128
  408538:	str	x27, [sp, #80]
  40853c:	bl	406740 <ferror@plt+0x3de0>
  408540:	mov	w0, w21
  408544:	add	x1, sp, #0xa8
  408548:	mov	w2, #0x40                  	// #64
  40854c:	bl	411878 <ferror@plt+0xef18>
  408550:	cmn	w19, #0x1
  408554:	mov	x22, x0
  408558:	b.eq	408698 <ferror@plt+0x5d38>  // b.none
  40855c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408560:	ldr	w0, [x0, #1728]
  408564:	cbnz	w0, 4085e8 <ferror@plt+0x5c88>
  408568:	cmp	w19, #0x0
  40856c:	cbz	w19, 408738 <ferror@plt+0x5dd8>
  408570:	b.le	4085e8 <ferror@plt+0x5c88>
  408574:	adrp	x0, 417000 <ferror@plt+0x146a0>
  408578:	add	x0, x0, #0xc38
  40857c:	bl	4028d0 <getenv@plt>
  408580:	cmp	x0, #0x0
  408584:	adrp	x3, 417000 <ferror@plt+0x146a0>
  408588:	add	x3, x3, #0xc30
  40858c:	csel	x3, x3, x0, eq  // eq = none
  408590:	mov	w4, w19
  408594:	adrp	x2, 417000 <ferror@plt+0x146a0>
  408598:	add	x2, x2, #0xca8
  40859c:	add	x27, sp, #0xe8
  4085a0:	mov	x1, #0x40                  	// #64
  4085a4:	mov	x0, x27
  4085a8:	bl	402400 <snprintf@plt>
  4085ac:	mov	x0, x27
  4085b0:	adrp	x1, 419000 <ferror@plt+0x166a0>
  4085b4:	add	x1, x1, #0x4a0
  4085b8:	bl	402780 <fopen64@plt>
  4085bc:	mov	x20, x0
  4085c0:	cbz	x0, 4085ec <ferror@plt+0x5c8c>
  4085c4:	mov	x2, x27
  4085c8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  4085cc:	add	x1, x1, #0xcb8
  4085d0:	bl	402490 <__isoc99_fscanf@plt>
  4085d4:	cmp	w0, #0x1
  4085d8:	b.eq	408758 <ferror@plt+0x5df8>  // b.none
  4085dc:	mov	x0, x20
  4085e0:	bl	402440 <fclose@plt>
  4085e4:	b	4085ec <ferror@plt+0x5c8c>
  4085e8:	add	x27, sp, #0xe8
  4085ec:	mov	w0, w19
  4085f0:	mov	x1, x27
  4085f4:	bl	40fda8 <ferror@plt+0xd448>
  4085f8:	adrp	x21, 418000 <ferror@plt+0x156a0>
  4085fc:	adrp	x20, 418000 <ferror@plt+0x156a0>
  408600:	add	x21, x21, #0xc58
  408604:	add	x20, x20, #0x1e0
  408608:	mov	x2, x21
  40860c:	mov	x1, x22
  408610:	mov	x0, x20
  408614:	adrp	x19, 418000 <ferror@plt+0x156a0>
  408618:	bl	406008 <ferror@plt+0x36a8>
  40861c:	add	x19, x19, #0x1f0
  408620:	bl	4065e8 <ferror@plt+0x3c88>
  408624:	mov	x1, x27
  408628:	mov	x0, x19
  40862c:	bl	406008 <ferror@plt+0x36a8>
  408630:	bl	4065e8 <ferror@plt+0x3c88>
  408634:	cmp	w23, #0x1
  408638:	b.eq	4086a8 <ferror@plt+0x5d48>  // b.none
  40863c:	adrp	x21, 41a000 <ferror@plt+0x176a0>
  408640:	add	x21, x21, #0xd98
  408644:	mov	x0, x20
  408648:	mov	x1, x21
  40864c:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408650:	add	x2, x2, #0x1d8
  408654:	bl	406008 <ferror@plt+0x36a8>
  408658:	bl	4065e8 <ferror@plt+0x3c88>
  40865c:	mov	x0, x19
  408660:	mov	x1, x21
  408664:	bl	406008 <ferror@plt+0x36a8>
  408668:	bl	4065e8 <ferror@plt+0x3c88>
  40866c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408670:	ldr	w0, [x0, #1680]
  408674:	cbnz	w0, 4086fc <ferror@plt+0x5d9c>
  408678:	ldr	x27, [sp, #80]
  40867c:	ldp	x29, x30, [sp]
  408680:	ldp	x19, x20, [sp, #16]
  408684:	ldp	x21, x22, [sp, #32]
  408688:	ldp	x23, x24, [sp, #48]
  40868c:	ldp	x25, x26, [sp, #64]
  408690:	add	sp, sp, #0x390
  408694:	ret
  408698:	mov	w0, #0x2a                  	// #42
  40869c:	add	x27, sp, #0xe8
  4086a0:	strb	w0, [sp, #232]
  4086a4:	b	4085f8 <ferror@plt+0x5c98>
  4086a8:	add	x1, sp, #0x68
  4086ac:	mov	w0, w25
  4086b0:	bl	40fda8 <ferror@plt+0xd448>
  4086b4:	mov	x22, x0
  4086b8:	add	x1, sp, #0x88
  4086bc:	mov	w0, w24
  4086c0:	bl	40fda8 <ferror@plt+0xd448>
  4086c4:	mov	x3, x0
  4086c8:	mov	x2, x21
  4086cc:	mov	x0, x20
  4086d0:	mov	x1, x22
  4086d4:	mov	x20, x3
  4086d8:	bl	406008 <ferror@plt+0x36a8>
  4086dc:	bl	4065e8 <ferror@plt+0x3c88>
  4086e0:	mov	x0, x19
  4086e4:	mov	x1, x20
  4086e8:	bl	406008 <ferror@plt+0x36a8>
  4086ec:	bl	4065e8 <ferror@plt+0x3c88>
  4086f0:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4086f4:	ldr	w0, [x0, #1680]
  4086f8:	cbz	w0, 408678 <ferror@plt+0x5d18>
  4086fc:	ldr	x1, [sp, #920]
  408700:	mov	w3, w26
  408704:	ldr	x2, [sp, #928]
  408708:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40870c:	add	x0, x0, #0x6b0
  408710:	bl	406008 <ferror@plt+0x36a8>
  408714:	mov	w0, #0x0                   	// #0
  408718:	ldp	x29, x30, [sp]
  40871c:	ldp	x19, x20, [sp, #16]
  408720:	ldp	x21, x22, [sp, #32]
  408724:	ldp	x23, x24, [sp, #48]
  408728:	ldp	x25, x26, [sp, #64]
  40872c:	ldr	x27, [sp, #80]
  408730:	add	sp, sp, #0x390
  408734:	ret
  408738:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40873c:	add	x0, x0, #0x6a0
  408740:	add	x27, sp, #0xe8
  408744:	ldr	w1, [x0]
  408748:	ldur	w0, [x0, #3]
  40874c:	str	w1, [sp, #232]
  408750:	stur	w0, [sp, #235]
  408754:	b	4085f8 <ferror@plt+0x5c98>
  408758:	mov	x0, x27
  40875c:	bl	4022b0 <strlen@plt>
  408760:	mov	w3, w19
  408764:	mov	x1, #0x40                  	// #64
  408768:	adrp	x2, 418000 <ferror@plt+0x156a0>
  40876c:	sub	x1, x1, x0
  408770:	add	x2, x2, #0x6a8
  408774:	add	x0, x27, x0
  408778:	bl	402400 <snprintf@plt>
  40877c:	mov	x0, x20
  408780:	bl	402440 <fclose@plt>
  408784:	b	4085f8 <ferror@plt+0x5c98>
  408788:	sub	sp, sp, #0x70
  40878c:	mov	x2, x0
  408790:	stp	x29, x30, [sp, #32]
  408794:	add	x29, sp, #0x20
  408798:	ldr	w3, [x2], #44
  40879c:	stp	x19, x20, [sp, #48]
  4087a0:	mov	x19, x0
  4087a4:	sub	w3, w3, #0x2c
  4087a8:	mov	x20, x1
  4087ac:	add	x0, sp, #0x48
  4087b0:	mov	w1, #0x4                   	// #4
  4087b4:	bl	416eb8 <ferror@plt+0x14558>
  4087b8:	ldr	x0, [sp, #80]
  4087bc:	mov	w3, #0x0                   	// #0
  4087c0:	cbz	x0, 4087d4 <ferror@plt+0x5e74>
  4087c4:	ldrh	w1, [x0]
  4087c8:	cmp	w1, #0x4
  4087cc:	b.eq	4087d4 <ferror@plt+0x5e74>  // b.none
  4087d0:	ldr	w3, [x0, #4]
  4087d4:	ldr	x0, [sp, #72]
  4087d8:	cbz	x0, 408854 <ferror@plt+0x5ef4>
  4087dc:	ldr	w7, [x0, #4]
  4087e0:	ldr	w2, [x0, #12]
  4087e4:	ldrb	w4, [x19, #19]
  4087e8:	ldrb	w1, [x19, #18]
  4087ec:	ldr	x0, [x20, #16]
  4087f0:	str	w2, [sp]
  4087f4:	ldp	w2, w5, [x19, #20]
  4087f8:	ldr	w6, [x19, #28]
  4087fc:	stp	xzr, xzr, [sp, #8]
  408800:	bl	408478 <ferror@plt+0x5b18>
  408804:	cbnz	w0, 408814 <ferror@plt+0x5eb4>
  408808:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  40880c:	ldr	w0, [x0, #1692]
  408810:	cbnz	w0, 408828 <ferror@plt+0x5ec8>
  408814:	mov	w0, #0x0                   	// #0
  408818:	ldp	x29, x30, [sp, #32]
  40881c:	ldp	x19, x20, [sp, #48]
  408820:	add	sp, sp, #0x70
  408824:	ret
  408828:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40882c:	add	x0, x0, #0x6d0
  408830:	bl	406008 <ferror@plt+0x36a8>
  408834:	add	x0, sp, #0x48
  408838:	mov	w1, #0x0                   	// #0
  40883c:	bl	4064e8 <ferror@plt+0x3b88>
  408840:	mov	w0, #0x0                   	// #0
  408844:	ldp	x29, x30, [sp, #32]
  408848:	ldp	x19, x20, [sp, #48]
  40884c:	add	sp, sp, #0x70
  408850:	ret
  408854:	mov	w2, #0x0                   	// #0
  408858:	mov	w7, #0x0                   	// #0
  40885c:	b	4087e4 <ferror@plt+0x5e84>
  408860:	sub	sp, sp, #0x170
  408864:	stp	x29, x30, [sp, #32]
  408868:	add	x29, sp, #0x20
  40886c:	stp	x19, x20, [sp, #48]
  408870:	adrp	x19, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  408874:	add	x19, x19, #0xdf0
  408878:	add	x0, x19, #0x880
  40887c:	ldr	x1, [x0, #8]
  408880:	tst	w1, #0x10000
  408884:	b.eq	408890 <ferror@plt+0x5f30>  // b.none
  408888:	ldr	w0, [x0, #4]
  40888c:	tbnz	w0, #7, 4088a4 <ferror@plt+0x5f44>
  408890:	mov	w0, #0x0                   	// #0
  408894:	ldp	x29, x30, [sp, #32]
  408898:	ldp	x19, x20, [sp, #48]
  40889c:	add	sp, sp, #0x170
  4088a0:	ret
  4088a4:	adrp	x20, 418000 <ferror@plt+0x156a0>
  4088a8:	add	x20, x20, #0x6d8
  4088ac:	mov	x0, x20
  4088b0:	bl	4028d0 <getenv@plt>
  4088b4:	cbz	x0, 408978 <ferror@plt+0x6018>
  4088b8:	mov	x0, x20
  4088bc:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4088c0:	add	x1, x1, #0x6f0
  4088c4:	bl	404030 <ferror@plt+0x16d0>
  4088c8:	mov	x20, x0
  4088cc:	cbz	x0, 4089dc <ferror@plt+0x607c>
  4088d0:	mov	x2, x0
  4088d4:	mov	w1, #0x100                 	// #256
  4088d8:	add	x0, sp, #0x70
  4088dc:	bl	402930 <fgets@plt>
  4088e0:	cbnz	x0, 408930 <ferror@plt+0x5fd0>
  4088e4:	b	4089e4 <ferror@plt+0x6084>
  4088e8:	add	x8, sp, #0x68
  4088ec:	str	x8, [sp]
  4088f0:	add	x8, sp, #0x5c
  4088f4:	str	x8, [sp, #8]
  4088f8:	bl	402840 <__isoc99_sscanf@plt>
  4088fc:	ldr	w8, [sp, #88]
  408900:	mov	w6, #0x0                   	// #0
  408904:	str	w8, [sp]
  408908:	mov	w5, #0x0                   	// #0
  40890c:	ldr	x8, [sp, #96]
  408910:	str	x8, [sp, #8]
  408914:	ldp	w1, w2, [sp, #72]
  408918:	mov	w4, #0x0                   	// #0
  40891c:	ldp	w3, w7, [sp, #80]
  408920:	ldr	x8, [sp, #104]
  408924:	str	x8, [sp, #16]
  408928:	ldr	x0, [x19, #2192]
  40892c:	bl	408478 <ferror@plt+0x5b18>
  408930:	mov	x2, x20
  408934:	mov	w1, #0x100                 	// #256
  408938:	add	x0, sp, #0x70
  40893c:	bl	402930 <fgets@plt>
  408940:	adrp	x1, 418000 <ferror@plt+0x156a0>
  408944:	mov	x8, x0
  408948:	add	x7, sp, #0x58
  40894c:	add	x6, sp, #0x54
  408950:	add	x5, sp, #0x50
  408954:	add	x4, sp, #0x4c
  408958:	add	x3, sp, #0x48
  40895c:	add	x2, sp, #0x60
  408960:	add	x0, sp, #0x70
  408964:	add	x1, x1, #0x700
  408968:	cbnz	x8, 4088e8 <ferror@plt+0x5f88>
  40896c:	mov	x0, x20
  408970:	bl	402440 <fclose@plt>
  408974:	b	408890 <ferror@plt+0x5f30>
  408978:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40897c:	add	x0, x0, #0xc38
  408980:	bl	4028d0 <getenv@plt>
  408984:	cbnz	x0, 4088b8 <ferror@plt+0x5f58>
  408988:	mov	x6, #0x24                  	// #36
  40898c:	mov	w5, #0xe240                	// #57920
  408990:	movk	x6, #0x14, lsl #32
  408994:	movk	w5, #0x1, lsl #16
  408998:	movk	x6, #0x301, lsl #48
  40899c:	mov	w4, #0xffffff10            	// #-240
  4089a0:	mov	w3, #0x3                   	// #3
  4089a4:	stp	xzr, xzr, [sp, #120]
  4089a8:	adrp	x2, 408000 <ferror@plt+0x56a0>
  4089ac:	str	xzr, [sp, #136]
  4089b0:	add	x2, x2, #0x788
  4089b4:	add	x0, sp, #0x70
  4089b8:	mov	x1, #0x24                  	// #36
  4089bc:	str	x6, [sp, #112]
  4089c0:	str	w5, [sp, #120]
  4089c4:	strh	w4, [sp, #128]
  4089c8:	str	w3, [sp, #136]
  4089cc:	str	wzr, [sp, #144]
  4089d0:	bl	4056a0 <ferror@plt+0x2d40>
  4089d4:	cbnz	w0, 4088b8 <ferror@plt+0x5f58>
  4089d8:	b	408890 <ferror@plt+0x5f30>
  4089dc:	mov	w0, #0xffffffff            	// #-1
  4089e0:	b	408894 <ferror@plt+0x5f34>
  4089e4:	mov	x0, x20
  4089e8:	bl	402440 <fclose@plt>
  4089ec:	mov	w0, #0xffffffff            	// #-1
  4089f0:	b	408894 <ferror@plt+0x5f34>
  4089f4:	nop
  4089f8:	sub	sp, sp, #0x2d0
  4089fc:	mov	x2, #0x268                 	// #616
  408a00:	stp	x29, x30, [sp]
  408a04:	mov	x29, sp
  408a08:	stp	x19, x20, [sp, #16]
  408a0c:	add	x19, x0, #0x10
  408a10:	mov	x20, x0
  408a14:	add	x0, sp, #0x68
  408a18:	stp	x21, x22, [sp, #32]
  408a1c:	mov	x21, x1
  408a20:	mov	w1, #0x0                   	// #0
  408a24:	stp	x23, x24, [sp, #48]
  408a28:	bl	4024e0 <memset@plt>
  408a2c:	ldp	w24, w6, [x19, #4]
  408a30:	mov	x2, #0x108                 	// #264
  408a34:	ldp	w5, w3, [x19, #16]
  408a38:	mov	w1, #0x0                   	// #0
  408a3c:	ldrb	w4, [x19, #2]
  408a40:	add	x0, sp, #0x78
  408a44:	ldrb	w20, [x20, #17]
  408a48:	mov	w23, #0x4                   	// #4
  408a4c:	str	w20, [sp, #112]
  408a50:	mov	w22, #0x28                  	// #40
  408a54:	str	w6, [sp, #648]
  408a58:	str	w5, [sp, #652]
  408a5c:	str	w4, [sp, #656]
  408a60:	str	w3, [sp, #668]
  408a64:	bl	4024e0 <memset@plt>
  408a68:	ldr	w19, [x19, #12]
  408a6c:	add	x0, sp, #0x180
  408a70:	mov	x2, #0x108                 	// #264
  408a74:	mov	w1, #0x0                   	// #0
  408a78:	strh	w23, [sp, #122]
  408a7c:	strh	w22, [sp, #126]
  408a80:	str	w24, [sp, #128]
  408a84:	bl	4024e0 <memset@plt>
  408a88:	strh	w23, [sp, #386]
  408a8c:	cmp	w20, #0x1
  408a90:	strh	w22, [sp, #390]
  408a94:	str	w19, [sp, #392]
  408a98:	b.eq	408c1c <ferror@plt+0x62bc>  // b.none
  408a9c:	cmp	w20, #0x2
  408aa0:	b.eq	408bd4 <ferror@plt+0x6274>  // b.none
  408aa4:	ldr	x0, [x21, #16]
  408aa8:	cbz	x0, 408ab8 <ferror@plt+0x6158>
  408aac:	add	x1, sp, #0x68
  408ab0:	bl	407568 <ferror@plt+0x4c08>
  408ab4:	cbz	w0, 408bb8 <ferror@plt+0x6258>
  408ab8:	add	x0, sp, #0x68
  408abc:	bl	406740 <ferror@plt+0x3de0>
  408ac0:	ldr	w3, [sp, #128]
  408ac4:	ldr	w19, [sp, #648]
  408ac8:	cmn	w3, #0x1
  408acc:	b.eq	408bf8 <ferror@plt+0x6298>  // b.none
  408ad0:	add	x23, sp, #0x48
  408ad4:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408ad8:	mov	x0, x23
  408adc:	add	x2, x2, #0xbb0
  408ae0:	mov	x1, #0xb                   	// #11
  408ae4:	bl	402400 <snprintf@plt>
  408ae8:	cmn	w19, #0x1
  408aec:	b.eq	408c0c <ferror@plt+0x62ac>  // b.none
  408af0:	add	x24, sp, #0x58
  408af4:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408af8:	mov	w3, w19
  408afc:	mov	x0, x24
  408b00:	add	x2, x2, #0xbb0
  408b04:	mov	x1, #0xb                   	// #11
  408b08:	bl	402400 <snprintf@plt>
  408b0c:	adrp	x22, 418000 <ferror@plt+0x156a0>
  408b10:	adrp	x21, 418000 <ferror@plt+0x156a0>
  408b14:	add	x22, x22, #0xc58
  408b18:	add	x21, x21, #0x1e0
  408b1c:	mov	x2, x22
  408b20:	mov	x0, x21
  408b24:	mov	x1, x23
  408b28:	adrp	x19, 418000 <ferror@plt+0x156a0>
  408b2c:	bl	406008 <ferror@plt+0x36a8>
  408b30:	add	x19, x19, #0x1f0
  408b34:	bl	4065e8 <ferror@plt+0x3c88>
  408b38:	mov	x1, x24
  408b3c:	mov	x0, x19
  408b40:	bl	406008 <ferror@plt+0x36a8>
  408b44:	bl	4065e8 <ferror@plt+0x3c88>
  408b48:	ldr	w20, [sp, #652]
  408b4c:	ldr	w3, [sp, #392]
  408b50:	cmn	w3, #0x1
  408b54:	b.eq	408c4c <ferror@plt+0x62ec>  // b.none
  408b58:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408b5c:	mov	x0, x23
  408b60:	add	x2, x2, #0xbb0
  408b64:	mov	x1, #0xb                   	// #11
  408b68:	bl	402400 <snprintf@plt>
  408b6c:	cmn	w20, #0x1
  408b70:	b.eq	408c40 <ferror@plt+0x62e0>  // b.none
  408b74:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408b78:	mov	w3, w20
  408b7c:	add	x2, x2, #0xbb0
  408b80:	mov	x0, x24
  408b84:	mov	x1, #0xb                   	// #11
  408b88:	bl	402400 <snprintf@plt>
  408b8c:	mov	x2, x22
  408b90:	mov	x1, x23
  408b94:	mov	x0, x21
  408b98:	bl	406008 <ferror@plt+0x36a8>
  408b9c:	bl	4065e8 <ferror@plt+0x3c88>
  408ba0:	mov	x0, x19
  408ba4:	mov	x1, x24
  408ba8:	bl	406008 <ferror@plt+0x36a8>
  408bac:	bl	4065e8 <ferror@plt+0x3c88>
  408bb0:	add	x0, sp, #0x29c
  408bb4:	bl	406228 <ferror@plt+0x38c8>
  408bb8:	mov	w0, #0x0                   	// #0
  408bbc:	ldp	x29, x30, [sp]
  408bc0:	ldp	x19, x20, [sp, #16]
  408bc4:	ldp	x21, x22, [sp, #32]
  408bc8:	ldp	x23, x24, [sp, #48]
  408bcc:	add	sp, sp, #0x2d0
  408bd0:	ret
  408bd4:	ldr	w0, [x21]
  408bd8:	tbnz	w0, #12, 408aa4 <ferror@plt+0x6144>
  408bdc:	mov	w0, #0x0                   	// #0
  408be0:	ldp	x29, x30, [sp]
  408be4:	ldp	x19, x20, [sp, #16]
  408be8:	ldp	x21, x22, [sp, #32]
  408bec:	ldp	x23, x24, [sp, #48]
  408bf0:	add	sp, sp, #0x2d0
  408bf4:	ret
  408bf8:	mov	w0, #0x2a                  	// #42
  408bfc:	strh	w0, [sp, #72]
  408c00:	add	x23, sp, #0x48
  408c04:	cmn	w19, #0x1
  408c08:	b.ne	408af0 <ferror@plt+0x6190>  // b.any
  408c0c:	mov	w0, #0x2a                  	// #42
  408c10:	add	x24, sp, #0x58
  408c14:	strh	w0, [sp, #88]
  408c18:	b	408b0c <ferror@plt+0x61ac>
  408c1c:	ldr	w0, [x21]
  408c20:	tbnz	w0, #11, 408aa4 <ferror@plt+0x6144>
  408c24:	mov	w0, #0x0                   	// #0
  408c28:	ldp	x29, x30, [sp]
  408c2c:	ldp	x19, x20, [sp, #16]
  408c30:	ldp	x21, x22, [sp, #32]
  408c34:	ldp	x23, x24, [sp, #48]
  408c38:	add	sp, sp, #0x2d0
  408c3c:	ret
  408c40:	mov	w0, #0x2a                  	// #42
  408c44:	strh	w0, [sp, #88]
  408c48:	b	408b8c <ferror@plt+0x622c>
  408c4c:	mov	w0, #0x2a                  	// #42
  408c50:	strh	w0, [sp, #72]
  408c54:	b	408b6c <ferror@plt+0x620c>
  408c58:	sub	sp, sp, #0x350
  408c5c:	mov	x2, #0x268                 	// #616
  408c60:	stp	x29, x30, [sp]
  408c64:	mov	x29, sp
  408c68:	stp	x19, x20, [sp, #16]
  408c6c:	mov	x19, x0
  408c70:	add	x0, sp, #0xe8
  408c74:	stp	x21, x22, [sp, #32]
  408c78:	stp	x23, x24, [sp, #48]
  408c7c:	mov	x24, x1
  408c80:	mov	w1, #0x0                   	// #0
  408c84:	bl	4024e0 <memset@plt>
  408c88:	mov	x2, x19
  408c8c:	mov	w1, #0x8                   	// #8
  408c90:	add	x0, sp, #0xa0
  408c94:	ldr	w3, [x2], #32
  408c98:	sub	w3, w3, #0x20
  408c9c:	bl	416eb8 <ferror@plt+0x14558>
  408ca0:	ldr	x0, [sp, #168]
  408ca4:	mov	w3, #0x7                   	// #7
  408ca8:	ldrb	w4, [x19, #17]
  408cac:	ldr	w2, [x19, #20]
  408cb0:	ldr	x1, [x19, #24]
  408cb4:	str	w4, [sp, #240]
  408cb8:	str	w3, [sp, #784]
  408cbc:	str	w2, [sp, #796]
  408cc0:	str	x1, [sp, #816]
  408cc4:	cbz	x0, 408cd4 <ferror@plt+0x6374>
  408cc8:	ldp	w1, w0, [x0, #4]
  408ccc:	str	w0, [sp, #776]
  408cd0:	str	w1, [sp, #808]
  408cd4:	ldr	x0, [sp, #176]
  408cd8:	cbz	x0, 408ce4 <ferror@plt+0x6384>
  408cdc:	ldr	w0, [x0, #4]
  408ce0:	str	w0, [sp, #800]
  408ce4:	ldp	x21, x20, [sp, #184]
  408ce8:	ldp	x19, x23, [sp, #200]
  408cec:	ldr	x22, [sp, #216]
  408cf0:	cmp	x21, #0x0
  408cf4:	add	x0, x21, #0x4
  408cf8:	csel	x21, x0, x21, ne  // ne = any
  408cfc:	add	x0, x20, #0x4
  408d00:	cmp	x20, #0x0
  408d04:	add	x2, x19, #0x4
  408d08:	csel	x20, x0, x20, ne  // ne = any
  408d0c:	cmp	x19, #0x0
  408d10:	ldr	x0, [sp, #224]
  408d14:	add	x1, x23, #0x4
  408d18:	csel	x19, x2, x19, ne  // ne = any
  408d1c:	cmp	x23, #0x0
  408d20:	csel	x23, x1, x23, ne  // ne = any
  408d24:	add	x1, x22, #0x4
  408d28:	cmp	x22, #0x0
  408d2c:	csel	x22, x1, x22, ne  // ne = any
  408d30:	cbz	x0, 408d3c <ferror@plt+0x63dc>
  408d34:	ldr	w0, [x0, #4]
  408d38:	str	w0, [sp, #788]
  408d3c:	ldr	x0, [x24, #16]
  408d40:	mov	w1, #0x2c                  	// #44
  408d44:	strh	w1, [sp, #254]
  408d48:	strh	w1, [sp, #518]
  408d4c:	cbz	x0, 408d5c <ferror@plt+0x63fc>
  408d50:	add	x1, sp, #0xe8
  408d54:	bl	407568 <ferror@plt+0x4c08>
  408d58:	cbz	w0, 408e38 <ferror@plt+0x64d8>
  408d5c:	add	x0, sp, #0xe8
  408d60:	stp	x25, x26, [sp, #64]
  408d64:	stp	x27, x28, [sp, #80]
  408d68:	bl	406740 <ferror@plt+0x3de0>
  408d6c:	ldr	w24, [sp, #808]
  408d70:	cbz	w24, 408e84 <ferror@plt+0x6524>
  408d74:	adrp	x26, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  408d78:	add	x26, x26, #0xdf0
  408d7c:	ldr	w0, [x26, #2256]
  408d80:	cbz	w0, 4090c0 <ferror@plt+0x6760>
  408d84:	mov	w0, w24
  408d88:	bl	4121b0 <ferror@plt+0xf850>
  408d8c:	ldr	w3, [sp, #776]
  408d90:	mov	x24, x0
  408d94:	mov	x1, #0x10                  	// #16
  408d98:	add	x0, sp, #0x68
  408d9c:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408da0:	adrp	x27, 418000 <ferror@plt+0x156a0>
  408da4:	add	x2, x2, #0x720
  408da8:	add	x27, x27, #0x1e0
  408dac:	bl	402400 <snprintf@plt>
  408db0:	adrp	x25, 418000 <ferror@plt+0x156a0>
  408db4:	mov	x1, x24
  408db8:	mov	x0, x27
  408dbc:	adrp	x2, 418000 <ferror@plt+0x156a0>
  408dc0:	add	x2, x2, #0xc58
  408dc4:	add	x25, x25, #0x1f0
  408dc8:	bl	406008 <ferror@plt+0x36a8>
  408dcc:	adrp	x28, 418000 <ferror@plt+0x156a0>
  408dd0:	adrp	x24, 41a000 <ferror@plt+0x176a0>
  408dd4:	bl	4065e8 <ferror@plt+0x3c88>
  408dd8:	add	x28, x28, #0x1d8
  408ddc:	add	x1, sp, #0x68
  408de0:	mov	x0, x25
  408de4:	add	x24, x24, #0xd98
  408de8:	bl	406008 <ferror@plt+0x36a8>
  408dec:	bl	4065e8 <ferror@plt+0x3c88>
  408df0:	mov	x2, x28
  408df4:	mov	x0, x27
  408df8:	mov	x1, x24
  408dfc:	bl	406008 <ferror@plt+0x36a8>
  408e00:	adrp	x27, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408e04:	bl	4065e8 <ferror@plt+0x3c88>
  408e08:	mov	x1, x24
  408e0c:	mov	x0, x25
  408e10:	bl	406008 <ferror@plt+0x36a8>
  408e14:	bl	4065e8 <ferror@plt+0x3c88>
  408e18:	add	x0, sp, #0x31c
  408e1c:	bl	406228 <ferror@plt+0x38c8>
  408e20:	ldr	w0, [x27, #1680]
  408e24:	cbnz	w0, 408ed4 <ferror@plt+0x6574>
  408e28:	ldr	w0, [x26, #2220]
  408e2c:	cbnz	w0, 408e54 <ferror@plt+0x64f4>
  408e30:	ldp	x25, x26, [sp, #64]
  408e34:	ldp	x27, x28, [sp, #80]
  408e38:	mov	w0, #0x0                   	// #0
  408e3c:	ldp	x29, x30, [sp]
  408e40:	ldp	x19, x20, [sp, #16]
  408e44:	ldp	x21, x22, [sp, #32]
  408e48:	ldp	x23, x24, [sp, #48]
  408e4c:	add	sp, sp, #0x350
  408e50:	ret
  408e54:	add	x0, sp, #0xa0
  408e58:	mov	w1, #0x8                   	// #8
  408e5c:	bl	4064e8 <ferror@plt+0x3b88>
  408e60:	mov	w0, #0x0                   	// #0
  408e64:	ldp	x29, x30, [sp]
  408e68:	ldp	x19, x20, [sp, #16]
  408e6c:	ldp	x21, x22, [sp, #32]
  408e70:	ldp	x23, x24, [sp, #48]
  408e74:	ldp	x25, x26, [sp, #64]
  408e78:	ldp	x27, x28, [sp, #80]
  408e7c:	add	sp, sp, #0x350
  408e80:	ret
  408e84:	adrp	x28, 418000 <ferror@plt+0x156a0>
  408e88:	adrp	x24, 41a000 <ferror@plt+0x176a0>
  408e8c:	add	x28, x28, #0x1d8
  408e90:	add	x24, x24, #0xd98
  408e94:	adrp	x27, 418000 <ferror@plt+0x156a0>
  408e98:	add	x27, x27, #0x1e0
  408e9c:	mov	x2, x28
  408ea0:	mov	x1, x24
  408ea4:	mov	x0, x27
  408ea8:	adrp	x25, 418000 <ferror@plt+0x156a0>
  408eac:	bl	406008 <ferror@plt+0x36a8>
  408eb0:	add	x25, x25, #0x1f0
  408eb4:	adrp	x26, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  408eb8:	add	x26, x26, #0xdf0
  408ebc:	bl	4065e8 <ferror@plt+0x3c88>
  408ec0:	mov	x1, x24
  408ec4:	mov	x0, x25
  408ec8:	bl	406008 <ferror@plt+0x36a8>
  408ecc:	bl	4065e8 <ferror@plt+0x3c88>
  408ed0:	b	408df0 <ferror@plt+0x6490>
  408ed4:	ldr	w1, [sp, #800]
  408ed8:	cbnz	w1, 4090fc <ferror@plt+0x679c>
  408edc:	ldr	w1, [sp, #796]
  408ee0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408ee4:	add	x0, x0, #0x3a0
  408ee8:	bl	406008 <ferror@plt+0x36a8>
  408eec:	ldr	x1, [sp, #816]
  408ef0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408ef4:	add	x0, x0, #0x3a8
  408ef8:	bl	406008 <ferror@plt+0x36a8>
  408efc:	ldr	w1, [sp, #840]
  408f00:	cbnz	w1, 4090ec <ferror@plt+0x678c>
  408f04:	ldr	w0, [x27, #1680]
  408f08:	cbz	w0, 408e28 <ferror@plt+0x64c8>
  408f0c:	cbz	x21, 408f4c <ferror@plt+0x65ec>
  408f10:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408f14:	adrp	x1, 418000 <ferror@plt+0x156a0>
  408f18:	ldr	w0, [x0, #1684]
  408f1c:	cbz	w0, 409130 <ferror@plt+0x67d0>
  408f20:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408f24:	add	x1, x1, #0x728
  408f28:	add	x0, x0, #0x730
  408f2c:	bl	406008 <ferror@plt+0x36a8>
  408f30:	ldr	w1, [x21]
  408f34:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408f38:	add	x0, x0, #0x740
  408f3c:	bl	406008 <ferror@plt+0x36a8>
  408f40:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408f44:	add	x0, x0, #0xd80
  408f48:	bl	406008 <ferror@plt+0x36a8>
  408f4c:	cbz	x20, 408f8c <ferror@plt+0x662c>
  408f50:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408f54:	adrp	x1, 418000 <ferror@plt+0x156a0>
  408f58:	ldr	w0, [x0, #1684]
  408f5c:	cbz	w0, 40911c <ferror@plt+0x67bc>
  408f60:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408f64:	add	x1, x1, #0x750
  408f68:	add	x0, x0, #0x730
  408f6c:	bl	406008 <ferror@plt+0x36a8>
  408f70:	ldr	w1, [x20]
  408f74:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408f78:	add	x0, x0, #0x740
  408f7c:	bl	406008 <ferror@plt+0x36a8>
  408f80:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408f84:	add	x0, x0, #0xd80
  408f88:	bl	406008 <ferror@plt+0x36a8>
  408f8c:	cbz	x19, 408e28 <ferror@plt+0x64c8>
  408f90:	adrp	x20, 43c000 <stdin@@GLIBC_2.17+0x7220>
  408f94:	ldr	w0, [x20, #1684]
  408f98:	cbz	w0, 40910c <ferror@plt+0x67ac>
  408f9c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408fa0:	add	x0, x0, #0x758
  408fa4:	bl	406008 <ferror@plt+0x36a8>
  408fa8:	ldr	w1, [x19, #8]
  408fac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408fb0:	add	x0, x0, #0x768
  408fb4:	bl	406008 <ferror@plt+0x36a8>
  408fb8:	ldr	x1, [x19]
  408fbc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408fc0:	add	x0, x0, #0x770
  408fc4:	bl	406008 <ferror@plt+0x36a8>
  408fc8:	ldr	w1, [x19, #12]
  408fcc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408fd0:	add	x0, x0, #0x780
  408fd4:	bl	406008 <ferror@plt+0x36a8>
  408fd8:	ldr	w1, [x19, #16]
  408fdc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408fe0:	add	x0, x0, #0x790
  408fe4:	bl	406008 <ferror@plt+0x36a8>
  408fe8:	ldr	w1, [x19, #20]
  408fec:	adrp	x0, 418000 <ferror@plt+0x156a0>
  408ff0:	add	x0, x0, #0x7a0
  408ff4:	bl	406008 <ferror@plt+0x36a8>
  408ff8:	ldr	w1, [x19, #24]
  408ffc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409000:	add	x0, x0, #0x7b0
  409004:	bl	406008 <ferror@plt+0x36a8>
  409008:	ldr	w1, [x19, #28]
  40900c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409010:	add	x0, x0, #0x7c0
  409014:	bl	406008 <ferror@plt+0x36a8>
  409018:	ldr	w1, [x19, #32]
  40901c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409020:	add	x0, x0, #0x7c8
  409024:	and	w1, w1, #0x1
  409028:	bl	406008 <ferror@plt+0x36a8>
  40902c:	ldr	w1, [x19, #36]
  409030:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409034:	adrp	x19, 418000 <ferror@plt+0x156a0>
  409038:	add	x0, x0, #0x7d0
  40903c:	add	x19, x19, #0xd80
  409040:	bl	406008 <ferror@plt+0x36a8>
  409044:	mov	x0, x19
  409048:	bl	406008 <ferror@plt+0x36a8>
  40904c:	cbz	x23, 409084 <ferror@plt+0x6724>
  409050:	ldr	w0, [x20, #1684]
  409054:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409058:	cbnz	w0, 409158 <ferror@plt+0x67f8>
  40905c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409060:	add	x1, x1, #0x7e0
  409064:	add	x0, x0, #0x738
  409068:	bl	406008 <ferror@plt+0x36a8>
  40906c:	ldr	w1, [x23]
  409070:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409074:	add	x0, x0, #0x740
  409078:	bl	406008 <ferror@plt+0x36a8>
  40907c:	mov	x0, x19
  409080:	bl	406008 <ferror@plt+0x36a8>
  409084:	cbz	x22, 408e28 <ferror@plt+0x64c8>
  409088:	ldr	w0, [x20, #1684]
  40908c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409090:	cbnz	w0, 409144 <ferror@plt+0x67e4>
  409094:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409098:	add	x1, x1, #0x7e8
  40909c:	add	x0, x0, #0x738
  4090a0:	bl	406008 <ferror@plt+0x36a8>
  4090a4:	ldr	w1, [x22]
  4090a8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4090ac:	add	x0, x0, #0x740
  4090b0:	bl	406008 <ferror@plt+0x36a8>
  4090b4:	mov	x0, x19
  4090b8:	bl	406008 <ferror@plt+0x36a8>
  4090bc:	b	408e28 <ferror@plt+0x64c8>
  4090c0:	add	x0, sp, #0x68
  4090c4:	mov	w1, #0x0                   	// #0
  4090c8:	bl	415020 <ferror@plt+0x126c0>
  4090cc:	tbnz	w0, #31, 40916c <ferror@plt+0x680c>
  4090d0:	add	x0, sp, #0x68
  4090d4:	bl	412440 <ferror@plt+0xfae0>
  4090d8:	add	x0, sp, #0x68
  4090dc:	bl	414e28 <ferror@plt+0x124c8>
  4090e0:	mov	w0, #0x1                   	// #1
  4090e4:	str	w0, [x26, #2256]
  4090e8:	b	408d84 <ferror@plt+0x6424>
  4090ec:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4090f0:	add	x0, x0, #0x3b8
  4090f4:	bl	406008 <ferror@plt+0x36a8>
  4090f8:	b	408f04 <ferror@plt+0x65a4>
  4090fc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409100:	add	x0, x0, #0x398
  409104:	bl	406008 <ferror@plt+0x36a8>
  409108:	b	408edc <ferror@plt+0x657c>
  40910c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409110:	add	x0, x0, #0x760
  409114:	bl	406008 <ferror@plt+0x36a8>
  409118:	b	408fa8 <ferror@plt+0x6648>
  40911c:	add	x1, x1, #0x750
  409120:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409124:	add	x0, x0, #0x738
  409128:	bl	406008 <ferror@plt+0x36a8>
  40912c:	b	408f70 <ferror@plt+0x6610>
  409130:	add	x1, x1, #0x728
  409134:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409138:	add	x0, x0, #0x738
  40913c:	bl	406008 <ferror@plt+0x36a8>
  409140:	b	408f30 <ferror@plt+0x65d0>
  409144:	add	x1, x1, #0x7e8
  409148:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40914c:	add	x0, x0, #0x730
  409150:	bl	406008 <ferror@plt+0x36a8>
  409154:	b	4090a4 <ferror@plt+0x6744>
  409158:	add	x1, x1, #0x7e0
  40915c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409160:	add	x0, x0, #0x730
  409164:	bl	406008 <ferror@plt+0x36a8>
  409168:	b	40906c <ferror@plt+0x670c>
  40916c:	mov	w0, #0x1                   	// #1
  409170:	bl	4022c0 <exit@plt>
  409174:	nop
  409178:	sub	sp, sp, #0x480
  40917c:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  409180:	stp	x29, x30, [sp, #16]
  409184:	add	x29, sp, #0x10
  409188:	ldr	q0, [x0, #1824]
  40918c:	stp	x19, x20, [sp, #32]
  409190:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  409194:	add	x20, x20, #0xdf0
  409198:	stp	x21, x22, [sp, #48]
  40919c:	add	x21, x20, #0x880
  4091a0:	str	xzr, [sp, #120]
  4091a4:	ldr	x0, [x21, #8]
  4091a8:	str	q0, [sp, #128]
  4091ac:	tst	w0, #0x2
  4091b0:	b.ne	4091cc <ferror@plt+0x686c>  // b.any
  4091b4:	mov	w0, #0x0                   	// #0
  4091b8:	ldp	x29, x30, [sp, #16]
  4091bc:	ldp	x19, x20, [sp, #32]
  4091c0:	ldp	x21, x22, [sp, #48]
  4091c4:	add	sp, sp, #0x480
  4091c8:	ret
  4091cc:	adrp	x19, 418000 <ferror@plt+0x156a0>
  4091d0:	add	x19, x19, #0x7f0
  4091d4:	mov	x0, x19
  4091d8:	bl	4028d0 <getenv@plt>
  4091dc:	cbz	x0, 40959c <ferror@plt+0x6c3c>
  4091e0:	mov	x0, x19
  4091e4:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4091e8:	add	x1, x1, #0x800
  4091ec:	bl	404030 <ferror@plt+0x16d0>
  4091f0:	mov	x21, x0
  4091f4:	cbz	x0, 409630 <ferror@plt+0x6cd0>
  4091f8:	mov	x2, x0
  4091fc:	mov	w1, #0x100                 	// #256
  409200:	add	x0, sp, #0x118
  409204:	bl	402930 <fgets@plt>
  409208:	cbz	x0, 409638 <ferror@plt+0x6cd8>
  40920c:	stp	x25, x26, [sp, #80]
  409210:	add	x22, sp, #0x98
  409214:	ldr	w25, [sp, #280]
  409218:	mov	w26, #0x6550                	// #25936
  40921c:	stp	x23, x24, [sp, #64]
  409220:	adrp	x24, 418000 <ferror@plt+0x156a0>
  409224:	add	x24, x24, #0x810
  409228:	mov	w23, #0x0                   	// #0
  40922c:	movk	w26, #0x7265, lsl #16
  409230:	stp	x27, x28, [sp, #96]
  409234:	nop
  409238:	mov	x2, x21
  40923c:	add	x0, sp, #0x118
  409240:	mov	w1, #0x100                 	// #256
  409244:	bl	402930 <fgets@plt>
  409248:	cbz	x0, 409410 <ferror@plt+0x6ab0>
  40924c:	mov	x1, #0x268                 	// #616
  409250:	mov	x0, #0x1                   	// #1
  409254:	bl	402510 <calloc@plt>
  409258:	mov	x19, x0
  40925c:	cbz	x0, 409410 <ferror@plt+0x6ab0>
  409260:	add	x0, x0, #0x234
  409264:	stp	x0, x22, [sp]
  409268:	add	x7, x19, #0x228
  40926c:	add	x6, x19, #0x8
  409270:	add	x5, sp, #0x74
  409274:	add	x4, x19, #0x230
  409278:	add	x3, x19, #0x22c
  40927c:	add	x2, x19, #0x224
  409280:	mov	x1, x24
  409284:	add	x0, sp, #0x118
  409288:	bl	402840 <__isoc99_sscanf@plt>
  40928c:	cmp	w0, #0x7
  409290:	b.gt	409298 <ferror@plt+0x6938>
  409294:	strb	wzr, [sp, #152]
  409298:	ldr	w2, [sp, #116]
  40929c:	mov	w0, #0x1                   	// #1
  4092a0:	ldr	w1, [x19, #564]
  4092a4:	strh	w0, [x19, #22]
  4092a8:	strh	w0, [x19, #286]
  4092ac:	str	w1, [x19, #544]
  4092b0:	ldr	w1, [x19, #8]
  4092b4:	tbz	w2, #16, 40946c <ferror@plt+0x6b0c>
  4092b8:	mov	w0, #0xa                   	// #10
  4092bc:	mov	w2, w0
  4092c0:	str	w0, [x19, #552]
  4092c4:	cmp	w1, #0x1
  4092c8:	b.eq	4094bc <ferror@plt+0x6b5c>  // b.none
  4092cc:	cmp	w1, #0x2
  4092d0:	b.eq	4094a8 <ferror@plt+0x6b48>  // b.none
  4092d4:	cmp	w1, #0x5
  4092d8:	b.ne	4092e4 <ferror@plt+0x6984>  // b.any
  4092dc:	ldr	w0, [x20, #2176]
  4092e0:	tbz	w0, #6, 409460 <ferror@plt+0x6b00>
  4092e4:	ldr	w0, [x20, #2180]
  4092e8:	asr	w0, w0, w2
  4092ec:	tbz	w0, #0, 409460 <ferror@plt+0x6b00>
  4092f0:	ldrb	w0, [sp, #152]
  4092f4:	cmp	w25, w26
  4092f8:	b.eq	4094d0 <ferror@plt+0x6b70>  // b.none
  4092fc:	add	x1, x19, #0x200
  409300:	str	wzr, [x19, #548]
  409304:	stur	xzr, [x1, #44]
  409308:	cbnz	w0, 409560 <ferror@plt+0x6c00>
  40930c:	ldr	x28, [x20, #2192]
  409310:	cbz	x28, 40936c <ferror@plt+0x6a0c>
  409314:	add	x3, sp, #0x218
  409318:	mov	w1, #0x0                   	// #0
  40931c:	mov	x0, x3
  409320:	mov	x2, #0x268                 	// #616
  409324:	ldr	x27, [x19, #600]
  409328:	bl	4024e0 <memset@plt>
  40932c:	ldr	x1, [x19, #592]
  409330:	mov	x3, x0
  409334:	mov	w0, #0x1                   	// #1
  409338:	strh	w0, [sp, #558]
  40933c:	str	x1, [sp, #560]
  409340:	strh	w0, [sp, #822]
  409344:	cbz	x27, 40935c <ferror@plt+0x69fc>
  409348:	ldrb	w0, [x27]
  40934c:	cmp	w0, #0x2a
  409350:	b.ne	409558 <ferror@plt+0x6bf8>  // b.any
  409354:	ldrb	w0, [x27, #1]
  409358:	cbnz	w0, 409558 <ferror@plt+0x6bf8>
  40935c:	mov	x1, x3
  409360:	mov	x0, x28
  409364:	bl	407568 <ferror@plt+0x4c08>
  409368:	cbz	w0, 409458 <ferror@plt+0x6af8>
  40936c:	ldr	x1, [sp, #120]
  409370:	cbz	x1, 409594 <ferror@plt+0x6c34>
  409374:	ldr	w3, [x19, #8]
  409378:	add	x0, sp, #0x78
  40937c:	b	40938c <ferror@plt+0x6a2c>
  409380:	mov	x0, x1
  409384:	ldr	x1, [x1]
  409388:	cbz	x1, 4093b0 <ferror@plt+0x6a50>
  40938c:	ldr	w2, [x1, #8]
  409390:	cmp	w3, w2
  409394:	b.cc	4093b0 <ferror@plt+0x6a50>  // b.lo, b.ul, b.last
  409398:	b.ne	409380 <ferror@plt+0x6a20>  // b.any
  40939c:	ldr	w2, [x1, #564]
  4093a0:	ldr	w4, [x19, #564]
  4093a4:	cmp	w4, w2
  4093a8:	b.cs	409380 <ferror@plt+0x6a20>  // b.hs, b.nlast
  4093ac:	nop
  4093b0:	str	x1, [x19]
  4093b4:	add	w23, w23, #0x1
  4093b8:	str	x19, [x0]
  4093bc:	cmp	w23, #0x6a6
  4093c0:	b.le	409238 <ferror@plt+0x68d8>
  4093c4:	ldr	x19, [sp, #120]
  4093c8:	cbz	x19, 4093f8 <ferror@plt+0x6a98>
  4093cc:	nop
  4093d0:	mov	x23, x19
  4093d4:	mov	x0, x19
  4093d8:	bl	406af8 <ferror@plt+0x4198>
  4093dc:	ldr	x19, [x19]
  4093e0:	str	x19, [sp, #120]
  4093e4:	ldr	x0, [x23, #592]
  4093e8:	bl	4026b0 <free@plt>
  4093ec:	mov	x0, x23
  4093f0:	bl	4026b0 <free@plt>
  4093f4:	cbnz	x19, 4093d0 <ferror@plt+0x6a70>
  4093f8:	mov	x2, x21
  4093fc:	add	x0, sp, #0x118
  409400:	mov	w23, #0x0                   	// #0
  409404:	mov	w1, #0x100                 	// #256
  409408:	bl	402930 <fgets@plt>
  40940c:	cbnz	x0, 40924c <ferror@plt+0x68ec>
  409410:	mov	x0, x21
  409414:	bl	402440 <fclose@plt>
  409418:	ldr	x19, [sp, #120]
  40941c:	cbz	x19, 409448 <ferror@plt+0x6ae8>
  409420:	mov	x20, x19
  409424:	mov	x0, x19
  409428:	bl	406af8 <ferror@plt+0x4198>
  40942c:	ldr	x19, [x19]
  409430:	str	x19, [sp, #120]
  409434:	ldr	x0, [x20, #592]
  409438:	bl	4026b0 <free@plt>
  40943c:	mov	x0, x20
  409440:	bl	4026b0 <free@plt>
  409444:	cbnz	x19, 409420 <ferror@plt+0x6ac0>
  409448:	ldp	x23, x24, [sp, #64]
  40944c:	ldp	x25, x26, [sp, #80]
  409450:	ldp	x27, x28, [sp, #96]
  409454:	b	4091b4 <ferror@plt+0x6854>
  409458:	ldr	x0, [x19, #592]
  40945c:	bl	4026b0 <free@plt>
  409460:	mov	x0, x19
  409464:	bl	4026b0 <free@plt>
  409468:	b	409238 <ferror@plt+0x68d8>
  40946c:	ldr	w2, [x19, #552]
  409470:	sub	w0, w2, #0x1
  409474:	cmp	w0, #0x3
  409478:	b.hi	4092c4 <ferror@plt+0x6964>  // b.pmore
  40947c:	add	x2, sp, #0x80
  409480:	ldr	w2, [x2, w0, sxtw #2]
  409484:	str	w2, [x19, #552]
  409488:	cmp	w2, #0x7
  40948c:	ccmp	w1, #0x2, #0x0, eq  // eq = none
  409490:	b.ne	4092c4 <ferror@plt+0x6964>  // b.any
  409494:	ldr	w0, [x19, #548]
  409498:	cbz	w0, 40958c <ferror@plt+0x6c2c>
  40949c:	mov	w0, #0x1                   	// #1
  4094a0:	mov	w2, w0
  4094a4:	str	w0, [x19, #552]
  4094a8:	ldr	w0, [x20, #2176]
  4094ac:	tbnz	w0, #4, 4092e4 <ferror@plt+0x6984>
  4094b0:	mov	x0, x19
  4094b4:	bl	4026b0 <free@plt>
  4094b8:	b	409238 <ferror@plt+0x68d8>
  4094bc:	ldr	w0, [x20, #2176]
  4094c0:	tbnz	w0, #5, 4092e4 <ferror@plt+0x6984>
  4094c4:	mov	x0, x19
  4094c8:	bl	4026b0 <free@plt>
  4094cc:	b	409238 <ferror@plt+0x68d8>
  4094d0:	cbnz	w0, 409560 <ferror@plt+0x6c00>
  4094d4:	ldr	w3, [x19, #548]
  4094d8:	cbz	w3, 40930c <ferror@plt+0x69ac>
  4094dc:	ldr	x1, [sp, #120]
  4094e0:	cbz	x1, 40957c <ferror@plt+0x6c1c>
  4094e4:	mov	x0, x1
  4094e8:	b	4094f4 <ferror@plt+0x6b94>
  4094ec:	ldr	x0, [x0]
  4094f0:	cbz	x0, 40957c <ferror@plt+0x6c1c>
  4094f4:	ldr	w2, [x0, #544]
  4094f8:	cmp	w3, w2
  4094fc:	b.ne	4094ec <ferror@plt+0x6b8c>  // b.any
  409500:	ldr	x27, [x0, #592]
  409504:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409508:	ldr	x28, [x20, #2192]
  40950c:	cmp	x27, #0x0
  409510:	add	x0, x0, #0x1d8
  409514:	csel	x27, x0, x27, eq  // eq = none
  409518:	str	x27, [x19, #600]
  40951c:	cbz	x28, 409374 <ferror@plt+0x6a14>
  409520:	add	x3, sp, #0x218
  409524:	mov	w1, #0x0                   	// #0
  409528:	mov	x0, x3
  40952c:	mov	x2, #0x268                 	// #616
  409530:	bl	4024e0 <memset@plt>
  409534:	mov	x3, x0
  409538:	ldr	x1, [x19, #592]
  40953c:	mov	w0, #0x1                   	// #1
  409540:	strh	w0, [sp, #558]
  409544:	str	x1, [sp, #560]
  409548:	strh	w0, [sp, #822]
  40954c:	ldrb	w0, [x27]
  409550:	cmp	w0, #0x2a
  409554:	b.eq	409354 <ferror@plt+0x69f4>  // b.none
  409558:	str	x27, [sp, #824]
  40955c:	b	40935c <ferror@plt+0x69fc>
  409560:	mov	x0, x22
  409564:	bl	402560 <strdup@plt>
  409568:	str	x0, [x19, #592]
  40956c:	cbnz	x0, 4094d4 <ferror@plt+0x6b74>
  409570:	mov	x0, x19
  409574:	bl	4026b0 <free@plt>
  409578:	b	409410 <ferror@plt+0x6ab0>
  40957c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409580:	add	x0, x0, #0x830
  409584:	str	x0, [x19, #600]
  409588:	b	40930c <ferror@plt+0x69ac>
  40958c:	mov	w2, #0x7                   	// #7
  409590:	b	4094a8 <ferror@plt+0x6b48>
  409594:	add	x0, sp, #0x78
  409598:	b	4093b0 <ferror@plt+0x6a50>
  40959c:	adrp	x0, 417000 <ferror@plt+0x146a0>
  4095a0:	add	x0, x0, #0xc38
  4095a4:	bl	4028d0 <getenv@plt>
  4095a8:	cbnz	x0, 4091e0 <ferror@plt+0x6880>
  4095ac:	ldr	w3, [x20, #2220]
  4095b0:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4095b4:	mov	w2, #0x15                  	// #21
  4095b8:	mov	w0, #0x35                  	// #53
  4095bc:	cmp	w3, #0x0
  4095c0:	ldr	w1, [x1, #1680]
  4095c4:	csel	w0, w0, w2, ne  // ne = any
  4095c8:	add	x2, sp, #0x200
  4095cc:	cmp	w1, #0x0
  4095d0:	ldr	w4, [x21, #4]
  4095d4:	mov	x7, #0x28                  	// #40
  4095d8:	mov	w3, #0xa                   	// #10
  4095dc:	orr	w3, w0, w3
  4095e0:	movk	x7, #0x14, lsl #32
  4095e4:	csel	w3, w3, w0, ne  // ne = any
  4095e8:	mov	w6, #0xe240                	// #57920
  4095ec:	movk	x7, #0x301, lsl #48
  4095f0:	movk	w6, #0x1, lsl #16
  4095f4:	mov	w5, #0x1                   	// #1
  4095f8:	stp	xzr, xzr, [x2, #32]
  4095fc:	add	x0, sp, #0x218
  409600:	stp	xzr, xzr, [x2, #48]
  409604:	mov	x1, #0x28                  	// #40
  409608:	adrp	x2, 407000 <ferror@plt+0x46a0>
  40960c:	add	x2, x2, #0xa20
  409610:	str	x7, [sp, #536]
  409614:	str	w6, [sp, #544]
  409618:	strb	w5, [sp, #552]
  40961c:	str	w4, [sp, #556]
  409620:	str	w3, [sp, #564]
  409624:	bl	4056a0 <ferror@plt+0x2d40>
  409628:	cbnz	w0, 4091e0 <ferror@plt+0x6880>
  40962c:	b	4091b4 <ferror@plt+0x6854>
  409630:	mov	w0, #0xffffffff            	// #-1
  409634:	b	4091b8 <ferror@plt+0x6858>
  409638:	mov	x0, x21
  40963c:	bl	402440 <fclose@plt>
  409640:	mov	w0, #0xffffffff            	// #-1
  409644:	b	4091b8 <ferror@plt+0x6858>
  409648:	stp	x29, x30, [sp, #-112]!
  40964c:	mov	x29, sp
  409650:	stp	x19, x20, [sp, #16]
  409654:	mov	x19, x0
  409658:	ldrb	w0, [x0, #912]
  40965c:	cbnz	w0, 409dac <ferror@plt+0x744c>
  409660:	ldrb	w0, [x19, #913]
  409664:	cbnz	w0, 409d9c <ferror@plt+0x743c>
  409668:	ldrb	w0, [x19, #914]
  40966c:	cbnz	w0, 409d8c <ferror@plt+0x742c>
  409670:	ldrb	w0, [x19, #915]
  409674:	cbnz	w0, 409d7c <ferror@plt+0x741c>
  409678:	ldrb	w0, [x19, #916]
  40967c:	cbnz	w0, 409d6c <ferror@plt+0x740c>
  409680:	ldrb	w0, [x19, #628]
  409684:	cbnz	w0, 409d58 <ferror@plt+0x73f8>
  409688:	ldrb	w0, [x19, #917]
  40968c:	cbnz	w0, 409d40 <ferror@plt+0x73e0>
  409690:	ldr	d0, [x19, #648]
  409694:	fcmp	d0, #0.0
  409698:	b.ne	409d30 <ferror@plt+0x73d0>  // b.any
  40969c:	ldr	w1, [x19, #688]
  4096a0:	cbnz	w1, 409d20 <ferror@plt+0x73c0>
  4096a4:	ldr	d0, [x19, #664]
  4096a8:	fcmp	d0, #0.0
  4096ac:	b.ne	409d0c <ferror@plt+0x73ac>  // b.any
  4096b0:	ldr	d0, [x19, #656]
  4096b4:	fcmp	d0, #0.0
  4096b8:	b.ne	409cfc <ferror@plt+0x739c>  // b.any
  4096bc:	ldr	w1, [x19, #680]
  4096c0:	cbnz	w1, 409cd8 <ferror@plt+0x7378>
  4096c4:	ldr	w1, [x19, #712]
  4096c8:	cbnz	w1, 409cc8 <ferror@plt+0x7368>
  4096cc:	ldr	w1, [x19, #724]
  4096d0:	cbnz	w1, 409cb8 <ferror@plt+0x7358>
  4096d4:	ldr	w1, [x19, #716]
  4096d8:	cbnz	w1, 409ca8 <ferror@plt+0x7348>
  4096dc:	ldr	w1, [x19, #720]
  4096e0:	cbnz	w1, 409bd0 <ferror@plt+0x7270>
  4096e4:	ldr	w1, [x19, #728]
  4096e8:	cbnz	w1, 409be4 <ferror@plt+0x7284>
  4096ec:	ldr	w1, [x19, #684]
  4096f0:	cbnz	w1, 409bf8 <ferror@plt+0x7298>
  4096f4:	ldr	x1, [x19, #896]
  4096f8:	cbnz	x1, 409c0c <ferror@plt+0x72ac>
  4096fc:	ldr	x1, [x19, #904]
  409700:	cbnz	x1, 409c20 <ferror@plt+0x72c0>
  409704:	ldr	x1, [x19, #768]
  409708:	cbnz	x1, 409c34 <ferror@plt+0x72d4>
  40970c:	ldr	x1, [x19, #776]
  409710:	cbnz	x1, 409c48 <ferror@plt+0x72e8>
  409714:	ldr	w1, [x19, #784]
  409718:	cbnz	w1, 409c5c <ferror@plt+0x72fc>
  40971c:	ldr	w1, [x19, #788]
  409720:	cbnz	w1, 409c70 <ferror@plt+0x7310>
  409724:	ldr	w1, [x19, #792]
  409728:	cbnz	w1, 409c84 <ferror@plt+0x7324>
  40972c:	ldr	w1, [x19, #796]
  409730:	cbnz	w1, 409c98 <ferror@plt+0x7338>
  409734:	ldr	x4, [x19, #920]
  409738:	cbz	x4, 409750 <ferror@plt+0x6df0>
  40973c:	ldrb	w0, [x4, #16]
  409740:	cbnz	w0, 409958 <ferror@plt+0x6ff8>
  409744:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409748:	add	x0, x0, #0xa10
  40974c:	bl	406008 <ferror@plt+0x36a8>
  409750:	ldr	x0, [x19, #928]
  409754:	cbz	x0, 409818 <ferror@plt+0x6eb8>
  409758:	ldr	d0, [x0]
  40975c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  409760:	fmov	d1, #8.000000000000000000e+00
  409764:	ldr	w0, [x0, #1728]
  409768:	ucvtf	d0, d0
  40976c:	fmul	d0, d0, d1
  409770:	cbnz	w0, 4097b8 <ferror@plt+0x6e58>
  409774:	mov	x0, #0x848000000000        	// #145685290680320
  409778:	movk	x0, #0x412e, lsl #48
  40977c:	fmov	d1, x0
  409780:	fcmpe	d0, d1
  409784:	b.gt	409ed4 <ferror@plt+0x7574>
  409788:	mov	x0, #0x400000000000        	// #70368744177664
  40978c:	movk	x0, #0x408f, lsl #48
  409790:	fmov	d1, x0
  409794:	fcmpe	d0, d1
  409798:	b.le	409e24 <ferror@plt+0x74c4>
  40979c:	fdiv	d0, d0, d1
  4097a0:	add	x20, sp, #0x30
  4097a4:	mov	x0, x20
  4097a8:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4097ac:	add	x1, x1, #0xa38
  4097b0:	bl	402380 <sprintf@plt>
  4097b4:	b	4097cc <ferror@plt+0x6e6c>
  4097b8:	add	x20, sp, #0x30
  4097bc:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4097c0:	mov	x0, x20
  4097c4:	add	x1, x1, #0xa28
  4097c8:	bl	402380 <sprintf@plt>
  4097cc:	ldr	x2, [x19, #928]
  4097d0:	mov	x0, #0x400000000000        	// #70368744177664
  4097d4:	movk	x0, #0x408f, lsl #48
  4097d8:	fmov	d0, x0
  4097dc:	mov	x1, x20
  4097e0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4097e4:	ldr	w2, [x2, #8]
  4097e8:	add	x0, x0, #0xa40
  4097ec:	ucvtf	d1, w2
  4097f0:	fdiv	d0, d1, d0
  4097f4:	bl	406008 <ferror@plt+0x36a8>
  4097f8:	ldr	x0, [x19, #928]
  4097fc:	ldr	w1, [x0, #12]
  409800:	cbnz	w1, 409eb0 <ferror@plt+0x7550>
  409804:	ldr	w0, [x0, #16]
  409808:	cbnz	w0, 409e90 <ferror@plt+0x7530>
  40980c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409810:	add	x0, x0, #0xd80
  409814:	bl	406008 <ferror@plt+0x36a8>
  409818:	ldr	d0, [x19, #696]
  40981c:	fcmp	d0, #0.0
  409820:	b.ne	409b60 <ferror@plt+0x7200>  // b.any
  409824:	ldr	w1, [x19, #732]
  409828:	cbnz	w1, 409970 <ferror@plt+0x7010>
  40982c:	ldr	w1, [x19, #736]
  409830:	cbnz	w1, 409984 <ferror@plt+0x7024>
  409834:	ldr	w1, [x19, #740]
  409838:	cbnz	w1, 409998 <ferror@plt+0x7038>
  40983c:	ldr	d0, [x19, #744]
  409840:	fcmp	d0, #0.0
  409844:	b.ne	4099b0 <ferror@plt+0x7050>  // b.any
  409848:	ldr	d0, [x19, #760]
  40984c:	fcmp	d0, #0.0
  409850:	b.ne	409a2c <ferror@plt+0x70cc>  // b.any
  409854:	ldr	w1, [x19, #832]
  409858:	cbnz	w1, 409a90 <ferror@plt+0x7130>
  40985c:	ldr	w1, [x19, #836]
  409860:	cbnz	w1, 409aa4 <ferror@plt+0x7144>
  409864:	ldrb	w0, [x19, #918]
  409868:	cbnz	w0, 409ab8 <ferror@plt+0x7158>
  40986c:	ldr	x1, [x19, #872]
  409870:	cbnz	x1, 409acc <ferror@plt+0x716c>
  409874:	ldr	w1, [x19, #800]
  409878:	cbnz	w1, 409b50 <ferror@plt+0x71f0>
  40987c:	ldr	w1, [x19, #804]
  409880:	ldr	w2, [x19, #808]
  409884:	orr	w0, w1, w2
  409888:	cbz	w0, 409898 <ferror@plt+0x6f38>
  40988c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409890:	add	x0, x0, #0xb88
  409894:	bl	406008 <ferror@plt+0x36a8>
  409898:	ldr	w1, [x19, #812]
  40989c:	cbnz	w1, 409bc0 <ferror@plt+0x7260>
  4098a0:	ldr	w1, [x19, #816]
  4098a4:	cbz	w1, 4098b4 <ferror@plt+0x6f54>
  4098a8:	ldr	w0, [x19, #552]
  4098ac:	cmp	w0, #0xa
  4098b0:	b.ne	409920 <ferror@plt+0x6fc0>  // b.any
  4098b4:	ldr	w1, [x19, #840]
  4098b8:	cbnz	w1, 409934 <ferror@plt+0x6fd4>
  4098bc:	ldr	w1, [x19, #820]
  4098c0:	cbnz	w1, 409948 <ferror@plt+0x6fe8>
  4098c4:	ldr	w1, [x19, #824]
  4098c8:	cmp	w1, #0x3
  4098cc:	b.eq	4098dc <ferror@plt+0x6f7c>  // b.none
  4098d0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4098d4:	add	x0, x0, #0xbd8
  4098d8:	bl	406008 <ferror@plt+0x36a8>
  4098dc:	ldr	w1, [x19, #844]
  4098e0:	cbnz	w1, 409e14 <ferror@plt+0x74b4>
  4098e4:	ldr	d0, [x19, #848]
  4098e8:	fcmp	d0, #0.0
  4098ec:	b.ne	409e04 <ferror@plt+0x74a4>  // b.any
  4098f0:	ldr	w1, [x19, #864]
  4098f4:	cbnz	w1, 409df4 <ferror@plt+0x7494>
  4098f8:	ldr	w1, [x19, #868]
  4098fc:	cbnz	w1, 409de4 <ferror@plt+0x7484>
  409900:	ldr	w1, [x19, #828]
  409904:	cbnz	w1, 409dd4 <ferror@plt+0x7474>
  409908:	ldr	d0, [x19, #856]
  40990c:	fcmp	d0, #0.0
  409910:	b.ne	409dbc <ferror@plt+0x745c>  // b.any
  409914:	ldp	x19, x20, [sp, #16]
  409918:	ldp	x29, x30, [sp], #112
  40991c:	ret
  409920:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409924:	add	x0, x0, #0xba8
  409928:	bl	406008 <ferror@plt+0x36a8>
  40992c:	ldr	w1, [x19, #840]
  409930:	cbz	w1, 4098bc <ferror@plt+0x6f5c>
  409934:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409938:	add	x0, x0, #0xbb8
  40993c:	bl	406008 <ferror@plt+0x36a8>
  409940:	ldr	w1, [x19, #820]
  409944:	cbz	w1, 4098c4 <ferror@plt+0x6f64>
  409948:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40994c:	add	x0, x0, #0xbc8
  409950:	bl	406008 <ferror@plt+0x36a8>
  409954:	b	4098c4 <ferror@plt+0x6f64>
  409958:	ldp	w1, w2, [x4]
  40995c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409960:	ldp	w3, w4, [x4, #8]
  409964:	add	x0, x0, #0x9d8
  409968:	bl	406008 <ferror@plt+0x36a8>
  40996c:	b	409750 <ferror@plt+0x6df0>
  409970:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409974:	add	x0, x0, #0xa88
  409978:	bl	406008 <ferror@plt+0x36a8>
  40997c:	ldr	w1, [x19, #736]
  409980:	cbz	w1, 409834 <ferror@plt+0x6ed4>
  409984:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409988:	add	x0, x0, #0xa98
  40998c:	bl	406008 <ferror@plt+0x36a8>
  409990:	ldr	w1, [x19, #740]
  409994:	cbz	w1, 40983c <ferror@plt+0x6edc>
  409998:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40999c:	add	x0, x0, #0xaa8
  4099a0:	bl	406008 <ferror@plt+0x36a8>
  4099a4:	ldr	d0, [x19, #744]
  4099a8:	fcmp	d0, #0.0
  4099ac:	b.eq	409848 <ferror@plt+0x6ee8>  // b.none
  4099b0:	str	x21, [sp, #32]
  4099b4:	adrp	x21, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4099b8:	ldr	w0, [x21, #1728]
  4099bc:	cbnz	w0, 409f08 <ferror@plt+0x75a8>
  4099c0:	mov	x0, #0x848000000000        	// #145685290680320
  4099c4:	movk	x0, #0x412e, lsl #48
  4099c8:	fmov	d1, x0
  4099cc:	fcmpe	d0, d1
  4099d0:	b.gt	409e58 <ferror@plt+0x74f8>
  4099d4:	mov	x0, #0x400000000000        	// #70368744177664
  4099d8:	movk	x0, #0x408f, lsl #48
  4099dc:	fmov	d1, x0
  4099e0:	fcmpe	d0, d1
  4099e4:	b.le	409fe4 <ferror@plt+0x7684>
  4099e8:	fdiv	d0, d0, d1
  4099ec:	add	x20, sp, #0x30
  4099f0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4099f4:	mov	x0, x20
  4099f8:	add	x1, x1, #0xa38
  4099fc:	bl	402380 <sprintf@plt>
  409a00:	mov	x1, x20
  409a04:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409a08:	add	x0, x0, #0xab8
  409a0c:	bl	406008 <ferror@plt+0x36a8>
  409a10:	ldr	d0, [x19, #752]
  409a14:	fcmp	d0, #0.0
  409a18:	b.ne	409f38 <ferror@plt+0x75d8>  // b.any
  409a1c:	ldr	d0, [x19, #760]
  409a20:	ldr	x21, [sp, #32]
  409a24:	fcmp	d0, #0.0
  409a28:	b.eq	409854 <ferror@plt+0x6ef4>  // b.none
  409a2c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  409a30:	ldr	w0, [x0, #1728]
  409a34:	cbnz	w0, 409fcc <ferror@plt+0x766c>
  409a38:	mov	x0, #0x848000000000        	// #145685290680320
  409a3c:	movk	x0, #0x412e, lsl #48
  409a40:	fmov	d1, x0
  409a44:	fcmpe	d0, d1
  409a48:	b.gt	409e3c <ferror@plt+0x74dc>
  409a4c:	mov	x0, #0x400000000000        	// #70368744177664
  409a50:	movk	x0, #0x408f, lsl #48
  409a54:	fmov	d1, x0
  409a58:	fcmpe	d0, d1
  409a5c:	b.le	409ffc <ferror@plt+0x769c>
  409a60:	fdiv	d0, d0, d1
  409a64:	add	x20, sp, #0x30
  409a68:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409a6c:	mov	x0, x20
  409a70:	add	x1, x1, #0xa38
  409a74:	bl	402380 <sprintf@plt>
  409a78:	mov	x1, x20
  409a7c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409a80:	add	x0, x0, #0xad8
  409a84:	bl	406008 <ferror@plt+0x36a8>
  409a88:	ldr	w1, [x19, #832]
  409a8c:	cbz	w1, 40985c <ferror@plt+0x6efc>
  409a90:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409a94:	add	x0, x0, #0xaf0
  409a98:	bl	406008 <ferror@plt+0x36a8>
  409a9c:	ldr	w1, [x19, #836]
  409aa0:	cbz	w1, 409864 <ferror@plt+0x6f04>
  409aa4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409aa8:	add	x0, x0, #0xb00
  409aac:	bl	406008 <ferror@plt+0x36a8>
  409ab0:	ldrb	w0, [x19, #918]
  409ab4:	cbz	w0, 40986c <ferror@plt+0x6f0c>
  409ab8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409abc:	add	x0, x0, #0xb18
  409ac0:	bl	406008 <ferror@plt+0x36a8>
  409ac4:	ldr	x1, [x19, #872]
  409ac8:	cbz	x1, 409874 <ferror@plt+0x6f14>
  409acc:	mov	x20, #0xf7cf                	// #63439
  409ad0:	lsr	x1, x1, #3
  409ad4:	movk	x20, #0xe353, lsl #16
  409ad8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409adc:	movk	x20, #0x9ba5, lsl #32
  409ae0:	add	x0, x0, #0xb28
  409ae4:	movk	x20, #0x20c4, lsl #48
  409ae8:	umulh	x1, x1, x20
  409aec:	lsr	x1, x1, #4
  409af0:	bl	406008 <ferror@plt+0x36a8>
  409af4:	ldr	x0, [x19, #880]
  409af8:	cbnz	x0, 409f94 <ferror@plt+0x7634>
  409afc:	ldr	x0, [x19, #888]
  409b00:	cbz	x0, 409874 <ferror@plt+0x6f14>
  409b04:	ucvtf	d1, x0
  409b08:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  409b0c:	ldr	d0, [x19, #872]
  409b10:	fmov	d2, x1
  409b14:	mov	x2, #0xf7cf                	// #63439
  409b18:	lsr	x1, x0, #3
  409b1c:	fmul	d1, d1, d2
  409b20:	movk	x2, #0xe353, lsl #16
  409b24:	ucvtf	d0, d0
  409b28:	movk	x2, #0x9ba5, lsl #32
  409b2c:	movk	x2, #0x20c4, lsl #48
  409b30:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409b34:	add	x0, x0, #0xb58
  409b38:	umulh	x1, x1, x2
  409b3c:	fdiv	d0, d1, d0
  409b40:	lsr	x1, x1, #4
  409b44:	bl	406008 <ferror@plt+0x36a8>
  409b48:	ldr	w1, [x19, #800]
  409b4c:	cbz	w1, 40987c <ferror@plt+0x6f1c>
  409b50:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409b54:	add	x0, x0, #0xb78
  409b58:	bl	406008 <ferror@plt+0x36a8>
  409b5c:	b	40987c <ferror@plt+0x6f1c>
  409b60:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  409b64:	ldr	w0, [x0, #1728]
  409b68:	cbnz	w0, 409ef0 <ferror@plt+0x7590>
  409b6c:	mov	x0, #0x848000000000        	// #145685290680320
  409b70:	movk	x0, #0x412e, lsl #48
  409b74:	fmov	d1, x0
  409b78:	fcmpe	d0, d1
  409b7c:	b.gt	409e74 <ferror@plt+0x7514>
  409b80:	mov	x0, #0x400000000000        	// #70368744177664
  409b84:	movk	x0, #0x408f, lsl #48
  409b88:	fmov	d1, x0
  409b8c:	fcmpe	d0, d1
  409b90:	b.le	40a014 <ferror@plt+0x76b4>
  409b94:	fdiv	d0, d0, d1
  409b98:	add	x20, sp, #0x30
  409b9c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409ba0:	mov	x0, x20
  409ba4:	add	x1, x1, #0xa38
  409ba8:	bl	402380 <sprintf@plt>
  409bac:	mov	x1, x20
  409bb0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409bb4:	add	x0, x0, #0xa78
  409bb8:	bl	406008 <ferror@plt+0x36a8>
  409bbc:	b	409824 <ferror@plt+0x6ec4>
  409bc0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409bc4:	add	x0, x0, #0xb98
  409bc8:	bl	406008 <ferror@plt+0x36a8>
  409bcc:	b	4098a0 <ferror@plt+0x6f40>
  409bd0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409bd4:	add	x0, x0, #0x8f8
  409bd8:	bl	406008 <ferror@plt+0x36a8>
  409bdc:	ldr	w1, [x19, #728]
  409be0:	cbz	w1, 4096ec <ferror@plt+0x6d8c>
  409be4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409be8:	add	x0, x0, #0x908
  409bec:	bl	406008 <ferror@plt+0x36a8>
  409bf0:	ldr	w1, [x19, #684]
  409bf4:	cbz	w1, 4096f4 <ferror@plt+0x6d94>
  409bf8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409bfc:	add	x0, x0, #0x918
  409c00:	bl	406008 <ferror@plt+0x36a8>
  409c04:	ldr	x1, [x19, #896]
  409c08:	cbz	x1, 4096fc <ferror@plt+0x6d9c>
  409c0c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c10:	add	x0, x0, #0x928
  409c14:	bl	406008 <ferror@plt+0x36a8>
  409c18:	ldr	x1, [x19, #904]
  409c1c:	cbz	x1, 409704 <ferror@plt+0x6da4>
  409c20:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c24:	add	x0, x0, #0x940
  409c28:	bl	406008 <ferror@plt+0x36a8>
  409c2c:	ldr	x1, [x19, #768]
  409c30:	cbz	x1, 40970c <ferror@plt+0x6dac>
  409c34:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c38:	add	x0, x0, #0x958
  409c3c:	bl	406008 <ferror@plt+0x36a8>
  409c40:	ldr	x1, [x19, #776]
  409c44:	cbz	x1, 409714 <ferror@plt+0x6db4>
  409c48:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c4c:	add	x0, x0, #0x970
  409c50:	bl	406008 <ferror@plt+0x36a8>
  409c54:	ldr	w1, [x19, #784]
  409c58:	cbz	w1, 40971c <ferror@plt+0x6dbc>
  409c5c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c60:	add	x0, x0, #0x988
  409c64:	bl	406008 <ferror@plt+0x36a8>
  409c68:	ldr	w1, [x19, #788]
  409c6c:	cbz	w1, 409724 <ferror@plt+0x6dc4>
  409c70:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c74:	add	x0, x0, #0x998
  409c78:	bl	406008 <ferror@plt+0x36a8>
  409c7c:	ldr	w1, [x19, #792]
  409c80:	cbz	w1, 40972c <ferror@plt+0x6dcc>
  409c84:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c88:	add	x0, x0, #0x9a8
  409c8c:	bl	406008 <ferror@plt+0x36a8>
  409c90:	ldr	w1, [x19, #796]
  409c94:	cbz	w1, 409734 <ferror@plt+0x6dd4>
  409c98:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409c9c:	add	x0, x0, #0x9c0
  409ca0:	bl	406008 <ferror@plt+0x36a8>
  409ca4:	b	409734 <ferror@plt+0x6dd4>
  409ca8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409cac:	add	x0, x0, #0x8e8
  409cb0:	bl	406008 <ferror@plt+0x36a8>
  409cb4:	b	4096dc <ferror@plt+0x6d7c>
  409cb8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409cbc:	add	x0, x0, #0x8d8
  409cc0:	bl	406008 <ferror@plt+0x36a8>
  409cc4:	b	4096d4 <ferror@plt+0x6d74>
  409cc8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409ccc:	add	x0, x0, #0x8d0
  409cd0:	bl	406008 <ferror@plt+0x36a8>
  409cd4:	b	4096cc <ferror@plt+0x6d6c>
  409cd8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409cdc:	add	x0, x0, #0x8b8
  409ce0:	bl	406008 <ferror@plt+0x36a8>
  409ce4:	ldr	w0, [x19, #680]
  409ce8:	tbz	w0, #0, 4096c4 <ferror@plt+0x6d64>
  409cec:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409cf0:	add	x0, x0, #0x8c8
  409cf4:	bl	406008 <ferror@plt+0x36a8>
  409cf8:	b	4096c4 <ferror@plt+0x6d64>
  409cfc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d00:	add	x0, x0, #0x8b0
  409d04:	bl	406008 <ferror@plt+0x36a8>
  409d08:	b	4096bc <ferror@plt+0x6d5c>
  409d0c:	ldr	d1, [x19, #672]
  409d10:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d14:	add	x0, x0, #0x8a0
  409d18:	bl	406008 <ferror@plt+0x36a8>
  409d1c:	b	4096b0 <ferror@plt+0x6d50>
  409d20:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d24:	add	x0, x0, #0x890
  409d28:	bl	406008 <ferror@plt+0x36a8>
  409d2c:	b	4096a4 <ferror@plt+0x6d44>
  409d30:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d34:	add	x0, x0, #0x888
  409d38:	bl	406008 <ferror@plt+0x36a8>
  409d3c:	b	40969c <ferror@plt+0x6d3c>
  409d40:	ldr	w1, [x19, #704]
  409d44:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d48:	ldr	w2, [x19, #708]
  409d4c:	add	x0, x0, #0x878
  409d50:	bl	406008 <ferror@plt+0x36a8>
  409d54:	b	409690 <ferror@plt+0x6d30>
  409d58:	add	x1, x19, #0x274
  409d5c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d60:	add	x0, x0, #0x870
  409d64:	bl	406008 <ferror@plt+0x36a8>
  409d68:	b	409688 <ferror@plt+0x6d28>
  409d6c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d70:	add	x0, x0, #0x860
  409d74:	bl	406008 <ferror@plt+0x36a8>
  409d78:	b	409680 <ferror@plt+0x6d20>
  409d7c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d80:	add	x0, x0, #0x850
  409d84:	bl	406008 <ferror@plt+0x36a8>
  409d88:	b	409678 <ferror@plt+0x6d18>
  409d8c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409d90:	add	x0, x0, #0x848
  409d94:	bl	406008 <ferror@plt+0x36a8>
  409d98:	b	409670 <ferror@plt+0x6d10>
  409d9c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409da0:	add	x0, x0, #0x840
  409da4:	bl	406008 <ferror@plt+0x36a8>
  409da8:	b	409668 <ferror@plt+0x6d08>
  409dac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409db0:	add	x0, x0, #0x838
  409db4:	bl	406008 <ferror@plt+0x36a8>
  409db8:	b	409660 <ferror@plt+0x6d00>
  409dbc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409dc0:	add	x0, x0, #0xc40
  409dc4:	bl	406008 <ferror@plt+0x36a8>
  409dc8:	ldp	x19, x20, [sp, #16]
  409dcc:	ldp	x29, x30, [sp], #112
  409dd0:	ret
  409dd4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409dd8:	add	x0, x0, #0xc30
  409ddc:	bl	406008 <ferror@plt+0x36a8>
  409de0:	b	409908 <ferror@plt+0x6fa8>
  409de4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409de8:	add	x0, x0, #0xc18
  409dec:	bl	406008 <ferror@plt+0x36a8>
  409df0:	b	409900 <ferror@plt+0x6fa0>
  409df4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409df8:	add	x0, x0, #0xc08
  409dfc:	bl	406008 <ferror@plt+0x36a8>
  409e00:	b	4098f8 <ferror@plt+0x6f98>
  409e04:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409e08:	add	x0, x0, #0xbf8
  409e0c:	bl	406008 <ferror@plt+0x36a8>
  409e10:	b	4098f0 <ferror@plt+0x6f90>
  409e14:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409e18:	add	x0, x0, #0xbe8
  409e1c:	bl	406008 <ferror@plt+0x36a8>
  409e20:	b	4098e4 <ferror@plt+0x6f84>
  409e24:	add	x20, sp, #0x30
  409e28:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409e2c:	mov	x0, x20
  409e30:	add	x1, x1, #0x8a8
  409e34:	bl	402380 <sprintf@plt>
  409e38:	b	4097cc <ferror@plt+0x6e6c>
  409e3c:	fdiv	d0, d0, d1
  409e40:	add	x20, sp, #0x30
  409e44:	mov	x0, x20
  409e48:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409e4c:	add	x1, x1, #0xa30
  409e50:	bl	402380 <sprintf@plt>
  409e54:	b	409a78 <ferror@plt+0x7118>
  409e58:	fdiv	d0, d0, d1
  409e5c:	add	x20, sp, #0x30
  409e60:	mov	x0, x20
  409e64:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409e68:	add	x1, x1, #0xa30
  409e6c:	bl	402380 <sprintf@plt>
  409e70:	b	409a00 <ferror@plt+0x70a0>
  409e74:	fdiv	d0, d0, d1
  409e78:	add	x20, sp, #0x30
  409e7c:	mov	x0, x20
  409e80:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409e84:	add	x1, x1, #0xa30
  409e88:	bl	402380 <sprintf@plt>
  409e8c:	b	409bac <ferror@plt+0x724c>
  409e90:	ucvtf	d0, w0
  409e94:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  409e98:	fmov	d1, x0
  409e9c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409ea0:	add	x0, x0, #0xa68
  409ea4:	fmul	d0, d0, d1
  409ea8:	bl	406008 <ferror@plt+0x36a8>
  409eac:	b	40980c <ferror@plt+0x6eac>
  409eb0:	ucvtf	d0, w1
  409eb4:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  409eb8:	fmov	d1, x0
  409ebc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409ec0:	add	x0, x0, #0xa58
  409ec4:	fmul	d0, d0, d1
  409ec8:	bl	406008 <ferror@plt+0x36a8>
  409ecc:	ldr	x0, [x19, #928]
  409ed0:	b	409804 <ferror@plt+0x6ea4>
  409ed4:	fdiv	d0, d0, d1
  409ed8:	add	x20, sp, #0x30
  409edc:	mov	x0, x20
  409ee0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409ee4:	add	x1, x1, #0xa30
  409ee8:	bl	402380 <sprintf@plt>
  409eec:	b	4097cc <ferror@plt+0x6e6c>
  409ef0:	add	x20, sp, #0x30
  409ef4:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409ef8:	mov	x0, x20
  409efc:	add	x1, x1, #0xa28
  409f00:	bl	402380 <sprintf@plt>
  409f04:	b	409bac <ferror@plt+0x724c>
  409f08:	add	x20, sp, #0x30
  409f0c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409f10:	mov	x0, x20
  409f14:	add	x1, x1, #0xa28
  409f18:	bl	402380 <sprintf@plt>
  409f1c:	mov	x1, x20
  409f20:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409f24:	add	x0, x0, #0xab8
  409f28:	bl	406008 <ferror@plt+0x36a8>
  409f2c:	ldr	d0, [x19, #752]
  409f30:	fcmp	d0, #0.0
  409f34:	b.eq	409a1c <ferror@plt+0x70bc>  // b.none
  409f38:	ldr	w0, [x21, #1728]
  409f3c:	cbnz	w0, 40a044 <ferror@plt+0x76e4>
  409f40:	mov	x0, #0x848000000000        	// #145685290680320
  409f44:	movk	x0, #0x412e, lsl #48
  409f48:	fmov	d1, x0
  409f4c:	fcmpe	d0, d1
  409f50:	b.gt	40a02c <ferror@plt+0x76cc>
  409f54:	mov	x0, #0x400000000000        	// #70368744177664
  409f58:	movk	x0, #0x408f, lsl #48
  409f5c:	fmov	d1, x0
  409f60:	fcmpe	d0, d1
  409f64:	b.le	40a058 <ferror@plt+0x76f8>
  409f68:	fdiv	d0, d0, d1
  409f6c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409f70:	mov	x0, x20
  409f74:	add	x1, x1, #0xa38
  409f78:	bl	402380 <sprintf@plt>
  409f7c:	mov	x1, x20
  409f80:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409f84:	add	x0, x0, #0xad0
  409f88:	bl	406008 <ferror@plt+0x36a8>
  409f8c:	ldr	x21, [sp, #32]
  409f90:	b	409848 <ferror@plt+0x6ee8>
  409f94:	ucvtf	d1, x0
  409f98:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  409f9c:	ldr	d0, [x19, #872]
  409fa0:	fmov	d2, x1
  409fa4:	lsr	x1, x0, #3
  409fa8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  409fac:	fmul	d1, d1, d2
  409fb0:	add	x0, x0, #0xb38
  409fb4:	ucvtf	d0, d0
  409fb8:	umulh	x1, x1, x20
  409fbc:	fdiv	d0, d1, d0
  409fc0:	lsr	x1, x1, #4
  409fc4:	bl	406008 <ferror@plt+0x36a8>
  409fc8:	b	409afc <ferror@plt+0x719c>
  409fcc:	add	x20, sp, #0x30
  409fd0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409fd4:	mov	x0, x20
  409fd8:	add	x1, x1, #0xa28
  409fdc:	bl	402380 <sprintf@plt>
  409fe0:	b	409a78 <ferror@plt+0x7118>
  409fe4:	add	x20, sp, #0x30
  409fe8:	adrp	x1, 418000 <ferror@plt+0x156a0>
  409fec:	mov	x0, x20
  409ff0:	add	x1, x1, #0x8a8
  409ff4:	bl	402380 <sprintf@plt>
  409ff8:	b	409a00 <ferror@plt+0x70a0>
  409ffc:	add	x20, sp, #0x30
  40a000:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a004:	mov	x0, x20
  40a008:	add	x1, x1, #0x8a8
  40a00c:	bl	402380 <sprintf@plt>
  40a010:	b	409a78 <ferror@plt+0x7118>
  40a014:	add	x20, sp, #0x30
  40a018:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a01c:	mov	x0, x20
  40a020:	add	x1, x1, #0x8a8
  40a024:	bl	402380 <sprintf@plt>
  40a028:	b	409bac <ferror@plt+0x724c>
  40a02c:	fdiv	d0, d0, d1
  40a030:	mov	x0, x20
  40a034:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a038:	add	x1, x1, #0xa30
  40a03c:	bl	402380 <sprintf@plt>
  40a040:	b	409f7c <ferror@plt+0x761c>
  40a044:	mov	x0, x20
  40a048:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a04c:	add	x1, x1, #0xa28
  40a050:	bl	402380 <sprintf@plt>
  40a054:	b	409f7c <ferror@plt+0x761c>
  40a058:	mov	x0, x20
  40a05c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a060:	add	x1, x1, #0x8a8
  40a064:	bl	402380 <sprintf@plt>
  40a068:	b	409f7c <ferror@plt+0x761c>
  40a06c:	nop
  40a070:	sub	sp, sp, #0x450
  40a074:	mov	x2, #0x3a8                 	// #936
  40a078:	stp	x29, x30, [sp]
  40a07c:	mov	x29, sp
  40a080:	stp	x21, x22, [sp, #32]
  40a084:	mov	x21, x1
  40a088:	mov	w1, #0x0                   	// #0
  40a08c:	stp	x19, x20, [sp, #16]
  40a090:	and	w19, w0, #0xff
  40a094:	add	x0, x29, #0xa0
  40a098:	stp	x23, x24, [sp, #48]
  40a09c:	stp	x25, x26, [sp, #64]
  40a0a0:	str	d8, [sp, #80]
  40a0a4:	bl	4024e0 <memset@plt>
  40a0a8:	mov	x0, x21
  40a0ac:	mov	w1, #0x7                   	// #7
  40a0b0:	str	w19, [x29, #712]
  40a0b4:	bl	4064e8 <ferror@plt+0x3b88>
  40a0b8:	ldr	x19, [x21, #16]
  40a0bc:	cbz	x19, 40a40c <ferror@plt+0x7aac>
  40a0c0:	ldrh	w2, [x19], #4
  40a0c4:	sub	w2, w2, #0x4
  40a0c8:	cmp	w2, #0xe7
  40a0cc:	b.ls	40a63c <ferror@plt+0x7cdc>  // b.plast
  40a0d0:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  40a0d4:	ldr	w0, [x0, #1736]
  40a0d8:	cbz	w0, 40a108 <ferror@plt+0x77a8>
  40a0dc:	ldrb	w0, [x19, #5]
  40a0e0:	and	w1, w0, #0x1
  40a0e4:	strb	w1, [x29, #1072]
  40a0e8:	ubfx	x3, x0, #1, #1
  40a0ec:	ubfx	x2, x0, #3, #1
  40a0f0:	ubfx	x1, x0, #4, #1
  40a0f4:	ubfx	x0, x0, #5, #1
  40a0f8:	strb	w3, [x29, #1073]
  40a0fc:	strb	w2, [x29, #1074]
  40a100:	strb	w1, [x29, #1075]
  40a104:	strb	w0, [x29, #1076]
  40a108:	ldr	x1, [x21, #32]
  40a10c:	cbz	x1, 40a120 <ferror@plt+0x77c0>
  40a110:	add	x1, x1, #0x4
  40a114:	add	x0, x29, #0x314
  40a118:	mov	x2, #0xf                   	// #15
  40a11c:	bl	402860 <strncpy@plt>
  40a120:	ldrb	w0, [x19, #5]
  40a124:	tbz	w0, #2, 40a148 <ferror@plt+0x77e8>
  40a128:	ldrb	w0, [x19, #6]
  40a12c:	mov	w2, #0x1                   	// #1
  40a130:	strb	w2, [x29, #1077]
  40a134:	mov	x1, x0
  40a138:	and	w1, w1, #0xf
  40a13c:	ubfx	x0, x0, #4, #4
  40a140:	str	w1, [x29, #864]
  40a144:	str	w0, [x29, #868]
  40a148:	ldr	w0, [x19, #8]
  40a14c:	mov	w1, #0xc6c0                	// #50880
  40a150:	movk	w1, #0x2d, lsl #16
  40a154:	cmp	w0, #0x0
  40a158:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a15c:	b.eq	40a178 <ferror@plt+0x7818>  // b.none
  40a160:	ucvtf	d0, w0
  40a164:	mov	x0, #0x400000000000        	// #70368744177664
  40a168:	movk	x0, #0x408f, lsl #48
  40a16c:	fmov	d1, x0
  40a170:	fdiv	d0, d0, d1
  40a174:	str	d0, [x29, #808]
  40a178:	mov	x0, #0x400000000000        	// #70368744177664
  40a17c:	ldrb	w1, [x19, #4]
  40a180:	movk	x0, #0x408f, lsl #48
  40a184:	ldr	w2, [x19, #68]
  40a188:	fmov	d0, x0
  40a18c:	ldr	w0, [x19, #12]
  40a190:	str	w1, [x29, #848]
  40a194:	mov	w3, #0xfffe                	// #65534
  40a198:	ldr	w1, [x19, #72]
  40a19c:	ucvtf	d8, w2
  40a1a0:	ldr	d1, [x19, #16]
  40a1a4:	ucvtf	d3, w0
  40a1a8:	ucvtf	d2, w1
  40a1ac:	fdiv	d4, d8, d0
  40a1b0:	str	d1, [x29, #872]
  40a1b4:	fdiv	d3, d3, d0
  40a1b8:	ldr	w0, [x19, #92]
  40a1bc:	ldr	w9, [x19, #44]
  40a1c0:	fdiv	d2, d2, d0
  40a1c4:	ldr	w10, [x19, #84]
  40a1c8:	ucvtf	d1, w0
  40a1cc:	ldr	w4, [x19, #100]
  40a1d0:	ldp	w6, w1, [x19, #24]
  40a1d4:	ldp	w2, w5, [x19, #32]
  40a1d8:	fdiv	d0, d1, d0
  40a1dc:	ldr	w0, [x19, #96]
  40a1e0:	ldp	w8, w7, [x19, #52]
  40a1e4:	str	w9, [x29, #892]
  40a1e8:	add	x9, x29, #0x3a4
  40a1ec:	str	w10, [x29, #880]
  40a1f0:	add	x10, x29, #0x3a8
  40a1f4:	str	w4, [x29, #968]
  40a1f8:	str	w2, [x29, #972]
  40a1fc:	stp	w8, w7, [x9, #-36]
  40a200:	stp	w6, w5, [x9, #28]
  40a204:	str	w1, [x29, #976]
  40a208:	str	w0, [x29, #1024]
  40a20c:	str	d4, [x29, #824]
  40a210:	str	d3, [x29, #816]
  40a214:	str	d2, [x29, #832]
  40a218:	str	d0, [x29, #1008]
  40a21c:	ldr	w2, [x19, #40]
  40a220:	ldp	w5, w0, [x19, #60]
  40a224:	ldr	w4, [x19, #80]
  40a228:	ldr	w1, [x19, #88]
  40a22c:	stp	w5, w4, [x10, #-52]
  40a230:	stp	w2, w1, [x10, #44]
  40a234:	str	w0, [x29, #1028]
  40a238:	ldr	w0, [x19, #76]
  40a23c:	cmp	w0, w3
  40a240:	b.hi	40a248 <ferror@plt+0x78e8>  // b.pmore
  40a244:	str	w0, [x29, #844]
  40a248:	ldr	x0, [x21, #24]
  40a24c:	cbz	x0, 40a270 <ferror@plt+0x7910>
  40a250:	ldr	w1, [x0, #4]
  40a254:	add	x0, x0, #0x4
  40a258:	cbz	w1, 40a270 <ferror@plt+0x7910>
  40a25c:	ldr	w0, [x0, #8]
  40a260:	mov	w1, #0x7fffffff            	// #2147483647
  40a264:	cmp	w0, #0x0
  40a268:	ccmp	w0, w1, #0x4, ne  // ne = any
  40a26c:	b.ne	40a6e0 <ferror@plt+0x7d80>  // b.any
  40a270:	ldr	x20, [x21, #72]
  40a274:	cbz	x20, 40a2b0 <ferror@plt+0x7950>
  40a278:	mov	x0, #0x14                  	// #20
  40a27c:	bl	402460 <malloc@plt>
  40a280:	ldp	s3, s2, [x20, #8]
  40a284:	ldr	h0, [x20, #6]
  40a288:	ldr	s1, [x20, #16]
  40a28c:	ldrh	w2, [x20, #4]
  40a290:	mov	v0.s[1], v3.s[0]
  40a294:	str	x0, [x29, #1080]
  40a298:	cmp	w2, #0x0
  40a29c:	cset	w1, ne  // ne = any
  40a2a0:	strb	w1, [x0, #16]
  40a2a4:	mov	v0.s[2], v2.s[0]
  40a2a8:	mov	v0.s[3], v1.s[0]
  40a2ac:	str	q0, [x0]
  40a2b0:	ldr	x1, [x21, #128]
  40a2b4:	cbz	x1, 40a2ec <ferror@plt+0x798c>
  40a2b8:	mov	x20, x1
  40a2bc:	mov	x1, #0x14                  	// #20
  40a2c0:	mov	x0, #0x1                   	// #1
  40a2c4:	ldrh	w22, [x20], #4
  40a2c8:	sub	x22, x22, #0x4
  40a2cc:	cmp	x22, x1
  40a2d0:	csel	x22, x22, x1, ls  // ls = plast
  40a2d4:	bl	402510 <calloc@plt>
  40a2d8:	str	x0, [x29, #1088]
  40a2dc:	cbz	x0, 40a2ec <ferror@plt+0x798c>
  40a2e0:	mov	x2, x22
  40a2e4:	mov	x1, x20
  40a2e8:	bl	402270 <memcpy@plt>
  40a2ec:	fcmpe	d8, #0.0
  40a2f0:	b.le	40a328 <ferror@plt+0x79c8>
  40a2f4:	ldr	w1, [x19, #16]
  40a2f8:	cbz	w1, 40a328 <ferror@plt+0x79c8>
  40a2fc:	ldr	w0, [x19, #80]
  40a300:	cbz	w0, 40a328 <ferror@plt+0x79c8>
  40a304:	ucvtf	d0, w0
  40a308:	ucvtf	d1, w1
  40a30c:	mov	x0, #0x848000000000        	// #145685290680320
  40a310:	movk	x0, #0x415e, lsl #48
  40a314:	fmov	d2, x0
  40a318:	fmul	d0, d0, d1
  40a31c:	fmul	d0, d0, d2
  40a320:	fdiv	d8, d0, d8
  40a324:	str	d8, [x29, #856]
  40a328:	ldr	x0, [x19, #104]
  40a32c:	sub	x1, x0, #0x1
  40a330:	cmn	x1, #0x3
  40a334:	b.hi	40a364 <ferror@plt+0x7a04>  // b.pmore
  40a338:	ucvtf	d0, x0
  40a33c:	fmov	d1, #8.000000000000000000e+00
  40a340:	ldr	x0, [x19, #112]
  40a344:	fmul	d0, d0, d1
  40a348:	sub	x1, x0, #0x1
  40a34c:	cmn	x1, #0x3
  40a350:	str	d0, [x29, #904]
  40a354:	b.hi	40a364 <ferror@plt+0x7a04>  // b.pmore
  40a358:	ucvtf	d0, x0
  40a35c:	fmul	d0, d0, d1
  40a360:	str	d0, [x29, #912]
  40a364:	ldp	w1, w0, [x19, #144]
  40a368:	ldur	q0, [x19, #120]
  40a36c:	sub	w5, w0, #0x1
  40a370:	cmn	w5, #0x3
  40a374:	add	x5, x29, #0x3b8
  40a378:	ldp	w6, w4, [x19, #136]
  40a37c:	ldp	w2, w3, [x19, #152]
  40a380:	stp	w6, w4, [x5, #-8]
  40a384:	stp	w3, w2, [x5]
  40a388:	str	w1, [x29, #988]
  40a38c:	str	q0, [x29, #928]
  40a390:	b.ls	40a620 <ferror@plt+0x7cc0>  // b.plast
  40a394:	ldr	d2, [x19, #160]
  40a398:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40a39c:	ldr	q0, [x19, #192]
  40a3a0:	fmov	d4, #8.000000000000000000e+00
  40a3a4:	ldr	q3, [x1, #1840]
  40a3a8:	ucvtf	d2, d2
  40a3ac:	ldr	q1, [x19, #208]
  40a3b0:	add	x0, x29, #0xa0
  40a3b4:	ldrb	w1, [x19, #7]
  40a3b8:	ldr	x2, [x19, #168]
  40a3bc:	fmul	d2, d2, d4
  40a3c0:	ldr	x4, [x19, #184]
  40a3c4:	ubfx	x1, x1, #0, #1
  40a3c8:	ldr	x3, [x19, #200]
  40a3cc:	str	x2, [x29, #1032]
  40a3d0:	ldr	x2, [x19, #176]
  40a3d4:	str	x2, [x29, #1040]
  40a3d8:	tbl	v0.16b, {v0.16b, v1.16b}, v3.16b
  40a3dc:	str	d2, [x29, #920]
  40a3e0:	ldr	x2, [x19, #208]
  40a3e4:	str	x4, [x29, #1048]
  40a3e8:	str	x3, [x29, #1056]
  40a3ec:	str	q0, [x29, #992]
  40a3f0:	str	x2, [x29, #1064]
  40a3f4:	strb	w1, [x29, #1078]
  40a3f8:	bl	409648 <ferror@plt+0x6ce8>
  40a3fc:	ldr	x0, [x29, #1080]
  40a400:	bl	4026b0 <free@plt>
  40a404:	ldr	x0, [x29, #1088]
  40a408:	bl	4026b0 <free@plt>
  40a40c:	ldr	x19, [x21, #144]
  40a410:	cbz	x19, 40a4dc <ferror@plt+0x7b7c>
  40a414:	mov	x26, x19
  40a418:	ldrh	w20, [x19]
  40a41c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a420:	add	x0, x0, #0xc50
  40a424:	bl	406008 <ferror@plt+0x36a8>
  40a428:	mov	w25, #0x10                  	// #16
  40a42c:	ldrb	w0, [x26, #4]!
  40a430:	mov	w24, #0x4                   	// #4
  40a434:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40a438:	add	x22, x22, #0xc60
  40a43c:	cmp	w0, #0xa
  40a440:	add	x2, x26, #0x4
  40a444:	csel	w1, w25, w24, eq  // eq = none
  40a448:	adrp	x23, 418000 <ferror@plt+0x156a0>
  40a44c:	add	x23, x23, #0xc68
  40a450:	sub	w20, w20, #0x68
  40a454:	bl	40f3e0 <ferror@plt+0xca80>
  40a458:	mov	x1, x0
  40a45c:	ldrb	w2, [x26, #1]
  40a460:	mov	x0, x22
  40a464:	bl	406008 <ferror@plt+0x36a8>
  40a468:	ldrh	w1, [x26, #2]
  40a46c:	mov	x2, x23
  40a470:	add	x0, x19, #0x18
  40a474:	bl	40f730 <ferror@plt+0xcdd0>
  40a478:	cmp	w20, #0x0
  40a47c:	b.le	40a4dc <ferror@plt+0x7b7c>
  40a480:	adrp	x26, 418000 <ferror@plt+0x156a0>
  40a484:	add	x19, x19, #0x6c
  40a488:	add	x26, x26, #0x678
  40a48c:	nop
  40a490:	mov	x0, x26
  40a494:	bl	406008 <ferror@plt+0x36a8>
  40a498:	ldurb	w0, [x19, #-4]
  40a49c:	mov	x2, x19
  40a4a0:	sub	w20, w20, #0x64
  40a4a4:	cmp	w0, #0xa
  40a4a8:	csel	w1, w25, w24, eq  // eq = none
  40a4ac:	bl	40f3e0 <ferror@plt+0xca80>
  40a4b0:	mov	x1, x0
  40a4b4:	ldurb	w2, [x19, #-3]
  40a4b8:	mov	x0, x22
  40a4bc:	bl	406008 <ferror@plt+0x36a8>
  40a4c0:	ldurh	w1, [x19, #-2]
  40a4c4:	add	x0, x19, #0x10
  40a4c8:	mov	x2, x23
  40a4cc:	add	x19, x19, #0x64
  40a4d0:	bl	40f730 <ferror@plt+0xcdd0>
  40a4d4:	cmp	w20, #0x0
  40a4d8:	b.gt	40a490 <ferror@plt+0x7b30>
  40a4dc:	ldr	x2, [x21, #152]
  40a4e0:	cbz	x2, 40a5fc <ferror@plt+0x7c9c>
  40a4e4:	ldrh	w3, [x2], #4
  40a4e8:	mov	w1, #0x2                   	// #2
  40a4ec:	add	x0, x29, #0x60
  40a4f0:	stp	xzr, xzr, [x29, #96]
  40a4f4:	sub	w3, w3, #0x4
  40a4f8:	str	xzr, [x29, #112]
  40a4fc:	bl	416eb8 <ferror@plt+0x14558>
  40a500:	ldr	x1, [x29, #104]
  40a504:	cbz	x1, 40a518 <ferror@plt+0x7bb8>
  40a508:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a50c:	add	x1, x1, #0x4
  40a510:	add	x0, x0, #0xc70
  40a514:	bl	406008 <ferror@plt+0x36a8>
  40a518:	ldr	x2, [x29, #112]
  40a51c:	cbz	x2, 40a5fc <ferror@plt+0x7c9c>
  40a520:	ldrh	w3, [x2], #4
  40a524:	add	x0, x29, #0x78
  40a528:	mov	w1, #0x4                   	// #4
  40a52c:	stp	xzr, xzr, [x29, #120]
  40a530:	sub	w3, w3, #0x4
  40a534:	stp	xzr, xzr, [x29, #136]
  40a538:	str	xzr, [x29, #152]
  40a53c:	bl	416eb8 <ferror@plt+0x14558>
  40a540:	ldr	x0, [x29, #128]
  40a544:	cbz	x0, 40a568 <ferror@plt+0x7c08>
  40a548:	ldrh	w1, [x0, #4]
  40a54c:	cmp	w1, #0x303
  40a550:	b.eq	40a6f8 <ferror@plt+0x7d98>  // b.none
  40a554:	cmp	w1, #0x304
  40a558:	b.eq	40a6d0 <ferror@plt+0x7d70>  // b.none
  40a55c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a560:	add	x0, x0, #0xca0
  40a564:	bl	406008 <ferror@plt+0x36a8>
  40a568:	ldr	x0, [x29, #136]
  40a56c:	cbz	x0, 40a584 <ferror@plt+0x7c24>
  40a570:	ldrh	w0, [x0, #4]
  40a574:	cmp	w0, #0x33
  40a578:	b.eq	40a6e8 <ferror@plt+0x7d88>  // b.none
  40a57c:	cmp	w0, #0x34
  40a580:	b.eq	40a6c0 <ferror@plt+0x7d60>  // b.none
  40a584:	ldr	x0, [x29, #152]
  40a588:	cbz	x0, 40a5c0 <ferror@plt+0x7c60>
  40a58c:	ldrh	w2, [x0, #4]
  40a590:	cmp	w2, #0x3
  40a594:	b.eq	40a780 <ferror@plt+0x7e20>  // b.none
  40a598:	b.hi	40a680 <ferror@plt+0x7d20>  // b.pmore
  40a59c:	cmp	w2, #0x1
  40a5a0:	b.eq	40a720 <ferror@plt+0x7dc0>  // b.none
  40a5a4:	cmp	w2, #0x2
  40a5a8:	b.ne	40a750 <ferror@plt+0x7df0>  // b.any
  40a5ac:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a5b0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a5b4:	add	x1, x1, #0xce8
  40a5b8:	add	x0, x0, #0xd00
  40a5bc:	bl	406008 <ferror@plt+0x36a8>
  40a5c0:	ldr	x0, [x29, #144]
  40a5c4:	cbz	x0, 40a5fc <ferror@plt+0x7c9c>
  40a5c8:	ldrh	w2, [x0, #4]
  40a5cc:	cmp	w2, #0x3
  40a5d0:	b.eq	40a768 <ferror@plt+0x7e08>  // b.none
  40a5d4:	b.hi	40a6a0 <ferror@plt+0x7d40>  // b.pmore
  40a5d8:	cmp	w2, #0x1
  40a5dc:	b.eq	40a708 <ferror@plt+0x7da8>  // b.none
  40a5e0:	cmp	w2, #0x2
  40a5e4:	b.ne	40a738 <ferror@plt+0x7dd8>  // b.any
  40a5e8:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a5ec:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a5f0:	add	x1, x1, #0xd38
  40a5f4:	add	x0, x0, #0xd00
  40a5f8:	bl	406008 <ferror@plt+0x36a8>
  40a5fc:	mov	sp, x29
  40a600:	ldp	x29, x30, [sp]
  40a604:	ldp	x19, x20, [sp, #16]
  40a608:	ldp	x21, x22, [sp, #32]
  40a60c:	ldp	x23, x24, [sp, #48]
  40a610:	ldp	x25, x26, [sp, #64]
  40a614:	ldr	d8, [sp, #80]
  40a618:	add	sp, sp, #0x450
  40a61c:	ret
  40a620:	ucvtf	d0, w0
  40a624:	mov	x0, #0x400000000000        	// #70368744177664
  40a628:	movk	x0, #0x408f, lsl #48
  40a62c:	fmov	d1, x0
  40a630:	fdiv	d0, d0, d1
  40a634:	str	d0, [x29, #1016]
  40a638:	b	40a394 <ferror@plt+0x7a34>
  40a63c:	sub	sp, sp, #0xf0
  40a640:	mov	w20, w2
  40a644:	mov	x3, sp
  40a648:	mov	x1, x19
  40a64c:	mov	x0, x3
  40a650:	mov	x19, x3
  40a654:	mov	x2, x20
  40a658:	bl	402270 <memcpy@plt>
  40a65c:	add	x0, x0, x20
  40a660:	mov	x2, #0xe8                  	// #232
  40a664:	mov	w1, #0x0                   	// #0
  40a668:	sub	x2, x2, x20
  40a66c:	bl	4024e0 <memset@plt>
  40a670:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  40a674:	ldr	w0, [x0, #1736]
  40a678:	cbz	w0, 40a108 <ferror@plt+0x77a8>
  40a67c:	b	40a0dc <ferror@plt+0x777c>
  40a680:	cmp	w2, #0x4
  40a684:	b.ne	40a750 <ferror@plt+0x7df0>  // b.any
  40a688:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a68c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a690:	add	x1, x1, #0xce8
  40a694:	add	x0, x0, #0xd10
  40a698:	bl	406008 <ferror@plt+0x36a8>
  40a69c:	b	40a5c0 <ferror@plt+0x7c60>
  40a6a0:	cmp	w2, #0x4
  40a6a4:	b.ne	40a738 <ferror@plt+0x7dd8>  // b.any
  40a6a8:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a6ac:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a6b0:	add	x1, x1, #0xd38
  40a6b4:	add	x0, x0, #0xd10
  40a6b8:	bl	406008 <ferror@plt+0x36a8>
  40a6bc:	b	40a5fc <ferror@plt+0x7c9c>
  40a6c0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a6c4:	add	x0, x0, #0xcd0
  40a6c8:	bl	406008 <ferror@plt+0x36a8>
  40a6cc:	b	40a584 <ferror@plt+0x7c24>
  40a6d0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a6d4:	add	x0, x0, #0xc90
  40a6d8:	bl	406008 <ferror@plt+0x36a8>
  40a6dc:	b	40a568 <ferror@plt+0x7c08>
  40a6e0:	ucvtf	d8, w0
  40a6e4:	b	40a270 <ferror@plt+0x7910>
  40a6e8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a6ec:	add	x0, x0, #0xcb8
  40a6f0:	bl	406008 <ferror@plt+0x36a8>
  40a6f4:	b	40a584 <ferror@plt+0x7c24>
  40a6f8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a6fc:	add	x0, x0, #0xc80
  40a700:	bl	406008 <ferror@plt+0x36a8>
  40a704:	b	40a568 <ferror@plt+0x7c08>
  40a708:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a70c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a710:	add	x1, x1, #0xd38
  40a714:	add	x0, x0, #0xcf0
  40a718:	bl	406008 <ferror@plt+0x36a8>
  40a71c:	b	40a5fc <ferror@plt+0x7c9c>
  40a720:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a724:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a728:	add	x1, x1, #0xce8
  40a72c:	add	x0, x0, #0xcf0
  40a730:	bl	406008 <ferror@plt+0x36a8>
  40a734:	b	40a5c0 <ferror@plt+0x7c60>
  40a738:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a73c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a740:	add	x1, x1, #0xd38
  40a744:	add	x0, x0, #0xd20
  40a748:	bl	406008 <ferror@plt+0x36a8>
  40a74c:	b	40a5fc <ferror@plt+0x7c9c>
  40a750:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a754:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a758:	add	x1, x1, #0xce8
  40a75c:	add	x0, x0, #0xd20
  40a760:	bl	406008 <ferror@plt+0x36a8>
  40a764:	b	40a5c0 <ferror@plt+0x7c60>
  40a768:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a76c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a770:	add	x1, x1, #0xd38
  40a774:	add	x0, x0, #0xd08
  40a778:	bl	406008 <ferror@plt+0x36a8>
  40a77c:	b	40a5fc <ferror@plt+0x7c9c>
  40a780:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a784:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a788:	add	x1, x1, #0xce8
  40a78c:	add	x0, x0, #0xd08
  40a790:	bl	406008 <ferror@plt+0x36a8>
  40a794:	b	40a5c0 <ferror@plt+0x7c60>
  40a798:	sub	sp, sp, #0x4e0
  40a79c:	mov	x4, x0
  40a7a0:	stp	x29, x30, [sp]
  40a7a4:	mov	x29, sp
  40a7a8:	stp	x19, x20, [sp, #16]
  40a7ac:	mov	w20, w2
  40a7b0:	add	x2, x0, #0x8
  40a7b4:	ldrh	w0, [x0, #6]
  40a7b8:	mov	w19, w1
  40a7bc:	stp	x21, x22, [sp, #32]
  40a7c0:	cmp	w0, #0x2
  40a7c4:	stp	x25, x26, [sp, #64]
  40a7c8:	b.eq	40aa48 <ferror@plt+0x80e8>  // b.none
  40a7cc:	and	w3, w3, #0xff
  40a7d0:	cbnz	w3, 40a7ec <ferror@plt+0x7e8c>
  40a7d4:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  40a7d8:	add	x1, x1, #0xd70
  40a7dc:	ldr	x4, [x4, #8]
  40a7e0:	ldr	x3, [x1]
  40a7e4:	cmp	x4, x3
  40a7e8:	b.eq	40aa60 <ferror@plt+0x8100>  // b.none
  40a7ec:	mov	w1, #0x10                  	// #16
  40a7f0:	bl	40f3e0 <ferror@plt+0xca80>
  40a7f4:	mov	w1, #0x3a                  	// #58
  40a7f8:	mov	x21, x0
  40a7fc:	bl	402700 <strchr@plt>
  40a800:	cbz	x0, 40a820 <ferror@plt+0x7ec0>
  40a804:	mov	x3, x21
  40a808:	add	x21, sp, #0xe0
  40a80c:	adrp	x2, 418000 <ferror@plt+0x156a0>
  40a810:	mov	x0, x21
  40a814:	add	x2, x2, #0xd40
  40a818:	mov	x1, #0x400                 	// #1024
  40a81c:	bl	402400 <snprintf@plt>
  40a820:	mov	x22, #0x0                   	// #0
  40a824:	cbnz	w20, 40a908 <ferror@plt+0x7fa8>
  40a828:	cbz	w19, 40a918 <ferror@plt+0x7fb8>
  40a82c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40a830:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40a834:	add	x20, x20, #0xdf0
  40a838:	ldr	w0, [x0, #1728]
  40a83c:	cbnz	w0, 40a9e8 <ferror@plt+0x8088>
  40a840:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40a844:	add	x20, x20, #0xdf0
  40a848:	stp	x23, x24, [sp, #48]
  40a84c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a850:	add	x0, x0, #0x38
  40a854:	ldr	x24, [x20, #2400]
  40a858:	cmp	x24, x0
  40a85c:	b.eq	40ab00 <ferror@plt+0x81a0>  // b.none
  40a860:	lsr	x23, x24, #2
  40a864:	adrp	x26, 435000 <stdin@@GLIBC_2.17+0x220>
  40a868:	eor	w23, w19, w23
  40a86c:	add	x26, x26, #0x770
  40a870:	and	x23, x23, #0x3ff
  40a874:	stp	x27, x28, [sp, #80]
  40a878:	ldr	x28, [x26, x23, lsl #3]
  40a87c:	cbz	x28, 40aa04 <ferror@plt+0x80a4>
  40a880:	mov	x1, x28
  40a884:	b	40a890 <ferror@plt+0x7f30>
  40a888:	ldr	x1, [x1]
  40a88c:	cbz	x1, 40aa04 <ferror@plt+0x80a4>
  40a890:	ldr	w0, [x1, #8]
  40a894:	cmp	w19, w0
  40a898:	b.ne	40a888 <ferror@plt+0x7f28>  // b.any
  40a89c:	ldr	x0, [x1, #24]
  40a8a0:	cmp	x24, x0
  40a8a4:	b.ne	40a888 <ferror@plt+0x7f28>  // b.any
  40a8a8:	ldr	x25, [x1, #16]
  40a8ac:	cbz	x25, 40aaf4 <ferror@plt+0x8194>
  40a8b0:	ldp	x23, x24, [sp, #48]
  40a8b4:	ldp	x27, x28, [sp, #80]
  40a8b8:	cbz	x22, 40a930 <ferror@plt+0x7fd0>
  40a8bc:	adrp	x3, 418000 <ferror@plt+0x156a0>
  40a8c0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a8c4:	mov	x2, x22
  40a8c8:	mov	x1, x21
  40a8cc:	add	x3, x3, #0xc58
  40a8d0:	add	x0, x0, #0xd48
  40a8d4:	bl	406008 <ferror@plt+0x36a8>
  40a8d8:	bl	4065e8 <ferror@plt+0x3c88>
  40a8dc:	mov	x1, x25
  40a8e0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a8e4:	add	x0, x0, #0x1f0
  40a8e8:	bl	406008 <ferror@plt+0x36a8>
  40a8ec:	bl	4065e8 <ferror@plt+0x3c88>
  40a8f0:	ldp	x29, x30, [sp]
  40a8f4:	ldp	x19, x20, [sp, #16]
  40a8f8:	ldp	x21, x22, [sp, #32]
  40a8fc:	ldp	x25, x26, [sp, #64]
  40a900:	add	sp, sp, #0x4e0
  40a904:	ret
  40a908:	mov	w0, w20
  40a90c:	bl	4121b0 <ferror@plt+0xf850>
  40a910:	mov	x22, x0
  40a914:	cbnz	w19, 40a82c <ferror@plt+0x7ecc>
  40a918:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40a91c:	add	x0, x0, #0xdf0
  40a920:	mov	w1, #0x2a                  	// #42
  40a924:	add	x25, x0, #0x8e0
  40a928:	strh	w1, [x0, #2272]
  40a92c:	cbnz	x22, 40a8bc <ferror@plt+0x7f5c>
  40a930:	mov	x1, x21
  40a934:	adrp	x2, 418000 <ferror@plt+0x156a0>
  40a938:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a93c:	add	x2, x2, #0xc58
  40a940:	add	x0, x0, #0x1e0
  40a944:	bl	406008 <ferror@plt+0x36a8>
  40a948:	b	40a8d8 <ferror@plt+0x7f78>
  40a94c:	ldr	w0, [x20, #2248]
  40a950:	cbnz	w0, 40a9b0 <ferror@plt+0x8050>
  40a954:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40a958:	add	x0, x0, #0x438
  40a95c:	bl	4028d0 <getenv@plt>
  40a960:	cbz	x0, 40ab34 <ferror@plt+0x81d4>
  40a964:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40a968:	add	x1, x1, #0x4a0
  40a96c:	bl	402780 <fopen64@plt>
  40a970:	mov	x24, x0
  40a974:	cbz	x0, 40aadc <ferror@plt+0x817c>
  40a978:	add	x3, x20, #0x8cc
  40a97c:	add	x2, x20, #0x8c8
  40a980:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a984:	add	x1, x1, #0x480
  40a988:	bl	402490 <__isoc99_fscanf@plt>
  40a98c:	cmp	w0, #0x1
  40a990:	b.gt	40a9a4 <ferror@plt+0x8044>
  40a994:	mov	w1, #0x400                 	// #1024
  40a998:	mov	w0, #0x1387                	// #4999
  40a99c:	str	w1, [x20, #2248]
  40a9a0:	str	w0, [x20, #2252]
  40a9a4:	mov	x0, x24
  40a9a8:	bl	402440 <fclose@plt>
  40a9ac:	ldr	w0, [x20, #2248]
  40a9b0:	cmp	w19, w0
  40a9b4:	b.lt	40aa80 <ferror@plt+0x8120>  // b.tstop
  40a9b8:	ldr	w0, [x20, #2252]
  40a9bc:	cmp	w19, w0
  40a9c0:	b.gt	40aa80 <ferror@plt+0x8120>
  40a9c4:	ldr	x0, [x26, x23, lsl #3]
  40a9c8:	str	x0, [x27]
  40a9cc:	ldr	x0, [x20, #2400]
  40a9d0:	str	x27, [x26, x23, lsl #3]
  40a9d4:	str	w19, [x27, #8]
  40a9d8:	str	xzr, [x27, #16]
  40a9dc:	str	x0, [x27, #24]
  40a9e0:	ldp	x23, x24, [sp, #48]
  40a9e4:	ldp	x27, x28, [sp, #80]
  40a9e8:	add	x0, x20, #0x8e0
  40a9ec:	mov	w2, w19
  40a9f0:	mov	x25, x0
  40a9f4:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40a9f8:	add	x1, x1, #0xbb0
  40a9fc:	bl	402380 <sprintf@plt>
  40aa00:	b	40a8b8 <ferror@plt+0x7f58>
  40aa04:	mov	x0, #0x20                  	// #32
  40aa08:	bl	402460 <malloc@plt>
  40aa0c:	mov	x27, x0
  40aa10:	cbz	x0, 40aaf4 <ferror@plt+0x8194>
  40aa14:	ldr	x1, [x20, #2064]
  40aa18:	cbnz	x1, 40aa28 <ferror@plt+0x80c8>
  40aa1c:	b	40a94c <ferror@plt+0x7fec>
  40aa20:	ldr	x1, [x1]
  40aa24:	cbz	x1, 40a94c <ferror@plt+0x7fec>
  40aa28:	ldr	w0, [x1, #8]
  40aa2c:	cmp	w19, w0
  40aa30:	b.ne	40aa20 <ferror@plt+0x80c0>  // b.any
  40aa34:	ldr	x0, [x1, #24]
  40aa38:	cmp	x24, x0
  40aa3c:	b.ne	40aa20 <ferror@plt+0x80c0>  // b.any
  40aa40:	ldr	x0, [x1, #16]
  40aa44:	b	40aaa8 <ferror@plt+0x8148>
  40aa48:	mov	w1, #0x4                   	// #4
  40aa4c:	mov	x22, #0x0                   	// #0
  40aa50:	bl	40f3e0 <ferror@plt+0xca80>
  40aa54:	mov	x21, x0
  40aa58:	cbz	w20, 40a828 <ferror@plt+0x7ec8>
  40aa5c:	b	40a908 <ferror@plt+0x7fa8>
  40aa60:	ldr	x1, [x1, #8]
  40aa64:	ldr	x3, [x2, #8]
  40aa68:	cmp	x3, x1
  40aa6c:	b.ne	40a7ec <ferror@plt+0x7e8c>  // b.any
  40aa70:	mov	w0, #0x2a                  	// #42
  40aa74:	add	x21, sp, #0xe0
  40aa78:	strh	w0, [sp, #224]
  40aa7c:	b	40a820 <ferror@plt+0x7ec0>
  40aa80:	ldr	w0, [x20, #2408]
  40aa84:	cbz	w0, 40aac8 <ferror@plt+0x8168>
  40aa88:	ldr	x1, [x20, #2400]
  40aa8c:	rev16	w0, w19
  40aa90:	and	w0, w0, #0xffff
  40aa94:	bl	4025e0 <getservbyport@plt>
  40aa98:	cbz	x0, 40a9c4 <ferror@plt+0x8064>
  40aa9c:	ldr	x28, [x26, x23, lsl #3]
  40aaa0:	ldr	x0, [x0]
  40aaa4:	ldr	x24, [x20, #2400]
  40aaa8:	str	w19, [x27, #8]
  40aaac:	cbz	x0, 40ab1c <ferror@plt+0x81bc>
  40aab0:	bl	402560 <strdup@plt>
  40aab4:	mov	x25, x0
  40aab8:	str	x27, [x26, x23, lsl #3]
  40aabc:	str	x28, [x27]
  40aac0:	stp	x0, x24, [x27, #16]
  40aac4:	b	40a8ac <ferror@plt+0x7f4c>
  40aac8:	mov	w0, #0x1                   	// #1
  40aacc:	bl	402800 <setservent@plt>
  40aad0:	mov	w0, #0x1                   	// #1
  40aad4:	str	w0, [x20, #2408]
  40aad8:	b	40aa88 <ferror@plt+0x8128>
  40aadc:	mov	w1, #0x400                 	// #1024
  40aae0:	mov	w2, #0x1387                	// #4999
  40aae4:	mov	w0, w1
  40aae8:	str	w1, [x20, #2248]
  40aaec:	str	w2, [x20, #2252]
  40aaf0:	b	40a9b0 <ferror@plt+0x8050>
  40aaf4:	ldp	x23, x24, [sp, #48]
  40aaf8:	ldp	x27, x28, [sp, #80]
  40aafc:	b	40a9e8 <ferror@plt+0x8088>
  40ab00:	add	x1, x20, #0x8e0
  40ab04:	mov	w0, w19
  40ab08:	mov	w2, #0x80                  	// #128
  40ab0c:	bl	4128d0 <ferror@plt+0xff70>
  40ab10:	mov	x25, x0
  40ab14:	ldp	x23, x24, [sp, #48]
  40ab18:	b	40a8b8 <ferror@plt+0x7f58>
  40ab1c:	str	x27, [x26, x23, lsl #3]
  40ab20:	str	x28, [x27]
  40ab24:	stp	xzr, x24, [x27, #16]
  40ab28:	ldp	x23, x24, [sp, #48]
  40ab2c:	ldp	x27, x28, [sp, #80]
  40ab30:	b	40a9e8 <ferror@plt+0x8088>
  40ab34:	adrp	x0, 417000 <ferror@plt+0x146a0>
  40ab38:	add	x0, x0, #0xc38
  40ab3c:	bl	4028d0 <getenv@plt>
  40ab40:	cmp	x0, #0x0
  40ab44:	adrp	x3, 417000 <ferror@plt+0x146a0>
  40ab48:	add	x3, x3, #0xc30
  40ab4c:	csel	x3, x3, x0, eq  // eq = none
  40ab50:	adrp	x4, 418000 <ferror@plt+0x156a0>
  40ab54:	add	x0, sp, #0x60
  40ab58:	add	x4, x4, #0x458
  40ab5c:	adrp	x2, 417000 <ferror@plt+0x146a0>
  40ab60:	mov	x1, #0x7f                  	// #127
  40ab64:	add	x2, x2, #0xc48
  40ab68:	bl	402400 <snprintf@plt>
  40ab6c:	add	x0, sp, #0x60
  40ab70:	b	40a964 <ferror@plt+0x8004>
  40ab74:	nop
  40ab78:	mov	x2, x0
  40ab7c:	stp	x29, x30, [sp, #-224]!
  40ab80:	mov	x29, sp
  40ab84:	ldr	w3, [x2], #88
  40ab88:	stp	x19, x20, [sp, #16]
  40ab8c:	mov	x19, x1
  40ab90:	sub	w3, w3, #0x58
  40ab94:	mov	w1, #0x13                  	// #19
  40ab98:	stp	x21, x22, [sp, #32]
  40ab9c:	mov	x21, x0
  40aba0:	add	x0, sp, #0x40
  40aba4:	bl	416eb8 <ferror@plt+0x14558>
  40aba8:	ldr	x0, [sp, #144]
  40abac:	cbz	x0, 40abb8 <ferror@plt+0x8258>
  40abb0:	ldrb	w0, [x0, #4]
  40abb4:	str	w0, [x19, #8]
  40abb8:	ldrh	w0, [x19, #22]
  40abbc:	mov	w20, #0x0                   	// #0
  40abc0:	mov	w22, #0x0                   	// #0
  40abc4:	cmp	w0, #0xa
  40abc8:	b.eq	40adf0 <ferror@plt+0x8490>  // b.none
  40abcc:	mov	x0, x19
  40abd0:	bl	406740 <ferror@plt+0x3de0>
  40abd4:	ldr	w1, [x19, #544]
  40abd8:	mov	w3, w20
  40abdc:	ldr	w2, [x19, #576]
  40abe0:	add	x0, x19, #0x10
  40abe4:	bl	40a798 <ferror@plt+0x7e38>
  40abe8:	ldr	w1, [x19, #548]
  40abec:	mov	w3, w20
  40abf0:	mov	w2, #0x0                   	// #0
  40abf4:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40abf8:	add	x20, x20, #0xdf0
  40abfc:	add	x0, x19, #0x118
  40ac00:	bl	40a798 <ferror@plt+0x7e38>
  40ac04:	add	x0, x19, #0x234
  40ac08:	bl	406228 <ferror@plt+0x38c8>
  40ac0c:	ldr	w0, [x20, #2264]
  40ac10:	cbz	w0, 40ac70 <ferror@plt+0x8310>
  40ac14:	ldr	w2, [x19, #8]
  40ac18:	stp	x23, x24, [sp, #48]
  40ac1c:	ldr	w0, [x21, #68]
  40ac20:	ldrb	w1, [x21, #18]
  40ac24:	cmp	w2, #0x84
  40ac28:	ldrb	w23, [x21, #19]
  40ac2c:	b.eq	40ad68 <ferror@plt+0x8408>  // b.none
  40ac30:	cbz	w1, 40ad6c <ferror@plt+0x840c>
  40ac34:	cmp	w1, #0x5
  40ac38:	adrp	x4, 419000 <ferror@plt+0x166a0>
  40ac3c:	add	x4, x4, #0x750
  40ac40:	mov	x2, #0x5                   	// #5
  40ac44:	add	x4, x4, #0x350
  40ac48:	csel	x1, x1, x2, ls  // ls = plast
  40ac4c:	ldr	x24, [x4, x1, lsl #3]
  40ac50:	bl	404b00 <ferror@plt+0x21a0>
  40ac54:	mov	w3, w23
  40ac58:	mov	x2, x0
  40ac5c:	mov	x1, x24
  40ac60:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ac64:	add	x0, x0, #0xd70
  40ac68:	bl	406008 <ferror@plt+0x36a8>
  40ac6c:	ldp	x23, x24, [sp, #48]
  40ac70:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40ac74:	ldr	w0, [x0, #1680]
  40ac78:	cbnz	w0, 40ad7c <ferror@plt+0x841c>
  40ac7c:	ldr	w0, [x20, #2228]
  40ac80:	cbz	w0, 40accc <ferror@plt+0x836c>
  40ac84:	ldr	x0, [sp, #104]
  40ac88:	cbz	x0, 40ac9c <ferror@plt+0x833c>
  40ac8c:	ldrb	w1, [x0, #4]
  40ac90:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ac94:	add	x0, x0, #0xd98
  40ac98:	bl	406008 <ferror@plt+0x36a8>
  40ac9c:	ldr	x0, [sp, #112]
  40aca0:	cbz	x0, 40acb4 <ferror@plt+0x8354>
  40aca4:	ldrb	w1, [x0, #4]
  40aca8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40acac:	add	x0, x0, #0xda8
  40acb0:	bl	406008 <ferror@plt+0x36a8>
  40acb4:	ldr	x0, [sp, #200]
  40acb8:	cbz	x0, 40accc <ferror@plt+0x836c>
  40acbc:	ldr	w1, [x0, #4]
  40acc0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40acc4:	add	x0, x0, #0xdb8
  40acc8:	bl	406008 <ferror@plt+0x36a8>
  40accc:	ldr	w0, [x20, #2220]
  40acd0:	cbnz	w0, 40ace8 <ferror@plt+0x8388>
  40acd4:	ldr	w0, [x20, #2224]
  40acd8:	cbz	w0, 40ad0c <ferror@plt+0x83ac>
  40acdc:	ldr	w0, [x19, #8]
  40ace0:	cmp	w0, #0x11
  40ace4:	b.eq	40ad0c <ferror@plt+0x83ac>  // b.none
  40ace8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40acec:	ldr	w0, [x0, #1684]
  40acf0:	cbz	w0, 40ad4c <ferror@plt+0x83ec>
  40acf4:	ldr	w0, [x19, #8]
  40acf8:	cmp	w0, #0x84
  40acfc:	b.eq	40ad28 <ferror@plt+0x83c8>  // b.none
  40ad00:	ldrb	w0, [x21, #17]
  40ad04:	add	x1, sp, #0x40
  40ad08:	bl	40a070 <ferror@plt+0x7710>
  40ad0c:	ldr	w1, [x19, #564]
  40ad10:	mov	w0, #0x0                   	// #0
  40ad14:	ldp	x21, x22, [sp, #32]
  40ad18:	str	w1, [x20, #2240]
  40ad1c:	ldp	x19, x20, [sp, #16]
  40ad20:	ldp	x29, x30, [sp], #224
  40ad24:	ret
  40ad28:	add	x0, sp, #0x40
  40ad2c:	bl	406be8 <ferror@plt+0x4288>
  40ad30:	ldr	w1, [x19, #564]
  40ad34:	mov	w0, #0x0                   	// #0
  40ad38:	ldp	x21, x22, [sp, #32]
  40ad3c:	str	w1, [x20, #2240]
  40ad40:	ldp	x19, x20, [sp, #16]
  40ad44:	ldp	x29, x30, [sp], #224
  40ad48:	ret
  40ad4c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ad50:	add	x0, x0, #0xdc8
  40ad54:	bl	406008 <ferror@plt+0x36a8>
  40ad58:	ldr	w0, [x19, #8]
  40ad5c:	cmp	w0, #0x84
  40ad60:	b.ne	40ad00 <ferror@plt+0x83a0>  // b.any
  40ad64:	b	40ad28 <ferror@plt+0x83c8>
  40ad68:	cbnz	w1, 40ae44 <ferror@plt+0x84e4>
  40ad6c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40ad70:	ldp	x23, x24, [sp, #48]
  40ad74:	ldr	w0, [x0, #1680]
  40ad78:	cbz	w0, 40ac7c <ferror@plt+0x831c>
  40ad7c:	ldr	w1, [x19, #568]
  40ad80:	cbnz	w1, 40ae24 <ferror@plt+0x84c4>
  40ad84:	ldr	w1, [x19, #564]
  40ad88:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ad8c:	add	x0, x0, #0x3a0
  40ad90:	bl	406008 <ferror@plt+0x36a8>
  40ad94:	ldr	x1, [x19, #584]
  40ad98:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ad9c:	add	x0, x0, #0x3a8
  40ada0:	bl	406008 <ferror@plt+0x36a8>
  40ada4:	ldr	w1, [x19, #608]
  40ada8:	cbnz	w1, 40ae34 <ferror@plt+0x84d4>
  40adac:	ldrh	w0, [x19, #22]
  40adb0:	cmp	w0, #0xa
  40adb4:	b.eq	40ae08 <ferror@plt+0x84a8>  // b.none
  40adb8:	ldr	x0, [sp, #128]
  40adbc:	cbz	x0, 40ac7c <ferror@plt+0x831c>
  40adc0:	ldrb	w3, [x0, #4]
  40adc4:	mov	w2, #0x2d                  	// #45
  40adc8:	mov	w1, #0x3c                  	// #60
  40adcc:	mov	w4, #0x3e                  	// #62
  40add0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40add4:	add	x0, x0, #0x488
  40add8:	tst	x3, #0x1
  40addc:	csel	w1, w2, w1, ne  // ne = any
  40ade0:	tst	x3, #0x2
  40ade4:	csel	w2, w2, w4, ne  // ne = any
  40ade8:	bl	406008 <ferror@plt+0x36a8>
  40adec:	b	40ac7c <ferror@plt+0x831c>
  40adf0:	ldr	x0, [sp, #152]
  40adf4:	cbz	x0, 40abcc <ferror@plt+0x826c>
  40adf8:	ldrb	w22, [x0, #4]
  40adfc:	cmp	w22, #0x0
  40ae00:	cset	w20, ne  // ne = any
  40ae04:	b	40abcc <ferror@plt+0x826c>
  40ae08:	ldr	x0, [sp, #152]
  40ae0c:	cbz	x0, 40adb8 <ferror@plt+0x8458>
  40ae10:	mov	w1, w22
  40ae14:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ae18:	add	x0, x0, #0xd88
  40ae1c:	bl	406008 <ferror@plt+0x36a8>
  40ae20:	b	40adb8 <ferror@plt+0x8458>
  40ae24:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ae28:	add	x0, x0, #0x398
  40ae2c:	bl	406008 <ferror@plt+0x36a8>
  40ae30:	b	40ad84 <ferror@plt+0x8424>
  40ae34:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ae38:	add	x0, x0, #0x3b8
  40ae3c:	bl	406008 <ferror@plt+0x36a8>
  40ae40:	b	40adac <ferror@plt+0x844c>
  40ae44:	bl	404b00 <ferror@plt+0x21a0>
  40ae48:	mov	x1, x0
  40ae4c:	mov	w2, w23
  40ae50:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ae54:	add	x0, x0, #0xd58
  40ae58:	bl	406008 <ferror@plt+0x36a8>
  40ae5c:	ldp	x23, x24, [sp, #48]
  40ae60:	b	40ac70 <ferror@plt+0x8310>
  40ae64:	nop
  40ae68:	sub	sp, sp, #0x340
  40ae6c:	mov	x2, #0x268                 	// #616
  40ae70:	stp	x29, x30, [sp]
  40ae74:	mov	x29, sp
  40ae78:	str	x21, [sp, #32]
  40ae7c:	mov	x21, x1
  40ae80:	mov	w1, #0x0                   	// #0
  40ae84:	stp	x19, x20, [sp, #16]
  40ae88:	mov	x19, x0
  40ae8c:	add	x0, sp, #0xd8
  40ae90:	bl	4024e0 <memset@plt>
  40ae94:	ldr	x0, [x21]
  40ae98:	ldrb	w2, [x19, #16]
  40ae9c:	ldr	x0, [x0, #8]
  40aea0:	lsr	x0, x0, x2
  40aea4:	tbnz	w0, #0, 40aec0 <ferror@plt+0x8560>
  40aea8:	mov	w0, #0x0                   	// #0
  40aeac:	ldp	x29, x30, [sp]
  40aeb0:	ldp	x19, x20, [sp, #16]
  40aeb4:	ldr	x21, [sp, #32]
  40aeb8:	add	sp, sp, #0x340
  40aebc:	ret
  40aec0:	mov	x2, x19
  40aec4:	add	x20, x19, #0x10
  40aec8:	mov	w1, #0x13                  	// #19
  40aecc:	add	x0, sp, #0x38
  40aed0:	ldr	w3, [x2], #88
  40aed4:	sub	w3, w3, #0x58
  40aed8:	bl	416eb8 <ferror@plt+0x14558>
  40aedc:	str	wzr, [sp, #824]
  40aee0:	ldrh	w2, [x20, #6]
  40aee4:	ldr	d0, [x19, #80]
  40aee8:	rev16	w2, w2
  40aeec:	ldrh	w3, [x20, #4]
  40aef0:	and	w2, w2, #0xffff
  40aef4:	str	w2, [sp, #764]
  40aef8:	rev64	v0.2s, v0.2s
  40aefc:	add	x2, sp, #0x400
  40af00:	ldr	x1, [sp, #176]
  40af04:	rev16	w3, w3
  40af08:	ldrb	w0, [x19, #16]
  40af0c:	and	w3, w3, #0xffff
  40af10:	ldrb	w7, [x20, #1]
  40af14:	ldr	w5, [x20, #40]
  40af18:	ldur	x4, [x19, #60]
  40af1c:	strh	w0, [sp, #238]
  40af20:	ldr	x6, [x19, #72]
  40af24:	stur	x6, [x2, #-252]
  40af28:	strh	w0, [sp, #502]
  40af2c:	str	w3, [sp, #760]
  40af30:	str	w7, [sp, #768]
  40af34:	str	w5, [sp, #792]
  40af38:	str	x4, [sp, #800]
  40af3c:	stur	d0, [x2, #-244]
  40af40:	cbz	x1, 40af4c <ferror@plt+0x85ec>
  40af44:	ldr	w1, [x1, #4]
  40af48:	str	w1, [sp, #824]
  40af4c:	ldr	x2, [sp, #136]
  40af50:	mov	w1, #0x0                   	// #0
  40af54:	cbz	x2, 40af5c <ferror@plt+0x85fc>
  40af58:	ldrb	w1, [x2, #4]
  40af5c:	strh	w1, [sp, #230]
  40af60:	cmp	w0, #0x2
  40af64:	b.eq	40b088 <ferror@plt+0x8728>  // b.none
  40af68:	mov	x20, #0x10                  	// #16
  40af6c:	mov	w3, w20
  40af70:	mov	x2, x20
  40af74:	add	x1, x19, #0x18
  40af78:	add	x0, sp, #0xf0
  40af7c:	strh	w3, [sp, #234]
  40af80:	strh	w3, [sp, #498]
  40af84:	bl	402270 <memcpy@plt>
  40af88:	add	x1, x19, #0x28
  40af8c:	mov	x2, x20
  40af90:	add	x0, sp, #0x1f8
  40af94:	bl	402270 <memcpy@plt>
  40af98:	ldr	x1, [x21]
  40af9c:	ldr	w0, [x21, #8]
  40afa0:	str	w0, [sp, #224]
  40afa4:	ldr	x0, [x1, #16]
  40afa8:	cbz	x0, 40afbc <ferror@plt+0x865c>
  40afac:	add	x1, sp, #0xd8
  40afb0:	bl	407568 <ferror@plt+0x4c08>
  40afb4:	cbz	w0, 40aea8 <ferror@plt+0x8548>
  40afb8:	ldr	x1, [x21]
  40afbc:	ldrb	w0, [x1, #24]
  40afc0:	cbz	w0, 40b060 <ferror@plt+0x8700>
  40afc4:	mov	x1, #0x48                  	// #72
  40afc8:	stp	xzr, xzr, [sp, #64]
  40afcc:	movk	x1, #0x15, lsl #32
  40afd0:	ldr	x0, [x21, #16]
  40afd4:	movk	x1, #0x5, lsl #48
  40afd8:	str	x1, [sp, #56]
  40afdc:	add	x1, x19, #0x14
  40afe0:	ldr	w3, [x21, #8]
  40afe4:	ldr	w2, [x0, #28]
  40afe8:	ldp	x8, x9, [x1]
  40afec:	add	w2, w2, #0x1
  40aff0:	ldp	x6, x7, [x1, #16]
  40aff4:	cmp	w3, #0xff
  40aff8:	ldp	x4, x5, [x1, #32]
  40affc:	str	w2, [x0, #28]
  40b000:	str	w2, [sp, #64]
  40b004:	ldrb	w10, [x19, #16]
  40b008:	strb	w10, [sp, #72]
  40b00c:	strb	w3, [sp, #73]
  40b010:	stp	x8, x9, [sp, #80]
  40b014:	stp	x6, x7, [sp, #96]
  40b018:	stp	x4, x5, [sp, #112]
  40b01c:	b.ne	40b028 <ferror@plt+0x86c8>  // b.any
  40b020:	ldrh	w1, [sp, #230]
  40b024:	strb	w1, [sp, #75]
  40b028:	add	x1, sp, #0x38
  40b02c:	mov	x2, #0x0                   	// #0
  40b030:	bl	415e88 <ferror@plt+0x13528>
  40b034:	cbz	w0, 40b060 <ferror@plt+0x8700>
  40b038:	bl	4028c0 <__errno_location@plt>
  40b03c:	ldr	w0, [x0]
  40b040:	cmp	w0, #0x5f
  40b044:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  40b048:	b.eq	40aea8 <ferror@plt+0x8548>  // b.none
  40b04c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b050:	add	x0, x0, #0xdd0
  40b054:	bl	4022e0 <perror@plt>
  40b058:	mov	w0, #0xffffffff            	// #-1
  40b05c:	b	40aeac <ferror@plt+0x854c>
  40b060:	add	x1, sp, #0xd8
  40b064:	mov	x0, x19
  40b068:	bl	40ab78 <ferror@plt+0x8218>
  40b06c:	cmp	w0, #0x0
  40b070:	csel	w0, w0, wzr, le
  40b074:	ldp	x29, x30, [sp]
  40b078:	ldp	x19, x20, [sp, #16]
  40b07c:	ldr	x21, [sp, #32]
  40b080:	add	sp, sp, #0x340
  40b084:	ret
  40b088:	mov	x20, #0x4                   	// #4
  40b08c:	mov	w3, w20
  40b090:	b	40af70 <ferror@plt+0x8610>
  40b094:	nop
  40b098:	stp	x29, x30, [sp, #-64]!
  40b09c:	mov	w4, #0x100                 	// #256
  40b0a0:	mov	x29, sp
  40b0a4:	str	x19, [sp, #16]
  40b0a8:	stp	xzr, xzr, [sp, #48]
  40b0ac:	ldrb	w2, [x0, #16]
  40b0b0:	str	x1, [sp, #40]
  40b0b4:	str	w4, [sp, #48]
  40b0b8:	cmp	w2, #0x10
  40b0bc:	b.eq	40b1a4 <ferror@plt+0x8844>  // b.none
  40b0c0:	b.ls	40b114 <ferror@plt+0x87b4>  // b.plast
  40b0c4:	cmp	w2, #0x28
  40b0c8:	b.eq	40b15c <ferror@plt+0x87fc>  // b.none
  40b0cc:	cmp	w2, #0x2c
  40b0d0:	b.ne	40b0f0 <ferror@plt+0x8790>  // b.any
  40b0d4:	bl	408c58 <ferror@plt+0x62f8>
  40b0d8:	mov	w19, w0
  40b0dc:	bl	404c48 <ferror@plt+0x22e8>
  40b0e0:	mov	w0, w19
  40b0e4:	ldr	x19, [sp, #16]
  40b0e8:	ldp	x29, x30, [sp], #64
  40b0ec:	ret
  40b0f0:	cmp	w2, #0x11
  40b0f4:	b.ne	40b144 <ferror@plt+0x87e4>  // b.any
  40b0f8:	bl	407e78 <ferror@plt+0x5518>
  40b0fc:	mov	w19, w0
  40b100:	bl	404c48 <ferror@plt+0x22e8>
  40b104:	mov	w0, w19
  40b108:	ldr	x19, [sp, #16]
  40b10c:	ldp	x29, x30, [sp], #64
  40b110:	ret
  40b114:	and	w4, w2, #0xfffffff7
  40b118:	cmp	w4, #0x2
  40b11c:	b.eq	40b178 <ferror@plt+0x8818>  // b.none
  40b120:	cmp	w2, #0x1
  40b124:	b.ne	40b144 <ferror@plt+0x87e4>  // b.any
  40b128:	bl	407a20 <ferror@plt+0x50c0>
  40b12c:	mov	w19, w0
  40b130:	bl	404c48 <ferror@plt+0x22e8>
  40b134:	mov	w0, w19
  40b138:	ldr	x19, [sp, #16]
  40b13c:	ldp	x29, x30, [sp], #64
  40b140:	ret
  40b144:	bl	404c48 <ferror@plt+0x22e8>
  40b148:	mov	w19, #0xffffffff            	// #-1
  40b14c:	mov	w0, w19
  40b150:	ldr	x19, [sp, #16]
  40b154:	ldp	x29, x30, [sp], #64
  40b158:	ret
  40b15c:	bl	4089f8 <ferror@plt+0x6098>
  40b160:	mov	w19, w0
  40b164:	bl	404c48 <ferror@plt+0x22e8>
  40b168:	mov	w0, w19
  40b16c:	ldr	x19, [sp, #16]
  40b170:	ldp	x29, x30, [sp], #64
  40b174:	ret
  40b178:	mov	x3, x1
  40b17c:	add	x1, sp, #0x28
  40b180:	ldr	x2, [x3, #32]
  40b184:	str	x2, [sp, #56]
  40b188:	bl	40ae68 <ferror@plt+0x8508>
  40b18c:	mov	w19, w0
  40b190:	bl	404c48 <ferror@plt+0x22e8>
  40b194:	mov	w0, w19
  40b198:	ldr	x19, [sp, #16]
  40b19c:	ldp	x29, x30, [sp], #64
  40b1a0:	ret
  40b1a4:	bl	408788 <ferror@plt+0x5e28>
  40b1a8:	mov	w19, w0
  40b1ac:	bl	404c48 <ferror@plt+0x22e8>
  40b1b0:	mov	w0, w19
  40b1b4:	ldr	x19, [sp, #16]
  40b1b8:	ldp	x29, x30, [sp], #64
  40b1bc:	ret
  40b1c0:	mov	x12, #0x4340                	// #17216
  40b1c4:	sub	sp, sp, x12
  40b1c8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b1cc:	add	x0, x0, #0xe40
  40b1d0:	stp	x29, x30, [sp]
  40b1d4:	mov	x29, sp
  40b1d8:	stp	x19, x20, [sp, #16]
  40b1dc:	bl	4028d0 <getenv@plt>
  40b1e0:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40b1e4:	add	x1, x1, #0x4a0
  40b1e8:	bl	402780 <fopen64@plt>
  40b1ec:	cbz	x0, 40b468 <ferror@plt+0x8b08>
  40b1f0:	stp	x21, x22, [sp, #32]
  40b1f4:	adrp	x22, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40b1f8:	mov	x21, x0
  40b1fc:	add	x22, x22, #0xdf0
  40b200:	mov	x2, #0x268                 	// #616
  40b204:	mov	w1, #0x0                   	// #0
  40b208:	add	x0, sp, #0xd8
  40b20c:	bl	4024e0 <memset@plt>
  40b210:	mov	x3, x21
  40b214:	add	x0, sp, #0x340
  40b218:	mov	x2, #0x10                  	// #16
  40b21c:	mov	x1, #0x1                   	// #1
  40b220:	bl	402680 <fread@plt>
  40b224:	mov	x20, x0
  40b228:	cmp	x0, #0x10
  40b22c:	b.ne	40b39c <ferror@plt+0x8a3c>  // b.any
  40b230:	ldr	w19, [sp, #832]
  40b234:	mov	x3, x21
  40b238:	add	x0, sp, #0x350
  40b23c:	mov	x1, #0x1                   	// #1
  40b240:	sub	x19, x19, #0xd
  40b244:	and	x19, x19, #0xfffffffc
  40b248:	mov	x2, x19
  40b24c:	bl	402680 <fread@plt>
  40b250:	cmp	x19, x0
  40b254:	b.ne	40b3bc <ferror@plt+0x8a5c>  // b.any
  40b258:	ldrh	w0, [sp, #836]
  40b25c:	cmp	w0, #0x3
  40b260:	b.eq	40b3d8 <ferror@plt+0x8a78>  // b.none
  40b264:	ldr	w3, [sp, #832]
  40b268:	cmp	w0, #0x2
  40b26c:	b.eq	40b3e0 <ferror@plt+0x8a80>  // b.none
  40b270:	sub	w3, w3, #0x58
  40b274:	add	x2, sp, #0x398
  40b278:	mov	w1, #0x13                  	// #19
  40b27c:	add	x0, sp, #0x38
  40b280:	bl	416eb8 <ferror@plt+0x14558>
  40b284:	str	wzr, [sp, #824]
  40b288:	ldrh	w0, [sp, #852]
  40b28c:	add	x4, sp, #0x400
  40b290:	ldr	d0, [sp, #912]
  40b294:	rev16	w0, w0
  40b298:	ldrh	w2, [sp, #854]
  40b29c:	and	w0, w0, #0xffff
  40b2a0:	str	w0, [sp, #760]
  40b2a4:	rev64	v0.2s, v0.2s
  40b2a8:	add	x0, sp, #0x400
  40b2ac:	ldr	x3, [sp, #176]
  40b2b0:	rev16	w2, w2
  40b2b4:	ldrb	w1, [sp, #848]
  40b2b8:	and	w2, w2, #0xffff
  40b2bc:	ldrb	w7, [sp, #849]
  40b2c0:	ldr	w5, [sp, #888]
  40b2c4:	ldur	x4, [x4, #-132]
  40b2c8:	strh	w1, [sp, #238]
  40b2cc:	ldr	x6, [sp, #904]
  40b2d0:	stur	x6, [x0, #-252]
  40b2d4:	strh	w1, [sp, #502]
  40b2d8:	str	w2, [sp, #764]
  40b2dc:	str	w7, [sp, #768]
  40b2e0:	str	w5, [sp, #792]
  40b2e4:	str	x4, [sp, #800]
  40b2e8:	stur	d0, [x0, #-244]
  40b2ec:	cbz	x3, 40b2f8 <ferror@plt+0x8998>
  40b2f0:	ldr	w0, [x3, #4]
  40b2f4:	str	w0, [sp, #824]
  40b2f8:	ldr	x2, [sp, #136]
  40b2fc:	mov	w0, #0x0                   	// #0
  40b300:	cbz	x2, 40b308 <ferror@plt+0x89a8>
  40b304:	ldrb	w0, [x2, #4]
  40b308:	strh	w0, [sp, #230]
  40b30c:	cmp	w1, #0x2
  40b310:	mov	w3, #0x10                  	// #16
  40b314:	b.ne	40b320 <ferror@plt+0x89c0>  // b.any
  40b318:	mov	x20, #0x4                   	// #4
  40b31c:	mov	w3, w20
  40b320:	mov	x2, x20
  40b324:	add	x1, sp, #0x358
  40b328:	add	x0, sp, #0xf0
  40b32c:	strh	w3, [sp, #234]
  40b330:	strh	w3, [sp, #498]
  40b334:	bl	402270 <memcpy@plt>
  40b338:	add	x1, sp, #0x368
  40b33c:	mov	x2, x20
  40b340:	add	x0, sp, #0x1f8
  40b344:	bl	402270 <memcpy@plt>
  40b348:	ldr	x0, [x22, #2192]
  40b34c:	mov	w1, #0x6                   	// #6
  40b350:	str	w1, [sp, #224]
  40b354:	cbz	x0, 40b364 <ferror@plt+0x8a04>
  40b358:	add	x1, sp, #0xd8
  40b35c:	bl	407568 <ferror@plt+0x4c08>
  40b360:	cbz	w0, 40b200 <ferror@plt+0x88a0>
  40b364:	add	x1, sp, #0xd8
  40b368:	add	x0, sp, #0x340
  40b36c:	bl	40ab78 <ferror@plt+0x8218>
  40b370:	mov	w19, w0
  40b374:	tbz	w0, #31, 40b200 <ferror@plt+0x88a0>
  40b378:	mov	x0, x21
  40b37c:	bl	402440 <fclose@plt>
  40b380:	ldp	x21, x22, [sp, #32]
  40b384:	mov	w0, w19
  40b388:	mov	x12, #0x4340                	// #17216
  40b38c:	ldp	x29, x30, [sp]
  40b390:	ldp	x19, x20, [sp, #16]
  40b394:	add	sp, sp, x12
  40b398:	ret
  40b39c:	mov	x0, x21
  40b3a0:	bl	402960 <ferror@plt>
  40b3a4:	cbnz	w0, 40b434 <ferror@plt+0x8ad4>
  40b3a8:	mov	x0, x21
  40b3ac:	bl	4025f0 <feof@plt>
  40b3b0:	cbnz	w0, 40b444 <ferror@plt+0x8ae4>
  40b3b4:	mov	w19, #0xffffffff            	// #-1
  40b3b8:	b	40b378 <ferror@plt+0x8a18>
  40b3bc:	mov	x0, x21
  40b3c0:	bl	402960 <ferror@plt>
  40b3c4:	cbz	w0, 40b3a8 <ferror@plt+0x8a48>
  40b3c8:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b3cc:	add	x0, x0, #0xe50
  40b3d0:	bl	4022e0 <perror@plt>
  40b3d4:	b	40b3a8 <ferror@plt+0x8a48>
  40b3d8:	mov	w19, #0x0                   	// #0
  40b3dc:	b	40b378 <ferror@plt+0x8a18>
  40b3e0:	cmp	w3, #0x23
  40b3e4:	b.hi	40b40c <ferror@plt+0x8aac>  // b.pmore
  40b3e8:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40b3ec:	mov	x2, x20
  40b3f0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b3f4:	mov	x1, #0x1                   	// #1
  40b3f8:	ldr	x3, [x3, #3520]
  40b3fc:	mov	w19, #0xffffffff            	// #-1
  40b400:	add	x0, x0, #0xe68
  40b404:	bl	402720 <fwrite@plt>
  40b408:	b	40b378 <ferror@plt+0x8a18>
  40b40c:	bl	4028c0 <__errno_location@plt>
  40b410:	mov	x2, x0
  40b414:	ldr	w1, [sp, #848]
  40b418:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b41c:	mov	w19, #0xffffffff            	// #-1
  40b420:	add	x0, x0, #0xe80
  40b424:	neg	w1, w1
  40b428:	str	w1, [x2]
  40b42c:	bl	4022e0 <perror@plt>
  40b430:	b	40b378 <ferror@plt+0x8a18>
  40b434:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b438:	add	x0, x0, #0xe00
  40b43c:	bl	4022e0 <perror@plt>
  40b440:	b	40b3a8 <ferror@plt+0x8a48>
  40b444:	adrp	x1, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40b448:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b44c:	mov	x2, #0x24                  	// #36
  40b450:	mov	w19, #0xffffffff            	// #-1
  40b454:	ldr	x3, [x1, #3520]
  40b458:	add	x0, x0, #0xe28
  40b45c:	mov	x1, #0x1                   	// #1
  40b460:	bl	402720 <fwrite@plt>
  40b464:	b	40b378 <ferror@plt+0x8a18>
  40b468:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b46c:	mov	w19, #0xffffffff            	// #-1
  40b470:	add	x0, x0, #0xde8
  40b474:	bl	4022e0 <perror@plt>
  40b478:	b	40b384 <ferror@plt+0x8a24>
  40b47c:	nop
  40b480:	sub	sp, sp, #0x3c0
  40b484:	stp	x29, x30, [sp, #16]
  40b488:	add	x29, sp, #0x10
  40b48c:	stp	x21, x22, [sp, #48]
  40b490:	mov	w22, w2
  40b494:	mov	x2, #0x268                 	// #616
  40b498:	mov	x21, x1
  40b49c:	mov	w1, #0x0                   	// #0
  40b4a0:	stp	x19, x20, [sp, #32]
  40b4a4:	mov	x19, x0
  40b4a8:	add	x0, sp, #0x158
  40b4ac:	bl	4024e0 <memset@plt>
  40b4b0:	mov	x0, x19
  40b4b4:	mov	w1, #0x3a                  	// #58
  40b4b8:	bl	402700 <strchr@plt>
  40b4bc:	cbz	x0, 40b6cc <ferror@plt+0x8d6c>
  40b4c0:	str	x23, [sp, #64]
  40b4c4:	add	x23, x0, #0x2
  40b4c8:	mov	x0, x23
  40b4cc:	mov	w1, #0x3a                  	// #58
  40b4d0:	bl	402700 <strchr@plt>
  40b4d4:	cbz	x0, 40b6c8 <ferror@plt+0x8d68>
  40b4d8:	strb	wzr, [x0, #5]
  40b4dc:	add	x19, x0, #0x6
  40b4e0:	mov	x0, x19
  40b4e4:	mov	w1, #0x3a                  	// #58
  40b4e8:	bl	402700 <strchr@plt>
  40b4ec:	mov	x20, x0
  40b4f0:	cbz	x0, 40b6c8 <ferror@plt+0x8d68>
  40b4f4:	ldrb	w3, [x0, #7]
  40b4f8:	strb	wzr, [x0, #5]
  40b4fc:	cmp	w3, #0x41
  40b500:	sub	w1, w3, #0x37
  40b504:	ldr	w0, [x21, #4]
  40b508:	sub	w3, w3, #0x30
  40b50c:	csel	w3, w3, w1, cc  // cc = lo, ul, last
  40b510:	asr	w3, w0, w3
  40b514:	tbnz	w3, #0, 40b534 <ferror@plt+0x8bd4>
  40b518:	ldr	x23, [sp, #64]
  40b51c:	mov	w0, #0x0                   	// #0
  40b520:	ldp	x29, x30, [sp, #16]
  40b524:	ldp	x19, x20, [sp, #32]
  40b528:	ldp	x21, x22, [sp, #48]
  40b52c:	add	sp, sp, #0x3c0
  40b530:	ret
  40b534:	and	w0, w22, #0xffff
  40b538:	strh	w0, [sp, #366]
  40b53c:	strh	w0, [sp, #630]
  40b540:	cmp	w22, #0x2
  40b544:	b.eq	40b680 <ferror@plt+0x8d20>  // b.none
  40b548:	add	x2, sp, #0x158
  40b54c:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40b550:	add	x22, x22, #0xea0
  40b554:	add	x5, x2, #0x24
  40b558:	add	x4, x2, #0x20
  40b55c:	add	x3, x2, #0x1c
  40b560:	mov	x1, x22
  40b564:	add	x6, sp, #0x378
  40b568:	add	x2, x2, #0x18
  40b56c:	mov	x0, x23
  40b570:	bl	402840 <__isoc99_sscanf@plt>
  40b574:	add	x2, sp, #0x158
  40b578:	mov	x1, x22
  40b57c:	add	x5, x2, #0x12c
  40b580:	add	x4, x2, #0x128
  40b584:	add	x3, x2, #0x124
  40b588:	mov	x0, x19
  40b58c:	add	x6, sp, #0x37c
  40b590:	add	x2, x2, #0x120
  40b594:	bl	402840 <__isoc99_sscanf@plt>
  40b598:	mov	w0, #0x10                  	// #16
  40b59c:	strh	w0, [sp, #362]
  40b5a0:	strh	w0, [sp, #626]
  40b5a4:	ldr	x0, [x21, #16]
  40b5a8:	cbz	x0, 40b5b8 <ferror@plt+0x8c58>
  40b5ac:	add	x1, sp, #0x158
  40b5b0:	bl	407568 <ferror@plt+0x4c08>
  40b5b4:	cbz	w0, 40b518 <ferror@plt+0x8bb8>
  40b5b8:	add	x0, sp, #0x3a0
  40b5bc:	add	x19, sp, #0x58
  40b5c0:	stp	x0, x19, [sp]
  40b5c4:	add	x2, sp, #0x158
  40b5c8:	add	x6, x2, #0x234
  40b5cc:	add	x5, x2, #0x238
  40b5d0:	add	x4, x2, #0x22c
  40b5d4:	add	x3, x2, #0x230
  40b5d8:	add	x7, sp, #0x394
  40b5dc:	add	x2, x2, #0x228
  40b5e0:	add	x0, x20, #0x6
  40b5e4:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40b5e8:	add	x1, x1, #0xeb8
  40b5ec:	strb	wzr, [sp, #88]
  40b5f0:	bl	402840 <__isoc99_sscanf@plt>
  40b5f4:	cmp	w0, #0x8
  40b5f8:	b.gt	40b600 <ferror@plt+0x8ca0>
  40b5fc:	strb	wzr, [sp, #88]
  40b600:	adrp	x0, 435000 <stdin@@GLIBC_2.17+0x220>
  40b604:	adrp	x2, 417000 <ferror@plt+0x146a0>
  40b608:	add	x2, x2, #0xd28
  40b60c:	mov	w1, #0x11                  	// #17
  40b610:	ldr	x3, [x0, #1872]
  40b614:	add	x0, sp, #0x158
  40b618:	cmp	x3, x2
  40b61c:	csel	w1, w1, wzr, eq  // eq = none
  40b620:	str	w1, [sp, #352]
  40b624:	bl	406740 <ferror@plt+0x3de0>
  40b628:	ldr	w1, [sp, #888]
  40b62c:	add	x0, sp, #0x168
  40b630:	ldr	w2, [sp, #920]
  40b634:	mov	w3, #0x0                   	// #0
  40b638:	bl	40a798 <ferror@plt+0x7e38>
  40b63c:	ldr	w1, [sp, #892]
  40b640:	mov	w3, #0x0                   	// #0
  40b644:	mov	w2, #0x0                   	// #0
  40b648:	add	x0, sp, #0x270
  40b64c:	bl	40a798 <ferror@plt+0x7e38>
  40b650:	add	x0, sp, #0x38c
  40b654:	bl	406228 <ferror@plt+0x38c8>
  40b658:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40b65c:	ldr	w0, [x0, #1680]
  40b660:	cbz	w0, 40b518 <ferror@plt+0x8bb8>
  40b664:	ldrb	w0, [sp, #88]
  40b668:	cbz	w0, 40b518 <ferror@plt+0x8bb8>
  40b66c:	mov	x1, x19
  40b670:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40b674:	add	x0, x0, #0xee8
  40b678:	bl	406008 <ferror@plt+0x36a8>
  40b67c:	b	40b518 <ferror@plt+0x8bb8>
  40b680:	add	x2, sp, #0x158
  40b684:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40b688:	add	x22, x22, #0xe98
  40b68c:	add	x3, sp, #0x378
  40b690:	mov	x1, x22
  40b694:	add	x2, x2, #0x18
  40b698:	mov	x0, x23
  40b69c:	bl	402840 <__isoc99_sscanf@plt>
  40b6a0:	add	x2, sp, #0x158
  40b6a4:	mov	x1, x22
  40b6a8:	mov	x0, x19
  40b6ac:	add	x3, sp, #0x37c
  40b6b0:	add	x2, x2, #0x120
  40b6b4:	bl	402840 <__isoc99_sscanf@plt>
  40b6b8:	mov	w0, #0x4                   	// #4
  40b6bc:	strh	w0, [sp, #362]
  40b6c0:	strh	w0, [sp, #626]
  40b6c4:	b	40b5a4 <ferror@plt+0x8c44>
  40b6c8:	ldr	x23, [sp, #64]
  40b6cc:	mov	w0, #0xffffffff            	// #-1
  40b6d0:	b	40b520 <ferror@plt+0x8bc0>
  40b6d4:	nop
  40b6d8:	sub	sp, sp, #0x550
  40b6dc:	stp	x29, x30, [sp, #96]
  40b6e0:	add	x29, sp, #0x60
  40b6e4:	stp	x19, x20, [sp, #112]
  40b6e8:	adrp	x20, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40b6ec:	mov	x19, x0
  40b6f0:	add	x0, sp, #0x1a8
  40b6f4:	stp	x21, x22, [sp, #128]
  40b6f8:	mov	x21, x1
  40b6fc:	mov	w1, #0x0                   	// #0
  40b700:	stp	x23, x24, [sp, #144]
  40b704:	mov	w23, w2
  40b708:	mov	x2, #0x3a8                 	// #936
  40b70c:	stp	wzr, wzr, [sp, #160]
  40b710:	bl	4024e0 <memset@plt>
  40b714:	ldr	w22, [x20, #1724]
  40b718:	cbz	w22, 40bb04 <ferror@plt+0x91a4>
  40b71c:	mov	x0, x19
  40b720:	mov	w1, #0x3a                  	// #58
  40b724:	bl	402700 <strchr@plt>
  40b728:	cbz	x0, 40bc8c <ferror@plt+0x932c>
  40b72c:	add	x20, x0, #0x2
  40b730:	mov	w1, #0x3a                  	// #58
  40b734:	mov	x0, x20
  40b738:	bl	402700 <strchr@plt>
  40b73c:	cbz	x0, 40bc8c <ferror@plt+0x932c>
  40b740:	strb	wzr, [x0, #5]
  40b744:	add	x19, x0, #0x6
  40b748:	mov	x0, x19
  40b74c:	mov	w1, #0x3a                  	// #58
  40b750:	bl	402700 <strchr@plt>
  40b754:	mov	x24, x0
  40b758:	cbz	x0, 40bc8c <ferror@plt+0x932c>
  40b75c:	ldrb	w3, [x0, #7]
  40b760:	strb	wzr, [x0, #5]
  40b764:	cmp	w3, #0x41
  40b768:	sub	w1, w3, #0x37
  40b76c:	ldr	w0, [x21, #4]
  40b770:	sub	w3, w3, #0x30
  40b774:	csel	w3, w3, w1, cc  // cc = lo, ul, last
  40b778:	asr	w3, w0, w3
  40b77c:	tbnz	w3, #0, 40b79c <ferror@plt+0x8e3c>
  40b780:	mov	w0, #0x0                   	// #0
  40b784:	ldp	x29, x30, [sp, #96]
  40b788:	ldp	x19, x20, [sp, #112]
  40b78c:	ldp	x21, x22, [sp, #128]
  40b790:	ldp	x23, x24, [sp, #144]
  40b794:	add	sp, sp, #0x550
  40b798:	ret
  40b79c:	and	w0, w23, #0xffff
  40b7a0:	strh	w0, [sp, #446]
  40b7a4:	strh	w0, [sp, #710]
  40b7a8:	cmp	w23, #0x2
  40b7ac:	b.eq	40bba0 <ferror@plt+0x9240>  // b.none
  40b7b0:	add	x2, sp, #0x1a8
  40b7b4:	adrp	x23, 418000 <ferror@plt+0x156a0>
  40b7b8:	add	x23, x23, #0xea0
  40b7bc:	add	x5, x2, #0x24
  40b7c0:	add	x4, x2, #0x20
  40b7c4:	add	x3, x2, #0x1c
  40b7c8:	mov	x1, x23
  40b7cc:	add	x6, sp, #0x3c8
  40b7d0:	add	x2, x2, #0x18
  40b7d4:	mov	x0, x20
  40b7d8:	bl	402840 <__isoc99_sscanf@plt>
  40b7dc:	add	x2, sp, #0x1a8
  40b7e0:	mov	x1, x23
  40b7e4:	add	x5, x2, #0x12c
  40b7e8:	add	x4, x2, #0x128
  40b7ec:	add	x3, x2, #0x124
  40b7f0:	mov	x0, x19
  40b7f4:	add	x6, sp, #0x3cc
  40b7f8:	add	x2, x2, #0x120
  40b7fc:	bl	402840 <__isoc99_sscanf@plt>
  40b800:	mov	w0, #0x10                  	// #16
  40b804:	strh	w0, [sp, #442]
  40b808:	strh	w0, [sp, #706]
  40b80c:	ldr	x0, [x21, #16]
  40b810:	cbz	x0, 40b820 <ferror@plt+0x8ec0>
  40b814:	add	x1, sp, #0x1a8
  40b818:	bl	407568 <ferror@plt+0x4c08>
  40b81c:	cbz	w0, 40b780 <ferror@plt+0x8e20>
  40b820:	add	x0, sp, #0x1a8
  40b824:	add	x9, sp, #0x3e0
  40b828:	add	x8, x0, #0x23c
  40b82c:	add	x3, x0, #0x2d8
  40b830:	add	x4, x0, #0x2a8
  40b834:	add	x7, x0, #0x248
  40b838:	add	x1, x0, #0x234
  40b83c:	add	x2, sp, #0x454
  40b840:	add	x5, sp, #0xa4
  40b844:	add	x6, sp, #0xa0
  40b848:	add	x0, x0, #0x270
  40b84c:	add	x21, sp, #0xa8
  40b850:	stp	x9, x0, [sp]
  40b854:	add	x0, x24, #0x6
  40b858:	stp	x1, x8, [sp, #16]
  40b85c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40b860:	add	x1, x1, #0xef8
  40b864:	stp	x7, x6, [sp, #32]
  40b868:	add	x7, sp, #0x4cc
  40b86c:	add	x6, sp, #0x414
  40b870:	stp	x5, x4, [sp, #48]
  40b874:	add	x5, sp, #0x410
  40b878:	add	x4, sp, #0x3d4
  40b87c:	stp	x3, x2, [sp, #64]
  40b880:	add	x3, sp, #0x3d8
  40b884:	add	x2, sp, #0x3d0
  40b888:	str	x21, [sp, #80]
  40b88c:	strb	wzr, [sp, #168]
  40b890:	bl	402840 <__isoc99_sscanf@plt>
  40b894:	cmp	w0, #0x10
  40b898:	b.le	40bb14 <ferror@plt+0x91b4>
  40b89c:	ldr	w2, [sp, #1104]
  40b8a0:	ldp	w3, w0, [sp, #160]
  40b8a4:	add	w2, w2, w2, lsr #31
  40b8a8:	ldr	w1, [sp, #1108]
  40b8ac:	scvtf	d3, w3
  40b8b0:	scvtf	d0, w0
  40b8b4:	asr	w2, w2, #1
  40b8b8:	ldr	w0, [sp, #1040]
  40b8bc:	cmp	w0, #0x1
  40b8c0:	b.eq	40bb4c <ferror@plt+0x91ec>  // b.none
  40b8c4:	ldr	w4, [sp, #1048]
  40b8c8:	scvtf	d2, w22
  40b8cc:	ldr	w0, [sp, #1044]
  40b8d0:	mov	w5, #0x3e8                 	// #1000
  40b8d4:	cmn	w1, #0x1
  40b8d8:	csel	w1, w1, wzr, ne  // ne = any
  40b8dc:	str	w1, [sp, #1108]
  40b8e0:	add	w1, w22, w22, lsl #1
  40b8e4:	str	w2, [sp, #1104]
  40b8e8:	fdiv	d0, d0, d2
  40b8ec:	madd	w0, w0, w5, w22
  40b8f0:	str	w4, [sp, #1228]
  40b8f4:	movi	d1, #0x0
  40b8f8:	sub	w0, w0, #0x1
  40b8fc:	cmp	w1, w3
  40b900:	udiv	w22, w0, w22
  40b904:	str	w22, [sp, #1044]
  40b908:	str	d0, [sp, #1080]
  40b90c:	b.eq	40b914 <ferror@plt+0x8fb4>  // b.none
  40b910:	fdiv	d1, d3, d2
  40b914:	ldrh	w0, [sp, #446]
  40b918:	mov	w1, #0x6                   	// #6
  40b91c:	str	w1, [sp, #432]
  40b920:	str	d1, [sp, #1072]
  40b924:	cmp	w0, #0x11
  40b928:	b.eq	40bc4c <ferror@plt+0x92ec>  // b.none
  40b92c:	b.ls	40bb54 <ferror@plt+0x91f4>  // b.plast
  40b930:	cmp	w0, #0x28
  40b934:	b.eq	40bc34 <ferror@plt+0x92d4>  // b.none
  40b938:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40b93c:	cmp	w0, #0x2c
  40b940:	add	x20, x20, #0x100
  40b944:	b.eq	40b960 <ferror@plt+0x9000>  // b.none
  40b948:	cmp	w0, #0x1e
  40b94c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40b950:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40b954:	add	x1, x1, #0x1a8
  40b958:	add	x20, x20, #0x1b0
  40b95c:	csel	x20, x20, x1, ne  // ne = any
  40b960:	adrp	x19, 431000 <memcpy@GLIBC_2.17>
  40b964:	add	x19, x19, #0x390
  40b968:	ldr	x0, [x19, #400]
  40b96c:	cmp	x0, x19
  40b970:	b.eq	40b988 <ferror@plt+0x9028>  // b.none
  40b974:	nop
  40b978:	bl	4065e8 <ferror@plt+0x3c88>
  40b97c:	ldr	x0, [x19, #400]
  40b980:	cmp	x0, x19
  40b984:	b.ne	40b978 <ferror@plt+0x9018>  // b.any
  40b988:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40b98c:	add	x22, x22, #0x1f0
  40b990:	mov	x0, x22
  40b994:	mov	x1, x20
  40b998:	bl	406008 <ferror@plt+0x36a8>
  40b99c:	ldr	x0, [x19, #400]
  40b9a0:	sub	x0, x0, x19
  40b9a4:	cmp	x0, #0x28
  40b9a8:	b.eq	40b9c4 <ferror@plt+0x9064>  // b.none
  40b9ac:	nop
  40b9b0:	bl	4065e8 <ferror@plt+0x3c88>
  40b9b4:	ldr	x0, [x19, #400]
  40b9b8:	sub	x0, x0, x19
  40b9bc:	cmp	x0, #0x28
  40b9c0:	b.ne	40b9b0 <ferror@plt+0x9050>  // b.any
  40b9c4:	ldrsw	x2, [sp, #976]
  40b9c8:	adrp	x20, 419000 <ferror@plt+0x166a0>
  40b9cc:	add	x20, x20, #0x750
  40b9d0:	mov	x0, x22
  40b9d4:	add	x1, x20, #0x2c0
  40b9d8:	ldr	x1, [x1, x2, lsl #3]
  40b9dc:	bl	406008 <ferror@plt+0x36a8>
  40b9e0:	ldr	x0, [x19, #400]
  40b9e4:	sub	x0, x0, x19
  40b9e8:	cmp	x0, #0x50
  40b9ec:	b.eq	40ba04 <ferror@plt+0x90a4>  // b.none
  40b9f0:	bl	4065e8 <ferror@plt+0x3c88>
  40b9f4:	ldr	x0, [x19, #400]
  40b9f8:	sub	x0, x0, x19
  40b9fc:	cmp	x0, #0x50
  40ba00:	b.ne	40b9f0 <ferror@plt+0x9090>  // b.any
  40ba04:	ldr	w1, [sp, #980]
  40ba08:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40ba0c:	add	x22, x22, #0x1d0
  40ba10:	mov	x0, x22
  40ba14:	bl	406008 <ferror@plt+0x36a8>
  40ba18:	ldr	x0, [x19, #400]
  40ba1c:	sub	x0, x0, x19
  40ba20:	cmp	x0, #0x78
  40ba24:	b.eq	40ba3c <ferror@plt+0x90dc>  // b.none
  40ba28:	bl	4065e8 <ferror@plt+0x3c88>
  40ba2c:	ldr	x0, [x19, #400]
  40ba30:	sub	x0, x0, x19
  40ba34:	cmp	x0, #0x78
  40ba38:	b.ne	40ba28 <ferror@plt+0x90c8>  // b.any
  40ba3c:	ldr	w1, [sp, #984]
  40ba40:	mov	x0, x22
  40ba44:	bl	406008 <ferror@plt+0x36a8>
  40ba48:	ldr	x0, [x19, #400]
  40ba4c:	sub	x0, x0, x19
  40ba50:	cmp	x0, #0xa0
  40ba54:	b.eq	40ba6c <ferror@plt+0x910c>  // b.none
  40ba58:	bl	4065e8 <ferror@plt+0x3c88>
  40ba5c:	ldr	x0, [x19, #400]
  40ba60:	sub	x0, x0, x19
  40ba64:	cmp	x0, #0xa0
  40ba68:	b.ne	40ba58 <ferror@plt+0x90f8>  // b.any
  40ba6c:	ldr	w1, [sp, #968]
  40ba70:	add	x0, sp, #0x1b8
  40ba74:	ldr	w2, [sp, #1000]
  40ba78:	mov	w3, #0x0                   	// #0
  40ba7c:	adrp	x19, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40ba80:	add	x19, x19, #0xdf0
  40ba84:	bl	40a798 <ferror@plt+0x7e38>
  40ba88:	ldr	w1, [sp, #972]
  40ba8c:	mov	w3, #0x0                   	// #0
  40ba90:	mov	w2, #0x0                   	// #0
  40ba94:	add	x0, sp, #0x2c0
  40ba98:	bl	40a798 <ferror@plt+0x7e38>
  40ba9c:	add	x0, sp, #0x3dc
  40baa0:	bl	406228 <ferror@plt+0x38c8>
  40baa4:	ldr	w0, [x19, #2264]
  40baa8:	cbz	w0, 40bae4 <ferror@plt+0x9184>
  40baac:	ldr	w0, [sp, #1040]
  40bab0:	cbz	w0, 40bae4 <ferror@plt+0x9184>
  40bab4:	cmp	w0, #0x4
  40bab8:	b.hi	40bc58 <ferror@plt+0x92f8>  // b.pmore
  40babc:	add	x20, x20, #0x350
  40bac0:	ldr	x20, [x20, w0, uxtw #3]
  40bac4:	ldr	w0, [sp, #1044]
  40bac8:	bl	404b00 <ferror@plt+0x21a0>
  40bacc:	mov	x2, x0
  40bad0:	ldr	w3, [sp, #1228]
  40bad4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40bad8:	mov	x1, x20
  40badc:	add	x0, x0, #0xd70
  40bae0:	bl	406008 <ferror@plt+0x36a8>
  40bae4:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40bae8:	ldr	w0, [x0, #1680]
  40baec:	cbnz	w0, 40bbe8 <ferror@plt+0x9288>
  40baf0:	ldr	w0, [x19, #2224]
  40baf4:	cbz	w0, 40b780 <ferror@plt+0x8e20>
  40baf8:	add	x0, sp, #0x1a8
  40bafc:	bl	409648 <ferror@plt+0x6ce8>
  40bb00:	b	40b780 <ferror@plt+0x8e20>
  40bb04:	bl	40eec8 <ferror@plt+0xc568>
  40bb08:	mov	w22, w0
  40bb0c:	str	w0, [x20, #1724]
  40bb10:	b	40b71c <ferror@plt+0x8dbc>
  40bb14:	strb	wzr, [sp, #168]
  40bb18:	cmp	w0, #0xb
  40bb1c:	b.gt	40bca0 <ferror@plt+0x9340>
  40bb20:	movi	d3, #0x0
  40bb24:	mov	w0, #0x2                   	// #2
  40bb28:	stp	wzr, wzr, [sp, #160]
  40bb2c:	mov	w1, #0xffffffff            	// #-1
  40bb30:	str	w0, [sp, #1152]
  40bb34:	mov	w3, #0x0                   	// #0
  40bb38:	ldr	w0, [sp, #1040]
  40bb3c:	mov	w2, #0x0                   	// #0
  40bb40:	fmov	d0, d3
  40bb44:	cmp	w0, #0x1
  40bb48:	b.ne	40b8c4 <ferror@plt+0x8f64>  // b.any
  40bb4c:	ldr	w4, [sp, #1228]
  40bb50:	b	40b8c8 <ferror@plt+0x8f68>
  40bb54:	cmp	w0, #0x2
  40bb58:	b.eq	40bc40 <ferror@plt+0x92e0>  // b.none
  40bb5c:	b.ls	40bb84 <ferror@plt+0x9224>  // b.plast
  40bb60:	adrp	x20, 417000 <ferror@plt+0x146a0>
  40bb64:	cmp	w0, #0xa
  40bb68:	add	x20, x20, #0xd20
  40bb6c:	b.eq	40b960 <ferror@plt+0x9000>  // b.none
  40bb70:	cmp	w0, #0x10
  40bb74:	b.eq	40bc94 <ferror@plt+0x9334>  // b.none
  40bb78:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40bb7c:	add	x20, x20, #0x1b0
  40bb80:	b	40b960 <ferror@plt+0x9000>
  40bb84:	cmp	w0, #0x1
  40bb88:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40bb8c:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40bb90:	add	x1, x1, #0x70
  40bb94:	add	x20, x20, #0x1b0
  40bb98:	csel	x20, x20, x1, ne  // ne = any
  40bb9c:	b	40b960 <ferror@plt+0x9000>
  40bba0:	add	x2, sp, #0x1a8
  40bba4:	adrp	x23, 418000 <ferror@plt+0x156a0>
  40bba8:	add	x23, x23, #0xe98
  40bbac:	add	x3, sp, #0x3c8
  40bbb0:	mov	x1, x23
  40bbb4:	add	x2, x2, #0x18
  40bbb8:	mov	x0, x20
  40bbbc:	bl	402840 <__isoc99_sscanf@plt>
  40bbc0:	add	x2, sp, #0x1a8
  40bbc4:	mov	x1, x23
  40bbc8:	mov	x0, x19
  40bbcc:	add	x3, sp, #0x3cc
  40bbd0:	add	x2, x2, #0x120
  40bbd4:	bl	402840 <__isoc99_sscanf@plt>
  40bbd8:	mov	w0, #0x4                   	// #4
  40bbdc:	strh	w0, [sp, #442]
  40bbe0:	strh	w0, [sp, #706]
  40bbe4:	b	40b80c <ferror@plt+0x8eac>
  40bbe8:	ldr	w1, [sp, #992]
  40bbec:	cbnz	w1, 40bc7c <ferror@plt+0x931c>
  40bbf0:	ldr	w1, [sp, #988]
  40bbf4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40bbf8:	add	x0, x0, #0x3a0
  40bbfc:	bl	406008 <ferror@plt+0x36a8>
  40bc00:	ldr	x1, [sp, #1008]
  40bc04:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40bc08:	add	x0, x0, #0x3a8
  40bc0c:	bl	406008 <ferror@plt+0x36a8>
  40bc10:	ldr	w1, [sp, #1032]
  40bc14:	cbnz	w1, 40bc6c <ferror@plt+0x930c>
  40bc18:	ldrb	w0, [sp, #168]
  40bc1c:	cbz	w0, 40baf0 <ferror@plt+0x9190>
  40bc20:	mov	x1, x21
  40bc24:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40bc28:	add	x0, x0, #0xee8
  40bc2c:	bl	406008 <ferror@plt+0x36a8>
  40bc30:	b	40baf0 <ferror@plt+0x9190>
  40bc34:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40bc38:	add	x20, x20, #0x1a8
  40bc3c:	b	40b960 <ferror@plt+0x9000>
  40bc40:	adrp	x20, 417000 <ferror@plt+0x146a0>
  40bc44:	add	x20, x20, #0xd20
  40bc48:	b	40b960 <ferror@plt+0x9000>
  40bc4c:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40bc50:	add	x20, x20, #0xb8
  40bc54:	b	40b960 <ferror@plt+0x9000>
  40bc58:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40bc5c:	mov	w0, #0x5                   	// #5
  40bc60:	add	x20, x20, #0x1b0
  40bc64:	str	w0, [sp, #1040]
  40bc68:	b	40bac4 <ferror@plt+0x9164>
  40bc6c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40bc70:	add	x0, x0, #0x3b8
  40bc74:	bl	406008 <ferror@plt+0x36a8>
  40bc78:	b	40bc18 <ferror@plt+0x92b8>
  40bc7c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40bc80:	add	x0, x0, #0x398
  40bc84:	bl	406008 <ferror@plt+0x36a8>
  40bc88:	b	40bbf0 <ferror@plt+0x9290>
  40bc8c:	mov	w0, #0xffffffff            	// #-1
  40bc90:	b	40b784 <ferror@plt+0x8e24>
  40bc94:	adrp	x20, 418000 <ferror@plt+0x156a0>
  40bc98:	add	x20, x20, #0x1c0
  40bc9c:	b	40b960 <ferror@plt+0x9000>
  40bca0:	ldr	w2, [sp, #1104]
  40bca4:	mov	w4, #0x2                   	// #2
  40bca8:	ldp	w3, w0, [sp, #160]
  40bcac:	ldr	w1, [sp, #1108]
  40bcb0:	sdiv	w2, w2, w4
  40bcb4:	scvtf	d3, w3
  40bcb8:	scvtf	d0, w0
  40bcbc:	b	40b8b8 <ferror@plt+0x8f58>
  40bcc0:	stp	x29, x30, [sp, #-384]!
  40bcc4:	mov	x2, #0x120                 	// #288
  40bcc8:	mov	w1, #0x0                   	// #0
  40bccc:	mov	x29, sp
  40bcd0:	stp	x19, x20, [sp, #16]
  40bcd4:	adrp	x19, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40bcd8:	add	x19, x19, #0xdf0
  40bcdc:	mov	x20, x0
  40bce0:	add	x0, sp, #0x60
  40bce4:	bl	4024e0 <memset@plt>
  40bce8:	ldr	w0, [x19, #2256]
  40bcec:	cbz	w0, 40bd78 <ferror@plt+0x9418>
  40bcf0:	mov	x0, x20
  40bcf4:	bl	412338 <ferror@plt+0xf9d8>
  40bcf8:	mov	w19, w0
  40bcfc:	cbnz	w0, 40bd38 <ferror@plt+0x93d8>
  40bd00:	add	x1, sp, #0x28
  40bd04:	mov	x0, x20
  40bd08:	mov	w2, #0x0                   	// #0
  40bd0c:	bl	4022a0 <strtoul@plt>
  40bd10:	ldr	x1, [sp, #40]
  40bd14:	cmp	x1, #0x0
  40bd18:	ccmp	x1, x20, #0x4, ne  // ne = any
  40bd1c:	b.eq	40bd64 <ferror@plt+0x9404>  // b.none
  40bd20:	ldrb	w2, [x1]
  40bd24:	mov	w19, w0
  40bd28:	mov	x1, #0xffffffff            	// #4294967295
  40bd2c:	cmp	w2, #0x0
  40bd30:	ccmp	x0, x1, #0x2, eq  // eq = none
  40bd34:	b.hi	40bd64 <ferror@plt+0x9404>  // b.pmore
  40bd38:	mov	x0, #0x120                 	// #288
  40bd3c:	bl	402460 <malloc@plt>
  40bd40:	add	x1, sp, #0x60
  40bd44:	mov	x20, x0
  40bd48:	mov	x2, #0x120                 	// #288
  40bd4c:	str	w19, [sp, #364]
  40bd50:	bl	402270 <memcpy@plt>
  40bd54:	mov	x0, x20
  40bd58:	ldp	x19, x20, [sp, #16]
  40bd5c:	ldp	x29, x30, [sp], #384
  40bd60:	ret
  40bd64:	mov	x20, #0x0                   	// #0
  40bd68:	mov	x0, x20
  40bd6c:	ldp	x19, x20, [sp, #16]
  40bd70:	ldp	x29, x30, [sp], #384
  40bd74:	ret
  40bd78:	add	x0, sp, #0x28
  40bd7c:	mov	w1, #0x0                   	// #0
  40bd80:	bl	415020 <ferror@plt+0x126c0>
  40bd84:	tbnz	w0, #31, 40bda4 <ferror@plt+0x9444>
  40bd88:	add	x0, sp, #0x28
  40bd8c:	bl	412440 <ferror@plt+0xfae0>
  40bd90:	add	x0, sp, #0x28
  40bd94:	bl	414e28 <ferror@plt+0x124c8>
  40bd98:	mov	w0, #0x1                   	// #1
  40bd9c:	str	w0, [x19, #2256]
  40bda0:	b	40bcf0 <ferror@plt+0x9390>
  40bda4:	mov	w0, #0x1                   	// #1
  40bda8:	bl	4022c0 <exit@plt>
  40bdac:	nop
  40bdb0:	stp	x29, x30, [sp, #-464]!
  40bdb4:	mov	x2, #0x120                 	// #288
  40bdb8:	mov	x29, sp
  40bdbc:	stp	x19, x20, [sp, #16]
  40bdc0:	adrp	x20, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40bdc4:	add	x20, x20, #0xdf0
  40bdc8:	mov	x19, x0
  40bdcc:	add	x0, sp, #0xb0
  40bdd0:	stp	x21, x22, [sp, #32]
  40bdd4:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40bdd8:	add	x22, x22, #0xf38
  40bddc:	stp	x23, x24, [sp, #48]
  40bde0:	and	w23, w1, #0xff
  40bde4:	mov	w1, #0x0                   	// #0
  40bde8:	bl	4024e0 <memset@plt>
  40bdec:	ldr	w21, [x20, #2216]
  40bdf0:	mov	w0, #0xffffffff            	// #-1
  40bdf4:	str	w0, [sp, #440]
  40bdf8:	cmp	w21, #0x1
  40bdfc:	b.eq	40bfe0 <ferror@plt+0x9680>  // b.none
  40be00:	mov	x1, x22
  40be04:	mov	x0, x19
  40be08:	mov	x2, #0x5                   	// #5
  40be0c:	bl	4024a0 <strncmp@plt>
  40be10:	cbz	w0, 40bfe0 <ferror@plt+0x9680>
  40be14:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40be18:	cmp	w21, #0x11
  40be1c:	add	x22, x22, #0xf40
  40be20:	b.eq	40bf18 <ferror@plt+0x95b8>  // b.none
  40be24:	mov	x1, x22
  40be28:	mov	x0, x19
  40be2c:	mov	x2, #0x5                   	// #5
  40be30:	bl	4024a0 <strncmp@plt>
  40be34:	cbz	w0, 40bf18 <ferror@plt+0x95b8>
  40be38:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40be3c:	cmp	w21, #0x10
  40be40:	add	x22, x22, #0xf48
  40be44:	b.eq	40c098 <ferror@plt+0x9738>  // b.none
  40be48:	mov	x1, x22
  40be4c:	mov	x0, x19
  40be50:	mov	x2, #0x8                   	// #8
  40be54:	bl	4024a0 <strncmp@plt>
  40be58:	cbz	w0, 40c098 <ferror@plt+0x9738>
  40be5c:	adrp	x22, 418000 <ferror@plt+0x156a0>
  40be60:	cmp	w21, #0x28
  40be64:	add	x22, x22, #0xf58
  40be68:	b.eq	40c160 <ferror@plt+0x9800>  // b.none
  40be6c:	mov	x1, x22
  40be70:	mov	x0, x19
  40be74:	mov	x2, #0x6                   	// #6
  40be78:	bl	4024a0 <strncmp@plt>
  40be7c:	cbz	w0, 40c160 <ferror@plt+0x9800>
  40be80:	mov	x0, x19
  40be84:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40be88:	mov	x2, #0x5                   	// #5
  40be8c:	add	x1, x1, #0xf60
  40be90:	bl	4024a0 <strncmp@plt>
  40be94:	cmp	w21, #0x2
  40be98:	b.eq	40c444 <ferror@plt+0x9ae4>  // b.none
  40be9c:	cbnz	w0, 40c44c <ferror@plt+0x9aec>
  40bea0:	add	x19, x19, #0x5
  40bea4:	mov	w21, #0x2                   	// #2
  40bea8:	ldrb	w1, [x19]
  40beac:	cmp	w1, #0x5b
  40beb0:	b.eq	40c414 <ferror@plt+0x9ab4>  // b.none
  40beb4:	cmp	w1, #0x2a
  40beb8:	b.eq	40c470 <ferror@plt+0x9b10>  // b.none
  40bebc:	mov	w1, #0x2f                  	// #47
  40bec0:	mov	x0, x19
  40bec4:	bl	402700 <strchr@plt>
  40bec8:	cmp	x0, #0x0
  40becc:	csel	x0, x0, x19, ne  // ne = any
  40bed0:	mov	w1, #0x3a                  	// #58
  40bed4:	bl	4025a0 <strrchr@plt>
  40bed8:	cbnz	w23, 40c348 <ferror@plt+0x99e8>
  40bedc:	cbnz	x0, 40c430 <ferror@plt+0x9ad0>
  40bee0:	ldrb	w0, [x19]
  40bee4:	cmp	w0, #0x2a
  40bee8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40beec:	b.ne	40c238 <ferror@plt+0x98d8>  // b.any
  40bef0:	cbz	w21, 40c04c <ferror@plt+0x96ec>
  40bef4:	sbfiz	x0, x21, #2, #32
  40bef8:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40befc:	add	x0, x0, w21, sxtw
  40bf00:	add	x1, x1, #0x750
  40bf04:	mov	x4, #0x1                   	// #1
  40bf08:	add	x0, x1, x0, lsl #3
  40bf0c:	lsl	x4, x4, x21
  40bf10:	ldr	w1, [x0, #900]
  40bf14:	b	40c028 <ferror@plt+0x96c8>
  40bf18:	mov	w3, #0x11                  	// #17
  40bf1c:	mov	x1, x22
  40bf20:	mov	x0, x19
  40bf24:	mov	x2, #0x5                   	// #5
  40bf28:	strh	w3, [sp, #182]
  40bf2c:	bl	4024a0 <strncmp@plt>
  40bf30:	add	x2, x19, #0x5
  40bf34:	cmp	w0, #0x0
  40bf38:	csel	x19, x2, x19, eq  // eq = none
  40bf3c:	mov	w1, #0x3a                  	// #58
  40bf40:	mov	x0, x19
  40bf44:	bl	402700 <strchr@plt>
  40bf48:	cbz	x0, 40bf98 <ferror@plt+0x9638>
  40bf4c:	ldrb	w1, [x0, #1]
  40bf50:	strb	wzr, [x0]
  40bf54:	cbz	w1, 40bf98 <ferror@plt+0x9638>
  40bf58:	add	x21, x0, #0x1
  40bf5c:	cmp	w1, #0x2a
  40bf60:	b.eq	40c154 <ferror@plt+0x97f4>  // b.none
  40bf64:	mov	x1, x21
  40bf68:	add	x0, sp, #0x1b8
  40bf6c:	mov	w2, #0x0                   	// #0
  40bf70:	bl	40daa8 <ferror@plt+0xb148>
  40bf74:	cbz	w0, 40bf98 <ferror@plt+0x9638>
  40bf78:	ldr	w0, [x20, #2256]
  40bf7c:	cbz	w0, 40c3e8 <ferror@plt+0x9a88>
  40bf80:	mov	x0, x21
  40bf84:	bl	412338 <ferror@plt+0xf9d8>
  40bf88:	str	w0, [sp, #440]
  40bf8c:	cmp	w0, #0x0
  40bf90:	b.le	40c230 <ferror@plt+0x98d0>
  40bf94:	nop
  40bf98:	ldrb	w0, [x19]
  40bf9c:	cbz	w0, 40c088 <ferror@plt+0x9728>
  40bfa0:	cmp	w0, #0x2a
  40bfa4:	b.eq	40c080 <ferror@plt+0x9720>  // b.none
  40bfa8:	mov	w2, #0x20                  	// #32
  40bfac:	mov	x1, x19
  40bfb0:	add	x0, sp, #0x78
  40bfb4:	strh	w2, [sp, #180]
  40bfb8:	bl	412568 <ferror@plt+0xfc08>
  40bfbc:	cbnz	w0, 40c230 <ferror@plt+0x98d0>
  40bfc0:	ldrh	w0, [sp, #120]
  40bfc4:	mov	x4, #0x20000               	// #131072
  40bfc8:	mov	w1, #0x80                  	// #128
  40bfcc:	mov	w21, #0x11                  	// #17
  40bfd0:	rev16	w0, w0
  40bfd4:	and	w0, w0, #0xffff
  40bfd8:	str	w0, [sp, #184]
  40bfdc:	b	40c028 <ferror@plt+0x96c8>
  40bfe0:	mov	w3, #0x1                   	// #1
  40bfe4:	mov	x2, #0x5                   	// #5
  40bfe8:	mov	x1, x22
  40bfec:	mov	x0, x19
  40bff0:	strh	w3, [sp, #182]
  40bff4:	bl	4024a0 <strncmp@plt>
  40bff8:	add	x1, x19, #0x5
  40bffc:	cmp	w0, #0x0
  40c000:	csel	x0, x1, x19, eq  // eq = none
  40c004:	mov	w21, #0x1                   	// #1
  40c008:	bl	402560 <strdup@plt>
  40c00c:	mov	x19, x0
  40c010:	bl	4022b0 <strlen@plt>
  40c014:	ubfiz	w0, w0, #3, #13
  40c018:	mov	x4, #0x2                   	// #2
  40c01c:	mov	w1, #0xb37                 	// #2871
  40c020:	strh	w0, [sp, #180]
  40c024:	str	x19, [sp, #184]
  40c028:	ldr	w3, [x20, #2180]
  40c02c:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  40c030:	str	x4, [x20, #2184]
  40c034:	cmp	w3, #0x0
  40c038:	str	wzr, [x0, #1320]
  40c03c:	orr	w0, w3, w1
  40c040:	str	w21, [x20, #2216]
  40c044:	csel	w0, w0, w3, eq  // eq = none
  40c048:	str	w0, [x20, #2180]
  40c04c:	mov	x0, #0x120                 	// #288
  40c050:	bl	402460 <malloc@plt>
  40c054:	mov	x19, x0
  40c058:	cbz	x0, 40c068 <ferror@plt+0x9708>
  40c05c:	add	x1, sp, #0xb0
  40c060:	mov	x2, #0x120                 	// #288
  40c064:	bl	402270 <memcpy@plt>
  40c068:	mov	x0, x19
  40c06c:	ldp	x19, x20, [sp, #16]
  40c070:	ldp	x21, x22, [sp, #32]
  40c074:	ldp	x23, x24, [sp, #48]
  40c078:	ldp	x29, x30, [sp], #464
  40c07c:	ret
  40c080:	ldrb	w0, [x19, #1]
  40c084:	cbnz	w0, 40bfa8 <ferror@plt+0x9648>
  40c088:	mov	x4, #0x20000               	// #131072
  40c08c:	mov	w1, #0x80                  	// #128
  40c090:	mov	w21, #0x11                  	// #17
  40c094:	b	40c028 <ferror@plt+0x96c8>
  40c098:	mov	w3, #0x10                  	// #16
  40c09c:	mov	x1, x22
  40c0a0:	mov	x0, x19
  40c0a4:	mov	x2, #0x8                   	// #8
  40c0a8:	strh	w3, [sp, #182]
  40c0ac:	bl	4024a0 <strncmp@plt>
  40c0b0:	add	x2, x19, #0x8
  40c0b4:	cmp	w0, #0x0
  40c0b8:	csel	x19, x2, x19, eq  // eq = none
  40c0bc:	mov	w1, #0x3a                  	// #58
  40c0c0:	mov	x0, x19
  40c0c4:	bl	402700 <strchr@plt>
  40c0c8:	cbz	x0, 40c110 <ferror@plt+0x97b0>
  40c0cc:	ldrb	w1, [x0, #1]
  40c0d0:	strb	wzr, [x0]
  40c0d4:	cbz	w1, 40c110 <ferror@plt+0x97b0>
  40c0d8:	add	x21, x0, #0x1
  40c0dc:	cmp	w1, #0x2a
  40c0e0:	b.eq	40c328 <ferror@plt+0x99c8>  // b.none
  40c0e4:	mov	x1, x21
  40c0e8:	add	x0, sp, #0x1b8
  40c0ec:	mov	w2, #0x0                   	// #0
  40c0f0:	bl	40daa8 <ferror@plt+0xb148>
  40c0f4:	cbz	w0, 40c110 <ferror@plt+0x97b0>
  40c0f8:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c0fc:	mov	x0, x21
  40c100:	add	x1, x1, #0x6a0
  40c104:	bl	402640 <strcmp@plt>
  40c108:	cbnz	w0, 40c230 <ferror@plt+0x98d0>
  40c10c:	str	wzr, [sp, #440]
  40c110:	ldrb	w0, [x19]
  40c114:	cbz	w0, 40c144 <ferror@plt+0x97e4>
  40c118:	cmp	w0, #0x2a
  40c11c:	b.ne	40c128 <ferror@plt+0x97c8>  // b.any
  40c120:	ldrb	w0, [x19, #1]
  40c124:	cbz	w0, 40c144 <ferror@plt+0x97e4>
  40c128:	mov	w2, #0x20                  	// #32
  40c12c:	mov	x1, x19
  40c130:	add	x0, sp, #0xb8
  40c134:	strh	w2, [sp, #180]
  40c138:	bl	411968 <ferror@plt+0xf008>
  40c13c:	cmn	w0, #0x1
  40c140:	b.eq	40c230 <ferror@plt+0x98d0>  // b.none
  40c144:	mov	x4, #0x10000               	// #65536
  40c148:	mov	w1, #0x80                  	// #128
  40c14c:	mov	w21, #0x10                  	// #16
  40c150:	b	40c028 <ferror@plt+0x96c8>
  40c154:	ldrb	w0, [x21, #1]
  40c158:	cbz	w0, 40bf98 <ferror@plt+0x9638>
  40c15c:	b	40bf64 <ferror@plt+0x9604>
  40c160:	mov	w4, #0xffffffff            	// #-1
  40c164:	mov	w3, #0x28                  	// #40
  40c168:	mov	x1, x22
  40c16c:	mov	x0, x19
  40c170:	mov	x2, #0x6                   	// #6
  40c174:	str	w4, [sp, #120]
  40c178:	strh	w3, [sp, #182]
  40c17c:	bl	4024a0 <strncmp@plt>
  40c180:	add	x1, x19, #0x6
  40c184:	cmp	w0, #0x0
  40c188:	csel	x19, x1, x19, eq  // eq = none
  40c18c:	cbnz	w23, 40c334 <ferror@plt+0x99d4>
  40c190:	mov	w1, #0x3a                  	// #58
  40c194:	mov	x0, x19
  40c198:	bl	402700 <strchr@plt>
  40c19c:	mov	x1, x0
  40c1a0:	cbz	x0, 40c1c4 <ferror@plt+0x9864>
  40c1a4:	strb	wzr, [x1], #1
  40c1a8:	ldrb	w0, [x1]
  40c1ac:	cmp	w0, #0x2a
  40c1b0:	b.eq	40c33c <ferror@plt+0x99dc>  // b.none
  40c1b4:	add	x0, sp, #0x1b8
  40c1b8:	mov	w2, #0x0                   	// #0
  40c1bc:	bl	40de68 <ferror@plt+0xb508>
  40c1c0:	cbnz	w0, 40c230 <ferror@plt+0x98d0>
  40c1c4:	ldrb	w0, [x19]
  40c1c8:	cbz	w0, 40c1dc <ferror@plt+0x987c>
  40c1cc:	cmp	w0, #0x2a
  40c1d0:	b.ne	40c214 <ferror@plt+0x98b4>  // b.any
  40c1d4:	ldrb	w0, [x19, #1]
  40c1d8:	cbnz	w0, 40c214 <ferror@plt+0x98b4>
  40c1dc:	ldr	w19, [sp, #120]
  40c1e0:	mov	x2, #0x108                 	// #264
  40c1e4:	mov	w1, #0x0                   	// #0
  40c1e8:	add	x0, sp, #0xb0
  40c1ec:	bl	4024e0 <memset@plt>
  40c1f0:	mov	w21, #0x28                  	// #40
  40c1f4:	mov	w2, #0x4                   	// #4
  40c1f8:	mov	w0, #0x28                  	// #40
  40c1fc:	mov	x4, #0x10000000000         	// #1099511627776
  40c200:	mov	w1, #0xb37                 	// #2871
  40c204:	strh	w2, [sp, #178]
  40c208:	strh	w0, [sp, #182]
  40c20c:	str	w19, [sp, #184]
  40c210:	b	40c028 <ferror@plt+0x96c8>
  40c214:	mov	w3, #0x20                  	// #32
  40c218:	mov	x1, x19
  40c21c:	add	x0, sp, #0x78
  40c220:	mov	w2, #0x0                   	// #0
  40c224:	strh	w3, [sp, #180]
  40c228:	bl	40de68 <ferror@plt+0xb508>
  40c22c:	cbz	w0, 40c1dc <ferror@plt+0x987c>
  40c230:	mov	x19, #0x0                   	// #0
  40c234:	b	40c068 <ferror@plt+0x9708>
  40c238:	mov	w2, w21
  40c23c:	mov	x1, x19
  40c240:	add	x0, sp, #0xb0
  40c244:	bl	40e650 <ferror@plt+0xbcf0>
  40c248:	cbz	w0, 40bef0 <ferror@plt+0x9590>
  40c24c:	ldr	w0, [x20, #2412]
  40c250:	strh	wzr, [sp, #180]
  40c254:	cbz	w0, 40c314 <ferror@plt+0x99b4>
  40c258:	cbz	w21, 40c480 <ferror@plt+0x9b20>
  40c25c:	mov	w1, w21
  40c260:	mov	x0, x19
  40c264:	bl	402610 <gethostbyname2@plt>
  40c268:	mov	x24, x0
  40c26c:	cbz	x0, 40c4c8 <ferror@plt+0x9b68>
  40c270:	ldr	w0, [x24, #16]
  40c274:	stp	x25, x26, [sp, #64]
  40c278:	cmp	w0, #0x2
  40c27c:	b.eq	40c724 <ferror@plt+0x9dc4>  // b.none
  40c280:	cmp	w0, #0xa
  40c284:	b.ne	40c704 <ferror@plt+0x9da4>  // b.any
  40c288:	mov	w26, #0x10                  	// #16
  40c28c:	stp	x27, x28, [sp, #80]
  40c290:	ldr	x25, [x24, #24]
  40c294:	ldr	x27, [x25]
  40c298:	cbz	x27, 40c700 <ferror@plt+0x9da0>
  40c29c:	lsl	w0, w26, #3
  40c2a0:	and	w28, w26, #0xffff
  40c2a4:	mov	w23, #0x0                   	// #0
  40c2a8:	sxtw	x26, w26
  40c2ac:	str	w0, [sp, #108]
  40c2b0:	b	40c304 <ferror@plt+0x99a4>
  40c2b4:	mov	x0, #0x120                 	// #288
  40c2b8:	bl	402460 <malloc@plt>
  40c2bc:	mov	x22, x0
  40c2c0:	cbz	x0, 40c804 <ferror@plt+0x9ea4>
  40c2c4:	add	x1, sp, #0xb0
  40c2c8:	mov	x2, #0x120                 	// #288
  40c2cc:	bl	402270 <memcpy@plt>
  40c2d0:	str	x22, [sp, #456]
  40c2d4:	mov	x1, x27
  40c2d8:	mov	x2, x26
  40c2dc:	add	x0, x22, #0x8
  40c2e0:	bl	402270 <memcpy@plt>
  40c2e4:	ldr	x27, [x25, #8]!
  40c2e8:	strh	w28, [x22, #2]
  40c2ec:	ldr	w0, [x24, #16]
  40c2f0:	add	w23, w23, #0x1
  40c2f4:	ldrh	w1, [sp, #108]
  40c2f8:	strh	w1, [x22, #4]
  40c2fc:	strh	w0, [x22, #6]
  40c300:	cbz	x27, 40c580 <ferror@plt+0x9c20>
  40c304:	ldrsh	w0, [sp, #180]
  40c308:	cbnz	w0, 40c2b4 <ferror@plt+0x9954>
  40c30c:	add	x22, sp, #0xb0
  40c310:	b	40c2d4 <ferror@plt+0x9974>
  40c314:	mov	w0, #0x1                   	// #1
  40c318:	bl	402330 <sethostent@plt>
  40c31c:	mov	w0, #0x1                   	// #1
  40c320:	str	w0, [x20, #2412]
  40c324:	b	40c258 <ferror@plt+0x98f8>
  40c328:	ldrb	w0, [x21, #1]
  40c32c:	cbz	w0, 40c110 <ferror@plt+0x97b0>
  40c330:	b	40c0e4 <ferror@plt+0x9784>
  40c334:	mov	x1, x19
  40c338:	b	40c1a8 <ferror@plt+0x9848>
  40c33c:	ldrb	w0, [x1, #1]
  40c340:	cbz	w0, 40c1c4 <ferror@plt+0x9864>
  40c344:	b	40c1b4 <ferror@plt+0x9854>
  40c348:	ldrb	w1, [x19]
  40c34c:	cbz	w1, 40bef0 <ferror@plt+0x9590>
  40c350:	mov	x24, x19
  40c354:	cmp	w1, #0x3a
  40c358:	b.ne	40c36c <ferror@plt+0x9a0c>  // b.any
  40c35c:	mov	x0, x19
  40c360:	strb	wzr, [x0], #1
  40c364:	ldrb	w1, [x19, #1]
  40c368:	mov	x19, x0
  40c36c:	cmp	w1, #0x2a
  40c370:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40c374:	b.ne	40c384 <ferror@plt+0x9a24>  // b.any
  40c378:	cbnz	w23, 40bef0 <ferror@plt+0x9590>
  40c37c:	mov	x19, x24
  40c380:	b	40bee0 <ferror@plt+0x9580>
  40c384:	mov	x1, x19
  40c388:	add	x0, sp, #0x1b8
  40c38c:	mov	w2, #0x0                   	// #0
  40c390:	bl	40daa8 <ferror@plt+0xb148>
  40c394:	cbz	w0, 40c378 <ferror@plt+0x9a18>
  40c398:	ldr	w0, [x20, #2176]
  40c39c:	tbnz	w0, #2, 40c4e8 <ferror@plt+0x9b88>
  40c3a0:	tbnz	w0, #0, 40c5b0 <ferror@plt+0x9c50>
  40c3a4:	ldr	x22, [x20, #2064]
  40c3a8:	cbnz	x22, 40c3dc <ferror@plt+0x9a7c>
  40c3ac:	ldr	w0, [sp, #440]
  40c3b0:	cmp	w0, #0x0
  40c3b4:	b.gt	40c378 <ferror@plt+0x9a18>
  40c3b8:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40c3bc:	mov	x2, x19
  40c3c0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c3c4:	mov	x19, #0x0                   	// #0
  40c3c8:	ldr	x0, [x0, #3520]
  40c3cc:	add	x1, x1, #0xf90
  40c3d0:	bl	402920 <fprintf@plt>
  40c3d4:	b	40c068 <ferror@plt+0x9708>
  40c3d8:	ldp	x25, x26, [sp, #64]
  40c3dc:	ldr	x22, [x22]
  40c3e0:	cbnz	x22, 40c3dc <ferror@plt+0x9a7c>
  40c3e4:	b	40c3ac <ferror@plt+0x9a4c>
  40c3e8:	add	x0, sp, #0x78
  40c3ec:	mov	w1, #0x0                   	// #0
  40c3f0:	bl	415020 <ferror@plt+0x126c0>
  40c3f4:	tbnz	w0, #31, 40c738 <ferror@plt+0x9dd8>
  40c3f8:	add	x0, sp, #0x78
  40c3fc:	bl	412440 <ferror@plt+0xfae0>
  40c400:	add	x0, sp, #0x78
  40c404:	bl	414e28 <ferror@plt+0x124c8>
  40c408:	mov	w0, #0x1                   	// #1
  40c40c:	str	w0, [x20, #2256]
  40c410:	b	40bf80 <ferror@plt+0x9620>
  40c414:	add	x19, x19, #0x1
  40c418:	mov	w1, #0x5d                  	// #93
  40c41c:	mov	x0, x19
  40c420:	bl	402700 <strchr@plt>
  40c424:	cbz	x0, 40c230 <ferror@plt+0x98d0>
  40c428:	strb	wzr, [x0], #1
  40c42c:	cbnz	w23, 40c348 <ferror@plt+0x99e8>
  40c430:	ldrb	w1, [x0]
  40c434:	cbz	w1, 40bee0 <ferror@plt+0x9580>
  40c438:	mov	x24, x19
  40c43c:	mov	x19, x0
  40c440:	b	40c354 <ferror@plt+0x99f4>
  40c444:	cbnz	w0, 40bea8 <ferror@plt+0x9548>
  40c448:	b	40bea0 <ferror@plt+0x9540>
  40c44c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c450:	mov	x0, x19
  40c454:	add	x1, x1, #0xf68
  40c458:	mov	x2, #0x6                   	// #6
  40c45c:	bl	4024a0 <strncmp@plt>
  40c460:	cbnz	w0, 40bea8 <ferror@plt+0x9548>
  40c464:	add	x19, x19, #0x6
  40c468:	mov	w21, #0xa                   	// #10
  40c46c:	b	40bea8 <ferror@plt+0x9548>
  40c470:	add	x0, x19, #0x1
  40c474:	cbz	w23, 40c430 <ferror@plt+0x9ad0>
  40c478:	mov	x24, x19
  40c47c:	b	40c36c <ferror@plt+0x9a0c>
  40c480:	mov	x0, x19
  40c484:	mov	w1, #0x2                   	// #2
  40c488:	bl	402610 <gethostbyname2@plt>
  40c48c:	mov	x24, x0
  40c490:	cbnz	x0, 40c270 <ferror@plt+0x9910>
  40c494:	mov	x0, x19
  40c498:	mov	w1, #0xa                   	// #10
  40c49c:	bl	402610 <gethostbyname2@plt>
  40c4a0:	mov	x20, x0
  40c4a4:	cbz	x0, 40c4c8 <ferror@plt+0x9b68>
  40c4a8:	ldr	w0, [x20, #16]
  40c4ac:	cmp	w0, #0x2
  40c4b0:	b.eq	40c7f4 <ferror@plt+0x9e94>  // b.none
  40c4b4:	cmp	w0, #0xa
  40c4b8:	b.eq	40c748 <ferror@plt+0x9de8>  // b.none
  40c4bc:	mov	w23, #0x0                   	// #0
  40c4c0:	add	w23, w21, w23
  40c4c4:	cbnz	w23, 40c04c <ferror@plt+0x96ec>
  40c4c8:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40c4cc:	mov	x2, x19
  40c4d0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c4d4:	mov	x19, #0x0                   	// #0
  40c4d8:	ldr	x0, [x0, #3520]
  40c4dc:	add	x1, x1, #0xfb8
  40c4e0:	bl	402920 <fprintf@plt>
  40c4e4:	b	40c068 <ferror@plt+0x9708>
  40c4e8:	mov	x0, x19
  40c4ec:	stp	x25, x26, [sp, #64]
  40c4f0:	adrp	x26, 417000 <ferror@plt+0x146a0>
  40c4f4:	add	x1, x26, #0xd28
  40c4f8:	bl	402910 <getservbyname@plt>
  40c4fc:	ldr	w1, [x20, #2176]
  40c500:	mov	x22, x0
  40c504:	tbnz	w1, #0, 40c524 <ferror@plt+0x9bc4>
  40c508:	cbz	x0, 40c694 <ferror@plt+0x9d34>
  40c50c:	ldr	w0, [x22, #16]
  40c510:	ldp	x25, x26, [sp, #64]
  40c514:	rev16	w0, w0
  40c518:	and	w0, w0, #0xffff
  40c51c:	str	w0, [sp, #440]
  40c520:	b	40c378 <ferror@plt+0x9a18>
  40c524:	adrp	x25, 417000 <ferror@plt+0x146a0>
  40c528:	add	x25, x25, #0xd20
  40c52c:	mov	x1, x25
  40c530:	mov	x0, x19
  40c534:	bl	402910 <getservbyname@plt>
  40c538:	cmp	x0, #0x0
  40c53c:	cset	w1, ne  // ne = any
  40c540:	cmp	x22, #0x0
  40c544:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40c548:	b.eq	40c818 <ferror@plt+0x9eb8>  // b.none
  40c54c:	ldr	w0, [x0, #16]
  40c550:	ldr	w1, [x22, #16]
  40c554:	cmp	w1, w0
  40c558:	b.eq	40c50c <ferror@plt+0x9bac>  // b.none
  40c55c:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40c560:	mov	x2, x19
  40c564:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c568:	mov	x19, #0x0                   	// #0
  40c56c:	ldr	x0, [x0, #3520]
  40c570:	add	x1, x1, #0xf70
  40c574:	bl	402920 <fprintf@plt>
  40c578:	ldp	x25, x26, [sp, #64]
  40c57c:	b	40c068 <ferror@plt+0x9708>
  40c580:	cbz	w21, 40c848 <ferror@plt+0x9ee8>
  40c584:	sxtw	x0, w21
  40c588:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40c58c:	add	x1, x1, #0x750
  40c590:	mov	x2, #0x28                  	// #40
  40c594:	mov	x4, #0x1                   	// #1
  40c598:	lsl	x4, x4, x21
  40c59c:	madd	x0, x0, x2, x1
  40c5a0:	ldp	x25, x26, [sp, #64]
  40c5a4:	ldp	x27, x28, [sp, #80]
  40c5a8:	ldr	w1, [x0, #900]
  40c5ac:	b	40c028 <ferror@plt+0x96c8>
  40c5b0:	stp	x25, x26, [sp, #64]
  40c5b4:	adrp	x25, 417000 <ferror@plt+0x146a0>
  40c5b8:	add	x25, x25, #0xd20
  40c5bc:	mov	x1, x25
  40c5c0:	mov	x0, x19
  40c5c4:	bl	402910 <getservbyname@plt>
  40c5c8:	cmp	x0, #0x0
  40c5cc:	mov	x22, x0
  40c5d0:	cset	w1, ne  // ne = any
  40c5d4:	cbnz	w1, 40c50c <ferror@plt+0x9bac>
  40c5d8:	ldr	x22, [x20, #2064]
  40c5dc:	cbz	x22, 40c6a0 <ferror@plt+0x9d40>
  40c5e0:	ldr	w1, [x20, #2176]
  40c5e4:	and	w0, w1, #0x4
  40c5e8:	tbz	w1, #0, 40c6a8 <ferror@plt+0x9d48>
  40c5ec:	cbz	w0, 40c684 <ferror@plt+0x9d24>
  40c5f0:	adrp	x26, 417000 <ferror@plt+0x146a0>
  40c5f4:	add	x26, x26, #0xd28
  40c5f8:	b	40c60c <ferror@plt+0x9cac>
  40c5fc:	cmp	x0, x25
  40c600:	b.eq	40c618 <ferror@plt+0x9cb8>  // b.none
  40c604:	ldr	x22, [x22]
  40c608:	cbz	x22, 40c6a0 <ferror@plt+0x9d40>
  40c60c:	ldr	x0, [x22, #24]
  40c610:	cmp	x0, x26
  40c614:	b.ne	40c5fc <ferror@plt+0x9c9c>  // b.any
  40c618:	ldr	x0, [x22, #16]
  40c61c:	cbz	x0, 40c604 <ferror@plt+0x9ca4>
  40c620:	mov	x1, x19
  40c624:	bl	402640 <strcmp@plt>
  40c628:	cbnz	w0, 40c604 <ferror@plt+0x9ca4>
  40c62c:	ldr	w1, [sp, #440]
  40c630:	ldr	w0, [x22, #8]
  40c634:	cmp	w1, #0x0
  40c638:	b.le	40c644 <ferror@plt+0x9ce4>
  40c63c:	cmp	w0, w1
  40c640:	b.ne	40c55c <ferror@plt+0x9bfc>  // b.any
  40c644:	str	w0, [sp, #440]
  40c648:	b	40c604 <ferror@plt+0x9ca4>
  40c64c:	ldr	x0, [x22, #16]
  40c650:	cbz	x0, 40c67c <ferror@plt+0x9d1c>
  40c654:	mov	x1, x19
  40c658:	bl	402640 <strcmp@plt>
  40c65c:	cbnz	w0, 40c67c <ferror@plt+0x9d1c>
  40c660:	ldr	w0, [sp, #440]
  40c664:	ldr	w1, [x22, #8]
  40c668:	cmp	w0, #0x0
  40c66c:	b.le	40c678 <ferror@plt+0x9d18>
  40c670:	cmp	w1, w0
  40c674:	b.ne	40c55c <ferror@plt+0x9bfc>  // b.any
  40c678:	str	w1, [sp, #440]
  40c67c:	ldr	x22, [x22]
  40c680:	cbz	x22, 40c6a0 <ferror@plt+0x9d40>
  40c684:	ldr	x0, [x22, #24]
  40c688:	cmp	x0, x25
  40c68c:	b.ne	40c67c <ferror@plt+0x9d1c>  // b.any
  40c690:	b	40c64c <ferror@plt+0x9cec>
  40c694:	ldr	x22, [x20, #2064]
  40c698:	and	w0, w1, #0x4
  40c69c:	cbnz	x22, 40c6a8 <ferror@plt+0x9d48>
  40c6a0:	ldp	x25, x26, [sp, #64]
  40c6a4:	b	40c3ac <ferror@plt+0x9a4c>
  40c6a8:	cbz	w0, 40c3d8 <ferror@plt+0x9a78>
  40c6ac:	adrp	x26, 417000 <ferror@plt+0x146a0>
  40c6b0:	add	x26, x26, #0xd28
  40c6b4:	b	40c6c0 <ferror@plt+0x9d60>
  40c6b8:	ldr	x22, [x22]
  40c6bc:	cbz	x22, 40c6a0 <ferror@plt+0x9d40>
  40c6c0:	ldr	x0, [x22, #24]
  40c6c4:	cmp	x0, x26
  40c6c8:	b.ne	40c6b8 <ferror@plt+0x9d58>  // b.any
  40c6cc:	ldr	x0, [x22, #16]
  40c6d0:	cbz	x0, 40c6b8 <ferror@plt+0x9d58>
  40c6d4:	mov	x1, x19
  40c6d8:	bl	402640 <strcmp@plt>
  40c6dc:	cbnz	w0, 40c6b8 <ferror@plt+0x9d58>
  40c6e0:	ldr	w0, [sp, #440]
  40c6e4:	ldr	w1, [x22, #8]
  40c6e8:	cmp	w0, #0x0
  40c6ec:	b.le	40c6f8 <ferror@plt+0x9d98>
  40c6f0:	cmp	w1, w0
  40c6f4:	b.ne	40c55c <ferror@plt+0x9bfc>  // b.any
  40c6f8:	str	w1, [sp, #440]
  40c6fc:	b	40c6b8 <ferror@plt+0x9d58>
  40c700:	ldp	x27, x28, [sp, #80]
  40c704:	cbnz	w21, 40c730 <ferror@plt+0x9dd0>
  40c708:	mov	x0, x19
  40c70c:	mov	w1, #0xa                   	// #10
  40c710:	bl	402610 <gethostbyname2@plt>
  40c714:	mov	x20, x0
  40c718:	cbz	x0, 40c730 <ferror@plt+0x9dd0>
  40c71c:	ldp	x25, x26, [sp, #64]
  40c720:	b	40c4a8 <ferror@plt+0x9b48>
  40c724:	mov	w26, #0x4                   	// #4
  40c728:	stp	x27, x28, [sp, #80]
  40c72c:	b	40c290 <ferror@plt+0x9930>
  40c730:	ldp	x25, x26, [sp, #64]
  40c734:	b	40c4c8 <ferror@plt+0x9b68>
  40c738:	mov	w0, #0x1                   	// #1
  40c73c:	stp	x25, x26, [sp, #64]
  40c740:	stp	x27, x28, [sp, #80]
  40c744:	bl	4022c0 <exit@plt>
  40c748:	mov	w0, #0x10                  	// #16
  40c74c:	stp	x25, x26, [sp, #64]
  40c750:	stp	x27, x28, [sp, #80]
  40c754:	ldr	x25, [x20, #24]
  40c758:	ldr	x28, [x25]
  40c75c:	cbz	x28, 40c7e0 <ferror@plt+0x9e80>
  40c760:	and	w27, w0, #0xffff
  40c764:	lsl	w26, w0, #3
  40c768:	sxtw	x24, w0
  40c76c:	mov	w23, #0x0                   	// #0
  40c770:	b	40c7c0 <ferror@plt+0x9e60>
  40c774:	mov	x0, #0x120                 	// #288
  40c778:	bl	402460 <malloc@plt>
  40c77c:	mov	x22, x0
  40c780:	cbz	x0, 40c7d0 <ferror@plt+0x9e70>
  40c784:	add	x1, sp, #0xb0
  40c788:	mov	x2, #0x120                 	// #288
  40c78c:	bl	402270 <memcpy@plt>
  40c790:	str	x22, [sp, #456]
  40c794:	mov	x1, x28
  40c798:	mov	x2, x24
  40c79c:	add	x0, x22, #0x8
  40c7a0:	bl	402270 <memcpy@plt>
  40c7a4:	ldr	x28, [x25, #8]!
  40c7a8:	strh	w27, [x22, #2]
  40c7ac:	ldr	w0, [x20, #16]
  40c7b0:	add	w23, w23, #0x1
  40c7b4:	strh	w26, [x22, #4]
  40c7b8:	strh	w0, [x22, #6]
  40c7bc:	cbz	x28, 40c7d0 <ferror@plt+0x9e70>
  40c7c0:	ldrsh	w0, [sp, #180]
  40c7c4:	cbnz	w0, 40c774 <ferror@plt+0x9e14>
  40c7c8:	add	x22, sp, #0xb0
  40c7cc:	b	40c794 <ferror@plt+0x9e34>
  40c7d0:	add	w23, w21, w23
  40c7d4:	ldp	x25, x26, [sp, #64]
  40c7d8:	ldp	x27, x28, [sp, #80]
  40c7dc:	b	40c4c4 <ferror@plt+0x9b64>
  40c7e0:	mov	w23, #0x0                   	// #0
  40c7e4:	add	w23, w21, w23
  40c7e8:	ldp	x25, x26, [sp, #64]
  40c7ec:	ldp	x27, x28, [sp, #80]
  40c7f0:	b	40c4c4 <ferror@plt+0x9b64>
  40c7f4:	mov	w0, #0x4                   	// #4
  40c7f8:	stp	x25, x26, [sp, #64]
  40c7fc:	stp	x27, x28, [sp, #80]
  40c800:	b	40c754 <ferror@plt+0x9df4>
  40c804:	cbz	w21, 40c824 <ferror@plt+0x9ec4>
  40c808:	cbnz	w23, 40c584 <ferror@plt+0x9c24>
  40c80c:	ldp	x25, x26, [sp, #64]
  40c810:	ldp	x27, x28, [sp, #80]
  40c814:	b	40c4c8 <ferror@plt+0x9b68>
  40c818:	cbnz	x22, 40c50c <ferror@plt+0x9bac>
  40c81c:	mov	x22, x0
  40c820:	b	40c5d4 <ferror@plt+0x9c74>
  40c824:	mov	x0, x19
  40c828:	mov	w1, #0xa                   	// #10
  40c82c:	bl	402610 <gethostbyname2@plt>
  40c830:	mov	x20, x0
  40c834:	cbnz	x0, 40c868 <ferror@plt+0x9f08>
  40c838:	ldp	x25, x26, [sp, #64]
  40c83c:	ldp	x27, x28, [sp, #80]
  40c840:	cbnz	w23, 40c04c <ferror@plt+0x96ec>
  40c844:	b	40c4c8 <ferror@plt+0x9b68>
  40c848:	mov	x0, x19
  40c84c:	mov	w1, #0xa                   	// #10
  40c850:	bl	402610 <gethostbyname2@plt>
  40c854:	mov	x20, x0
  40c858:	cbnz	x0, 40c868 <ferror@plt+0x9f08>
  40c85c:	ldp	x25, x26, [sp, #64]
  40c860:	ldp	x27, x28, [sp, #80]
  40c864:	b	40c04c <ferror@plt+0x96ec>
  40c868:	mov	w21, w23
  40c86c:	ldp	x25, x26, [sp, #64]
  40c870:	ldp	x27, x28, [sp, #80]
  40c874:	b	40c4a8 <ferror@plt+0x9b48>
  40c878:	stp	x29, x30, [sp, #-320]!
  40c87c:	mov	w1, #0x2f                  	// #47
  40c880:	mov	x29, sp
  40c884:	stp	x19, x20, [sp, #16]
  40c888:	mov	x19, x0
  40c88c:	add	x20, sp, #0x20
  40c890:	bl	402700 <strchr@plt>
  40c894:	cbz	x0, 40c8e4 <ferror@plt+0x9f84>
  40c898:	mov	x0, x19
  40c89c:	add	x3, x20, #0x114
  40c8a0:	add	x2, x20, #0x110
  40c8a4:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c8a8:	add	x1, x1, #0xff0
  40c8ac:	bl	402840 <__isoc99_sscanf@plt>
  40c8b0:	cmp	w0, #0x2
  40c8b4:	b.ne	40c908 <ferror@plt+0x9fa8>  // b.any
  40c8b8:	mov	x0, #0x120                 	// #288
  40c8bc:	bl	402460 <malloc@plt>
  40c8c0:	mov	x19, x0
  40c8c4:	cbz	x0, 40c8d4 <ferror@plt+0x9f74>
  40c8c8:	mov	x1, x20
  40c8cc:	mov	x2, #0x120                 	// #288
  40c8d0:	bl	402270 <memcpy@plt>
  40c8d4:	mov	x0, x19
  40c8d8:	ldp	x19, x20, [sp, #16]
  40c8dc:	ldp	x29, x30, [sp], #320
  40c8e0:	ret
  40c8e4:	mov	w3, #0xffffffff            	// #-1
  40c8e8:	mov	x0, x19
  40c8ec:	add	x2, x20, #0x110
  40c8f0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40c8f4:	add	x1, x1, #0xff8
  40c8f8:	str	w3, [sp, #308]
  40c8fc:	bl	402840 <__isoc99_sscanf@plt>
  40c900:	cmp	w0, #0x1
  40c904:	b.eq	40c8b8 <ferror@plt+0x9f58>  // b.none
  40c908:	mov	x19, #0x0                   	// #0
  40c90c:	mov	x0, x19
  40c910:	ldp	x19, x20, [sp, #16]
  40c914:	ldp	x29, x30, [sp], #320
  40c918:	ret
  40c91c:	nop
  40c920:	sub	sp, sp, #0x790
  40c924:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40c928:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40c92c:	stp	x29, x30, [sp]
  40c930:	mov	x29, sp
  40c934:	stp	x19, x20, [sp, #16]
  40c938:	add	x20, sp, #0x88
  40c93c:	stp	x21, x22, [sp, #32]
  40c940:	adrp	x22, 41a000 <ferror@plt+0x176a0>
  40c944:	add	x22, x22, #0x990
  40c948:	stp	x23, x24, [sp, #48]
  40c94c:	mov	x23, x20
  40c950:	add	x21, sp, #0x150
  40c954:	str	wzr, [x0, #1688]
  40c958:	mov	w24, #0x0                   	// #0
  40c95c:	mov	w0, #0xfffffffe            	// #-2
  40c960:	str	w0, [x1, #1692]
  40c964:	stp	x25, x26, [sp, #64]
  40c968:	mov	x25, #0xc8                  	// #200
  40c96c:	mov	w26, #0x30                  	// #48
  40c970:	stp	x27, x28, [sp, #80]
  40c974:	str	x21, [sp, #104]
  40c978:	str	wzr, [sp, #116]
  40c97c:	strb	wzr, [sp, #136]
  40c980:	ldrsb	w19, [x22, w24, sxtw]
  40c984:	sxtw	x0, w24
  40c988:	str	x0, [sp, #96]
  40c98c:	cmn	w19, #0x12
  40c990:	mov	w27, w19
  40c994:	b.eq	40ca20 <ferror@plt+0xa0c0>  // b.none
  40c998:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40c99c:	ldr	w0, [x0, #1692]
  40c9a0:	cmn	w0, #0x2
  40c9a4:	b.eq	40cc88 <ferror@plt+0xa328>  // b.none
  40c9a8:	cmp	w0, #0x0
  40c9ac:	b.le	40cc40 <ferror@plt+0xa2e0>
  40c9b0:	cmp	w0, #0x10e
  40c9b4:	b.le	40cd60 <ferror@plt+0xa400>
  40c9b8:	add	w27, w19, #0x2
  40c9bc:	mov	w0, #0x2                   	// #2
  40c9c0:	cmp	w27, #0x54
  40c9c4:	b.hi	40ca20 <ferror@plt+0xa0c0>  // b.pmore
  40c9c8:	add	x1, x22, #0x150
  40c9cc:	ldrsb	w1, [x1, w27, sxtw]
  40c9d0:	cmp	w1, w0
  40c9d4:	b.ne	40ca20 <ferror@plt+0xa0c0>  // b.any
  40c9d8:	add	x0, x22, #0x1b0
  40c9dc:	ldrsb	w24, [x0, w27, sxtw]
  40c9e0:	cmp	w24, #0x0
  40c9e4:	mov	w1, w24
  40c9e8:	b.le	40cac4 <ferror@plt+0xa164>
  40c9ec:	ldr	w3, [sp, #116]
  40c9f0:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40c9f4:	add	x21, x21, #0x8
  40c9f8:	cmp	w3, #0x0
  40c9fc:	cset	w2, ne  // ne = any
  40ca00:	sub	w2, w3, w2
  40ca04:	adrp	x3, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40ca08:	ldr	x0, [x0, #1696]
  40ca0c:	str	w2, [sp, #116]
  40ca10:	mov	w2, #0xfffffffe            	// #-2
  40ca14:	str	w2, [x3, #1692]
  40ca18:	str	x0, [x21]
  40ca1c:	b	40cb40 <ferror@plt+0xa1e0>
  40ca20:	ldr	x1, [sp, #96]
  40ca24:	add	x0, x22, #0x210
  40ca28:	ldrsb	w24, [x0, x1]
  40ca2c:	cbnz	w24, 40cac8 <ferror@plt+0xa168>
  40ca30:	ldr	w0, [sp, #116]
  40ca34:	cbz	w0, 40cd70 <ferror@plt+0xa410>
  40ca38:	ldr	w0, [sp, #116]
  40ca3c:	cmp	w0, #0x3
  40ca40:	b.ne	40ca58 <ferror@plt+0xa0f8>  // b.any
  40ca44:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40ca48:	ldr	w0, [x0, #1692]
  40ca4c:	cmp	w0, #0x0
  40ca50:	b.gt	40cc68 <ferror@plt+0xa308>
  40ca54:	b.eq	40cc04 <ferror@plt+0xa2a4>  // b.none
  40ca58:	add	x2, x22, #0x150
  40ca5c:	add	x3, x22, #0x1b0
  40ca60:	b	40ca78 <ferror@plt+0xa118>
  40ca64:	cmp	x20, x23
  40ca68:	b.eq	40cc04 <ferror@plt+0xa2a4>  // b.none
  40ca6c:	ldrsb	w0, [x20, #-1]!
  40ca70:	sub	x21, x21, #0x8
  40ca74:	ldrsb	w19, [x22, w0, sxtw]
  40ca78:	cmn	w19, #0x12
  40ca7c:	b.eq	40ca64 <ferror@plt+0xa104>  // b.none
  40ca80:	add	w19, w19, #0x1
  40ca84:	cmp	w19, #0x54
  40ca88:	b.hi	40ca64 <ferror@plt+0xa104>  // b.pmore
  40ca8c:	ldrsb	w0, [x2, w19, sxtw]
  40ca90:	cmp	w0, #0x1
  40ca94:	b.ne	40ca64 <ferror@plt+0xa104>  // b.any
  40ca98:	ldrsb	w1, [x3, w19, sxtw]
  40ca9c:	cmp	w1, #0x0
  40caa0:	mov	w24, w1
  40caa4:	b.le	40ca64 <ferror@plt+0xa104>
  40caa8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40caac:	mov	w2, #0x3                   	// #3
  40cab0:	str	w2, [sp, #116]
  40cab4:	add	x21, x21, #0x8
  40cab8:	ldr	x0, [x0, #1696]
  40cabc:	str	x0, [x21]
  40cac0:	b	40cb40 <ferror@plt+0xa1e0>
  40cac4:	neg	w24, w24
  40cac8:	add	x0, x22, #0x250
  40cacc:	sub	w1, w24, #0x2
  40cad0:	cmp	w1, #0x1d
  40cad4:	sxtw	x27, w24
  40cad8:	ldrsb	w19, [x0, w24, sxtw]
  40cadc:	b.ls	40cc50 <ferror@plt+0xa2f0>  // b.plast
  40cae0:	mov	w0, #0x1                   	// #1
  40cae4:	sub	w0, w0, w19
  40cae8:	ldr	x0, [x21, w0, sxtw #3]
  40caec:	nop
  40caf0:	add	x1, x22, #0x270
  40caf4:	sub	x3, x21, w19, sxtw #3
  40caf8:	sub	x20, x20, w19, sxtb
  40cafc:	add	x2, x22, #0x290
  40cb00:	add	x21, x3, #0x8
  40cb04:	ldrsb	w1, [x1, x27]
  40cb08:	str	x0, [x3, #8]
  40cb0c:	sub	w0, w1, #0x18
  40cb10:	ldrsb	w3, [x20]
  40cb14:	ldrsb	w1, [x2, w0, sxtw]
  40cb18:	add	w1, w1, w3
  40cb1c:	cmp	w1, #0x54
  40cb20:	b.hi	40cb34 <ferror@plt+0xa1d4>  // b.pmore
  40cb24:	add	x2, x22, #0x150
  40cb28:	ldrsb	w2, [x2, w1, sxtw]
  40cb2c:	cmp	w2, w3
  40cb30:	b.eq	40cc78 <ferror@plt+0xa318>  // b.none
  40cb34:	add	x1, x22, #0x298
  40cb38:	ldrsb	w1, [x1, w0, sxtw]
  40cb3c:	mov	w24, w1
  40cb40:	sub	x0, x25, #0x1
  40cb44:	strb	w1, [x20, #1]
  40cb48:	add	x0, x23, x0
  40cb4c:	add	x20, x20, #0x1
  40cb50:	cmp	x20, x0
  40cb54:	b.cc	40cbf4 <ferror@plt+0xa294>  // b.lo, b.ul, b.last
  40cb58:	sub	x20, x20, x23
  40cb5c:	mov	x0, #0x270f                	// #9999
  40cb60:	add	x19, x20, #0x1
  40cb64:	cmp	x25, x0
  40cb68:	b.gt	40d148 <ferror@plt+0xa7e8>
  40cb6c:	lsl	x25, x25, #1
  40cb70:	mov	x0, #0x2710                	// #10000
  40cb74:	cmp	x25, x0
  40cb78:	csel	x25, x25, x0, le
  40cb7c:	add	x0, x25, x25, lsl #3
  40cb80:	add	x0, x0, #0x7
  40cb84:	bl	402460 <malloc@plt>
  40cb88:	mov	x27, x0
  40cb8c:	cbz	x0, 40d148 <ferror@plt+0xa7e8>
  40cb90:	mov	x2, x19
  40cb94:	mov	x1, x23
  40cb98:	bl	402270 <memcpy@plt>
  40cb9c:	lsl	x19, x19, #3
  40cba0:	add	x3, x25, #0x7
  40cba4:	mov	x2, x19
  40cba8:	ldr	x1, [sp, #104]
  40cbac:	and	x3, x3, #0xfffffffffffffff8
  40cbb0:	add	x28, x27, x3
  40cbb4:	mov	x0, x28
  40cbb8:	bl	402270 <memcpy@plt>
  40cbbc:	add	x0, sp, #0x88
  40cbc0:	cmp	x23, x0
  40cbc4:	b.eq	40cbd0 <ferror@plt+0xa270>  // b.none
  40cbc8:	mov	x0, x23
  40cbcc:	bl	4026b0 <free@plt>
  40cbd0:	sub	x0, x25, #0x1
  40cbd4:	add	x20, x27, x20
  40cbd8:	sub	x19, x19, #0x8
  40cbdc:	add	x0, x27, x0
  40cbe0:	add	x21, x28, x19
  40cbe4:	cmp	x20, x0
  40cbe8:	b.cs	40d16c <ferror@plt+0xa80c>  // b.hs, b.nlast
  40cbec:	mov	x23, x27
  40cbf0:	str	x28, [sp, #104]
  40cbf4:	cmp	w24, #0x23
  40cbf8:	b.ne	40c980 <ferror@plt+0xa020>  // b.any
  40cbfc:	mov	w19, #0x0                   	// #0
  40cc00:	b	40cc08 <ferror@plt+0xa2a8>
  40cc04:	mov	w19, #0x1                   	// #1
  40cc08:	add	x0, sp, #0x88
  40cc0c:	cmp	x23, x0
  40cc10:	b.eq	40cc1c <ferror@plt+0xa2bc>  // b.none
  40cc14:	mov	x0, x23
  40cc18:	bl	4026b0 <free@plt>
  40cc1c:	mov	w0, w19
  40cc20:	ldp	x29, x30, [sp]
  40cc24:	ldp	x19, x20, [sp, #16]
  40cc28:	ldp	x21, x22, [sp, #32]
  40cc2c:	ldp	x23, x24, [sp, #48]
  40cc30:	ldp	x25, x26, [sp, #64]
  40cc34:	ldp	x27, x28, [sp, #80]
  40cc38:	add	sp, sp, #0x790
  40cc3c:	ret
  40cc40:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40cc44:	str	wzr, [x0, #1692]
  40cc48:	mov	w0, #0x0                   	// #0
  40cc4c:	b	40c9c0 <ferror@plt+0xa060>
  40cc50:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40cc54:	add	x0, x0, #0x950
  40cc58:	ldrh	w0, [x0, w1, uxtw #1]
  40cc5c:	adr	x1, 40cc68 <ferror@plt+0xa308>
  40cc60:	add	x0, x1, w0, sxth #2
  40cc64:	br	x0
  40cc68:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40cc6c:	mov	w0, #0xfffffffe            	// #-2
  40cc70:	str	w0, [x1, #1692]
  40cc74:	b	40ca58 <ferror@plt+0xa0f8>
  40cc78:	add	x0, x22, #0x1b0
  40cc7c:	ldrsb	w1, [x0, w1, sxtw]
  40cc80:	mov	w24, w1
  40cc84:	b	40cb40 <ferror@plt+0xa1e0>
  40cc88:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  40cc8c:	add	x24, x0, #0x530
  40cc90:	ldr	x4, [x0, #1328]
  40cc94:	ldrb	w0, [x4]
  40cc98:	cbnz	w0, 40cde0 <ferror@plt+0xa480>
  40cc9c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x2220>
  40cca0:	add	x28, x0, #0x770
  40cca4:	b	40ccc8 <ferror@plt+0xa368>
  40cca8:	ldr	x1, [x28, #1032]
  40ccac:	add	w2, w0, #0x1
  40ccb0:	str	w2, [x28, #1024]
  40ccb4:	ldr	x4, [x1, w0, sxtw #3]
  40ccb8:	str	x4, [x24]
  40ccbc:	nop
  40ccc0:	ldrb	w0, [x4]
  40ccc4:	cbnz	w0, 40cde0 <ferror@plt+0xa480>
  40ccc8:	ldr	w0, [x28, #1024]
  40cccc:	ldr	w1, [x28, #1028]
  40ccd0:	str	xzr, [x24]
  40ccd4:	cmp	w0, w1
  40ccd8:	b.lt	40cca8 <ferror@plt+0xa348>  // b.tstop
  40ccdc:	ldr	x0, [x28, #1040]
  40cce0:	cbz	x0, 40cc40 <ferror@plt+0xa2e0>
  40cce4:	mov	x4, #0x0                   	// #0
  40cce8:	cbnz	x4, 40ccc0 <ferror@plt+0xa360>
  40ccec:	ldr	x2, [x28, #1040]
  40ccf0:	mov	x0, x28
  40ccf4:	mov	w1, #0x400                 	// #1024
  40ccf8:	bl	402930 <fgets@plt>
  40ccfc:	cbz	x0, 40cc40 <ferror@plt+0xa2e0>
  40cd00:	mov	x0, x28
  40cd04:	mov	x1, #0x400                 	// #1024
  40cd08:	bl	402300 <strnlen@plt>
  40cd0c:	cbz	x0, 40d1a4 <ferror@plt+0xa844>
  40cd10:	cmp	x0, #0x3fe
  40cd14:	b.hi	40d180 <ferror@plt+0xa820>  // b.pmore
  40cd18:	sub	x0, x0, #0x1
  40cd1c:	ldrb	w1, [x28, x0]
  40cd20:	cmp	w1, #0xa
  40cd24:	b.eq	40cd44 <ferror@plt+0xa3e4>  // b.none
  40cd28:	ldrb	w0, [x28]
  40cd2c:	cmp	w0, #0x23
  40cd30:	ccmp	w0, w26, #0x4, ne  // ne = any
  40cd34:	b.eq	40cd58 <ferror@plt+0xa3f8>  // b.none
  40cd38:	mov	x4, x28
  40cd3c:	str	x28, [x24]
  40cd40:	b	40ccc0 <ferror@plt+0xa360>
  40cd44:	strb	wzr, [x28, x0]
  40cd48:	ldrb	w0, [x28]
  40cd4c:	cmp	w0, #0x23
  40cd50:	ccmp	w0, w26, #0x4, ne  // ne = any
  40cd54:	b.ne	40cd38 <ferror@plt+0xa3d8>  // b.any
  40cd58:	ldr	x4, [x24]
  40cd5c:	b	40cce8 <ferror@plt+0xa388>
  40cd60:	add	x1, x22, #0x40
  40cd64:	ldrsb	w0, [x1, w0, sxtw]
  40cd68:	add	w27, w19, w0
  40cd6c:	b	40c9c0 <ferror@plt+0xa060>
  40cd70:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40cd74:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40cd78:	adrp	x4, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40cd7c:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40cd80:	ldr	w3, [x1, #1688]
  40cd84:	add	x2, x2, #0x8e0
  40cd88:	ldr	x0, [x0, #3520]
  40cd8c:	add	w3, w3, #0x1
  40cd90:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40cd94:	str	w3, [x4, #1688]
  40cd98:	add	x1, x1, #0x8f0
  40cd9c:	bl	402920 <fprintf@plt>
  40cda0:	b	40ca58 <ferror@plt+0xa0f8>
  40cda4:	mov	x0, #0x18                  	// #24
  40cda8:	ldr	x24, [x21]
  40cdac:	bl	402460 <malloc@plt>
  40cdb0:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cdb4:	mov	w1, #0x1                   	// #1
  40cdb8:	str	w1, [x0]
  40cdbc:	stp	xzr, x24, [x0, #8]
  40cdc0:	b	40caf0 <ferror@plt+0xa190>
  40cdc4:	mov	x0, #0x18                  	// #24
  40cdc8:	ldr	x24, [x21]
  40cdcc:	bl	402460 <malloc@plt>
  40cdd0:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cdd4:	str	wzr, [x0]
  40cdd8:	stp	xzr, x24, [x0, #8]
  40cddc:	b	40caf0 <ferror@plt+0xa190>
  40cde0:	cmp	w0, #0x20
  40cde4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40cde8:	b.ne	40ce04 <ferror@plt+0xa4a4>  // b.any
  40cdec:	nop
  40cdf0:	ldrb	w0, [x4, #1]!
  40cdf4:	cmp	w0, #0x20
  40cdf8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40cdfc:	b.eq	40cdf0 <ferror@plt+0xa490>  // b.none
  40ce00:	cbz	w0, 40ce9c <ferror@plt+0xa53c>
  40ce04:	and	w1, w0, #0xffffffdf
  40ce08:	mov	x27, x4
  40ce0c:	cbnz	w1, 40ce28 <ferror@plt+0xa4c8>
  40ce10:	b	40d140 <ferror@plt+0xa7e0>
  40ce14:	ldrb	w0, [x1, #1]
  40ce18:	add	x27, x1, #0x1
  40ce1c:	ands	w1, w0, #0xffffffdf
  40ce20:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40ce24:	b.eq	40d13c <ferror@plt+0xa7dc>  // b.none
  40ce28:	cmp	w0, #0x5c
  40ce2c:	mov	x1, x27
  40ce30:	b.ne	40ce14 <ferror@plt+0xa4b4>  // b.any
  40ce34:	cmp	x4, x27
  40ce38:	b.eq	40d178 <ferror@plt+0xa818>  // b.none
  40ce3c:	add	x3, x4, #0x1
  40ce40:	sub	x2, x27, x4
  40ce44:	mov	x0, x3
  40ce48:	mov	x1, x4
  40ce4c:	bl	402280 <memmove@plt>
  40ce50:	mov	x3, x0
  40ce54:	ldrb	w0, [x27, #1]
  40ce58:	mov	x4, x3
  40ce5c:	add	x1, x27, #0x1
  40ce60:	cbnz	w0, 40ce14 <ferror@plt+0xa4b4>
  40ce64:	mov	x27, x1
  40ce68:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  40ce6c:	str	x27, [x0, #1328]
  40ce70:	ldrb	w0, [x4]
  40ce74:	cmp	w0, #0x21
  40ce78:	b.ne	40d1c8 <ferror@plt+0xa868>  // b.any
  40ce7c:	ldrb	w0, [x4, #1]
  40ce80:	cbnz	w0, 40d1c8 <ferror@plt+0xa868>
  40ce84:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40ce88:	mov	w1, #0x21                  	// #33
  40ce8c:	mov	w0, #0x12                  	// #18
  40ce90:	add	w27, w19, w0
  40ce94:	str	w1, [x2, #1692]
  40ce98:	b	40c9c0 <ferror@plt+0xa060>
  40ce9c:	str	x4, [x24]
  40cea0:	b	40cc94 <ferror@plt+0xa334>
  40cea4:	ldr	x1, [x21]
  40cea8:	mov	x0, #0x18                  	// #24
  40ceac:	str	x1, [sp, #96]
  40ceb0:	bl	402460 <malloc@plt>
  40ceb4:	mov	x24, x0
  40ceb8:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cebc:	mov	w2, #0x5                   	// #5
  40cec0:	mov	x0, #0x18                  	// #24
  40cec4:	str	w2, [x24]
  40cec8:	ldr	x1, [sp, #96]
  40cecc:	stp	xzr, x1, [x24, #8]
  40ced0:	bl	402460 <malloc@plt>
  40ced4:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40ced8:	mov	w1, #0x4                   	// #4
  40cedc:	str	w1, [x0]
  40cee0:	stp	xzr, x24, [x0, #8]
  40cee4:	b	40caf0 <ferror@plt+0xa190>
  40cee8:	mov	x0, #0x18                  	// #24
  40ceec:	bl	402460 <malloc@plt>
  40cef0:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cef4:	mov	w1, #0x9                   	// #9
  40cef8:	str	w1, [x0]
  40cefc:	stp	xzr, xzr, [x0, #8]
  40cf00:	b	40caf0 <ferror@plt+0xa190>
  40cf04:	mov	x0, #0x18                  	// #24
  40cf08:	ldr	x24, [x21]
  40cf0c:	bl	402460 <malloc@plt>
  40cf10:	cbnz	x0, 40ced8 <ferror@plt+0xa578>
  40cf14:	bl	4025d0 <abort@plt>
  40cf18:	ldur	x0, [x21, #-8]
  40cf1c:	b	40caf0 <ferror@plt+0xa190>
  40cf20:	mov	x0, #0x18                  	// #24
  40cf24:	ldur	x24, [x21, #-8]
  40cf28:	bl	402460 <malloc@plt>
  40cf2c:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cf30:	ldr	x1, [x21]
  40cf34:	mov	w2, #0x3                   	// #3
  40cf38:	str	w2, [x0]
  40cf3c:	stp	x1, x24, [x0, #8]
  40cf40:	b	40caf0 <ferror@plt+0xa190>
  40cf44:	mov	x0, #0x18                  	// #24
  40cf48:	ldur	x24, [x21, #-16]
  40cf4c:	bl	402460 <malloc@plt>
  40cf50:	cbnz	x0, 40cf30 <ferror@plt+0xa5d0>
  40cf54:	bl	4025d0 <abort@plt>
  40cf58:	mov	x0, #0x18                  	// #24
  40cf5c:	ldur	x24, [x21, #-16]
  40cf60:	bl	402460 <malloc@plt>
  40cf64:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cf68:	ldr	x1, [x21]
  40cf6c:	mov	w2, #0x2                   	// #2
  40cf70:	str	w2, [x0]
  40cf74:	stp	x1, x24, [x0, #8]
  40cf78:	b	40caf0 <ferror@plt+0xa190>
  40cf7c:	adrp	x28, 437000 <stdin@@GLIBC_2.17+0x2220>
  40cf80:	ldr	x0, [x21]
  40cf84:	ldr	x1, [x28, #2952]
  40cf88:	str	x0, [x1]
  40cf8c:	b	40caf0 <ferror@plt+0xa190>
  40cf90:	ldr	x1, [x21]
  40cf94:	mov	x0, #0x18                  	// #24
  40cf98:	str	x1, [sp, #96]
  40cf9c:	bl	402460 <malloc@plt>
  40cfa0:	mov	x24, x0
  40cfa4:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cfa8:	mov	w2, #0x8                   	// #8
  40cfac:	b	40cec0 <ferror@plt+0xa560>
  40cfb0:	ldr	x1, [x21]
  40cfb4:	mov	x0, #0x18                  	// #24
  40cfb8:	str	x1, [sp, #96]
  40cfbc:	bl	402460 <malloc@plt>
  40cfc0:	mov	x24, x0
  40cfc4:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cfc8:	mov	w2, #0x6                   	// #6
  40cfcc:	b	40cec0 <ferror@plt+0xa560>
  40cfd0:	mov	x0, #0x18                  	// #24
  40cfd4:	ldr	x24, [x21]
  40cfd8:	bl	402460 <malloc@plt>
  40cfdc:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40cfe0:	mov	w1, #0x6                   	// #6
  40cfe4:	str	w1, [x0]
  40cfe8:	stp	xzr, x24, [x0, #8]
  40cfec:	b	40caf0 <ferror@plt+0xa190>
  40cff0:	mov	x0, #0x18                  	// #24
  40cff4:	ldr	x24, [x21]
  40cff8:	bl	402460 <malloc@plt>
  40cffc:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d000:	mov	w1, #0x5                   	// #5
  40d004:	str	w1, [x0]
  40d008:	stp	xzr, x24, [x0, #8]
  40d00c:	b	40caf0 <ferror@plt+0xa190>
  40d010:	ldr	x1, [x21]
  40d014:	mov	x0, #0x18                  	// #24
  40d018:	str	x1, [sp, #96]
  40d01c:	bl	402460 <malloc@plt>
  40d020:	mov	x24, x0
  40d024:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d028:	mov	w2, #0xb                   	// #11
  40d02c:	b	40cec0 <ferror@plt+0xa560>
  40d030:	mov	x0, #0x18                  	// #24
  40d034:	ldr	x24, [x21]
  40d038:	bl	402460 <malloc@plt>
  40d03c:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d040:	mov	w1, #0x8                   	// #8
  40d044:	str	w1, [x0]
  40d048:	stp	xzr, x24, [x0, #8]
  40d04c:	b	40caf0 <ferror@plt+0xa190>
  40d050:	mov	x0, #0x18                  	// #24
  40d054:	ldr	x24, [x21]
  40d058:	bl	402460 <malloc@plt>
  40d05c:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d060:	mov	w1, #0x7                   	// #7
  40d064:	str	w1, [x0]
  40d068:	stp	xzr, x24, [x0, #8]
  40d06c:	b	40caf0 <ferror@plt+0xa190>
  40d070:	ldr	x1, [x21]
  40d074:	mov	x0, #0x18                  	// #24
  40d078:	str	x1, [sp, #96]
  40d07c:	bl	402460 <malloc@plt>
  40d080:	mov	x24, x0
  40d084:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d088:	mov	x0, #0x18                  	// #24
  40d08c:	str	wzr, [x24]
  40d090:	b	40cec8 <ferror@plt+0xa568>
  40d094:	ldr	x1, [x21]
  40d098:	mov	x0, #0x18                  	// #24
  40d09c:	str	x1, [sp, #96]
  40d0a0:	bl	402460 <malloc@plt>
  40d0a4:	mov	x24, x0
  40d0a8:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d0ac:	mov	w2, #0x7                   	// #7
  40d0b0:	b	40cec0 <ferror@plt+0xa560>
  40d0b4:	mov	x0, #0x18                  	// #24
  40d0b8:	ldr	x24, [x21]
  40d0bc:	bl	402460 <malloc@plt>
  40d0c0:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d0c4:	mov	w1, #0xa                   	// #10
  40d0c8:	str	w1, [x0]
  40d0cc:	stp	xzr, x24, [x0, #8]
  40d0d0:	b	40caf0 <ferror@plt+0xa190>
  40d0d4:	ldr	x1, [x21]
  40d0d8:	mov	x0, #0x18                  	// #24
  40d0dc:	str	x1, [sp, #96]
  40d0e0:	bl	402460 <malloc@plt>
  40d0e4:	mov	x24, x0
  40d0e8:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d0ec:	mov	w2, #0x1                   	// #1
  40d0f0:	b	40cec0 <ferror@plt+0xa560>
  40d0f4:	mov	x0, #0x18                  	// #24
  40d0f8:	ldr	x24, [x21]
  40d0fc:	bl	402460 <malloc@plt>
  40d100:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d104:	mov	w1, #0xb                   	// #11
  40d108:	str	w1, [x0]
  40d10c:	stp	xzr, x24, [x0, #8]
  40d110:	b	40caf0 <ferror@plt+0xa190>
  40d114:	ldr	x1, [x21]
  40d118:	mov	x0, #0x18                  	// #24
  40d11c:	str	x1, [sp, #96]
  40d120:	bl	402460 <malloc@plt>
  40d124:	mov	x24, x0
  40d128:	cbz	x0, 40cf14 <ferror@plt+0xa5b4>
  40d12c:	mov	w2, #0xa                   	// #10
  40d130:	b	40cec0 <ferror@plt+0xa560>
  40d134:	mov	x0, #0x0                   	// #0
  40d138:	b	40caf0 <ferror@plt+0xa190>
  40d13c:	cbz	w0, 40ce68 <ferror@plt+0xa508>
  40d140:	strb	wzr, [x27], #1
  40d144:	b	40ce68 <ferror@plt+0xa508>
  40d148:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d14c:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40d150:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d154:	add	x2, x2, #0x920
  40d158:	ldr	x0, [x0, #3520]
  40d15c:	add	x1, x1, #0x8f0
  40d160:	mov	w19, #0x2                   	// #2
  40d164:	bl	402920 <fprintf@plt>
  40d168:	b	40cc08 <ferror@plt+0xa2a8>
  40d16c:	mov	x23, x27
  40d170:	mov	w19, #0x1                   	// #1
  40d174:	b	40cc14 <ferror@plt+0xa2b4>
  40d178:	add	x3, x27, #0x1
  40d17c:	b	40ce54 <ferror@plt+0xa4f4>
  40d180:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d184:	mov	x2, #0x18                  	// #24
  40d188:	mov	x1, #0x1                   	// #1
  40d18c:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40d190:	ldr	x3, [x3, #3520]
  40d194:	add	x0, x0, #0x778
  40d198:	bl	402720 <fwrite@plt>
  40d19c:	mov	w0, #0xffffffff            	// #-1
  40d1a0:	bl	4022c0 <exit@plt>
  40d1a4:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d1a8:	mov	x2, #0xd                   	// #13
  40d1ac:	mov	x1, #0x1                   	// #1
  40d1b0:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40d1b4:	ldr	x3, [x3, #3520]
  40d1b8:	add	x0, x0, #0x768
  40d1bc:	bl	402720 <fwrite@plt>
  40d1c0:	mov	w0, #0xffffffff            	// #-1
  40d1c4:	bl	4022c0 <exit@plt>
  40d1c8:	mov	x0, x4
  40d1cc:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d1d0:	add	x1, x1, #0x798
  40d1d4:	str	x4, [sp, #120]
  40d1d8:	bl	402640 <strcmp@plt>
  40d1dc:	ldr	x4, [sp, #120]
  40d1e0:	cbz	w0, 40ce84 <ferror@plt+0xa524>
  40d1e4:	mov	x0, x4
  40d1e8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d1ec:	add	x1, x1, #0x7a0
  40d1f0:	str	x4, [sp, #120]
  40d1f4:	bl	402640 <strcmp@plt>
  40d1f8:	ldr	x4, [sp, #120]
  40d1fc:	cbz	w0, 40d594 <ferror@plt+0xac34>
  40d200:	mov	x0, x4
  40d204:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d208:	add	x1, x1, #0x7a8
  40d20c:	str	x4, [sp, #120]
  40d210:	bl	402640 <strcmp@plt>
  40d214:	ldr	x4, [sp, #120]
  40d218:	cbz	w0, 40d594 <ferror@plt+0xac34>
  40d21c:	mov	x0, x4
  40d220:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d224:	add	x1, x1, #0x7b0
  40d228:	str	x4, [sp, #120]
  40d22c:	bl	402640 <strcmp@plt>
  40d230:	ldr	x4, [sp, #120]
  40d234:	cbz	w0, 40d594 <ferror@plt+0xac34>
  40d238:	mov	x0, x4
  40d23c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d240:	add	x1, x1, #0x7b8
  40d244:	str	x4, [sp, #120]
  40d248:	bl	402640 <strcmp@plt>
  40d24c:	ldr	x4, [sp, #120]
  40d250:	cbz	w0, 40d7f8 <ferror@plt+0xae98>
  40d254:	mov	x0, x4
  40d258:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d25c:	add	x1, x1, #0x7c0
  40d260:	str	x4, [sp, #120]
  40d264:	bl	402640 <strcmp@plt>
  40d268:	ldr	x4, [sp, #120]
  40d26c:	cbz	w0, 40d7f8 <ferror@plt+0xae98>
  40d270:	mov	x0, x4
  40d274:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d278:	add	x1, x1, #0x7c8
  40d27c:	str	x4, [sp, #120]
  40d280:	bl	402640 <strcmp@plt>
  40d284:	ldr	x4, [sp, #120]
  40d288:	cbz	w0, 40d7f8 <ferror@plt+0xae98>
  40d28c:	mov	x0, x4
  40d290:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40d294:	add	x1, x1, #0x5f0
  40d298:	str	x4, [sp, #120]
  40d29c:	bl	402640 <strcmp@plt>
  40d2a0:	ldr	x4, [sp, #120]
  40d2a4:	cbz	w0, 40d7e0 <ferror@plt+0xae80>
  40d2a8:	mov	x0, x4
  40d2ac:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40d2b0:	add	x1, x1, #0xd80
  40d2b4:	str	x4, [sp, #120]
  40d2b8:	bl	402640 <strcmp@plt>
  40d2bc:	ldr	x4, [sp, #120]
  40d2c0:	cbz	w0, 40d7c8 <ferror@plt+0xae68>
  40d2c4:	mov	x0, x4
  40d2c8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d2cc:	add	x1, x1, #0x7d0
  40d2d0:	str	x4, [sp, #120]
  40d2d4:	bl	402640 <strcmp@plt>
  40d2d8:	ldr	x4, [sp, #120]
  40d2dc:	cbz	w0, 40d7ac <ferror@plt+0xae4c>
  40d2e0:	mov	x0, x4
  40d2e4:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d2e8:	add	x1, x1, #0x7d8
  40d2ec:	str	x4, [sp, #120]
  40d2f0:	bl	402640 <strcmp@plt>
  40d2f4:	ldr	x4, [sp, #120]
  40d2f8:	cbz	w0, 40d790 <ferror@plt+0xae30>
  40d2fc:	mov	x0, x4
  40d300:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d304:	add	x1, x1, #0x7e0
  40d308:	str	x4, [sp, #120]
  40d30c:	bl	402640 <strcmp@plt>
  40d310:	ldr	x4, [sp, #120]
  40d314:	cbz	w0, 40d774 <ferror@plt+0xae14>
  40d318:	mov	x0, x4
  40d31c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d320:	add	x1, x1, #0x7e8
  40d324:	str	x4, [sp, #120]
  40d328:	bl	402640 <strcmp@plt>
  40d32c:	ldr	x4, [sp, #120]
  40d330:	cbz	w0, 40d758 <ferror@plt+0xadf8>
  40d334:	mov	x0, x4
  40d338:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d33c:	add	x1, x1, #0x7f0
  40d340:	str	x4, [sp, #120]
  40d344:	bl	402640 <strcmp@plt>
  40d348:	ldr	x4, [sp, #120]
  40d34c:	cbz	w0, 40d73c <ferror@plt+0xaddc>
  40d350:	mov	x0, x4
  40d354:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d358:	add	x1, x1, #0x7f8
  40d35c:	str	x4, [sp, #120]
  40d360:	bl	402640 <strcmp@plt>
  40d364:	ldr	x4, [sp, #120]
  40d368:	cbz	w0, 40d720 <ferror@plt+0xadc0>
  40d36c:	mov	x0, x4
  40d370:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d374:	add	x1, x1, #0x800
  40d378:	str	x4, [sp, #120]
  40d37c:	bl	402640 <strcmp@plt>
  40d380:	ldr	x4, [sp, #120]
  40d384:	cbz	w0, 40d708 <ferror@plt+0xada8>
  40d388:	mov	x0, x4
  40d38c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d390:	add	x1, x1, #0x808
  40d394:	str	x4, [sp, #120]
  40d398:	bl	402640 <strcmp@plt>
  40d39c:	ldr	x4, [sp, #120]
  40d3a0:	cbz	w0, 40d708 <ferror@plt+0xada8>
  40d3a4:	mov	x0, x4
  40d3a8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d3ac:	add	x1, x1, #0x810
  40d3b0:	str	x4, [sp, #120]
  40d3b4:	bl	402640 <strcmp@plt>
  40d3b8:	ldr	x4, [sp, #120]
  40d3bc:	cbz	w0, 40d708 <ferror@plt+0xada8>
  40d3c0:	mov	x0, x4
  40d3c4:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d3c8:	add	x1, x1, #0x818
  40d3cc:	str	x4, [sp, #120]
  40d3d0:	bl	402640 <strcmp@plt>
  40d3d4:	ldr	x4, [sp, #120]
  40d3d8:	cbz	w0, 40d6f0 <ferror@plt+0xad90>
  40d3dc:	mov	x0, x4
  40d3e0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d3e4:	add	x1, x1, #0x820
  40d3e8:	str	x4, [sp, #120]
  40d3ec:	bl	402640 <strcmp@plt>
  40d3f0:	ldr	x4, [sp, #120]
  40d3f4:	cbz	w0, 40d6f0 <ferror@plt+0xad90>
  40d3f8:	mov	x0, x4
  40d3fc:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d400:	add	x1, x1, #0x828
  40d404:	str	x4, [sp, #120]
  40d408:	bl	402640 <strcmp@plt>
  40d40c:	ldr	x4, [sp, #120]
  40d410:	cbz	w0, 40d6f0 <ferror@plt+0xad90>
  40d414:	mov	x0, x4
  40d418:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d41c:	add	x1, x1, #0x830
  40d420:	str	x4, [sp, #120]
  40d424:	bl	402640 <strcmp@plt>
  40d428:	ldr	x4, [sp, #120]
  40d42c:	cbz	w0, 40d6d8 <ferror@plt+0xad78>
  40d430:	mov	x0, x4
  40d434:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d438:	add	x1, x1, #0x838
  40d43c:	str	x4, [sp, #120]
  40d440:	bl	402640 <strcmp@plt>
  40d444:	ldr	x4, [sp, #120]
  40d448:	cbz	w0, 40d6d8 <ferror@plt+0xad78>
  40d44c:	mov	x0, x4
  40d450:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d454:	add	x1, x1, #0x840
  40d458:	str	x4, [sp, #120]
  40d45c:	bl	402640 <strcmp@plt>
  40d460:	ldr	x4, [sp, #120]
  40d464:	cbz	w0, 40d6d8 <ferror@plt+0xad78>
  40d468:	mov	x0, x4
  40d46c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d470:	add	x1, x1, #0x848
  40d474:	str	x4, [sp, #120]
  40d478:	bl	402640 <strcmp@plt>
  40d47c:	ldr	x4, [sp, #120]
  40d480:	cbz	w0, 40d6c0 <ferror@plt+0xad60>
  40d484:	mov	x0, x4
  40d488:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d48c:	add	x1, x1, #0x850
  40d490:	str	x4, [sp, #120]
  40d494:	bl	402640 <strcmp@plt>
  40d498:	ldr	x4, [sp, #120]
  40d49c:	cbz	w0, 40d6c0 <ferror@plt+0xad60>
  40d4a0:	mov	x0, x4
  40d4a4:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d4a8:	add	x1, x1, #0x858
  40d4ac:	str	x4, [sp, #120]
  40d4b0:	bl	402640 <strcmp@plt>
  40d4b4:	ldr	x4, [sp, #120]
  40d4b8:	cbz	w0, 40d6c0 <ferror@plt+0xad60>
  40d4bc:	mov	x0, x4
  40d4c0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d4c4:	add	x1, x1, #0x860
  40d4c8:	str	x4, [sp, #120]
  40d4cc:	bl	402640 <strcmp@plt>
  40d4d0:	ldr	x4, [sp, #120]
  40d4d4:	cbz	w0, 40d6a8 <ferror@plt+0xad48>
  40d4d8:	mov	x0, x4
  40d4dc:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d4e0:	add	x1, x1, #0x868
  40d4e4:	str	x4, [sp, #120]
  40d4e8:	bl	402640 <strcmp@plt>
  40d4ec:	ldr	x4, [sp, #120]
  40d4f0:	cbz	w0, 40d6a8 <ferror@plt+0xad48>
  40d4f4:	mov	x0, x4
  40d4f8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d4fc:	add	x1, x1, #0x870
  40d500:	str	x4, [sp, #120]
  40d504:	bl	402640 <strcmp@plt>
  40d508:	ldr	x4, [sp, #120]
  40d50c:	cbz	w0, 40d690 <ferror@plt+0xad30>
  40d510:	mov	x0, x4
  40d514:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d518:	add	x1, x1, #0x878
  40d51c:	str	x4, [sp, #120]
  40d520:	bl	402640 <strcmp@plt>
  40d524:	ldr	x4, [sp, #120]
  40d528:	cbz	w0, 40d690 <ferror@plt+0xad30>
  40d52c:	mov	x0, x4
  40d530:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d534:	add	x1, x1, #0x880
  40d538:	str	x4, [sp, #120]
  40d53c:	bl	402640 <strcmp@plt>
  40d540:	ldr	x4, [sp, #120]
  40d544:	cbz	w0, 40d674 <ferror@plt+0xad14>
  40d548:	ldr	w0, [x24, #8]
  40d54c:	cmp	w0, #0x10c
  40d550:	b.eq	40d604 <ferror@plt+0xaca4>  // b.none
  40d554:	cmp	w0, #0x10e
  40d558:	b.eq	40d5d0 <ferror@plt+0xac70>  // b.none
  40d55c:	sub	w1, w0, #0x105
  40d560:	mov	x0, x4
  40d564:	cmp	w1, #0x1
  40d568:	cset	w1, ls  // ls = plast
  40d56c:	bl	40bdb0 <ferror@plt+0x9450>
  40d570:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d574:	str	x0, [x1, #1696]
  40d578:	cbz	x0, 40d5ac <ferror@plt+0xac4c>
  40d57c:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d580:	mov	w1, #0x102                 	// #258
  40d584:	mov	w0, #0x3                   	// #3
  40d588:	add	w27, w19, w0
  40d58c:	str	w1, [x2, #1692]
  40d590:	b	40c9c0 <ferror@plt+0xa060>
  40d594:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d598:	mov	w1, #0x26                  	// #38
  40d59c:	mov	w0, #0x11                  	// #17
  40d5a0:	add	w27, w19, w0
  40d5a4:	str	w1, [x2, #1692]
  40d5a8:	b	40c9c0 <ferror@plt+0xa060>
  40d5ac:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d5b0:	mov	x2, #0x1e                  	// #30
  40d5b4:	mov	x1, #0x1                   	// #1
  40d5b8:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40d5bc:	ldr	x3, [x3, #3520]
  40d5c0:	add	x0, x0, #0x8c0
  40d5c4:	bl	402720 <fwrite@plt>
  40d5c8:	mov	w0, #0x1                   	// #1
  40d5cc:	bl	4022c0 <exit@plt>
  40d5d0:	mov	x0, x4
  40d5d4:	str	x4, [sp, #120]
  40d5d8:	bl	40c878 <ferror@plt+0x9f18>
  40d5dc:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d5e0:	ldr	x4, [sp, #120]
  40d5e4:	str	x0, [x1, #1696]
  40d5e8:	cbz	x0, 40d630 <ferror@plt+0xacd0>
  40d5ec:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d5f0:	mov	w1, #0x10d                 	// #269
  40d5f4:	mov	w0, #0xe                   	// #14
  40d5f8:	add	w27, w19, w0
  40d5fc:	str	w1, [x2, #1692]
  40d600:	b	40c9c0 <ferror@plt+0xa060>
  40d604:	mov	x0, x4
  40d608:	bl	40bcc0 <ferror@plt+0x9360>
  40d60c:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d610:	str	x0, [x1, #1696]
  40d614:	cbz	x0, 40d650 <ferror@plt+0xacf0>
  40d618:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d61c:	mov	w1, #0x10b                 	// #267
  40d620:	mov	w0, #0xc                   	// #12
  40d624:	add	w27, w19, w0
  40d628:	str	w1, [x2, #1692]
  40d62c:	b	40c9c0 <ferror@plt+0xa060>
  40d630:	adrp	x0, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d634:	mov	x2, x4
  40d638:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d63c:	add	x1, x1, #0x8a8
  40d640:	ldr	x0, [x0, #3520]
  40d644:	bl	402920 <fprintf@plt>
  40d648:	mov	w0, #0x1                   	// #1
  40d64c:	bl	4022c0 <exit@plt>
  40d650:	adrp	x3, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d654:	mov	x2, #0x15                  	// #21
  40d658:	mov	x1, #0x1                   	// #1
  40d65c:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40d660:	ldr	x3, [x3, #3520]
  40d664:	add	x0, x0, #0x890
  40d668:	bl	402720 <fwrite@plt>
  40d66c:	mov	w0, #0x1                   	// #1
  40d670:	bl	4022c0 <exit@plt>
  40d674:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d678:	mov	w1, #0x10a                 	// #266
  40d67c:	mov	w0, #0xb                   	// #11
  40d680:	add	w27, w19, w0
  40d684:	str	w1, [x2, #1692]
  40d688:	str	w1, [x24, #8]
  40d68c:	b	40c9c0 <ferror@plt+0xa060>
  40d690:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d694:	mov	w1, #0x3c                  	// #60
  40d698:	mov	w0, #0x17                  	// #23
  40d69c:	add	w27, w19, w0
  40d6a0:	str	w1, [x2, #1692]
  40d6a4:	b	40c9c0 <ferror@plt+0xa060>
  40d6a8:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d6ac:	mov	w1, #0x3e                  	// #62
  40d6b0:	mov	w0, #0x16                  	// #22
  40d6b4:	add	w27, w19, w0
  40d6b8:	str	w1, [x2, #1692]
  40d6bc:	b	40c9c0 <ferror@plt+0xa060>
  40d6c0:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d6c4:	mov	w1, #0x3d                  	// #61
  40d6c8:	mov	w0, #0x13                  	// #19
  40d6cc:	add	w27, w19, w0
  40d6d0:	str	w1, [x2, #1692]
  40d6d4:	b	40c9c0 <ferror@plt+0xa060>
  40d6d8:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d6dc:	mov	w1, #0x109                 	// #265
  40d6e0:	mov	w0, #0xa                   	// #10
  40d6e4:	add	w27, w19, w0
  40d6e8:	str	w1, [x2, #1692]
  40d6ec:	b	40c9c0 <ferror@plt+0xa060>
  40d6f0:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d6f4:	mov	w1, #0x107                 	// #263
  40d6f8:	mov	w0, #0x8                   	// #8
  40d6fc:	add	w27, w19, w0
  40d700:	str	w1, [x2, #1692]
  40d704:	b	40c9c0 <ferror@plt+0xa060>
  40d708:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d70c:	mov	w1, #0x108                 	// #264
  40d710:	mov	w0, #0x9                   	// #9
  40d714:	add	w27, w19, w0
  40d718:	str	w1, [x2, #1692]
  40d71c:	b	40c9c0 <ferror@plt+0xa060>
  40d720:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d724:	mov	w1, #0x10e                 	// #270
  40d728:	mov	w0, #0xf                   	// #15
  40d72c:	add	w27, w19, w0
  40d730:	str	w1, [x2, #1692]
  40d734:	str	w1, [x24, #8]
  40d738:	b	40c9c0 <ferror@plt+0xa060>
  40d73c:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d740:	mov	w1, #0x10c                 	// #268
  40d744:	mov	w0, #0xd                   	// #13
  40d748:	add	w27, w19, w0
  40d74c:	str	w1, [x2, #1692]
  40d750:	str	w1, [x24, #8]
  40d754:	b	40c9c0 <ferror@plt+0xa060>
  40d758:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d75c:	mov	w1, #0x106                 	// #262
  40d760:	mov	w0, #0x7                   	// #7
  40d764:	add	w27, w19, w0
  40d768:	str	w1, [x2, #1692]
  40d76c:	str	w1, [x24, #8]
  40d770:	b	40c9c0 <ferror@plt+0xa060>
  40d774:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d778:	mov	w1, #0x105                 	// #261
  40d77c:	mov	w0, #0x6                   	// #6
  40d780:	add	w27, w19, w0
  40d784:	str	w1, [x2, #1692]
  40d788:	str	w1, [x24, #8]
  40d78c:	b	40c9c0 <ferror@plt+0xa060>
  40d790:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d794:	mov	w1, #0x104                 	// #260
  40d798:	mov	w0, #0x5                   	// #5
  40d79c:	add	w27, w19, w0
  40d7a0:	str	w1, [x2, #1692]
  40d7a4:	str	w1, [x24, #8]
  40d7a8:	b	40c9c0 <ferror@plt+0xa060>
  40d7ac:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d7b0:	mov	w1, #0x103                 	// #259
  40d7b4:	mov	w0, #0x4                   	// #4
  40d7b8:	add	w27, w19, w0
  40d7bc:	str	w1, [x2, #1692]
  40d7c0:	str	w1, [x24, #8]
  40d7c4:	b	40c9c0 <ferror@plt+0xa060>
  40d7c8:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d7cc:	mov	w1, #0x29                  	// #41
  40d7d0:	mov	w0, #0x15                  	// #21
  40d7d4:	add	w27, w19, w0
  40d7d8:	str	w1, [x2, #1692]
  40d7dc:	b	40c9c0 <ferror@plt+0xa060>
  40d7e0:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d7e4:	mov	w1, #0x28                  	// #40
  40d7e8:	mov	w0, #0x14                  	// #20
  40d7ec:	add	w27, w19, w0
  40d7f0:	str	w1, [x2, #1692]
  40d7f4:	b	40c9c0 <ferror@plt+0xa060>
  40d7f8:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  40d7fc:	mov	w1, #0x7c                  	// #124
  40d800:	mov	w0, #0x10                  	// #16
  40d804:	add	w27, w19, w0
  40d808:	str	w1, [x2, #1692]
  40d80c:	b	40c9c0 <ferror@plt+0xa060>
  40d810:	stp	x29, x30, [sp, #-16]!
  40d814:	adrp	x4, 437000 <stdin@@GLIBC_2.17+0x2220>
  40d818:	add	x4, x4, #0x770
  40d81c:	mov	x29, sp
  40d820:	str	w1, [x4, #1028]
  40d824:	str	x2, [x4, #1032]
  40d828:	str	x3, [x4, #1040]
  40d82c:	str	x0, [x4, #1048]
  40d830:	bl	40c920 <ferror@plt+0x9fc0>
  40d834:	cbnz	w0, 40d840 <ferror@plt+0xaee0>
  40d838:	ldp	x29, x30, [sp], #16
  40d83c:	ret
  40d840:	adrp	x1, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  40d844:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40d848:	mov	x2, #0x8                   	// #8
  40d84c:	add	x0, x0, #0x938
  40d850:	ldr	x3, [x1, #3520]
  40d854:	mov	x1, #0x1                   	// #1
  40d858:	bl	402720 <fwrite@plt>
  40d85c:	mov	w0, #0xffffffff            	// #-1
  40d860:	b	40d838 <ferror@plt+0xaed8>
  40d864:	nop
  40d868:	stp	x29, x30, [sp, #-288]!
  40d86c:	mov	x3, x0
  40d870:	mov	x4, x1
  40d874:	mov	x29, sp
  40d878:	str	x23, [sp, #48]
  40d87c:	add	x23, sp, #0xa0
  40d880:	mov	x0, x23
  40d884:	stp	x21, x22, [sp, #32]
  40d888:	mov	x21, x1
  40d88c:	mov	x22, x2
  40d890:	mov	x1, #0x80                  	// #128
  40d894:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40d898:	add	x2, x2, #0xc30
  40d89c:	bl	402400 <snprintf@plt>
  40d8a0:	sub	w0, w0, #0x1
  40d8a4:	cmp	w0, #0x7e
  40d8a8:	b.hi	40d9ac <ferror@plt+0xb04c>  // b.pmore
  40d8ac:	mov	x0, x23
  40d8b0:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40d8b4:	add	x1, x1, #0x4a0
  40d8b8:	stp	x19, x20, [sp, #16]
  40d8bc:	bl	402780 <fopen64@plt>
  40d8c0:	mov	x19, x0
  40d8c4:	cbz	x0, 40d9f8 <ferror@plt+0xb098>
  40d8c8:	add	x20, sp, #0x50
  40d8cc:	mov	x2, x0
  40d8d0:	mov	w1, #0x50                  	// #80
  40d8d4:	mov	x0, x20
  40d8d8:	bl	402930 <fgets@plt>
  40d8dc:	cbz	x0, 40da34 <ferror@plt+0xb0d4>
  40d8e0:	mov	x0, x20
  40d8e4:	mov	w1, #0xa                   	// #10
  40d8e8:	bl	402700 <strchr@plt>
  40d8ec:	cbz	x0, 40d8f4 <ferror@plt+0xaf94>
  40d8f0:	strb	wzr, [x0]
  40d8f4:	mov	x0, x19
  40d8f8:	bl	402440 <fclose@plt>
  40d8fc:	add	x1, sp, #0x48
  40d900:	mov	x0, x20
  40d904:	mov	w2, #0x0                   	// #0
  40d908:	bl	402660 <strtol@plt>
  40d90c:	ldr	x1, [sp, #72]
  40d910:	mov	x19, x0
  40d914:	ldrb	w0, [x1]
  40d918:	cmp	w0, #0x0
  40d91c:	ccmp	x20, x1, #0x4, eq  // eq = none
  40d920:	b.eq	40d9d4 <ferror@plt+0xb074>  // b.none
  40d924:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40d928:	add	x0, x19, x0
  40d92c:	cmn	x0, #0x3
  40d930:	b.hi	40d950 <ferror@plt+0xaff0>  // b.pmore
  40d934:	str	x19, [x22]
  40d938:	mov	w0, #0x0                   	// #0
  40d93c:	ldp	x19, x20, [sp, #16]
  40d940:	ldp	x21, x22, [sp, #32]
  40d944:	ldr	x23, [sp, #48]
  40d948:	ldp	x29, x30, [sp], #288
  40d94c:	ret
  40d950:	bl	4028c0 <__errno_location@plt>
  40d954:	ldr	w0, [x0]
  40d958:	cmp	w0, #0x22
  40d95c:	b.ne	40d934 <ferror@plt+0xafd4>  // b.any
  40d960:	adrp	x22, 430000 <ferror@plt+0x2d6a0>
  40d964:	ldr	x1, [x22, #3976]
  40d968:	ldr	x19, [x1]
  40d96c:	bl	402580 <strerror@plt>
  40d970:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d974:	mov	x3, x0
  40d978:	add	x1, x1, #0xcd8
  40d97c:	mov	x0, x19
  40d980:	mov	x2, x23
  40d984:	bl	402920 <fprintf@plt>
  40d988:	ldr	x22, [x22, #3976]
  40d98c:	mov	x2, x23
  40d990:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d994:	add	x1, x1, #0xce8
  40d998:	ldr	x0, [x22]
  40d99c:	bl	402920 <fprintf@plt>
  40d9a0:	mov	w0, #0xffffffff            	// #-1
  40d9a4:	ldp	x19, x20, [sp, #16]
  40d9a8:	b	40d940 <ferror@plt+0xafe0>
  40d9ac:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40d9b0:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40d9b4:	mov	x2, #0x26                  	// #38
  40d9b8:	add	x0, x0, #0xc48
  40d9bc:	ldr	x3, [x3, #3976]
  40d9c0:	mov	x1, #0x1                   	// #1
  40d9c4:	ldr	x3, [x3]
  40d9c8:	bl	402720 <fwrite@plt>
  40d9cc:	mov	w0, #0xffffffff            	// #-1
  40d9d0:	b	40d940 <ferror@plt+0xafe0>
  40d9d4:	adrp	x22, 430000 <ferror@plt+0x2d6a0>
  40d9d8:	mov	x2, x20
  40d9dc:	mov	x3, x23
  40d9e0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40d9e4:	ldr	x0, [x22, #3976]
  40d9e8:	add	x1, x1, #0xcb0
  40d9ec:	ldr	x0, [x0]
  40d9f0:	bl	402920 <fprintf@plt>
  40d9f4:	b	40d988 <ferror@plt+0xb028>
  40d9f8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40d9fc:	ldr	x0, [x0, #3976]
  40da00:	ldr	x19, [x0]
  40da04:	bl	4028c0 <__errno_location@plt>
  40da08:	ldr	w0, [x0]
  40da0c:	bl	402580 <strerror@plt>
  40da10:	mov	x3, x0
  40da14:	mov	x2, x23
  40da18:	mov	x0, x19
  40da1c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40da20:	add	x1, x1, #0xc70
  40da24:	bl	402920 <fprintf@plt>
  40da28:	mov	w0, #0xffffffff            	// #-1
  40da2c:	ldp	x19, x20, [sp, #16]
  40da30:	b	40d940 <ferror@plt+0xafe0>
  40da34:	adrp	x22, 430000 <ferror@plt+0x2d6a0>
  40da38:	mov	x2, x21
  40da3c:	mov	x3, x23
  40da40:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40da44:	ldr	x0, [x22, #3976]
  40da48:	add	x1, x1, #0xc80
  40da4c:	ldr	x0, [x0]
  40da50:	bl	402920 <fprintf@plt>
  40da54:	mov	x0, x19
  40da58:	bl	402440 <fclose@plt>
  40da5c:	b	40d988 <ferror@plt+0xb028>
  40da60:	and	w0, w0, #0xff
  40da64:	sub	w1, w0, #0x41
  40da68:	and	w1, w1, #0xff
  40da6c:	cmp	w1, #0x5
  40da70:	b.ls	40daa0 <ferror@plt+0xb140>  // b.plast
  40da74:	sub	w1, w0, #0x61
  40da78:	and	w1, w1, #0xff
  40da7c:	cmp	w1, #0x5
  40da80:	b.ls	40da98 <ferror@plt+0xb138>  // b.plast
  40da84:	sub	w0, w0, #0x30
  40da88:	and	w1, w0, #0xff
  40da8c:	cmp	w1, #0x9
  40da90:	csinv	w0, w0, wzr, ls  // ls = plast
  40da94:	ret
  40da98:	sub	w0, w0, #0x57
  40da9c:	ret
  40daa0:	sub	w0, w0, #0x37
  40daa4:	ret
  40daa8:	cbz	x1, 40db34 <ferror@plt+0xb1d4>
  40daac:	stp	x29, x30, [sp, #-48]!
  40dab0:	mov	x29, sp
  40dab4:	stp	x19, x20, [sp, #16]
  40dab8:	mov	x20, x0
  40dabc:	mov	x19, x1
  40dac0:	ldrb	w0, [x1]
  40dac4:	cbz	w0, 40db2c <ferror@plt+0xb1cc>
  40dac8:	add	x1, sp, #0x28
  40dacc:	mov	x0, x19
  40dad0:	bl	402660 <strtol@plt>
  40dad4:	mov	x1, x0
  40dad8:	ldr	x2, [sp, #40]
  40dadc:	cmp	x2, #0x0
  40dae0:	ccmp	x2, x19, #0x4, ne  // ne = any
  40dae4:	b.eq	40db2c <ferror@plt+0xb1cc>  // b.none
  40dae8:	ldrb	w0, [x2]
  40daec:	cbnz	w0, 40db2c <ferror@plt+0xb1cc>
  40daf0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40daf4:	add	x0, x1, x0
  40daf8:	cmn	x0, #0x3
  40dafc:	mov	w0, #0xffffffff            	// #-1
  40db00:	b.hi	40db20 <ferror@plt+0xb1c0>  // b.pmore
  40db04:	mov	x0, #0x80000000            	// #2147483648
  40db08:	add	x0, x1, x0
  40db0c:	mov	x2, #0xffffffff            	// #4294967295
  40db10:	cmp	x0, x2
  40db14:	b.hi	40db2c <ferror@plt+0xb1cc>  // b.pmore
  40db18:	mov	w0, #0x0                   	// #0
  40db1c:	str	w1, [x20]
  40db20:	ldp	x19, x20, [sp, #16]
  40db24:	ldp	x29, x30, [sp], #48
  40db28:	ret
  40db2c:	mov	w0, #0xffffffff            	// #-1
  40db30:	b	40db20 <ferror@plt+0xb1c0>
  40db34:	mov	w0, #0xffffffff            	// #-1
  40db38:	ret
  40db3c:	nop
  40db40:	rev	w1, w0
  40db44:	neg	w0, w1
  40db48:	bics	w0, w0, w1
  40db4c:	b.ne	40db70 <ferror@plt+0xb210>  // b.any
  40db50:	cbz	w1, 40db68 <ferror@plt+0xb208>
  40db54:	nop
  40db58:	add	w0, w0, #0x1
  40db5c:	lsl	w1, w1, #1
  40db60:	cbnz	w1, 40db58 <ferror@plt+0xb1f8>
  40db64:	ret
  40db68:	mov	w0, #0x0                   	// #0
  40db6c:	ret
  40db70:	mov	w0, #0xffffffff            	// #-1
  40db74:	ret
  40db78:	cbz	x1, 40dbf8 <ferror@plt+0xb298>
  40db7c:	stp	x29, x30, [sp, #-48]!
  40db80:	mov	x29, sp
  40db84:	stp	x19, x20, [sp, #16]
  40db88:	mov	x20, x0
  40db8c:	mov	x19, x1
  40db90:	ldrb	w0, [x1]
  40db94:	cbz	w0, 40dbe8 <ferror@plt+0xb288>
  40db98:	add	x1, sp, #0x28
  40db9c:	mov	x0, x19
  40dba0:	bl	4022a0 <strtoul@plt>
  40dba4:	mov	x1, x0
  40dba8:	ldr	x2, [sp, #40]
  40dbac:	mov	x0, #0xffffffff            	// #4294967295
  40dbb0:	cmp	x1, x0
  40dbb4:	cset	w0, hi  // hi = pmore
  40dbb8:	cmp	x2, #0x0
  40dbbc:	ccmp	x2, x19, #0x4, ne  // ne = any
  40dbc0:	b.eq	40dbe8 <ferror@plt+0xb288>  // b.none
  40dbc4:	ldrb	w2, [x2]
  40dbc8:	cmp	w2, #0x0
  40dbcc:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40dbd0:	b.ne	40dbe8 <ferror@plt+0xb288>  // b.any
  40dbd4:	str	w1, [x20]
  40dbd8:	mov	w0, #0x0                   	// #0
  40dbdc:	ldp	x19, x20, [sp, #16]
  40dbe0:	ldp	x29, x30, [sp], #48
  40dbe4:	ret
  40dbe8:	mov	w0, #0xffffffff            	// #-1
  40dbec:	ldp	x19, x20, [sp, #16]
  40dbf0:	ldp	x29, x30, [sp], #48
  40dbf4:	ret
  40dbf8:	mov	w0, #0xffffffff            	// #-1
  40dbfc:	ret
  40dc00:	stp	x29, x30, [sp, #-80]!
  40dc04:	mov	x29, sp
  40dc08:	stp	x19, x20, [sp, #16]
  40dc0c:	mov	x20, x1
  40dc10:	stp	x21, x22, [sp, #32]
  40dc14:	mov	x22, x2
  40dc18:	str	x23, [sp, #48]
  40dc1c:	mov	x23, x0
  40dc20:	mov	x0, x1
  40dc24:	mov	w1, #0x2e                  	// #46
  40dc28:	str	d8, [sp, #56]
  40dc2c:	bl	402700 <strchr@plt>
  40dc30:	cbz	x0, 40dd40 <ferror@plt+0xb3e0>
  40dc34:	add	x1, sp, #0x48
  40dc38:	mov	x0, x20
  40dc3c:	bl	402310 <strtod@plt>
  40dc40:	fcmpe	d0, #0.0
  40dc44:	fmov	d8, d0
  40dc48:	b.mi	40ddd0 <ferror@plt+0xb470>  // b.first
  40dc4c:	ldr	x21, [sp, #72]
  40dc50:	cmp	x21, #0x0
  40dc54:	ccmp	x21, x20, #0x4, ne  // ne = any
  40dc58:	b.eq	40ddd0 <ferror@plt+0xb470>  // b.none
  40dc5c:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40dc60:	fmov	d0, x0
  40dc64:	fcmp	d8, d0
  40dc68:	b.ne	40dd80 <ferror@plt+0xb420>  // b.any
  40dc6c:	bl	4028c0 <__errno_location@plt>
  40dc70:	ldr	w0, [x0]
  40dc74:	cmp	w0, #0x22
  40dc78:	b.eq	40ddd0 <ferror@plt+0xb470>  // b.none
  40dc7c:	mov	w0, #0x1                   	// #1
  40dc80:	str	w0, [x22]
  40dc84:	mov	w1, #0xffffffff            	// #-1
  40dc88:	ldrb	w0, [x21]
  40dc8c:	cbz	w0, 40ddc8 <ferror@plt+0xb468>
  40dc90:	str	wzr, [x22]
  40dc94:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40dc98:	mov	x0, x21
  40dc9c:	add	x1, x1, #0x3e0
  40dca0:	bl	402530 <strcasecmp@plt>
  40dca4:	cbz	w0, 40dda8 <ferror@plt+0xb448>
  40dca8:	adrp	x1, 417000 <ferror@plt+0x146a0>
  40dcac:	mov	x0, x21
  40dcb0:	add	x1, x1, #0xd40
  40dcb4:	bl	402530 <strcasecmp@plt>
  40dcb8:	cbz	w0, 40dda8 <ferror@plt+0xb448>
  40dcbc:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40dcc0:	mov	x0, x21
  40dcc4:	add	x1, x1, #0xd00
  40dcc8:	bl	402530 <strcasecmp@plt>
  40dccc:	cbz	w0, 40dda8 <ferror@plt+0xb448>
  40dcd0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40dcd4:	mov	x0, x21
  40dcd8:	add	x1, x1, #0xd08
  40dcdc:	bl	402530 <strcasecmp@plt>
  40dce0:	cbz	w0, 40dd10 <ferror@plt+0xb3b0>
  40dce4:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40dce8:	mov	x0, x21
  40dcec:	add	x1, x1, #0xd10
  40dcf0:	bl	402530 <strcasecmp@plt>
  40dcf4:	cbz	w0, 40dd10 <ferror@plt+0xb3b0>
  40dcf8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40dcfc:	mov	x0, x21
  40dd00:	add	x1, x1, #0xd18
  40dd04:	bl	402530 <strcasecmp@plt>
  40dd08:	cbnz	w0, 40ddd0 <ferror@plt+0xb470>
  40dd0c:	nop
  40dd10:	fcvtzu	w1, d8
  40dd14:	ucvtf	d0, w1
  40dd18:	fcmpe	d0, d8
  40dd1c:	b.mi	40ddc8 <ferror@plt+0xb468>  // b.first
  40dd20:	mov	w0, #0x0                   	// #0
  40dd24:	str	w1, [x23]
  40dd28:	ldp	x19, x20, [sp, #16]
  40dd2c:	ldp	x21, x22, [sp, #32]
  40dd30:	ldr	x23, [sp, #48]
  40dd34:	ldr	d8, [sp, #56]
  40dd38:	ldp	x29, x30, [sp], #80
  40dd3c:	ret
  40dd40:	add	x1, sp, #0x48
  40dd44:	mov	x0, x20
  40dd48:	mov	w2, #0x0                   	// #0
  40dd4c:	bl	4022a0 <strtoul@plt>
  40dd50:	ldr	x21, [sp, #72]
  40dd54:	mov	x19, x0
  40dd58:	cmp	x21, #0x0
  40dd5c:	ccmp	x21, x20, #0x4, ne  // ne = any
  40dd60:	b.eq	40ddd0 <ferror@plt+0xb470>  // b.none
  40dd64:	cmn	x0, #0x1
  40dd68:	b.ne	40dd7c <ferror@plt+0xb41c>  // b.any
  40dd6c:	bl	4028c0 <__errno_location@plt>
  40dd70:	ldr	w0, [x0]
  40dd74:	cmp	w0, #0x22
  40dd78:	b.eq	40ddd0 <ferror@plt+0xb470>  // b.none
  40dd7c:	ucvtf	d8, x19
  40dd80:	mov	w0, #0x1                   	// #1
  40dd84:	str	w0, [x22]
  40dd88:	ldrb	w0, [x21]
  40dd8c:	cbz	w0, 40dd10 <ferror@plt+0xb3b0>
  40dd90:	str	wzr, [x22]
  40dd94:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40dd98:	mov	x0, x21
  40dd9c:	add	x1, x1, #0x3e0
  40dda0:	bl	402530 <strcasecmp@plt>
  40dda4:	cbnz	w0, 40dca8 <ferror@plt+0xb348>
  40dda8:	mov	x0, #0x400000000000        	// #70368744177664
  40ddac:	movk	x0, #0x408f, lsl #48
  40ddb0:	fmov	d0, x0
  40ddb4:	fmul	d8, d8, d0
  40ddb8:	fcvtzu	w1, d8
  40ddbc:	ucvtf	d0, w1
  40ddc0:	fcmpe	d0, d8
  40ddc4:	b.pl	40dd20 <ferror@plt+0xb3c0>  // b.nfrst
  40ddc8:	add	w1, w1, #0x1
  40ddcc:	b	40dd20 <ferror@plt+0xb3c0>
  40ddd0:	mov	w0, #0xffffffff            	// #-1
  40ddd4:	b	40dd28 <ferror@plt+0xb3c8>
  40ddd8:	cbz	x1, 40de60 <ferror@plt+0xb500>
  40dddc:	stp	x29, x30, [sp, #-64]!
  40dde0:	mov	x29, sp
  40dde4:	stp	x19, x20, [sp, #16]
  40dde8:	mov	x19, x1
  40ddec:	str	x21, [sp, #32]
  40ddf0:	mov	x21, x0
  40ddf4:	ldrb	w0, [x1]
  40ddf8:	cbz	w0, 40de58 <ferror@plt+0xb4f8>
  40ddfc:	add	x1, sp, #0x38
  40de00:	mov	x0, x19
  40de04:	bl	402710 <strtoull@plt>
  40de08:	mov	x20, x0
  40de0c:	ldr	x1, [sp, #56]
  40de10:	cmp	x1, #0x0
  40de14:	ccmp	x1, x19, #0x4, ne  // ne = any
  40de18:	b.eq	40de58 <ferror@plt+0xb4f8>  // b.none
  40de1c:	ldrb	w0, [x1]
  40de20:	cbnz	w0, 40de58 <ferror@plt+0xb4f8>
  40de24:	cmn	x20, #0x1
  40de28:	b.eq	40de44 <ferror@plt+0xb4e4>  // b.none
  40de2c:	mov	w0, #0x0                   	// #0
  40de30:	str	x20, [x21]
  40de34:	ldp	x19, x20, [sp, #16]
  40de38:	ldr	x21, [sp, #32]
  40de3c:	ldp	x29, x30, [sp], #64
  40de40:	ret
  40de44:	bl	4028c0 <__errno_location@plt>
  40de48:	ldr	w0, [x0]
  40de4c:	cmp	w0, #0x22
  40de50:	b.ne	40de2c <ferror@plt+0xb4cc>  // b.any
  40de54:	nop
  40de58:	mov	w0, #0xffffffff            	// #-1
  40de5c:	b	40de34 <ferror@plt+0xb4d4>
  40de60:	mov	w0, #0xffffffff            	// #-1
  40de64:	ret
  40de68:	cbz	x1, 40dee8 <ferror@plt+0xb588>
  40de6c:	stp	x29, x30, [sp, #-48]!
  40de70:	mov	x29, sp
  40de74:	stp	x19, x20, [sp, #16]
  40de78:	mov	x20, x0
  40de7c:	mov	x19, x1
  40de80:	ldrb	w0, [x1]
  40de84:	cbz	w0, 40ded8 <ferror@plt+0xb578>
  40de88:	add	x1, sp, #0x28
  40de8c:	mov	x0, x19
  40de90:	bl	4022a0 <strtoul@plt>
  40de94:	mov	x1, x0
  40de98:	ldr	x2, [sp, #40]
  40de9c:	mov	x0, #0xffffffff            	// #4294967295
  40dea0:	cmp	x1, x0
  40dea4:	cset	w0, hi  // hi = pmore
  40dea8:	cmp	x2, #0x0
  40deac:	ccmp	x19, x2, #0x4, ne  // ne = any
  40deb0:	b.eq	40ded8 <ferror@plt+0xb578>  // b.none
  40deb4:	ldrb	w2, [x2]
  40deb8:	cmp	w2, #0x0
  40debc:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40dec0:	b.ne	40ded8 <ferror@plt+0xb578>  // b.any
  40dec4:	str	w1, [x20]
  40dec8:	mov	w0, #0x0                   	// #0
  40decc:	ldp	x19, x20, [sp, #16]
  40ded0:	ldp	x29, x30, [sp], #48
  40ded4:	ret
  40ded8:	mov	w0, #0xffffffff            	// #-1
  40dedc:	ldp	x19, x20, [sp, #16]
  40dee0:	ldp	x29, x30, [sp], #48
  40dee4:	ret
  40dee8:	mov	w0, #0xffffffff            	// #-1
  40deec:	ret
  40def0:	cbz	x1, 40df70 <ferror@plt+0xb610>
  40def4:	stp	x29, x30, [sp, #-48]!
  40def8:	mov	x29, sp
  40defc:	stp	x19, x20, [sp, #16]
  40df00:	mov	x20, x0
  40df04:	mov	x19, x1
  40df08:	ldrb	w0, [x1]
  40df0c:	cbz	w0, 40df60 <ferror@plt+0xb600>
  40df10:	add	x1, sp, #0x28
  40df14:	mov	x0, x19
  40df18:	bl	4022a0 <strtoul@plt>
  40df1c:	mov	x1, x0
  40df20:	ldr	x2, [sp, #40]
  40df24:	mov	x0, #0xffff                	// #65535
  40df28:	cmp	x1, x0
  40df2c:	cset	w0, hi  // hi = pmore
  40df30:	cmp	x2, #0x0
  40df34:	ccmp	x2, x19, #0x4, ne  // ne = any
  40df38:	b.eq	40df60 <ferror@plt+0xb600>  // b.none
  40df3c:	ldrb	w2, [x2]
  40df40:	cmp	w2, #0x0
  40df44:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40df48:	b.ne	40df60 <ferror@plt+0xb600>  // b.any
  40df4c:	strh	w1, [x20]
  40df50:	mov	w0, #0x0                   	// #0
  40df54:	ldp	x19, x20, [sp, #16]
  40df58:	ldp	x29, x30, [sp], #48
  40df5c:	ret
  40df60:	mov	w0, #0xffffffff            	// #-1
  40df64:	ldp	x19, x20, [sp, #16]
  40df68:	ldp	x29, x30, [sp], #48
  40df6c:	ret
  40df70:	mov	w0, #0xffffffff            	// #-1
  40df74:	ret
  40df78:	cbz	x1, 40dff4 <ferror@plt+0xb694>
  40df7c:	stp	x29, x30, [sp, #-48]!
  40df80:	mov	x29, sp
  40df84:	stp	x19, x20, [sp, #16]
  40df88:	mov	x20, x0
  40df8c:	mov	x19, x1
  40df90:	ldrb	w0, [x1]
  40df94:	cbz	w0, 40dfe4 <ferror@plt+0xb684>
  40df98:	add	x1, sp, #0x28
  40df9c:	mov	x0, x19
  40dfa0:	bl	4022a0 <strtoul@plt>
  40dfa4:	cmp	x0, #0xff
  40dfa8:	ldr	x2, [sp, #40]
  40dfac:	mov	x1, x0
  40dfb0:	cset	w0, hi  // hi = pmore
  40dfb4:	cmp	x2, #0x0
  40dfb8:	ccmp	x2, x19, #0x4, ne  // ne = any
  40dfbc:	b.eq	40dfe4 <ferror@plt+0xb684>  // b.none
  40dfc0:	ldrb	w2, [x2]
  40dfc4:	cmp	w2, #0x0
  40dfc8:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40dfcc:	b.ne	40dfe4 <ferror@plt+0xb684>  // b.any
  40dfd0:	strb	w1, [x20]
  40dfd4:	mov	w0, #0x0                   	// #0
  40dfd8:	ldp	x19, x20, [sp, #16]
  40dfdc:	ldp	x29, x30, [sp], #48
  40dfe0:	ret
  40dfe4:	mov	w0, #0xffffffff            	// #-1
  40dfe8:	ldp	x19, x20, [sp, #16]
  40dfec:	ldp	x29, x30, [sp], #48
  40dff0:	ret
  40dff4:	mov	w0, #0xffffffff            	// #-1
  40dff8:	ret
  40dffc:	nop
  40e000:	stp	x29, x30, [sp, #-64]!
  40e004:	mov	x29, sp
  40e008:	stp	x19, x20, [sp, #16]
  40e00c:	mov	x19, x1
  40e010:	stp	x21, x22, [sp, #32]
  40e014:	mov	x22, x0
  40e018:	mov	w21, w2
  40e01c:	bl	4028c0 <__errno_location@plt>
  40e020:	str	wzr, [x0]
  40e024:	cbz	x19, 40e098 <ferror@plt+0xb738>
  40e028:	mov	x20, x0
  40e02c:	ldrb	w0, [x19]
  40e030:	cbz	w0, 40e098 <ferror@plt+0xb738>
  40e034:	mov	w2, w21
  40e038:	add	x1, sp, #0x38
  40e03c:	mov	x0, x19
  40e040:	bl	4022f0 <strtoll@plt>
  40e044:	ldr	x2, [sp, #56]
  40e048:	mov	x1, x0
  40e04c:	cmp	x2, #0x0
  40e050:	ccmp	x2, x19, #0x4, ne  // ne = any
  40e054:	b.eq	40e098 <ferror@plt+0xb738>  // b.none
  40e058:	ldrb	w0, [x2]
  40e05c:	cbnz	w0, 40e098 <ferror@plt+0xb738>
  40e060:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40e064:	add	x0, x1, x0
  40e068:	cmn	x0, #0x3
  40e06c:	b.hi	40e088 <ferror@plt+0xb728>  // b.pmore
  40e070:	mov	w0, #0x0                   	// #0
  40e074:	str	x1, [x22]
  40e078:	ldp	x19, x20, [sp, #16]
  40e07c:	ldp	x21, x22, [sp, #32]
  40e080:	ldp	x29, x30, [sp], #64
  40e084:	ret
  40e088:	ldr	w0, [x20]
  40e08c:	cmp	w0, #0x22
  40e090:	b.ne	40e070 <ferror@plt+0xb710>  // b.any
  40e094:	nop
  40e098:	mov	w0, #0xffffffff            	// #-1
  40e09c:	b	40e078 <ferror@plt+0xb718>
  40e0a0:	stp	x29, x30, [sp, #-64]!
  40e0a4:	mov	x29, sp
  40e0a8:	stp	x19, x20, [sp, #16]
  40e0ac:	mov	x19, x1
  40e0b0:	mov	w20, w2
  40e0b4:	str	x21, [sp, #32]
  40e0b8:	mov	x21, x0
  40e0bc:	bl	4028c0 <__errno_location@plt>
  40e0c0:	str	wzr, [x0]
  40e0c4:	cbz	x19, 40e13c <ferror@plt+0xb7dc>
  40e0c8:	ldrb	w0, [x19]
  40e0cc:	cbz	w0, 40e13c <ferror@plt+0xb7dc>
  40e0d0:	mov	w2, w20
  40e0d4:	add	x1, sp, #0x38
  40e0d8:	mov	x0, x19
  40e0dc:	bl	402660 <strtol@plt>
  40e0e0:	ldr	x2, [sp, #56]
  40e0e4:	mov	x1, x0
  40e0e8:	cmp	x2, #0x0
  40e0ec:	ccmp	x2, x19, #0x4, ne  // ne = any
  40e0f0:	b.eq	40e13c <ferror@plt+0xb7dc>  // b.none
  40e0f4:	ldrb	w0, [x2]
  40e0f8:	cbnz	w0, 40e13c <ferror@plt+0xb7dc>
  40e0fc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40e100:	add	x0, x1, x0
  40e104:	cmn	x0, #0x3
  40e108:	mov	w0, #0xffffffff            	// #-1
  40e10c:	b.hi	40e12c <ferror@plt+0xb7cc>  // b.pmore
  40e110:	mov	x0, #0x80000000            	// #2147483648
  40e114:	add	x0, x1, x0
  40e118:	mov	x2, #0xffffffff            	// #4294967295
  40e11c:	cmp	x0, x2
  40e120:	b.hi	40e13c <ferror@plt+0xb7dc>  // b.pmore
  40e124:	mov	w0, #0x0                   	// #0
  40e128:	str	w1, [x21]
  40e12c:	ldp	x19, x20, [sp, #16]
  40e130:	ldr	x21, [sp, #32]
  40e134:	ldp	x29, x30, [sp], #64
  40e138:	ret
  40e13c:	mov	w0, #0xffffffff            	// #-1
  40e140:	b	40e12c <ferror@plt+0xb7cc>
  40e144:	nop
  40e148:	stp	x29, x30, [sp, #-48]!
  40e14c:	mov	x29, sp
  40e150:	str	x19, [sp, #16]
  40e154:	mov	x19, x0
  40e158:	add	x0, sp, #0x28
  40e15c:	bl	40ddd8 <ferror@plt+0xb478>
  40e160:	cbnz	w0, 40e17c <ferror@plt+0xb81c>
  40e164:	ldr	x1, [sp, #40]
  40e168:	rev	w2, w1
  40e16c:	lsr	x1, x1, #32
  40e170:	rev	w1, w1
  40e174:	orr	x1, x1, x2, lsl #32
  40e178:	str	x1, [x19]
  40e17c:	ldr	x19, [sp, #16]
  40e180:	ldp	x29, x30, [sp], #48
  40e184:	ret
  40e188:	stp	x29, x30, [sp, #-48]!
  40e18c:	mov	x29, sp
  40e190:	str	x19, [sp, #16]
  40e194:	mov	x19, x0
  40e198:	add	x0, sp, #0x2c
  40e19c:	bl	40de68 <ferror@plt+0xb508>
  40e1a0:	cbnz	w0, 40e1b0 <ferror@plt+0xb850>
  40e1a4:	ldr	w1, [sp, #44]
  40e1a8:	rev	w1, w1
  40e1ac:	str	w1, [x19]
  40e1b0:	ldr	x19, [sp, #16]
  40e1b4:	ldp	x29, x30, [sp], #48
  40e1b8:	ret
  40e1bc:	nop
  40e1c0:	stp	x29, x30, [sp, #-48]!
  40e1c4:	mov	x29, sp
  40e1c8:	str	x19, [sp, #16]
  40e1cc:	mov	x19, x0
  40e1d0:	add	x0, sp, #0x2e
  40e1d4:	bl	40def0 <ferror@plt+0xb590>
  40e1d8:	cbnz	w0, 40e1e8 <ferror@plt+0xb888>
  40e1dc:	ldrh	w1, [sp, #46]
  40e1e0:	rev16	w1, w1
  40e1e4:	strh	w1, [x19]
  40e1e8:	ldr	x19, [sp, #16]
  40e1ec:	ldp	x29, x30, [sp], #48
  40e1f0:	ret
  40e1f4:	nop
  40e1f8:	stp	x29, x30, [sp, #-80]!
  40e1fc:	mov	x29, sp
  40e200:	stp	x19, x20, [sp, #16]
  40e204:	mov	x19, x1
  40e208:	mov	w20, #0x0                   	// #0
  40e20c:	stp	x21, x22, [sp, #32]
  40e210:	mov	x22, x0
  40e214:	add	x21, sp, #0x40
  40e218:	stp	x23, x24, [sp, #48]
  40e21c:	add	x24, sp, #0x48
  40e220:	mov	x23, #0xffff                	// #65535
  40e224:	mov	x1, x24
  40e228:	mov	x0, x19
  40e22c:	mov	w2, #0x10                  	// #16
  40e230:	bl	4022a0 <strtoul@plt>
  40e234:	rev16	w4, w0
  40e238:	cmp	x0, x23
  40e23c:	b.hi	40e270 <ferror@plt+0xb910>  // b.pmore
  40e240:	ldr	x2, [sp, #72]
  40e244:	cmp	x2, x19
  40e248:	b.eq	40e270 <ferror@plt+0xb910>  // b.none
  40e24c:	ldrb	w3, [x2]
  40e250:	add	x19, x2, #0x1
  40e254:	strh	w4, [x21]
  40e258:	add	x21, x21, #0x2
  40e25c:	cmp	w3, #0x3a
  40e260:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  40e264:	add	w20, w20, #0x1
  40e268:	cbz	w3, 40e288 <ferror@plt+0xb928>
  40e26c:	b.ne	40e224 <ferror@plt+0xb8c4>  // b.any
  40e270:	mov	w0, #0xffffffff            	// #-1
  40e274:	ldp	x19, x20, [sp, #16]
  40e278:	ldp	x21, x22, [sp, #32]
  40e27c:	ldp	x23, x24, [sp, #48]
  40e280:	ldp	x29, x30, [sp], #80
  40e284:	ret
  40e288:	ldr	x1, [sp, #64]
  40e28c:	mov	w0, #0x1                   	// #1
  40e290:	str	x1, [x22]
  40e294:	b	40e274 <ferror@plt+0xb914>
  40e298:	sub	w0, w0, #0x2
  40e29c:	cmp	w0, #0x1a
  40e2a0:	b.hi	40e2b4 <ferror@plt+0xb954>  // b.pmore
  40e2a4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  40e2a8:	add	x1, x1, #0x150
  40e2ac:	ldr	w0, [x1, w0, uxtw #2]
  40e2b0:	ret
  40e2b4:	mov	w0, #0x0                   	// #0
  40e2b8:	ret
  40e2bc:	nop
  40e2c0:	stp	x29, x30, [sp, #-80]!
  40e2c4:	mov	x29, sp
  40e2c8:	stp	x21, x22, [sp, #32]
  40e2cc:	mov	w21, w2
  40e2d0:	mov	x2, #0x108                 	// #264
  40e2d4:	stp	x19, x20, [sp, #16]
  40e2d8:	mov	x20, x1
  40e2dc:	mov	x19, x0
  40e2e0:	mov	w1, #0x0                   	// #0
  40e2e4:	bl	4024e0 <memset@plt>
  40e2e8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40e2ec:	mov	x0, x20
  40e2f0:	add	x1, x1, #0xd20
  40e2f4:	bl	402640 <strcmp@plt>
  40e2f8:	cbnz	w0, 40e384 <ferror@plt+0xba24>
  40e2fc:	and	w0, w21, #0xffffffef
  40e300:	cmp	w0, #0xc
  40e304:	b.eq	40e48c <ferror@plt+0xbb2c>  // b.none
  40e308:	strh	w21, [x19, #6]
  40e30c:	and	w0, w21, #0xffff
  40e310:	bl	40e298 <ferror@plt+0xb938>
  40e314:	cmp	w0, #0x0
  40e318:	add	w1, w0, #0x7
  40e31c:	ldrh	w2, [x19]
  40e320:	csel	w1, w1, w0, lt  // lt = tstop
  40e324:	ldrh	w0, [x19, #6]
  40e328:	orr	w2, w2, #0x1
  40e32c:	mov	w3, #0xfffffffe            	// #-2
  40e330:	asr	w1, w1, #3
  40e334:	strh	w2, [x19]
  40e338:	strh	w1, [x19, #2]
  40e33c:	strh	w3, [x19, #4]
  40e340:	cmp	w0, #0x2
  40e344:	b.eq	40e3bc <ferror@plt+0xba5c>  // b.none
  40e348:	cmp	w0, #0xa
  40e34c:	b.ne	40e450 <ferror@plt+0xbaf0>  // b.any
  40e350:	ldr	w0, [x19, #8]
  40e354:	ldrh	w1, [x19]
  40e358:	cbz	w0, 40e464 <ferror@plt+0xbb04>
  40e35c:	ldrb	w0, [x19, #8]
  40e360:	cmp	w0, #0xff
  40e364:	b.eq	40e3d4 <ferror@plt+0xba74>  // b.none
  40e368:	orr	w1, w1, #0x2
  40e36c:	strh	w1, [x19]
  40e370:	mov	w0, #0x0                   	// #0
  40e374:	ldp	x19, x20, [sp, #16]
  40e378:	ldp	x21, x22, [sp, #32]
  40e37c:	ldp	x29, x30, [sp], #80
  40e380:	ret
  40e384:	adrp	x1, 417000 <ferror@plt+0x146a0>
  40e388:	mov	x0, x20
  40e38c:	add	x1, x1, #0xd90
  40e390:	bl	402640 <strcmp@plt>
  40e394:	cbnz	w0, 40e3e8 <ferror@plt+0xba88>
  40e398:	and	w0, w21, #0xffffffef
  40e39c:	cmp	w0, #0xc
  40e3a0:	b.eq	40e48c <ferror@plt+0xbb2c>  // b.none
  40e3a4:	and	w0, w21, #0xffff
  40e3a8:	mov	w1, #0xfffffffe            	// #-2
  40e3ac:	strh	w1, [x19, #4]
  40e3b0:	cmp	w0, #0x2
  40e3b4:	strh	w0, [x19, #6]
  40e3b8:	b.ne	40e348 <ferror@plt+0xb9e8>  // b.any
  40e3bc:	ldr	w0, [x19, #8]
  40e3c0:	ldrh	w1, [x19]
  40e3c4:	cbz	w0, 40e480 <ferror@plt+0xbb20>
  40e3c8:	and	w0, w0, #0xf0
  40e3cc:	cmp	w0, #0xe0
  40e3d0:	b.ne	40e368 <ferror@plt+0xba08>  // b.any
  40e3d4:	mov	w2, #0xa                   	// #10
  40e3d8:	mov	w0, #0x0                   	// #0
  40e3dc:	orr	w1, w1, w2
  40e3e0:	strh	w1, [x19]
  40e3e4:	b	40e454 <ferror@plt+0xbaf4>
  40e3e8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40e3ec:	mov	x0, x20
  40e3f0:	add	x1, x1, #0xd28
  40e3f4:	bl	402640 <strcmp@plt>
  40e3f8:	cbz	w0, 40e398 <ferror@plt+0xba38>
  40e3fc:	cmp	w21, #0x11
  40e400:	b.eq	40e514 <ferror@plt+0xbbb4>  // b.none
  40e404:	mov	x0, x20
  40e408:	mov	w1, #0x3a                  	// #58
  40e40c:	bl	402700 <strchr@plt>
  40e410:	cbz	x0, 40e494 <ferror@plt+0xbb34>
  40e414:	mov	w0, #0xa                   	// #10
  40e418:	strh	w0, [x19, #6]
  40e41c:	cmp	w21, #0x0
  40e420:	ccmp	w21, #0xa, #0x4, ne  // ne = any
  40e424:	b.ne	40e48c <ferror@plt+0xbb2c>  // b.any
  40e428:	mov	x1, x20
  40e42c:	add	x2, x19, #0x8
  40e430:	mov	w0, #0xa                   	// #10
  40e434:	bl	4026c0 <inet_pton@plt>
  40e438:	cmp	w0, #0x0
  40e43c:	b.le	40e48c <ferror@plt+0xbb2c>
  40e440:	mov	w1, #0xffff0010            	// #-65520
  40e444:	ldrh	w0, [x19, #6]
  40e448:	stur	w1, [x19, #2]
  40e44c:	b	40e340 <ferror@plt+0xb9e0>
  40e450:	mov	w0, #0x0                   	// #0
  40e454:	ldp	x19, x20, [sp, #16]
  40e458:	ldp	x21, x22, [sp, #32]
  40e45c:	ldp	x29, x30, [sp], #80
  40e460:	ret
  40e464:	ldr	w0, [x19, #12]
  40e468:	cbnz	w0, 40e35c <ferror@plt+0xb9fc>
  40e46c:	ldr	w0, [x19, #16]
  40e470:	cbnz	w0, 40e35c <ferror@plt+0xb9fc>
  40e474:	ldr	w0, [x19, #20]
  40e478:	cbnz	w0, 40e35c <ferror@plt+0xb9fc>
  40e47c:	nop
  40e480:	orr	w1, w1, #0x6
  40e484:	strh	w1, [x19]
  40e488:	b	40e454 <ferror@plt+0xbaf4>
  40e48c:	mov	w0, #0xffffffff            	// #-1
  40e490:	b	40e454 <ferror@plt+0xbaf4>
  40e494:	cmp	w21, #0x1c
  40e498:	b.eq	40e558 <ferror@plt+0xbbf8>  // b.none
  40e49c:	mov	w0, #0x2                   	// #2
  40e4a0:	strh	w0, [x19, #6]
  40e4a4:	tst	w21, #0xfffffffd
  40e4a8:	b.ne	40e48c <ferror@plt+0xbb2c>  // b.any
  40e4ac:	add	x22, x19, #0x8
  40e4b0:	str	x23, [sp, #48]
  40e4b4:	add	x23, sp, #0x48
  40e4b8:	mov	x21, #0x0                   	// #0
  40e4bc:	mov	x1, x23
  40e4c0:	mov	x0, x20
  40e4c4:	mov	w2, #0x0                   	// #0
  40e4c8:	bl	4022a0 <strtoul@plt>
  40e4cc:	cmp	x0, #0xff
  40e4d0:	b.hi	40e508 <ferror@plt+0xbba8>  // b.pmore
  40e4d4:	ldr	x2, [sp, #72]
  40e4d8:	cmp	x2, x20
  40e4dc:	b.eq	40e508 <ferror@plt+0xbba8>  // b.none
  40e4e0:	strb	w0, [x22, x21]
  40e4e4:	add	x20, x2, #0x1
  40e4e8:	ldrb	w2, [x2]
  40e4ec:	cmp	w2, #0x2e
  40e4f0:	cset	w0, ne  // ne = any
  40e4f4:	cmp	w21, #0x3
  40e4f8:	cbz	w2, 40e544 <ferror@plt+0xbbe4>
  40e4fc:	csinc	w0, w0, wzr, ne  // ne = any
  40e500:	add	x21, x21, #0x1
  40e504:	cbz	w0, 40e4bc <ferror@plt+0xbb5c>
  40e508:	mov	w0, #0xffffffff            	// #-1
  40e50c:	ldr	x23, [sp, #48]
  40e510:	b	40e454 <ferror@plt+0xbaf4>
  40e514:	mov	x2, x20
  40e518:	add	x0, x19, #0x8
  40e51c:	mov	w1, #0x100                 	// #256
  40e520:	bl	412740 <ferror@plt+0xfde0>
  40e524:	tbnz	w0, #31, 40e48c <ferror@plt+0xbb2c>
  40e528:	and	w1, w0, #0xffff
  40e52c:	mov	w0, #0x0                   	// #0
  40e530:	strh	w1, [x19, #2]
  40e534:	ubfiz	w1, w1, #3, #13
  40e538:	strh	w1, [x19, #4]
  40e53c:	strh	w21, [x19, #6]
  40e540:	b	40e454 <ferror@plt+0xbaf4>
  40e544:	mov	w1, #0xffff0004            	// #-65532
  40e548:	stur	w1, [x19, #2]
  40e54c:	ldrh	w0, [x19, #6]
  40e550:	ldr	x23, [sp, #48]
  40e554:	b	40e340 <ferror@plt+0xb9e0>
  40e558:	strh	w21, [x19, #6]
  40e55c:	mov	x1, x20
  40e560:	mov	w0, w21
  40e564:	add	x2, x19, #0x8
  40e568:	mov	x3, #0x100                 	// #256
  40e56c:	bl	413d58 <ferror@plt+0x113f8>
  40e570:	cmp	w0, #0x0
  40e574:	b.le	40e48c <ferror@plt+0xbb2c>
  40e578:	mov	w1, #0x4                   	// #4
  40e57c:	add	x2, x19, #0x4
  40e580:	movk	w1, #0x14, lsl #16
  40e584:	mov	x0, #0x1                   	// #1
  40e588:	stur	w1, [x19, #2]
  40e58c:	b	40e59c <ferror@plt+0xbc3c>
  40e590:	add	x0, x0, #0x1
  40e594:	cmp	x0, #0x41
  40e598:	b.eq	40e5b8 <ferror@plt+0xbc58>  // b.none
  40e59c:	ldr	w1, [x2, x0, lsl #2]
  40e5a0:	rev	w1, w1
  40e5a4:	tbz	w1, #8, 40e590 <ferror@plt+0xbc30>
  40e5a8:	ubfiz	w1, w0, #2, #14
  40e5ac:	ldrh	w0, [x19, #6]
  40e5b0:	strh	w1, [x19, #2]
  40e5b4:	b	40e340 <ferror@plt+0xb9e0>
  40e5b8:	ldrh	w0, [x19, #6]
  40e5bc:	b	40e340 <ferror@plt+0xb9e0>
  40e5c0:	stp	x29, x30, [sp, #-320]!
  40e5c4:	mov	w2, #0x0                   	// #0
  40e5c8:	mov	x29, sp
  40e5cc:	stp	x19, x20, [sp, #16]
  40e5d0:	mov	x20, x1
  40e5d4:	str	x21, [sp, #32]
  40e5d8:	mov	x21, x0
  40e5dc:	bl	40db78 <ferror@plt+0xb218>
  40e5e0:	mov	w19, w0
  40e5e4:	cbnz	w0, 40e5fc <ferror@plt+0xbc9c>
  40e5e8:	mov	w0, w19
  40e5ec:	ldp	x19, x20, [sp, #16]
  40e5f0:	ldr	x21, [sp, #32]
  40e5f4:	ldp	x29, x30, [sp], #320
  40e5f8:	ret
  40e5fc:	mov	x1, x20
  40e600:	add	x0, sp, #0x38
  40e604:	mov	w2, #0x2                   	// #2
  40e608:	bl	40e2c0 <ferror@plt+0xb960>
  40e60c:	mov	w19, w0
  40e610:	cbnz	w0, 40e644 <ferror@plt+0xbce4>
  40e614:	ldrh	w0, [sp, #62]
  40e618:	cmp	w0, #0x2
  40e61c:	b.ne	40e644 <ferror@plt+0xbce4>  // b.any
  40e620:	ldr	w0, [sp, #64]
  40e624:	bl	40db40 <ferror@plt+0xb1e0>
  40e628:	tbnz	w0, #31, 40e644 <ferror@plt+0xbce4>
  40e62c:	str	w0, [x21]
  40e630:	mov	w0, w19
  40e634:	ldp	x19, x20, [sp, #16]
  40e638:	ldr	x21, [sp, #32]
  40e63c:	ldp	x29, x30, [sp], #320
  40e640:	ret
  40e644:	mov	w19, #0xffffffff            	// #-1
  40e648:	b	40e5e8 <ferror@plt+0xbc88>
  40e64c:	nop
  40e650:	stp	x29, x30, [sp, #-64]!
  40e654:	mov	x29, sp
  40e658:	stp	x19, x20, [sp, #16]
  40e65c:	mov	x19, x0
  40e660:	mov	x0, x1
  40e664:	stp	x21, x22, [sp, #32]
  40e668:	mov	x21, x1
  40e66c:	mov	w22, w2
  40e670:	mov	w1, #0x2f                  	// #47
  40e674:	bl	402700 <strchr@plt>
  40e678:	cbz	x0, 40e710 <ferror@plt+0xbdb0>
  40e67c:	mov	x20, x0
  40e680:	strb	wzr, [x0]
  40e684:	mov	x1, x21
  40e688:	mov	w2, w22
  40e68c:	mov	x0, x19
  40e690:	bl	40e2c0 <ferror@plt+0xb960>
  40e694:	mov	w1, #0x2f                  	// #47
  40e698:	strb	w1, [x20]
  40e69c:	cbz	w0, 40e6b0 <ferror@plt+0xbd50>
  40e6a0:	ldp	x19, x20, [sp, #16]
  40e6a4:	ldp	x21, x22, [sp, #32]
  40e6a8:	ldp	x29, x30, [sp], #64
  40e6ac:	ret
  40e6b0:	ldrh	w0, [x19, #6]
  40e6b4:	bl	40e298 <ferror@plt+0xb938>
  40e6b8:	mov	w21, w0
  40e6bc:	ldrsh	w1, [x19, #4]
  40e6c0:	cmn	w1, #0x2
  40e6c4:	b.eq	40e750 <ferror@plt+0xbdf0>  // b.none
  40e6c8:	add	x1, x20, #0x1
  40e6cc:	add	x0, sp, #0x3c
  40e6d0:	bl	40e5c0 <ferror@plt+0xbc60>
  40e6d4:	cbnz	w0, 40e750 <ferror@plt+0xbdf0>
  40e6d8:	ldr	w1, [sp, #60]
  40e6dc:	cmp	w1, w21
  40e6e0:	b.hi	40e750 <ferror@plt+0xbdf0>  // b.pmore
  40e6e4:	sxth	w1, w1
  40e6e8:	mov	w2, #0x1                   	// #1
  40e6ec:	ldrh	w3, [x19]
  40e6f0:	mov	w0, #0x0                   	// #0
  40e6f4:	strh	w1, [x19, #4]
  40e6f8:	orr	w1, w2, w3
  40e6fc:	strh	w1, [x19]
  40e700:	ldp	x19, x20, [sp, #16]
  40e704:	ldp	x21, x22, [sp, #32]
  40e708:	ldp	x29, x30, [sp], #64
  40e70c:	ret
  40e710:	mov	w2, w22
  40e714:	mov	x1, x21
  40e718:	mov	x0, x19
  40e71c:	bl	40e2c0 <ferror@plt+0xb960>
  40e720:	cbnz	w0, 40e6a0 <ferror@plt+0xbd40>
  40e724:	ldrh	w0, [x19, #6]
  40e728:	bl	40e298 <ferror@plt+0xb938>
  40e72c:	ldrsh	w1, [x19, #4]
  40e730:	cmn	w1, #0x2
  40e734:	b.eq	40e744 <ferror@plt+0xbde4>  // b.none
  40e738:	sxth	w1, w0
  40e73c:	mov	w2, #0x0                   	// #0
  40e740:	b	40e6ec <ferror@plt+0xbd8c>
  40e744:	mov	w1, #0x0                   	// #0
  40e748:	mov	w2, #0x0                   	// #0
  40e74c:	b	40e6ec <ferror@plt+0xbd8c>
  40e750:	mov	w0, #0xffffffff            	// #-1
  40e754:	b	40e6a0 <ferror@plt+0xbd40>
  40e758:	mov	x3, x0
  40e75c:	ldrh	w0, [x1]
  40e760:	sub	w0, w0, #0x4
  40e764:	cmp	w0, #0xa
  40e768:	b.eq	40e840 <ferror@plt+0xbee0>  // b.none
  40e76c:	b.hi	40e7d0 <ferror@plt+0xbe70>  // b.pmore
  40e770:	cmp	w0, #0x2
  40e774:	b.eq	40e8ac <ferror@plt+0xbf4c>  // b.none
  40e778:	cmp	w0, #0x4
  40e77c:	b.ne	40e838 <ferror@plt+0xbed8>  // b.any
  40e780:	mov	w4, #0x2                   	// #2
  40e784:	strh	w0, [x3, #2]
  40e788:	strh	w4, [x3, #6]
  40e78c:	ldr	w0, [x1, #4]
  40e790:	str	w0, [x3, #8]
  40e794:	cbz	w2, 40e7a0 <ferror@plt+0xbe40>
  40e798:	cmp	w2, #0x2
  40e79c:	b.ne	40e8e0 <ferror@plt+0xbf80>  // b.any
  40e7a0:	mov	w0, #0xffffffff            	// #-1
  40e7a4:	strh	w0, [x3, #4]
  40e7a8:	ldr	w0, [x3, #8]
  40e7ac:	strh	wzr, [x3]
  40e7b0:	cbz	w0, 40e828 <ferror@plt+0xbec8>
  40e7b4:	and	w0, w0, #0xf0
  40e7b8:	cmp	w0, #0xe0
  40e7bc:	b.eq	40e89c <ferror@plt+0xbf3c>  // b.none
  40e7c0:	mov	w1, #0x2                   	// #2
  40e7c4:	mov	w0, #0x0                   	// #0
  40e7c8:	strh	w1, [x3]
  40e7cc:	ret
  40e7d0:	cmp	w0, #0x10
  40e7d4:	b.ne	40e838 <ferror@plt+0xbed8>  // b.any
  40e7d8:	add	x1, x1, #0x4
  40e7dc:	mov	w4, #0xa                   	// #10
  40e7e0:	strh	w0, [x3, #2]
  40e7e4:	strh	w4, [x3, #6]
  40e7e8:	ldp	x0, x1, [x1]
  40e7ec:	stp	x0, x1, [x3, #8]
  40e7f0:	cbz	w2, 40e7fc <ferror@plt+0xbe9c>
  40e7f4:	cmp	w2, #0xa
  40e7f8:	b.ne	40e8e0 <ferror@plt+0xbf80>  // b.any
  40e7fc:	mov	w0, #0xffffffff            	// #-1
  40e800:	strh	w0, [x3, #4]
  40e804:	ldr	w0, [x3, #8]
  40e808:	strh	wzr, [x3]
  40e80c:	cbnz	w0, 40e890 <ferror@plt+0xbf30>
  40e810:	ldr	w0, [x3, #12]
  40e814:	cbnz	w0, 40e890 <ferror@plt+0xbf30>
  40e818:	ldr	w0, [x3, #16]
  40e81c:	cbnz	w0, 40e890 <ferror@plt+0xbf30>
  40e820:	ldr	w0, [x3, #20]
  40e824:	cbnz	w0, 40e890 <ferror@plt+0xbf30>
  40e828:	mov	w1, #0x6                   	// #6
  40e82c:	mov	w0, #0x0                   	// #0
  40e830:	strh	w1, [x3]
  40e834:	ret
  40e838:	mov	w0, #0xffffffff            	// #-1
  40e83c:	ret
  40e840:	mov	w4, #0x4                   	// #4
  40e844:	strh	w0, [x3, #2]
  40e848:	strh	w4, [x3, #6]
  40e84c:	mov	w0, #0x4                   	// #4
  40e850:	mov	w4, w0
  40e854:	ldur	x5, [x1, #4]
  40e858:	str	x5, [x3, #8]
  40e85c:	ldrh	w1, [x1, #12]
  40e860:	strh	w1, [x3, #16]
  40e864:	cbz	w2, 40e8cc <ferror@plt+0xbf6c>
  40e868:	cmp	w2, w0
  40e86c:	b.ne	40e8e0 <ferror@plt+0xbf80>  // b.any
  40e870:	mov	w0, #0xffffffff            	// #-1
  40e874:	strh	wzr, [x3]
  40e878:	strh	w0, [x3, #4]
  40e87c:	cmp	w4, #0xa
  40e880:	mov	w0, #0x0                   	// #0
  40e884:	b.ne	40e7cc <ferror@plt+0xbe6c>  // b.any
  40e888:	ldr	w0, [x3, #8]
  40e88c:	cbz	w0, 40e810 <ferror@plt+0xbeb0>
  40e890:	ldrb	w0, [x3, #8]
  40e894:	cmp	w0, #0xff
  40e898:	b.ne	40e7c0 <ferror@plt+0xbe60>  // b.any
  40e89c:	mov	w1, #0xa                   	// #10
  40e8a0:	mov	w0, #0x0                   	// #0
  40e8a4:	strh	w1, [x3]
  40e8a8:	ret
  40e8ac:	mov	w4, #0xc                   	// #12
  40e8b0:	strh	w0, [x3, #2]
  40e8b4:	strh	w4, [x3, #6]
  40e8b8:	mov	w0, #0xc                   	// #12
  40e8bc:	mov	w4, w0
  40e8c0:	ldrh	w1, [x1, #4]
  40e8c4:	strh	w1, [x3, #8]
  40e8c8:	cbnz	w2, 40e868 <ferror@plt+0xbf08>
  40e8cc:	mov	w1, #0xffffffff            	// #-1
  40e8d0:	mov	w0, #0x0                   	// #0
  40e8d4:	strh	wzr, [x3]
  40e8d8:	strh	w1, [x3, #4]
  40e8dc:	ret
  40e8e0:	mov	w0, #0xfffffffe            	// #-2
  40e8e4:	ret
  40e8e8:	stp	x29, x30, [sp, #-304]!
  40e8ec:	mov	w2, #0x2                   	// #2
  40e8f0:	mov	x29, sp
  40e8f4:	str	x19, [sp, #16]
  40e8f8:	mov	x19, x0
  40e8fc:	mov	x1, x19
  40e900:	add	x0, sp, #0x28
  40e904:	bl	40e2c0 <ferror@plt+0xb960>
  40e908:	cbnz	w0, 40e91c <ferror@plt+0xbfbc>
  40e90c:	ldr	w0, [sp, #48]
  40e910:	ldr	x19, [sp, #16]
  40e914:	ldp	x29, x30, [sp], #304
  40e918:	ret
  40e91c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40e920:	mov	x2, x19
  40e924:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40e928:	add	x1, x1, #0xd30
  40e92c:	ldr	x0, [x0, #3976]
  40e930:	ldr	x0, [x0]
  40e934:	bl	402920 <fprintf@plt>
  40e938:	mov	w0, #0x1                   	// #1
  40e93c:	bl	4022c0 <exit@plt>
  40e940:	stp	x29, x30, [sp, #-16]!
  40e944:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40e948:	mov	x2, #0x30                  	// #48
  40e94c:	mov	x29, sp
  40e950:	ldr	x3, [x3, #3976]
  40e954:	mov	x1, #0x1                   	// #1
  40e958:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40e95c:	add	x0, x0, #0xd68
  40e960:	ldr	x3, [x3]
  40e964:	bl	402720 <fwrite@plt>
  40e968:	mov	w0, #0xffffffff            	// #-1
  40e96c:	bl	4022c0 <exit@plt>
  40e970:	stp	x29, x30, [sp, #-16]!
  40e974:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40e978:	mov	x2, x0
  40e97c:	mov	x29, sp
  40e980:	ldr	x3, [x3, #3976]
  40e984:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40e988:	add	x1, x1, #0xda0
  40e98c:	ldr	x0, [x3]
  40e990:	bl	402920 <fprintf@plt>
  40e994:	mov	w0, #0xffffffff            	// #-1
  40e998:	bl	4022c0 <exit@plt>
  40e99c:	nop
  40e9a0:	stp	x29, x30, [sp, #-16]!
  40e9a4:	adrp	x4, 430000 <ferror@plt+0x2d6a0>
  40e9a8:	mov	x3, x0
  40e9ac:	mov	x29, sp
  40e9b0:	ldr	x4, [x4, #3976]
  40e9b4:	mov	x2, x1
  40e9b8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40e9bc:	add	x1, x1, #0xdc8
  40e9c0:	ldr	x0, [x4]
  40e9c4:	bl	402920 <fprintf@plt>
  40e9c8:	mov	w0, #0xffffffff            	// #-1
  40e9cc:	bl	4022c0 <exit@plt>
  40e9d0:	stp	x29, x30, [sp, #-16]!
  40e9d4:	adrp	x4, 430000 <ferror@plt+0x2d6a0>
  40e9d8:	mov	x2, x0
  40e9dc:	mov	x29, sp
  40e9e0:	ldr	x4, [x4, #3976]
  40e9e4:	mov	x3, x1
  40e9e8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40e9ec:	add	x1, x1, #0xdf0
  40e9f0:	ldr	x0, [x4]
  40e9f4:	bl	402920 <fprintf@plt>
  40e9f8:	mov	w0, #0xffffffff            	// #-1
  40e9fc:	bl	4022c0 <exit@plt>
  40ea00:	stp	x29, x30, [sp, #-16]!
  40ea04:	adrp	x4, 430000 <ferror@plt+0x2d6a0>
  40ea08:	mov	x2, x0
  40ea0c:	mov	x29, sp
  40ea10:	ldr	x4, [x4, #3976]
  40ea14:	mov	x3, x1
  40ea18:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40ea1c:	add	x1, x1, #0xe28
  40ea20:	ldr	x0, [x4]
  40ea24:	bl	402920 <fprintf@plt>
  40ea28:	mov	w0, #0xffffffff            	// #-1
  40ea2c:	bl	4022c0 <exit@plt>
  40ea30:	stp	x29, x30, [sp, #-16]!
  40ea34:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40ea38:	mov	x2, x0
  40ea3c:	mov	x29, sp
  40ea40:	ldr	x3, [x3, #3976]
  40ea44:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40ea48:	add	x1, x1, #0xe60
  40ea4c:	ldr	x0, [x3]
  40ea50:	bl	402920 <fprintf@plt>
  40ea54:	mov	w0, #0xffffffff            	// #-1
  40ea58:	ldp	x29, x30, [sp], #16
  40ea5c:	ret
  40ea60:	stp	x29, x30, [sp, #-32]!
  40ea64:	mov	x29, sp
  40ea68:	stp	x19, x20, [sp, #16]
  40ea6c:	mov	x20, x0
  40ea70:	bl	4022b0 <strlen@plt>
  40ea74:	cmp	x0, #0xf
  40ea78:	b.hi	40eaac <ferror@plt+0xc14c>  // b.pmore
  40ea7c:	ldrb	w19, [x20]
  40ea80:	cbnz	w19, 40eaa4 <ferror@plt+0xc144>
  40ea84:	b	40eaac <ferror@plt+0xc14c>
  40ea88:	bl	402650 <__ctype_b_loc@plt>
  40ea8c:	ubfiz	x19, x19, #1, #8
  40ea90:	ldr	x0, [x0]
  40ea94:	ldrh	w0, [x0, x19]
  40ea98:	tbnz	w0, #13, 40eaac <ferror@plt+0xc14c>
  40ea9c:	ldrb	w19, [x20, #1]!
  40eaa0:	cbz	w19, 40eabc <ferror@plt+0xc15c>
  40eaa4:	cmp	w19, #0x2f
  40eaa8:	b.ne	40ea88 <ferror@plt+0xc128>  // b.any
  40eaac:	mov	w0, #0xffffffff            	// #-1
  40eab0:	ldp	x19, x20, [sp, #16]
  40eab4:	ldp	x29, x30, [sp], #32
  40eab8:	ret
  40eabc:	mov	w0, #0x0                   	// #0
  40eac0:	ldp	x19, x20, [sp, #16]
  40eac4:	ldp	x29, x30, [sp], #32
  40eac8:	ret
  40eacc:	nop
  40ead0:	stp	x29, x30, [sp, #-32]!
  40ead4:	mov	x29, sp
  40ead8:	stp	x19, x20, [sp, #16]
  40eadc:	ldrb	w19, [x0]
  40eae0:	cbz	w19, 40eb10 <ferror@plt+0xc1b0>
  40eae4:	mov	x20, x0
  40eae8:	b	40eb08 <ferror@plt+0xc1a8>
  40eaec:	bl	402650 <__ctype_b_loc@plt>
  40eaf0:	ubfiz	x19, x19, #1, #8
  40eaf4:	ldr	x0, [x0]
  40eaf8:	ldrh	w0, [x0, x19]
  40eafc:	tbnz	w0, #13, 40eb10 <ferror@plt+0xc1b0>
  40eb00:	ldrb	w19, [x20, #1]!
  40eb04:	cbz	w19, 40eb20 <ferror@plt+0xc1c0>
  40eb08:	cmp	w19, #0x2f
  40eb0c:	b.ne	40eaec <ferror@plt+0xc18c>  // b.any
  40eb10:	mov	w0, #0xffffffff            	// #-1
  40eb14:	ldp	x19, x20, [sp, #16]
  40eb18:	ldp	x29, x30, [sp], #32
  40eb1c:	ret
  40eb20:	mov	w0, #0x0                   	// #0
  40eb24:	ldp	x19, x20, [sp, #16]
  40eb28:	ldp	x29, x30, [sp], #32
  40eb2c:	ret
  40eb30:	stp	x29, x30, [sp, #-48]!
  40eb34:	mov	x29, sp
  40eb38:	stp	x19, x20, [sp, #16]
  40eb3c:	mov	x20, x1
  40eb40:	str	x21, [sp, #32]
  40eb44:	mov	x21, x0
  40eb48:	mov	x0, x1
  40eb4c:	bl	40ea60 <ferror@plt+0xc100>
  40eb50:	mov	w19, w0
  40eb54:	cbz	w0, 40eb6c <ferror@plt+0xc20c>
  40eb58:	mov	w0, w19
  40eb5c:	ldp	x19, x20, [sp, #16]
  40eb60:	ldr	x21, [sp, #32]
  40eb64:	ldp	x29, x30, [sp], #48
  40eb68:	ret
  40eb6c:	mov	x1, x20
  40eb70:	mov	x0, x21
  40eb74:	mov	x2, #0x10                  	// #16
  40eb78:	bl	402860 <strncpy@plt>
  40eb7c:	mov	w0, w19
  40eb80:	ldp	x19, x20, [sp, #16]
  40eb84:	ldr	x21, [sp, #32]
  40eb88:	ldp	x29, x30, [sp], #48
  40eb8c:	ret
  40eb90:	stp	x29, x30, [sp, #-32]!
  40eb94:	mov	x29, sp
  40eb98:	str	x19, [sp, #16]
  40eb9c:	cbz	x1, 40ebc0 <ferror@plt+0xc260>
  40eba0:	add	x19, x1, #0x4
  40eba4:	mov	x0, x19
  40eba8:	bl	40ea60 <ferror@plt+0xc100>
  40ebac:	cmp	w0, #0x0
  40ebb0:	csel	x0, x19, xzr, eq  // eq = none
  40ebb4:	ldr	x19, [sp, #16]
  40ebb8:	ldp	x29, x30, [sp], #32
  40ebbc:	ret
  40ebc0:	mov	w19, w0
  40ebc4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40ebc8:	mov	w2, w19
  40ebcc:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40ebd0:	ldr	x0, [x0, #3976]
  40ebd4:	add	x1, x1, #0xe80
  40ebd8:	ldr	x0, [x0]
  40ebdc:	bl	402920 <fprintf@plt>
  40ebe0:	mov	w0, w19
  40ebe4:	bl	412170 <ferror@plt+0xf810>
  40ebe8:	mov	x19, x0
  40ebec:	mov	x0, x19
  40ebf0:	bl	40ea60 <ferror@plt+0xc100>
  40ebf4:	cmp	w0, #0x0
  40ebf8:	csel	x0, x19, xzr, eq  // eq = none
  40ebfc:	ldr	x19, [sp, #16]
  40ec00:	ldp	x29, x30, [sp], #32
  40ec04:	ret
  40ec08:	ldrb	w3, [x0]
  40ec0c:	cbz	w3, 40ec48 <ferror@plt+0xc2e8>
  40ec10:	ldrb	w2, [x1]
  40ec14:	sub	x4, x0, #0x1
  40ec18:	mov	x0, #0x1                   	// #1
  40ec1c:	cbnz	w2, 40ec34 <ferror@plt+0xc2d4>
  40ec20:	b	40ec3c <ferror@plt+0xc2dc>
  40ec24:	ldrb	w2, [x1, x0]
  40ec28:	add	x0, x0, #0x1
  40ec2c:	ldrb	w3, [x4, x0]
  40ec30:	cbz	w2, 40ec3c <ferror@plt+0xc2dc>
  40ec34:	cmp	w3, w2
  40ec38:	b.eq	40ec24 <ferror@plt+0xc2c4>  // b.none
  40ec3c:	cmp	w3, #0x0
  40ec40:	cset	w0, ne  // ne = any
  40ec44:	ret
  40ec48:	mov	w0, #0x1                   	// #1
  40ec4c:	ret
  40ec50:	stp	x29, x30, [sp, #-48]!
  40ec54:	cmp	wzr, w2, asr #5
  40ec58:	mov	x29, sp
  40ec5c:	stp	x19, x20, [sp, #16]
  40ec60:	add	x20, x1, #0x8
  40ec64:	and	w19, w2, #0x1f
  40ec68:	stp	x21, x22, [sp, #32]
  40ec6c:	add	x21, x0, #0x8
  40ec70:	asr	w22, w2, #5
  40ec74:	b.eq	40ec90 <ferror@plt+0xc330>  // b.none
  40ec78:	lsl	w2, w22, #2
  40ec7c:	mov	x1, x20
  40ec80:	mov	x0, x21
  40ec84:	sxtw	x2, w2
  40ec88:	bl	402620 <memcmp@plt>
  40ec8c:	cbnz	w0, 40ecd0 <ferror@plt+0xc370>
  40ec90:	cbz	w19, 40ecbc <ferror@plt+0xc35c>
  40ec94:	sxtw	x22, w22
  40ec98:	neg	w2, w19
  40ec9c:	mov	w19, #0xffffffff            	// #-1
  40eca0:	lsl	w2, w19, w2
  40eca4:	rev	w2, w2
  40eca8:	ldr	w0, [x21, x22, lsl #2]
  40ecac:	ldr	w1, [x20, x22, lsl #2]
  40ecb0:	eor	w0, w0, w1
  40ecb4:	tst	w0, w2
  40ecb8:	cset	w19, ne  // ne = any
  40ecbc:	mov	w0, w19
  40ecc0:	ldp	x19, x20, [sp, #16]
  40ecc4:	ldp	x21, x22, [sp, #32]
  40ecc8:	ldp	x29, x30, [sp], #48
  40eccc:	ret
  40ecd0:	mov	w19, #0xffffffff            	// #-1
  40ecd4:	mov	w0, w19
  40ecd8:	ldp	x19, x20, [sp, #16]
  40ecdc:	ldp	x21, x22, [sp, #32]
  40ece0:	ldp	x29, x30, [sp], #48
  40ece4:	ret
  40ece8:	cbz	x1, 40ed40 <ferror@plt+0xc3e0>
  40ecec:	stp	x29, x30, [sp, #-304]!
  40ecf0:	mov	x29, sp
  40ecf4:	ldrh	w2, [x0, #6]
  40ecf8:	stp	x19, x20, [sp, #16]
  40ecfc:	mov	x19, x0
  40ed00:	mov	w0, #0x0                   	// #0
  40ed04:	cbz	w2, 40ed34 <ferror@plt+0xc3d4>
  40ed08:	ldrsh	w3, [x19, #4]
  40ed0c:	cmp	w3, #0x0
  40ed10:	b.le	40ed34 <ferror@plt+0xc3d4>
  40ed14:	add	x20, sp, #0x28
  40ed18:	mov	x0, x20
  40ed1c:	bl	40e758 <ferror@plt+0xbdf8>
  40ed20:	cbnz	w0, 40ed48 <ferror@plt+0xc3e8>
  40ed24:	ldrsh	w2, [x19, #4]
  40ed28:	mov	x0, x20
  40ed2c:	mov	x1, x19
  40ed30:	bl	40ec50 <ferror@plt+0xc2f0>
  40ed34:	ldp	x19, x20, [sp, #16]
  40ed38:	ldp	x29, x30, [sp], #304
  40ed3c:	ret
  40ed40:	mov	w0, #0x0                   	// #0
  40ed44:	ret
  40ed48:	mov	w0, #0xffffffff            	// #-1
  40ed4c:	b	40ed34 <ferror@plt+0xc3d4>
  40ed50:	sub	sp, sp, #0x430
  40ed54:	stp	x29, x30, [sp]
  40ed58:	mov	x29, sp
  40ed5c:	stp	x19, x20, [sp, #16]
  40ed60:	adrp	x19, 41a000 <ferror@plt+0x176a0>
  40ed64:	add	x19, x19, #0xeb0
  40ed68:	mov	x0, x19
  40ed6c:	bl	4028d0 <getenv@plt>
  40ed70:	cbz	x0, 40ede0 <ferror@plt+0xc480>
  40ed74:	mov	x0, x19
  40ed78:	bl	4028d0 <getenv@plt>
  40ed7c:	mov	w2, #0xa                   	// #10
  40ed80:	mov	x1, #0x0                   	// #0
  40ed84:	bl	402660 <strtol@plt>
  40ed88:	mov	w19, w0
  40ed8c:	cbz	w0, 40edc8 <ferror@plt+0xc468>
  40ed90:	mov	w0, w19
  40ed94:	ldp	x29, x30, [sp]
  40ed98:	ldp	x19, x20, [sp, #16]
  40ed9c:	add	sp, sp, #0x430
  40eda0:	ret
  40eda4:	ldr	w1, [sp, #40]
  40eda8:	mov	w0, #0x4240                	// #16960
  40edac:	movk	w0, #0xf, lsl #16
  40edb0:	cmp	w1, w0
  40edb4:	b.ne	40ee4c <ferror@plt+0xc4ec>  // b.any
  40edb8:	ldr	w19, [sp, #44]
  40edbc:	mov	x0, x20
  40edc0:	bl	402440 <fclose@plt>
  40edc4:	cbnz	w19, 40ed90 <ferror@plt+0xc430>
  40edc8:	mov	w19, #0x64                  	// #100
  40edcc:	mov	w0, w19
  40edd0:	ldp	x29, x30, [sp]
  40edd4:	ldp	x19, x20, [sp, #16]
  40edd8:	add	sp, sp, #0x430
  40eddc:	ret
  40ede0:	adrp	x19, 41a000 <ferror@plt+0x176a0>
  40ede4:	add	x19, x19, #0xeb8
  40ede8:	mov	x0, x19
  40edec:	bl	4028d0 <getenv@plt>
  40edf0:	cbz	x0, 40ee6c <ferror@plt+0xc50c>
  40edf4:	mov	x0, x19
  40edf8:	add	x19, sp, #0x30
  40edfc:	bl	4028d0 <getenv@plt>
  40ee00:	mov	x3, x0
  40ee04:	adrp	x2, 418000 <ferror@plt+0x156a0>
  40ee08:	mov	x0, x19
  40ee0c:	add	x2, x2, #0x1f0
  40ee10:	mov	x1, #0x3ff                 	// #1023
  40ee14:	bl	402400 <snprintf@plt>
  40ee18:	mov	x0, x19
  40ee1c:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40ee20:	add	x1, x1, #0x4a0
  40ee24:	bl	402780 <fopen64@plt>
  40ee28:	mov	x20, x0
  40ee2c:	cbz	x0, 40edc8 <ferror@plt+0xc468>
  40ee30:	add	x3, sp, #0x2c
  40ee34:	add	x2, sp, #0x28
  40ee38:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40ee3c:	add	x1, x1, #0xef0
  40ee40:	bl	402490 <__isoc99_fscanf@plt>
  40ee44:	cmp	w0, #0x2
  40ee48:	b.eq	40eda4 <ferror@plt+0xc444>  // b.none
  40ee4c:	mov	x0, x20
  40ee50:	mov	w19, #0x64                  	// #100
  40ee54:	bl	402440 <fclose@plt>
  40ee58:	mov	w0, w19
  40ee5c:	ldp	x29, x30, [sp]
  40ee60:	ldp	x19, x20, [sp, #16]
  40ee64:	add	sp, sp, #0x430
  40ee68:	ret
  40ee6c:	adrp	x19, 417000 <ferror@plt+0x146a0>
  40ee70:	add	x19, x19, #0xc38
  40ee74:	mov	x0, x19
  40ee78:	bl	4028d0 <getenv@plt>
  40ee7c:	cbz	x0, 40eea8 <ferror@plt+0xc548>
  40ee80:	mov	x0, x19
  40ee84:	add	x19, sp, #0x30
  40ee88:	bl	4028d0 <getenv@plt>
  40ee8c:	mov	x3, x0
  40ee90:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40ee94:	mov	x0, x19
  40ee98:	add	x2, x2, #0xec8
  40ee9c:	mov	x1, #0x3ff                 	// #1023
  40eea0:	bl	402400 <snprintf@plt>
  40eea4:	b	40ee18 <ferror@plt+0xc4b8>
  40eea8:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40eeac:	add	x0, x0, #0xed8
  40eeb0:	add	x19, sp, #0x30
  40eeb4:	ldp	x2, x3, [x0]
  40eeb8:	stp	x2, x3, [sp, #48]
  40eebc:	ldrb	w0, [x0, #16]
  40eec0:	strb	w0, [sp, #64]
  40eec4:	b	40ee18 <ferror@plt+0xc4b8>
  40eec8:	stp	x29, x30, [sp, #-16]!
  40eecc:	mov	w0, #0x2                   	// #2
  40eed0:	mov	x29, sp
  40eed4:	bl	4027c0 <sysconf@plt>
  40eed8:	ldp	x29, x30, [sp], #16
  40eedc:	ret
  40eee0:	mov	x6, x2
  40eee4:	cmp	w0, #0x11
  40eee8:	mov	x2, x3
  40eeec:	b.eq	40ef48 <ferror@plt+0xc5e8>  // b.none
  40eef0:	b.gt	40ef14 <ferror@plt+0xc5b4>
  40eef4:	cmp	w0, #0x7
  40eef8:	b.eq	40ef28 <ferror@plt+0xc5c8>  // b.none
  40eefc:	and	w5, w0, #0xfffffff7
  40ef00:	cmp	w5, #0x2
  40ef04:	b.ne	40ef3c <ferror@plt+0xc5dc>  // b.any
  40ef08:	mov	w3, w4
  40ef0c:	mov	x1, x6
  40ef10:	b	402940 <inet_ntop@plt>
  40ef14:	cmp	w0, #0x1c
  40ef18:	b.ne	40ef3c <ferror@plt+0xc5dc>  // b.any
  40ef1c:	sxtw	x3, w4
  40ef20:	mov	x1, x6
  40ef24:	b	413c60 <ferror@plt+0x11300>
  40ef28:	ldrh	w0, [x6]
  40ef2c:	cmp	w0, #0x2
  40ef30:	b.eq	40ef60 <ferror@plt+0xc600>  // b.none
  40ef34:	cmp	w0, #0xa
  40ef38:	b.eq	40ef54 <ferror@plt+0xc5f4>  // b.none
  40ef3c:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40ef40:	add	x0, x0, #0x1a8
  40ef44:	ret
  40ef48:	mov	x0, x6
  40ef4c:	mov	w2, #0xffff                	// #65535
  40ef50:	b	412610 <ferror@plt+0xfcb0>
  40ef54:	mov	w3, w4
  40ef58:	add	x1, x6, #0x8
  40ef5c:	b	402940 <inet_ntop@plt>
  40ef60:	mov	w3, w4
  40ef64:	add	x1, x6, #0x4
  40ef68:	b	402940 <inet_ntop@plt>
  40ef6c:	nop
  40ef70:	adrp	x3, 437000 <stdin@@GLIBC_2.17+0x2220>
  40ef74:	mov	w4, #0x100                 	// #256
  40ef78:	add	x3, x3, #0xb90
  40ef7c:	b	40eee0 <ferror@plt+0xc580>
  40ef80:	stp	x29, x30, [sp, #-32]!
  40ef84:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40ef88:	add	x1, x1, #0x28
  40ef8c:	mov	x29, sp
  40ef90:	str	x19, [sp, #16]
  40ef94:	mov	x19, x0
  40ef98:	bl	402640 <strcmp@plt>
  40ef9c:	mov	w1, #0x2                   	// #2
  40efa0:	cbz	w0, 40f020 <ferror@plt+0xc6c0>
  40efa4:	mov	x0, x19
  40efa8:	adrp	x1, 419000 <ferror@plt+0x166a0>
  40efac:	add	x1, x1, #0x0
  40efb0:	bl	402640 <strcmp@plt>
  40efb4:	mov	w1, #0xa                   	// #10
  40efb8:	cbz	w0, 40f020 <ferror@plt+0xc6c0>
  40efbc:	mov	x0, x19
  40efc0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  40efc4:	add	x1, x1, #0x378
  40efc8:	bl	402640 <strcmp@plt>
  40efcc:	mov	w1, #0x11                  	// #17
  40efd0:	cbz	w0, 40f020 <ferror@plt+0xc6c0>
  40efd4:	mov	x0, x19
  40efd8:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40efdc:	add	x1, x1, #0xf08
  40efe0:	bl	402640 <strcmp@plt>
  40efe4:	mov	w1, #0x4                   	// #4
  40efe8:	cbz	w0, 40f020 <ferror@plt+0xc6c0>
  40efec:	mov	x0, x19
  40eff0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40eff4:	add	x1, x1, #0xf10
  40eff8:	bl	402640 <strcmp@plt>
  40effc:	mov	w1, #0x1c                  	// #28
  40f000:	cbz	w0, 40f020 <ferror@plt+0xc6c0>
  40f004:	mov	x0, x19
  40f008:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40f00c:	add	x1, x1, #0xf18
  40f010:	bl	402640 <strcmp@plt>
  40f014:	cmp	w0, #0x0
  40f018:	mov	w1, #0x7                   	// #7
  40f01c:	csel	w1, wzr, w1, ne  // ne = any
  40f020:	mov	w0, w1
  40f024:	ldr	x19, [sp, #16]
  40f028:	ldp	x29, x30, [sp], #32
  40f02c:	ret
  40f030:	cmp	w0, #0x2
  40f034:	b.eq	40f074 <ferror@plt+0xc714>  // b.none
  40f038:	cmp	w0, #0xa
  40f03c:	b.eq	40f08c <ferror@plt+0xc72c>  // b.none
  40f040:	cmp	w0, #0x11
  40f044:	b.eq	40f080 <ferror@plt+0xc720>  // b.none
  40f048:	cmp	w0, #0x4
  40f04c:	b.eq	40f098 <ferror@plt+0xc738>  // b.none
  40f050:	cmp	w0, #0x1c
  40f054:	b.eq	40f0a4 <ferror@plt+0xc744>  // b.none
  40f058:	cmp	w0, #0x7
  40f05c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40f060:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40f064:	add	x1, x1, #0xf18
  40f068:	add	x0, x0, #0x1a8
  40f06c:	csel	x0, x0, x1, ne  // ne = any
  40f070:	ret
  40f074:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40f078:	add	x0, x0, #0x28
  40f07c:	ret
  40f080:	adrp	x0, 418000 <ferror@plt+0x156a0>
  40f084:	add	x0, x0, #0x378
  40f088:	ret
  40f08c:	adrp	x0, 419000 <ferror@plt+0x166a0>
  40f090:	add	x0, x0, #0x0
  40f094:	ret
  40f098:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40f09c:	add	x0, x0, #0xf08
  40f0a0:	ret
  40f0a4:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  40f0a8:	add	x0, x0, #0xf10
  40f0ac:	ret
  40f0b0:	stp	x29, x30, [sp, #-48]!
  40f0b4:	mov	x29, sp
  40f0b8:	stp	x19, x20, [sp, #16]
  40f0bc:	mov	x20, x1
  40f0c0:	mov	w19, w2
  40f0c4:	bl	40e2c0 <ferror@plt+0xb960>
  40f0c8:	cbnz	w0, 40f0d8 <ferror@plt+0xc778>
  40f0cc:	ldp	x19, x20, [sp, #16]
  40f0d0:	ldp	x29, x30, [sp], #48
  40f0d4:	ret
  40f0d8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40f0dc:	str	x21, [sp, #32]
  40f0e0:	ldr	x0, [x0, #3976]
  40f0e4:	ldr	x21, [x0]
  40f0e8:	cbz	w19, 40f114 <ferror@plt+0xc7b4>
  40f0ec:	mov	w0, w19
  40f0f0:	bl	40f030 <ferror@plt+0xc6d0>
  40f0f4:	mov	x2, x0
  40f0f8:	mov	x3, x20
  40f0fc:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40f100:	add	x1, x1, #0xf30
  40f104:	mov	x0, x21
  40f108:	bl	402920 <fprintf@plt>
  40f10c:	mov	w0, #0x1                   	// #1
  40f110:	bl	4022c0 <exit@plt>
  40f114:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40f118:	add	x2, x2, #0xf20
  40f11c:	b	40f0f8 <ferror@plt+0xc798>
  40f120:	stp	x29, x30, [sp, #-48]!
  40f124:	cmp	w2, #0x11
  40f128:	mov	x29, sp
  40f12c:	stp	x19, x20, [sp, #16]
  40f130:	mov	x20, x1
  40f134:	b.eq	40f150 <ferror@plt+0xc7f0>  // b.none
  40f138:	mov	w19, w2
  40f13c:	bl	40e650 <ferror@plt+0xbcf0>
  40f140:	cbnz	w0, 40f178 <ferror@plt+0xc818>
  40f144:	ldp	x19, x20, [sp, #16]
  40f148:	ldp	x29, x30, [sp], #48
  40f14c:	ret
  40f150:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40f154:	mov	x2, x1
  40f158:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40f15c:	add	x1, x1, #0xf68
  40f160:	ldr	x0, [x0, #3976]
  40f164:	ldr	x0, [x0]
  40f168:	str	x21, [sp, #32]
  40f16c:	bl	402920 <fprintf@plt>
  40f170:	mov	w0, #0x1                   	// #1
  40f174:	bl	4022c0 <exit@plt>
  40f178:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40f17c:	str	x21, [sp, #32]
  40f180:	ldr	x0, [x0, #3976]
  40f184:	ldr	x21, [x0]
  40f188:	cbz	w19, 40f1b4 <ferror@plt+0xc854>
  40f18c:	mov	w0, w19
  40f190:	bl	40f030 <ferror@plt+0xc6d0>
  40f194:	mov	x2, x0
  40f198:	mov	x3, x20
  40f19c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  40f1a0:	add	x1, x1, #0xfb0
  40f1a4:	mov	x0, x21
  40f1a8:	bl	402920 <fprintf@plt>
  40f1ac:	mov	w0, #0x1                   	// #1
  40f1b0:	bl	4022c0 <exit@plt>
  40f1b4:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40f1b8:	add	x2, x2, #0xf20
  40f1bc:	b	40f198 <ferror@plt+0xc838>
  40f1c0:	stp	x29, x30, [sp, #-112]!
  40f1c4:	adrp	x6, 430000 <ferror@plt+0x2d6a0>
  40f1c8:	mov	x29, sp
  40f1cc:	ldr	x6, [x6, #4056]
  40f1d0:	stp	x27, x28, [sp, #80]
  40f1d4:	mov	w28, w1
  40f1d8:	stp	x19, x20, [sp, #16]
  40f1dc:	mov	x19, x2
  40f1e0:	ldr	w1, [x6]
  40f1e4:	stp	x21, x22, [sp, #32]
  40f1e8:	mov	w20, w0
  40f1ec:	mov	x21, x3
  40f1f0:	mov	w22, w4
  40f1f4:	cbz	w1, 40f2cc <ferror@plt+0xc96c>
  40f1f8:	cmp	w28, #0x0
  40f1fc:	b.le	40f2f4 <ferror@plt+0xc994>
  40f200:	stp	x23, x24, [sp, #48]
  40f204:	cmp	w20, #0xa
  40f208:	stp	x25, x26, [sp, #64]
  40f20c:	b.eq	40f3a0 <ferror@plt+0xca40>  // b.none
  40f210:	sxtw	x23, w28
  40f214:	mov	w25, w20
  40f218:	sub	x0, x23, #0x4
  40f21c:	mov	w24, w28
  40f220:	add	x0, x19, x0
  40f224:	mov	x27, x19
  40f228:	ldr	w26, [x0]
  40f22c:	mov	w0, #0xff01                	// #65281
  40f230:	movk	w0, #0xff00, lsl #16
  40f234:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x2220>
  40f238:	add	x1, x1, #0xb90
  40f23c:	add	x1, x1, #0x100
  40f240:	umull	x0, w26, w0
  40f244:	lsr	x0, x0, #40
  40f248:	add	w0, w0, w0, lsl #8
  40f24c:	sub	w0, w26, w0
  40f250:	str	x0, [sp, #104]
  40f254:	ldr	x0, [x1, x0, lsl #3]
  40f258:	str	x0, [sp, #96]
  40f25c:	cbz	x0, 40f314 <ferror@plt+0xc9b4>
  40f260:	mov	x26, x0
  40f264:	b	40f270 <ferror@plt+0xc910>
  40f268:	ldr	x26, [x26]
  40f26c:	cbz	x26, 40f314 <ferror@plt+0xc9b4>
  40f270:	ldrh	w0, [x26, #22]
  40f274:	cmp	w0, w25
  40f278:	b.ne	40f268 <ferror@plt+0xc908>  // b.any
  40f27c:	ldrh	w0, [x26, #18]
  40f280:	cmp	w24, w0
  40f284:	b.ne	40f268 <ferror@plt+0xc908>  // b.any
  40f288:	mov	x2, x23
  40f28c:	mov	x1, x27
  40f290:	add	x0, x26, #0x18
  40f294:	bl	402620 <memcmp@plt>
  40f298:	cbnz	w0, 40f268 <ferror@plt+0xc908>
  40f29c:	nop
  40f2a0:	ldr	x0, [x26, #8]
  40f2a4:	cbz	x0, 40f2c4 <ferror@plt+0xc964>
  40f2a8:	ldp	x19, x20, [sp, #16]
  40f2ac:	ldp	x21, x22, [sp, #32]
  40f2b0:	ldp	x23, x24, [sp, #48]
  40f2b4:	ldp	x25, x26, [sp, #64]
  40f2b8:	ldp	x27, x28, [sp, #80]
  40f2bc:	ldp	x29, x30, [sp], #112
  40f2c0:	ret
  40f2c4:	ldp	x23, x24, [sp, #48]
  40f2c8:	ldp	x25, x26, [sp, #64]
  40f2cc:	mov	w4, w22
  40f2d0:	mov	x3, x21
  40f2d4:	mov	x2, x19
  40f2d8:	mov	w1, w28
  40f2dc:	mov	w0, w20
  40f2e0:	ldp	x19, x20, [sp, #16]
  40f2e4:	ldp	x21, x22, [sp, #32]
  40f2e8:	ldp	x27, x28, [sp, #80]
  40f2ec:	ldp	x29, x30, [sp], #112
  40f2f0:	b	40eee0 <ferror@plt+0xc580>
  40f2f4:	bl	40e298 <ferror@plt+0xb938>
  40f2f8:	cmp	w0, #0x0
  40f2fc:	add	w5, w0, #0x7
  40f300:	csel	w5, w5, w0, lt  // lt = tstop
  40f304:	cmp	w0, #0x7
  40f308:	asr	w28, w5, #3
  40f30c:	b.le	40f2cc <ferror@plt+0xc96c>
  40f310:	b	40f200 <ferror@plt+0xc8a0>
  40f314:	mov	x0, #0x118                 	// #280
  40f318:	bl	402460 <malloc@plt>
  40f31c:	mov	x26, x0
  40f320:	cbz	x0, 40f2c4 <ferror@plt+0xc964>
  40f324:	str	xzr, [x26, #8]
  40f328:	mov	x2, x23
  40f32c:	strh	w24, [x26, #18]
  40f330:	mov	x1, x27
  40f334:	strh	w25, [x26, #22]
  40f338:	add	x0, x0, #0x18
  40f33c:	bl	402270 <memcpy@plt>
  40f340:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x2220>
  40f344:	add	x23, x0, #0xb90
  40f348:	ldp	x0, x2, [sp, #96]
  40f34c:	add	x1, x23, #0x100
  40f350:	str	x0, [x26]
  40f354:	ldr	w0, [x23, #2312]
  40f358:	add	w0, w0, #0x1
  40f35c:	str	w0, [x23, #2312]
  40f360:	str	x26, [x1, x2, lsl #3]
  40f364:	cmp	w0, #0x1
  40f368:	b.eq	40f3d4 <ferror@plt+0xca74>  // b.none
  40f36c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  40f370:	ldr	x0, [x0, #4008]
  40f374:	ldr	x0, [x0]
  40f378:	bl	402750 <fflush@plt>
  40f37c:	mov	w2, w25
  40f380:	mov	w1, w24
  40f384:	mov	x0, x27
  40f388:	bl	402690 <gethostbyaddr@plt>
  40f38c:	cbz	x0, 40f2a0 <ferror@plt+0xc940>
  40f390:	ldr	x0, [x0]
  40f394:	bl	402560 <strdup@plt>
  40f398:	str	x0, [x26, #8]
  40f39c:	b	40f2a4 <ferror@plt+0xc944>
  40f3a0:	ldr	w0, [x19]
  40f3a4:	cbnz	w0, 40f210 <ferror@plt+0xc8b0>
  40f3a8:	ldr	w0, [x19, #4]
  40f3ac:	cbnz	w0, 40f210 <ferror@plt+0xc8b0>
  40f3b0:	ldr	w0, [x19, #8]
  40f3b4:	cmn	w0, #0x10, lsl #12
  40f3b8:	b.ne	40f210 <ferror@plt+0xc8b0>  // b.any
  40f3bc:	add	x27, x19, #0xc
  40f3c0:	mov	x23, #0x4                   	// #4
  40f3c4:	mov	x0, x27
  40f3c8:	mov	w24, w23
  40f3cc:	mov	w25, #0x2                   	// #2
  40f3d0:	b	40f228 <ferror@plt+0xc8c8>
  40f3d4:	bl	402330 <sethostent@plt>
  40f3d8:	b	40f36c <ferror@plt+0xca0c>
  40f3dc:	nop
  40f3e0:	adrp	x3, 437000 <stdin@@GLIBC_2.17+0x2220>
  40f3e4:	add	x3, x3, #0xb90
  40f3e8:	add	x3, x3, #0x910
  40f3ec:	mov	w4, #0x100                 	// #256
  40f3f0:	b	40f1c0 <ferror@plt+0xc860>
  40f3f4:	nop
  40f3f8:	stp	x29, x30, [sp, #-80]!
  40f3fc:	cmp	w1, #0x0
  40f400:	ccmp	w3, #0x2, #0x4, gt
  40f404:	mov	x29, sp
  40f408:	stp	x23, x24, [sp, #48]
  40f40c:	mov	x24, x2
  40f410:	b.le	40f480 <ferror@plt+0xcb20>
  40f414:	mov	w23, w1
  40f418:	stp	x19, x20, [sp, #16]
  40f41c:	mov	x20, x2
  40f420:	stp	x21, x22, [sp, #32]
  40f424:	sub	x22, x0, #0x1
  40f428:	add	w21, w3, w2
  40f42c:	str	x25, [sp, #64]
  40f430:	adrp	x25, 41a000 <ferror@plt+0x176a0>
  40f434:	add	x25, x25, #0xfe0
  40f438:	mov	x19, #0x1                   	// #1
  40f43c:	nop
  40f440:	ldrb	w2, [x22, x19]
  40f444:	mov	x0, x20
  40f448:	mov	x1, x25
  40f44c:	add	x20, x20, #0x2
  40f450:	bl	402380 <sprintf@plt>
  40f454:	cmp	w23, w19
  40f458:	sub	w3, w21, w20
  40f45c:	cset	w0, le
  40f460:	cmp	w3, #0x2
  40f464:	cset	w3, le
  40f468:	add	x19, x19, #0x1
  40f46c:	orr	w0, w0, w3
  40f470:	cbz	w0, 40f440 <ferror@plt+0xcae0>
  40f474:	ldp	x19, x20, [sp, #16]
  40f478:	ldp	x21, x22, [sp, #32]
  40f47c:	ldr	x25, [sp, #64]
  40f480:	mov	x0, x24
  40f484:	ldp	x23, x24, [sp, #48]
  40f488:	ldp	x29, x30, [sp], #80
  40f48c:	ret
  40f490:	stp	x29, x30, [sp, #-112]!
  40f494:	mov	x29, sp
  40f498:	stp	x21, x22, [sp, #32]
  40f49c:	mov	x22, x1
  40f4a0:	stp	x23, x24, [sp, #48]
  40f4a4:	mov	w23, w2
  40f4a8:	stp	x25, x26, [sp, #64]
  40f4ac:	mov	x25, x3
  40f4b0:	mov	x26, x0
  40f4b4:	bl	4022b0 <strlen@plt>
  40f4b8:	tbnz	w0, #0, 40f5a4 <ferror@plt+0xcc44>
  40f4bc:	str	x27, [sp, #80]
  40f4c0:	cbz	w23, 40f5d4 <ferror@plt+0xcc74>
  40f4c4:	mov	x3, x0
  40f4c8:	add	x21, sp, #0x60
  40f4cc:	add	x24, sp, #0x68
  40f4d0:	stp	x19, x20, [sp, #16]
  40f4d4:	and	x20, x0, #0x1
  40f4d8:	b	40f500 <ferror@plt+0xcba0>
  40f4dc:	ldr	x1, [sp, #104]
  40f4e0:	ldrb	w1, [x1]
  40f4e4:	cbnz	w1, 40f55c <ferror@plt+0xcbfc>
  40f4e8:	strb	w4, [x22, x20]
  40f4ec:	add	x20, x20, #0x1
  40f4f0:	cmp	w23, w20
  40f4f4:	b.ls	40f57c <ferror@plt+0xcc1c>  // b.plast
  40f4f8:	bl	4022b0 <strlen@plt>
  40f4fc:	mov	x3, x0
  40f500:	mov	x1, x26
  40f504:	mov	x0, x21
  40f508:	cmp	x3, #0x1
  40f50c:	mov	w27, w20
  40f510:	mov	x2, #0x2                   	// #2
  40f514:	b.ls	40f57c <ferror@plt+0xcc1c>  // b.plast
  40f518:	bl	402860 <strncpy@plt>
  40f51c:	strb	wzr, [sp, #98]
  40f520:	bl	4028c0 <__errno_location@plt>
  40f524:	mov	x19, x0
  40f528:	mov	x1, x24
  40f52c:	mov	x0, x21
  40f530:	mov	w2, #0x10                  	// #16
  40f534:	add	x26, x26, #0x2
  40f538:	str	wzr, [x19]
  40f53c:	add	w27, w27, #0x1
  40f540:	bl	4022a0 <strtoul@plt>
  40f544:	mov	x4, x0
  40f548:	ldr	w1, [x19]
  40f54c:	cmp	w4, #0xff
  40f550:	mov	x0, x26
  40f554:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40f558:	b.eq	40f4dc <ferror@plt+0xcb7c>  // b.none
  40f55c:	mov	x0, #0x0                   	// #0
  40f560:	ldp	x19, x20, [sp, #16]
  40f564:	ldp	x21, x22, [sp, #32]
  40f568:	ldp	x23, x24, [sp, #48]
  40f56c:	ldp	x25, x26, [sp, #64]
  40f570:	ldr	x27, [sp, #80]
  40f574:	ldp	x29, x30, [sp], #112
  40f578:	ret
  40f57c:	ldp	x19, x20, [sp, #16]
  40f580:	mov	x0, x22
  40f584:	cbz	x25, 40f5bc <ferror@plt+0xcc5c>
  40f588:	str	w27, [x25]
  40f58c:	ldp	x21, x22, [sp, #32]
  40f590:	ldp	x23, x24, [sp, #48]
  40f594:	ldp	x25, x26, [sp, #64]
  40f598:	ldr	x27, [sp, #80]
  40f59c:	ldp	x29, x30, [sp], #112
  40f5a0:	ret
  40f5a4:	mov	x0, #0x0                   	// #0
  40f5a8:	ldp	x21, x22, [sp, #32]
  40f5ac:	ldp	x23, x24, [sp, #48]
  40f5b0:	ldp	x25, x26, [sp, #64]
  40f5b4:	ldp	x29, x30, [sp], #112
  40f5b8:	ret
  40f5bc:	ldp	x21, x22, [sp, #32]
  40f5c0:	ldp	x23, x24, [sp, #48]
  40f5c4:	ldp	x25, x26, [sp, #64]
  40f5c8:	ldr	x27, [sp, #80]
  40f5cc:	ldp	x29, x30, [sp], #112
  40f5d0:	ret
  40f5d4:	mov	w27, #0x0                   	// #0
  40f5d8:	b	40f580 <ferror@plt+0xcc20>
  40f5dc:	nop
  40f5e0:	cmp	w2, #0x0
  40f5e4:	b.le	40f670 <ferror@plt+0xcd10>
  40f5e8:	stp	x29, x30, [sp, #-48]!
  40f5ec:	sub	w2, w2, #0x1
  40f5f0:	mov	x29, sp
  40f5f4:	str	x21, [sp, #32]
  40f5f8:	add	x21, x1, #0x1
  40f5fc:	add	x21, x21, x2
  40f600:	stp	x19, x20, [sp, #16]
  40f604:	mov	x19, x1
  40f608:	add	x20, x0, #0x1
  40f60c:	b	40f63c <ferror@plt+0xccdc>
  40f610:	ubfiz	w0, w0, #4, #4
  40f614:	strb	w0, [x19]
  40f618:	add	x20, x20, #0x2
  40f61c:	ldurb	w0, [x20, #-2]
  40f620:	bl	40da60 <ferror@plt+0xb100>
  40f624:	tbnz	w0, #31, 40f648 <ferror@plt+0xcce8>
  40f628:	ldrb	w1, [x19]
  40f62c:	orr	w0, w0, w1
  40f630:	strb	w0, [x19], #1
  40f634:	cmp	x19, x21
  40f638:	b.eq	40f65c <ferror@plt+0xccfc>  // b.none
  40f63c:	ldurb	w0, [x20, #-1]
  40f640:	bl	40da60 <ferror@plt+0xb100>
  40f644:	tbz	w0, #31, 40f610 <ferror@plt+0xccb0>
  40f648:	mov	w0, #0xffffffff            	// #-1
  40f64c:	ldp	x19, x20, [sp, #16]
  40f650:	ldr	x21, [sp, #32]
  40f654:	ldp	x29, x30, [sp], #48
  40f658:	ret
  40f65c:	mov	w0, #0x0                   	// #0
  40f660:	ldp	x19, x20, [sp, #16]
  40f664:	ldr	x21, [sp, #32]
  40f668:	ldp	x29, x30, [sp], #48
  40f66c:	ret
  40f670:	mov	w0, #0x0                   	// #0
  40f674:	ret
  40f678:	stp	x29, x30, [sp, #-96]!
  40f67c:	rev16	w3, w0
  40f680:	and	w3, w3, #0xffff
  40f684:	mov	x29, sp
  40f688:	stp	x19, x20, [sp, #16]
  40f68c:	add	x20, sp, #0x58
  40f690:	mov	x19, #0x0                   	// #0
  40f694:	stp	x21, x22, [sp, #32]
  40f698:	mov	x21, x1
  40f69c:	mov	x22, x2
  40f6a0:	stp	x23, x24, [sp, #48]
  40f6a4:	adrp	x24, 41a000 <ferror@plt+0x176a0>
  40f6a8:	add	x23, x20, #0x6
  40f6ac:	add	x24, x24, #0xfe8
  40f6b0:	str	x25, [sp, #64]
  40f6b4:	adrp	x25, 418000 <ferror@plt+0x156a0>
  40f6b8:	add	x25, x25, #0xc58
  40f6bc:	str	x0, [sp, #88]
  40f6c0:	mov	x4, x25
  40f6c4:	mov	x2, x24
  40f6c8:	sub	x1, x22, x19
  40f6cc:	add	x0, x21, x19
  40f6d0:	bl	402400 <snprintf@plt>
  40f6d4:	tbnz	w0, #31, 40f714 <ferror@plt+0xcdb4>
  40f6d8:	ldrh	w3, [x20, #2]!
  40f6dc:	add	x19, x19, w0, sxtw
  40f6e0:	rev16	w3, w3
  40f6e4:	cmp	x23, x20
  40f6e8:	and	w3, w3, #0xffff
  40f6ec:	b.ne	40f6c0 <ferror@plt+0xcd60>  // b.any
  40f6f0:	sub	x1, x22, x19
  40f6f4:	add	x0, x21, x19
  40f6f8:	mov	x2, x24
  40f6fc:	adrp	x4, 41a000 <ferror@plt+0x176a0>
  40f700:	add	x4, x4, #0xd98
  40f704:	bl	402400 <snprintf@plt>
  40f708:	cmp	w0, #0x0
  40f70c:	add	x19, x19, w0, sxtw
  40f710:	csel	w0, w0, w19, lt  // lt = tstop
  40f714:	ldp	x19, x20, [sp, #16]
  40f718:	ldp	x21, x22, [sp, #32]
  40f71c:	ldp	x23, x24, [sp, #48]
  40f720:	ldr	x25, [sp, #64]
  40f724:	ldp	x29, x30, [sp], #96
  40f728:	ret
  40f72c:	nop
  40f730:	cbz	x1, 40f7dc <ferror@plt+0xce7c>
  40f734:	stp	x29, x30, [sp, #-64]!
  40f738:	mov	x29, sp
  40f73c:	stp	x19, x20, [sp, #16]
  40f740:	mov	x20, x0
  40f744:	stp	x21, x22, [sp, #32]
  40f748:	mov	x21, x1
  40f74c:	mov	x22, x2
  40f750:	add	x21, x20, x21
  40f754:	stp	x23, x24, [sp, #48]
  40f758:	adrp	x24, 41a000 <ferror@plt+0x176a0>
  40f75c:	bl	402650 <__ctype_b_loc@plt>
  40f760:	add	x24, x24, #0xff0
  40f764:	mov	x23, x0
  40f768:	b	40f784 <ferror@plt+0xce24>
  40f76c:	mov	w1, w19
  40f770:	mov	x0, x24
  40f774:	add	x20, x20, #0x1
  40f778:	bl	4028a0 <printf@plt>
  40f77c:	cmp	x21, x20
  40f780:	b.eq	40f7c8 <ferror@plt+0xce68>  // b.none
  40f784:	ldrb	w19, [x20]
  40f788:	mov	x0, x22
  40f78c:	ldr	x4, [x23]
  40f790:	cmp	w19, #0x5c
  40f794:	ubfiz	x3, x19, #1, #8
  40f798:	mov	w1, w19
  40f79c:	ldrh	w3, [x4, x3]
  40f7a0:	and	w3, w3, #0x4000
  40f7a4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40f7a8:	b.eq	40f76c <ferror@plt+0xce0c>  // b.none
  40f7ac:	bl	402700 <strchr@plt>
  40f7b0:	cbnz	x0, 40f76c <ferror@plt+0xce0c>
  40f7b4:	mov	w0, w19
  40f7b8:	add	x20, x20, #0x1
  40f7bc:	bl	4028e0 <putchar@plt>
  40f7c0:	cmp	x21, x20
  40f7c4:	b.ne	40f784 <ferror@plt+0xce24>  // b.any
  40f7c8:	ldp	x19, x20, [sp, #16]
  40f7cc:	ldp	x21, x22, [sp, #32]
  40f7d0:	ldp	x23, x24, [sp, #48]
  40f7d4:	ldp	x29, x30, [sp], #64
  40f7d8:	ret
  40f7dc:	ret
  40f7e0:	stp	x29, x30, [sp, #-96]!
  40f7e4:	mov	x1, #0x0                   	// #0
  40f7e8:	mov	x29, sp
  40f7ec:	stp	x19, x20, [sp, #16]
  40f7f0:	add	x19, sp, #0x28
  40f7f4:	mov	x20, x0
  40f7f8:	mov	x0, x19
  40f7fc:	bl	4024f0 <gettimeofday@plt>
  40f800:	mov	x0, x19
  40f804:	bl	402430 <localtime@plt>
  40f808:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  40f80c:	ldr	x1, [x1, #4024]
  40f810:	ldr	w1, [x1]
  40f814:	cbz	w1, 40f85c <ferror@plt+0xcefc>
  40f818:	add	x19, sp, #0x38
  40f81c:	mov	x3, x0
  40f820:	mov	x1, #0x28                  	// #40
  40f824:	mov	x0, x19
  40f828:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  40f82c:	add	x2, x2, #0xff8
  40f830:	bl	4023c0 <strftime@plt>
  40f834:	ldr	x3, [sp, #48]
  40f838:	mov	x2, x19
  40f83c:	mov	x0, x20
  40f840:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  40f844:	add	x1, x1, #0x10
  40f848:	bl	402920 <fprintf@plt>
  40f84c:	mov	w0, #0x0                   	// #0
  40f850:	ldp	x19, x20, [sp, #16]
  40f854:	ldp	x29, x30, [sp], #96
  40f858:	ret
  40f85c:	bl	4027e0 <asctime@plt>
  40f860:	mov	x19, x0
  40f864:	bl	4022b0 <strlen@plt>
  40f868:	mov	x2, x19
  40f86c:	add	x19, x19, x0
  40f870:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  40f874:	mov	x0, x20
  40f878:	add	x1, x1, #0x20
  40f87c:	sturb	wzr, [x19, #-1]
  40f880:	ldr	x3, [sp, #48]
  40f884:	bl	402920 <fprintf@plt>
  40f888:	mov	w0, #0x0                   	// #0
  40f88c:	ldp	x19, x20, [sp, #16]
  40f890:	ldp	x29, x30, [sp], #96
  40f894:	ret
  40f898:	stp	x29, x30, [sp, #-112]!
  40f89c:	mov	x29, sp
  40f8a0:	stp	x19, x20, [sp, #16]
  40f8a4:	mov	x20, x0
  40f8a8:	mov	x19, x1
  40f8ac:	ldr	x0, [x2, #40]
  40f8b0:	stp	x21, x22, [sp, #32]
  40f8b4:	mov	w21, #0x0                   	// #0
  40f8b8:	cbz	x0, 40f8f8 <ferror@plt+0xcf98>
  40f8bc:	ldr	w21, [x0, #4]
  40f8c0:	cbz	w21, 40f928 <ferror@plt+0xcfc8>
  40f8c4:	ldr	x0, [x2, #296]
  40f8c8:	cbz	x0, 40f9a0 <ferror@plt+0xd040>
  40f8cc:	bl	4130b8 <ferror@plt+0x10758>
  40f8d0:	tst	w0, #0xff
  40f8d4:	b.eq	40f944 <ferror@plt+0xcfe4>  // b.none
  40f8d8:	mov	w4, w21
  40f8dc:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  40f8e0:	mov	x3, #0x0                   	// #0
  40f8e4:	add	x2, x2, #0x40
  40f8e8:	mov	w1, #0x6                   	// #6
  40f8ec:	mov	w0, #0x2                   	// #2
  40f8f0:	mov	w21, #0x0                   	// #0
  40f8f4:	bl	4131f0 <ferror@plt+0x10890>
  40f8f8:	mov	x4, x19
  40f8fc:	mov	x3, x20
  40f900:	mov	w1, #0x0                   	// #0
  40f904:	mov	w0, #0x4                   	// #4
  40f908:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  40f90c:	add	x2, x2, #0x58
  40f910:	bl	4135b8 <ferror@plt+0x10c58>
  40f914:	mov	w0, w21
  40f918:	ldp	x19, x20, [sp, #16]
  40f91c:	ldp	x21, x22, [sp, #32]
  40f920:	ldp	x29, x30, [sp], #112
  40f924:	ret
  40f928:	bl	4130b8 <ferror@plt+0x10758>
  40f92c:	tst	w0, #0xff
  40f930:	b.ne	40f97c <ferror@plt+0xd01c>  // b.any
  40f934:	adrp	x22, 41b000 <ferror@plt+0x186a0>
  40f938:	mov	w21, #0x0                   	// #0
  40f93c:	add	x22, x22, #0x38
  40f940:	b	40f958 <ferror@plt+0xcff8>
  40f944:	mov	w0, w21
  40f948:	bl	412170 <ferror@plt+0xf810>
  40f94c:	mov	x22, x0
  40f950:	mov	w21, #0x0                   	// #0
  40f954:	cbz	x22, 40f8f8 <ferror@plt+0xcf98>
  40f958:	add	x0, sp, #0x30
  40f95c:	mov	x3, x19
  40f960:	mov	x4, x22
  40f964:	mov	x19, x0
  40f968:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  40f96c:	mov	x1, #0x40                  	// #64
  40f970:	add	x2, x2, #0x50
  40f974:	bl	402400 <snprintf@plt>
  40f978:	b	40f8f8 <ferror@plt+0xcf98>
  40f97c:	adrp	x2, 418000 <ferror@plt+0x156a0>
  40f980:	mov	x4, #0x0                   	// #0
  40f984:	add	x2, x2, #0x378
  40f988:	mov	x3, #0x0                   	// #0
  40f98c:	mov	w1, #0x6                   	// #6
  40f990:	mov	w0, #0x2                   	// #2
  40f994:	mov	w21, #0x0                   	// #0
  40f998:	bl	413878 <ferror@plt+0x10f18>
  40f99c:	b	40f8f8 <ferror@plt+0xcf98>
  40f9a0:	mov	w0, w21
  40f9a4:	bl	4121b0 <ferror@plt+0xf850>
  40f9a8:	mov	x22, x0
  40f9ac:	bl	4130b8 <ferror@plt+0x10758>
  40f9b0:	tst	w0, #0xff
  40f9b4:	b.ne	40f9cc <ferror@plt+0xd06c>  // b.any
  40f9b8:	mov	w0, w21
  40f9bc:	bl	4122f0 <ferror@plt+0xf990>
  40f9c0:	mvn	w21, w0
  40f9c4:	and	w21, w21, #0x1
  40f9c8:	b	40f954 <ferror@plt+0xcff4>
  40f9cc:	mov	x4, x22
  40f9d0:	adrp	x2, 418000 <ferror@plt+0x156a0>
  40f9d4:	add	x2, x2, #0x378
  40f9d8:	mov	x3, #0x0                   	// #0
  40f9dc:	mov	w1, #0x6                   	// #6
  40f9e0:	mov	w0, #0x2                   	// #2
  40f9e4:	bl	4135b8 <ferror@plt+0x10c58>
  40f9e8:	mov	w0, w21
  40f9ec:	bl	4122f0 <ferror@plt+0xf990>
  40f9f0:	mvn	w21, w0
  40f9f4:	and	w21, w21, #0x1
  40f9f8:	b	40f8f8 <ferror@plt+0xcf98>
  40f9fc:	nop
  40fa00:	stp	x29, x30, [sp, #-128]!
  40fa04:	mov	x3, x2
  40fa08:	mov	x29, sp
  40fa0c:	stp	x19, x20, [sp, #16]
  40fa10:	mov	x20, x0
  40fa14:	stp	x21, x22, [sp, #32]
  40fa18:	stp	x23, x24, [sp, #48]
  40fa1c:	mov	x23, x2
  40fa20:	mov	w2, #0xa                   	// #10
  40fa24:	str	x1, [sp, #96]
  40fa28:	bl	4028f0 <__getdelim@plt>
  40fa2c:	mov	x21, x0
  40fa30:	tbnz	x0, #63, 40fb6c <ferror@plt+0xd20c>
  40fa34:	adrp	x22, 430000 <ferror@plt+0x2d6a0>
  40fa38:	stp	x25, x26, [sp, #64]
  40fa3c:	mov	w1, #0x23                  	// #35
  40fa40:	ldr	x3, [x22, #3984]
  40fa44:	stp	x27, x28, [sp, #80]
  40fa48:	ldr	x19, [x20]
  40fa4c:	ldr	w2, [x3]
  40fa50:	mov	x0, x19
  40fa54:	add	w2, w2, #0x1
  40fa58:	str	w2, [x3]
  40fa5c:	bl	402700 <strchr@plt>
  40fa60:	cbz	x0, 40fa6c <ferror@plt+0xd10c>
  40fa64:	strb	wzr, [x0]
  40fa68:	ldr	x19, [x20]
  40fa6c:	adrp	x25, 41b000 <ferror@plt+0x186a0>
  40fa70:	ldr	x22, [x22, #3984]
  40fa74:	add	x25, x25, #0x90
  40fa78:	add	x27, sp, #0x78
  40fa7c:	add	x26, sp, #0x70
  40fa80:	b	40fadc <ferror@plt+0xd17c>
  40fa84:	strb	wzr, [x0]
  40fa88:	ldr	x24, [x20]
  40fa8c:	mov	x0, x24
  40fa90:	bl	4022b0 <strlen@plt>
  40fa94:	mov	x28, x0
  40fa98:	ldr	x0, [sp, #112]
  40fa9c:	bl	4022b0 <strlen@plt>
  40faa0:	add	x1, x0, x28
  40faa4:	mov	x0, x24
  40faa8:	ldr	x2, [sp, #96]
  40faac:	add	x1, x1, #0x1
  40fab0:	str	x1, [x2]
  40fab4:	bl	402540 <realloc@plt>
  40fab8:	str	x0, [x20]
  40fabc:	cbz	x0, 40fbc8 <ferror@plt+0xd268>
  40fac0:	ldr	x1, [sp, #112]
  40fac4:	sub	x19, x19, #0x2
  40fac8:	add	x21, x21, x19
  40facc:	bl	4024c0 <strcat@plt>
  40fad0:	ldr	x0, [sp, #112]
  40fad4:	bl	4026b0 <free@plt>
  40fad8:	ldr	x19, [x20]
  40fadc:	mov	x1, x25
  40fae0:	mov	x0, x19
  40fae4:	bl	402830 <strstr@plt>
  40fae8:	mov	x3, x23
  40faec:	mov	x28, x0
  40faf0:	mov	x1, x27
  40faf4:	mov	x0, x26
  40faf8:	mov	w2, #0xa                   	// #10
  40fafc:	cbz	x28, 40fb64 <ferror@plt+0xd204>
  40fb00:	stp	xzr, xzr, [sp, #112]
  40fb04:	bl	4028f0 <__getdelim@plt>
  40fb08:	mov	w1, #0x23                  	// #35
  40fb0c:	mov	x19, x0
  40fb10:	tbnz	x0, #63, 40fb84 <ferror@plt+0xd224>
  40fb14:	ldr	w0, [x22]
  40fb18:	add	w0, w0, #0x1
  40fb1c:	str	w0, [x22]
  40fb20:	strb	wzr, [x28]
  40fb24:	ldr	x28, [sp, #112]
  40fb28:	mov	x0, x28
  40fb2c:	bl	402700 <strchr@plt>
  40fb30:	cbnz	x0, 40fa84 <ferror@plt+0xd124>
  40fb34:	ldr	x3, [x20]
  40fb38:	str	x3, [sp, #104]
  40fb3c:	mov	x0, x3
  40fb40:	bl	4022b0 <strlen@plt>
  40fb44:	mov	x1, x0
  40fb48:	mov	x0, x28
  40fb4c:	mov	x28, x1
  40fb50:	bl	4022b0 <strlen@plt>
  40fb54:	add	x1, x28, x0
  40fb58:	ldr	x3, [sp, #104]
  40fb5c:	mov	x0, x3
  40fb60:	b	40faa8 <ferror@plt+0xd148>
  40fb64:	ldp	x25, x26, [sp, #64]
  40fb68:	ldp	x27, x28, [sp, #80]
  40fb6c:	mov	x0, x21
  40fb70:	ldp	x19, x20, [sp, #16]
  40fb74:	ldp	x21, x22, [sp, #32]
  40fb78:	ldp	x23, x24, [sp, #48]
  40fb7c:	ldp	x29, x30, [sp], #128
  40fb80:	ret
  40fb84:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40fb88:	mov	x21, x0
  40fb8c:	mov	x2, #0x1a                  	// #26
  40fb90:	mov	x1, #0x1                   	// #1
  40fb94:	ldr	x3, [x3, #3976]
  40fb98:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  40fb9c:	add	x0, x0, #0x60
  40fba0:	ldr	x3, [x3]
  40fba4:	bl	402720 <fwrite@plt>
  40fba8:	mov	x0, x21
  40fbac:	ldp	x19, x20, [sp, #16]
  40fbb0:	ldp	x21, x22, [sp, #32]
  40fbb4:	ldp	x23, x24, [sp, #48]
  40fbb8:	ldp	x25, x26, [sp, #64]
  40fbbc:	ldp	x27, x28, [sp, #80]
  40fbc0:	ldp	x29, x30, [sp], #128
  40fbc4:	ret
  40fbc8:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40fbcc:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  40fbd0:	mov	x2, #0xe                   	// #14
  40fbd4:	add	x0, x0, #0x80
  40fbd8:	ldr	x3, [x3, #3976]
  40fbdc:	mov	x1, #0x1                   	// #1
  40fbe0:	mov	x21, #0xffffffffffffffff    	// #-1
  40fbe4:	ldr	x3, [x3]
  40fbe8:	bl	402720 <fwrite@plt>
  40fbec:	ldr	x0, [sp, #96]
  40fbf0:	ldp	x25, x26, [sp, #64]
  40fbf4:	ldp	x27, x28, [sp, #80]
  40fbf8:	str	xzr, [x0]
  40fbfc:	b	40fb6c <ferror@plt+0xd20c>
  40fc00:	stp	x29, x30, [sp, #-80]!
  40fc04:	mov	x29, sp
  40fc08:	stp	x19, x20, [sp, #16]
  40fc0c:	mov	x19, x0
  40fc10:	stp	x23, x24, [sp, #48]
  40fc14:	mov	x23, x1
  40fc18:	stp	x25, x26, [sp, #64]
  40fc1c:	ldrb	w0, [x0]
  40fc20:	cbz	w0, 40fce4 <ferror@plt+0xd384>
  40fc24:	stp	x21, x22, [sp, #32]
  40fc28:	adrp	x22, 41b000 <ferror@plt+0x186a0>
  40fc2c:	add	x22, x22, #0x150
  40fc30:	sub	w24, w2, #0x1
  40fc34:	add	x22, x22, #0x70
  40fc38:	mov	x20, #0x0                   	// #0
  40fc3c:	mov	w25, #0x22                  	// #34
  40fc40:	b	40fc68 <ferror@plt+0xd308>
  40fc44:	add	x0, x21, #0x1
  40fc48:	str	x0, [x23, x20, lsl #3]
  40fc4c:	bl	402700 <strchr@plt>
  40fc50:	cbz	x0, 40fd14 <ferror@plt+0xd3b4>
  40fc54:	mov	x19, x0
  40fc58:	add	x20, x20, #0x1
  40fc5c:	strb	wzr, [x19], #1
  40fc60:	ldrb	w0, [x0, #1]
  40fc64:	cbz	w0, 40fcc0 <ferror@plt+0xd360>
  40fc68:	mov	x1, x22
  40fc6c:	mov	x0, x19
  40fc70:	bl	4026f0 <strspn@plt>
  40fc74:	ldrb	w1, [x19, x0]
  40fc78:	add	x21, x19, x0
  40fc7c:	mov	w26, w20
  40fc80:	cbz	w1, 40fcc0 <ferror@plt+0xd360>
  40fc84:	cmp	w24, w20
  40fc88:	b.le	40fcec <ferror@plt+0xd38c>
  40fc8c:	cmp	w1, #0x27
  40fc90:	add	w26, w20, #0x1
  40fc94:	ccmp	w1, w25, #0x4, ne  // ne = any
  40fc98:	b.eq	40fc44 <ferror@plt+0xd2e4>  // b.none
  40fc9c:	str	x21, [x23, x20, lsl #3]
  40fca0:	mov	x1, x22
  40fca4:	mov	x0, x21
  40fca8:	bl	402880 <strcspn@plt>
  40fcac:	mov	x1, x0
  40fcb0:	add	x0, x21, x0
  40fcb4:	ldrb	w1, [x21, x1]
  40fcb8:	cbnz	w1, 40fc54 <ferror@plt+0xd2f4>
  40fcbc:	nop
  40fcc0:	ldp	x21, x22, [sp, #32]
  40fcc4:	add	x23, x23, w26, sxtw #3
  40fcc8:	mov	w0, w26
  40fccc:	ldp	x19, x20, [sp, #16]
  40fcd0:	ldp	x25, x26, [sp, #64]
  40fcd4:	str	xzr, [x23]
  40fcd8:	ldp	x23, x24, [sp, #48]
  40fcdc:	ldp	x29, x30, [sp], #80
  40fce0:	ret
  40fce4:	mov	w26, #0x0                   	// #0
  40fce8:	b	40fcc8 <ferror@plt+0xd368>
  40fcec:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40fcf0:	mov	x2, #0x1e                  	// #30
  40fcf4:	mov	x1, #0x1                   	// #1
  40fcf8:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  40fcfc:	ldr	x3, [x3, #3976]
  40fd00:	add	x0, x0, #0x98
  40fd04:	ldr	x3, [x3]
  40fd08:	bl	402720 <fwrite@plt>
  40fd0c:	mov	w0, #0x1                   	// #1
  40fd10:	bl	4022c0 <exit@plt>
  40fd14:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  40fd18:	mov	x2, #0x1b                  	// #27
  40fd1c:	mov	x1, #0x1                   	// #1
  40fd20:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  40fd24:	ldr	x3, [x3, #3976]
  40fd28:	add	x0, x0, #0xb8
  40fd2c:	ldr	x3, [x3]
  40fd30:	bl	402720 <fwrite@plt>
  40fd34:	mov	w0, #0x1                   	// #1
  40fd38:	bl	4022c0 <exit@plt>
  40fd3c:	nop
  40fd40:	stp	x29, x30, [sp, #-64]!
  40fd44:	mov	x29, sp
  40fd48:	ldr	w2, [x1, #16]
  40fd4c:	stp	x19, x20, [sp, #16]
  40fd50:	mov	x20, x0
  40fd54:	add	x0, sp, #0x38
  40fd58:	str	x21, [sp, #32]
  40fd5c:	ldr	w21, [x1, #20]
  40fd60:	str	x2, [sp, #56]
  40fd64:	bl	402430 <localtime@plt>
  40fd68:	bl	4027e0 <asctime@plt>
  40fd6c:	mov	x19, x0
  40fd70:	bl	4022b0 <strlen@plt>
  40fd74:	add	x4, x19, x0
  40fd78:	mov	x3, x21
  40fd7c:	mov	x2, x19
  40fd80:	mov	x0, x20
  40fd84:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  40fd88:	sturb	wzr, [x4, #-1]
  40fd8c:	add	x1, x1, #0xd8
  40fd90:	bl	402920 <fprintf@plt>
  40fd94:	ldp	x19, x20, [sp, #16]
  40fd98:	ldr	x21, [sp, #32]
  40fd9c:	ldp	x29, x30, [sp], #64
  40fda0:	ret
  40fda4:	nop
  40fda8:	stp	x29, x30, [sp, #-32]!
  40fdac:	mov	w2, w0
  40fdb0:	mov	x0, x1
  40fdb4:	mov	x29, sp
  40fdb8:	str	x19, [sp, #16]
  40fdbc:	mov	x19, x1
  40fdc0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  40fdc4:	add	x1, x1, #0x700
  40fdc8:	bl	402380 <sprintf@plt>
  40fdcc:	mov	x0, x19
  40fdd0:	ldr	x19, [sp, #16]
  40fdd4:	ldp	x29, x30, [sp], #32
  40fdd8:	ret
  40fddc:	nop
  40fde0:	stp	x29, x30, [sp, #-64]!
  40fde4:	mov	x29, sp
  40fde8:	stp	x19, x20, [sp, #16]
  40fdec:	mov	x20, x1
  40fdf0:	stp	x21, x22, [sp, #32]
  40fdf4:	mov	x21, x0
  40fdf8:	mov	x0, x1
  40fdfc:	bl	4022b0 <strlen@plt>
  40fe00:	cmp	x0, #0x17
  40fe04:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe08:	ldrb	w0, [x20, #2]
  40fe0c:	add	x19, x20, #0x2
  40fe10:	cmp	w0, #0x3a
  40fe14:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe18:	ldrb	w0, [x20, #5]
  40fe1c:	cmp	w0, #0x3a
  40fe20:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe24:	ldrb	w0, [x20, #8]
  40fe28:	cmp	w0, #0x3a
  40fe2c:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe30:	ldrb	w0, [x20, #11]
  40fe34:	cmp	w0, #0x3a
  40fe38:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe3c:	ldrb	w0, [x20, #14]
  40fe40:	cmp	w0, #0x3a
  40fe44:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe48:	ldrb	w0, [x20, #17]
  40fe4c:	cmp	w0, #0x3a
  40fe50:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe54:	ldrb	w0, [x20, #20]
  40fe58:	cmp	w0, #0x3a
  40fe5c:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe60:	add	x22, sp, #0x38
  40fe64:	mov	w20, #0x38                  	// #56
  40fe68:	str	xzr, [x21]
  40fe6c:	nop
  40fe70:	mov	w2, #0x10                  	// #16
  40fe74:	mov	x1, x22
  40fe78:	sub	x0, x19, #0x2
  40fe7c:	bl	4022a0 <strtoul@plt>
  40fe80:	ldr	x2, [sp, #56]
  40fe84:	cmp	x0, #0xff
  40fe88:	lsl	x0, x0, x20
  40fe8c:	sub	w20, w20, #0x8
  40fe90:	ccmp	x2, x19, #0x0, ls  // ls = plast
  40fe94:	b.ne	40fec4 <ferror@plt+0xd564>  // b.any
  40fe98:	ldr	x2, [x21]
  40fe9c:	add	x19, x19, #0x3
  40fea0:	cmn	w20, #0x8
  40fea4:	orr	x0, x2, x0
  40fea8:	str	x0, [x21]
  40feac:	b.ne	40fe70 <ferror@plt+0xd510>  // b.any
  40feb0:	mov	w0, #0x0                   	// #0
  40feb4:	ldp	x19, x20, [sp, #16]
  40feb8:	ldp	x21, x22, [sp, #32]
  40febc:	ldp	x29, x30, [sp], #64
  40fec0:	ret
  40fec4:	mov	w0, #0xffffffff            	// #-1
  40fec8:	ldp	x19, x20, [sp, #16]
  40fecc:	ldp	x21, x22, [sp, #32]
  40fed0:	ldp	x29, x30, [sp], #64
  40fed4:	ret
  40fed8:	cmp	w0, #0x5
  40fedc:	mov	w0, w1
  40fee0:	b.ne	40fef8 <ferror@plt+0xd598>  // b.any
  40fee4:	cmp	w1, #0x80
  40fee8:	b.eq	40fefc <ferror@plt+0xd59c>  // b.none
  40feec:	cmp	w1, #0x81
  40fef0:	mov	w1, #0xa                   	// #10
  40fef4:	csel	w0, w0, w1, ne  // ne = any
  40fef8:	ret
  40fefc:	mov	w0, #0x2                   	// #2
  40ff00:	ret
  40ff04:	nop
  40ff08:	sub	sp, sp, #0x990
  40ff0c:	stp	x29, x30, [sp]
  40ff10:	mov	x29, sp
  40ff14:	stp	x21, x22, [sp, #32]
  40ff18:	ldr	x21, [x1, #184]
  40ff1c:	stp	x19, x20, [sp, #16]
  40ff20:	mov	x19, x0
  40ff24:	str	x23, [sp, #48]
  40ff28:	cbz	x21, 40ffec <ferror@plt+0xd68c>
  40ff2c:	mov	x22, #0xc0                  	// #192
  40ff30:	mov	x20, x0
  40ff34:	mov	w23, w22
  40ff38:	ldrh	w0, [x21]
  40ff3c:	sub	w0, w0, #0x4
  40ff40:	cmp	w23, w0
  40ff44:	b.gt	40ffd0 <ferror@plt+0xd670>
  40ff48:	mov	x2, x22
  40ff4c:	add	x1, x21, #0x4
  40ff50:	mov	x0, x20
  40ff54:	bl	402270 <memcpy@plt>
  40ff58:	cmp	x20, x19
  40ff5c:	b.eq	40ffb4 <ferror@plt+0xd654>  // b.none
  40ff60:	ldp	q5, q4, [x20]
  40ff64:	ldp	q3, q2, [x20, #32]
  40ff68:	uxtl	v16.2d, v5.2s
  40ff6c:	uxtl	v7.2d, v4.2s
  40ff70:	uxtl2	v5.2d, v5.4s
  40ff74:	uxtl2	v4.2d, v4.4s
  40ff78:	uxtl	v6.2d, v3.2s
  40ff7c:	uxtl2	v3.2d, v3.4s
  40ff80:	ldp	q1, q0, [x20, #64]
  40ff84:	stp	q16, q5, [x19]
  40ff88:	uxtl	v5.2d, v2.2s
  40ff8c:	stp	q7, q4, [x19, #32]
  40ff90:	uxtl2	v2.2d, v2.4s
  40ff94:	stp	q6, q3, [x19, #64]
  40ff98:	uxtl	v4.2d, v1.2s
  40ff9c:	uxtl	v3.2d, v0.2s
  40ffa0:	uxtl2	v1.2d, v1.4s
  40ffa4:	stp	q5, q2, [x19, #96]
  40ffa8:	uxtl2	v0.2d, v0.4s
  40ffac:	stp	q4, q1, [x19, #128]
  40ffb0:	stp	q3, q0, [x19, #160]
  40ffb4:	mov	w0, w23
  40ffb8:	ldp	x29, x30, [sp]
  40ffbc:	ldp	x19, x20, [sp, #16]
  40ffc0:	ldp	x21, x22, [sp, #32]
  40ffc4:	ldr	x23, [sp, #48]
  40ffc8:	add	sp, sp, #0x990
  40ffcc:	ret
  40ffd0:	sub	w2, w23, w0
  40ffd4:	sxtw	x22, w0
  40ffd8:	add	x0, x20, x22
  40ffdc:	mov	w1, #0x0                   	// #0
  40ffe0:	sxtw	x2, w2
  40ffe4:	bl	4024e0 <memset@plt>
  40ffe8:	b	40ff48 <ferror@plt+0xd5e8>
  40ffec:	ldr	x21, [x1, #56]
  40fff0:	cbz	x21, 410004 <ferror@plt+0xd6a4>
  40fff4:	mov	x22, #0x60                  	// #96
  40fff8:	add	x20, sp, #0x48
  40fffc:	mov	w23, w22
  410000:	b	40ff38 <ferror@plt+0xd5d8>
  410004:	ldr	x2, [x1, #96]
  410008:	cbz	x2, 4100a0 <ferror@plt+0xd740>
  41000c:	ldrh	w3, [x2], #4
  410010:	add	x0, sp, #0x48
  410014:	mov	w1, #0x128                 	// #296
  410018:	sub	w3, w3, #0x4
  41001c:	bl	416eb8 <ferror@plt+0x14558>
  410020:	ldr	x0, [sp, #96]
  410024:	cbz	x0, 410098 <ferror@plt+0xd738>
  410028:	stp	xzr, xzr, [x19]
  41002c:	stp	xzr, xzr, [x19, #16]
  410030:	stp	xzr, xzr, [x19, #32]
  410034:	stp	xzr, xzr, [x19, #48]
  410038:	stp	xzr, xzr, [x19, #64]
  41003c:	stp	xzr, xzr, [x19, #80]
  410040:	stp	xzr, xzr, [x19, #96]
  410044:	stp	xzr, xzr, [x19, #112]
  410048:	stp	xzr, xzr, [x19, #128]
  41004c:	stp	xzr, xzr, [x19, #144]
  410050:	stp	xzr, xzr, [x19, #160]
  410054:	stp	xzr, xzr, [x19, #176]
  410058:	ldur	x1, [x0, #12]
  41005c:	str	x1, [x19]
  410060:	ldur	x1, [x0, #20]
  410064:	str	x1, [x19, #16]
  410068:	ldur	x1, [x0, #44]
  41006c:	str	x1, [x19, #8]
  410070:	ldur	x1, [x0, #52]
  410074:	str	x1, [x19, #24]
  410078:	ldur	x1, [x0, #108]
  41007c:	str	x1, [x19, #32]
  410080:	ldur	x1, [x0, #116]
  410084:	str	x1, [x19, #40]
  410088:	ldur	x1, [x0, #188]
  41008c:	str	x1, [x19, #64]
  410090:	ldur	x0, [x0, #252]
  410094:	str	x0, [x19, #104]
  410098:	mov	w23, #0xc0                  	// #192
  41009c:	b	40ffb4 <ferror@plt+0xd654>
  4100a0:	mov	w23, #0xffffffff            	// #-1
  4100a4:	b	40ffb4 <ferror@plt+0xd654>
  4100a8:	stp	x29, x30, [sp, #-48]!
  4100ac:	mov	x29, sp
  4100b0:	stp	x19, x20, [sp, #16]
  4100b4:	mov	x19, x2
  4100b8:	stp	x21, x22, [sp, #32]
  4100bc:	mov	x21, x1
  4100c0:	mov	x22, x0
  4100c4:	mov	x0, x1
  4100c8:	bl	4022b0 <strlen@plt>
  4100cc:	mov	x20, x0
  4100d0:	cbnz	x19, 4100e8 <ferror@plt+0xd788>
  4100d4:	mov	x0, x20
  4100d8:	ldp	x19, x20, [sp, #16]
  4100dc:	ldp	x21, x22, [sp, #32]
  4100e0:	ldp	x29, x30, [sp], #48
  4100e4:	ret
  4100e8:	sub	x19, x19, #0x1
  4100ec:	mov	x1, x21
  4100f0:	cmp	x19, x0
  4100f4:	mov	x0, x22
  4100f8:	csel	x19, x19, x20, ls  // ls = plast
  4100fc:	mov	x2, x19
  410100:	bl	402270 <memcpy@plt>
  410104:	strb	wzr, [x22, x19]
  410108:	mov	x0, x20
  41010c:	ldp	x19, x20, [sp, #16]
  410110:	ldp	x21, x22, [sp, #32]
  410114:	ldp	x29, x30, [sp], #48
  410118:	ret
  41011c:	nop
  410120:	stp	x29, x30, [sp, #-48]!
  410124:	mov	x29, sp
  410128:	stp	x19, x20, [sp, #16]
  41012c:	mov	x20, x2
  410130:	stp	x21, x22, [sp, #32]
  410134:	mov	x21, x1
  410138:	mov	x22, x0
  41013c:	bl	4022b0 <strlen@plt>
  410140:	mov	x19, x0
  410144:	cmp	x0, x20
  410148:	b.cc	410168 <ferror@plt+0xd808>  // b.lo, b.ul, b.last
  41014c:	mov	x0, x21
  410150:	bl	4022b0 <strlen@plt>
  410154:	add	x0, x0, x19
  410158:	ldp	x19, x20, [sp, #16]
  41015c:	ldp	x21, x22, [sp, #32]
  410160:	ldp	x29, x30, [sp], #48
  410164:	ret
  410168:	sub	x2, x20, x0
  41016c:	mov	x1, x21
  410170:	add	x0, x22, x0
  410174:	bl	4100a8 <ferror@plt+0xd748>
  410178:	add	x0, x0, x19
  41017c:	ldp	x19, x20, [sp, #16]
  410180:	ldp	x21, x22, [sp, #32]
  410184:	ldp	x29, x30, [sp], #48
  410188:	ret
  41018c:	nop
  410190:	stp	x29, x30, [sp, #-48]!
  410194:	mov	x29, sp
  410198:	bl	402390 <getuid@plt>
  41019c:	cbnz	w0, 4101a8 <ferror@plt+0xd848>
  4101a0:	ldp	x29, x30, [sp], #48
  4101a4:	ret
  4101a8:	bl	402320 <geteuid@plt>
  4101ac:	cbz	w0, 4101a0 <ferror@plt+0xd840>
  4101b0:	str	x19, [sp, #16]
  4101b4:	bl	402670 <cap_get_proc@plt>
  4101b8:	mov	x19, x0
  4101bc:	cbz	x0, 410208 <ferror@plt+0xd8a8>
  4101c0:	add	x3, sp, #0x2c
  4101c4:	mov	w2, #0x2                   	// #2
  4101c8:	mov	w1, #0xc                   	// #12
  4101cc:	bl	402520 <cap_get_flag@plt>
  4101d0:	cbnz	w0, 410208 <ferror@plt+0xd8a8>
  4101d4:	ldr	w0, [sp, #44]
  4101d8:	cbnz	w0, 4101f4 <ferror@plt+0xd894>
  4101dc:	mov	x0, x19
  4101e0:	bl	4027a0 <cap_clear@plt>
  4101e4:	cbnz	w0, 410208 <ferror@plt+0xd8a8>
  4101e8:	mov	x0, x19
  4101ec:	bl	402550 <cap_set_proc@plt>
  4101f0:	cbnz	w0, 410208 <ferror@plt+0xd8a8>
  4101f4:	mov	x0, x19
  4101f8:	bl	4027f0 <cap_free@plt>
  4101fc:	ldr	x19, [sp, #16]
  410200:	ldp	x29, x30, [sp], #48
  410204:	ret
  410208:	mov	w0, #0x1                   	// #1
  41020c:	bl	4022c0 <exit@plt>
  410210:	stp	x29, x30, [sp, #-64]!
  410214:	mov	x29, sp
  410218:	stp	x19, x20, [sp, #16]
  41021c:	mov	x19, x1
  410220:	str	x21, [sp, #32]
  410224:	mov	x21, x0
  410228:	mov	x0, x1
  41022c:	add	x1, sp, #0x38
  410230:	bl	402310 <strtod@plt>
  410234:	ldr	x20, [sp, #56]
  410238:	cmp	x20, x19
  41023c:	b.eq	410354 <ferror@plt+0xd9f4>  // b.none
  410240:	str	d8, [sp, #40]
  410244:	fmov	d8, d0
  410248:	ldrb	w0, [x20]
  41024c:	cbz	w0, 410320 <ferror@plt+0xd9c0>
  410250:	adrp	x1, 418000 <ferror@plt+0x156a0>
  410254:	mov	x0, x20
  410258:	add	x1, x1, #0x3e0
  41025c:	bl	402530 <strcasecmp@plt>
  410260:	cbz	w0, 410310 <ferror@plt+0xd9b0>
  410264:	adrp	x1, 417000 <ferror@plt+0x146a0>
  410268:	mov	x0, x20
  41026c:	add	x1, x1, #0xd40
  410270:	bl	402530 <strcasecmp@plt>
  410274:	cbz	w0, 410310 <ferror@plt+0xd9b0>
  410278:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  41027c:	mov	x0, x20
  410280:	add	x1, x1, #0xd00
  410284:	bl	402530 <strcasecmp@plt>
  410288:	cbz	w0, 410310 <ferror@plt+0xd9b0>
  41028c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  410290:	mov	x0, x20
  410294:	add	x1, x1, #0xd08
  410298:	bl	402530 <strcasecmp@plt>
  41029c:	cbz	w0, 410340 <ferror@plt+0xd9e0>
  4102a0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  4102a4:	mov	x0, x20
  4102a8:	add	x1, x1, #0xd10
  4102ac:	bl	402530 <strcasecmp@plt>
  4102b0:	cbz	w0, 410340 <ferror@plt+0xd9e0>
  4102b4:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  4102b8:	mov	x0, x20
  4102bc:	add	x1, x1, #0xd18
  4102c0:	bl	402530 <strcasecmp@plt>
  4102c4:	cbz	w0, 410340 <ferror@plt+0xd9e0>
  4102c8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4102cc:	mov	x0, x20
  4102d0:	add	x1, x1, #0xf0
  4102d4:	bl	402530 <strcasecmp@plt>
  4102d8:	cbz	w0, 410320 <ferror@plt+0xd9c0>
  4102dc:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4102e0:	mov	x0, x20
  4102e4:	add	x1, x1, #0xf8
  4102e8:	bl	402530 <strcasecmp@plt>
  4102ec:	cbz	w0, 410320 <ferror@plt+0xd9c0>
  4102f0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4102f4:	mov	x0, x20
  4102f8:	add	x1, x1, #0x100
  4102fc:	bl	402530 <strcasecmp@plt>
  410300:	cbz	w0, 410320 <ferror@plt+0xd9c0>
  410304:	mov	w0, #0xffffffff            	// #-1
  410308:	ldr	d8, [sp, #40]
  41030c:	b	410330 <ferror@plt+0xd9d0>
  410310:	mov	x0, #0x848000000000        	// #145685290680320
  410314:	movk	x0, #0x412e, lsl #48
  410318:	fmov	d0, x0
  41031c:	fmul	d8, d8, d0
  410320:	fcvtzu	w1, d8
  410324:	mov	w0, #0x0                   	// #0
  410328:	ldr	d8, [sp, #40]
  41032c:	str	w1, [x21]
  410330:	ldp	x19, x20, [sp, #16]
  410334:	ldr	x21, [sp, #32]
  410338:	ldp	x29, x30, [sp], #64
  41033c:	ret
  410340:	mov	x0, #0x400000000000        	// #70368744177664
  410344:	movk	x0, #0x408f, lsl #48
  410348:	fmov	d0, x0
  41034c:	fmul	d8, d8, d0
  410350:	b	410320 <ferror@plt+0xd9c0>
  410354:	mov	w0, #0xffffffff            	// #-1
  410358:	b	410330 <ferror@plt+0xd9d0>
  41035c:	nop
  410360:	stp	x29, x30, [sp, #-32]!
  410364:	mov	w3, w0
  410368:	mov	w0, #0x423f                	// #16959
  41036c:	mov	x29, sp
  410370:	str	x19, [sp, #16]
  410374:	movk	w0, #0xf, lsl #16
  410378:	ucvtf	d0, w3
  41037c:	cmp	w3, w0
  410380:	mov	x19, x1
  410384:	b.hi	4103e8 <ferror@plt+0xda88>  // b.pmore
  410388:	cmp	w3, #0x3e7
  41038c:	b.hi	4103b4 <ferror@plt+0xda54>  // b.pmore
  410390:	mov	x0, x19
  410394:	mov	x1, #0x3f                  	// #63
  410398:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  41039c:	add	x2, x2, #0x118
  4103a0:	bl	402400 <snprintf@plt>
  4103a4:	mov	x0, x19
  4103a8:	ldr	x19, [sp, #16]
  4103ac:	ldp	x29, x30, [sp], #32
  4103b0:	ret
  4103b4:	mov	x0, #0x400000000000        	// #70368744177664
  4103b8:	mov	x1, #0x3f                  	// #63
  4103bc:	movk	x0, #0x408f, lsl #48
  4103c0:	fmov	d1, x0
  4103c4:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4103c8:	mov	x0, x19
  4103cc:	fdiv	d0, d0, d1
  4103d0:	add	x2, x2, #0x110
  4103d4:	bl	402400 <snprintf@plt>
  4103d8:	mov	x0, x19
  4103dc:	ldr	x19, [sp, #16]
  4103e0:	ldp	x29, x30, [sp], #32
  4103e4:	ret
  4103e8:	mov	x0, #0x848000000000        	// #145685290680320
  4103ec:	mov	x1, #0x3f                  	// #63
  4103f0:	movk	x0, #0x412e, lsl #48
  4103f4:	fmov	d1, x0
  4103f8:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4103fc:	mov	x0, x19
  410400:	fdiv	d0, d0, d1
  410404:	add	x2, x2, #0x108
  410408:	bl	402400 <snprintf@plt>
  41040c:	mov	x0, x19
  410410:	ldr	x19, [sp, #16]
  410414:	ldp	x29, x30, [sp], #32
  410418:	ret
  41041c:	nop
  410420:	stp	x29, x30, [sp, #-64]!
  410424:	mov	x29, sp
  410428:	stp	x19, x20, [sp, #16]
  41042c:	mov	x19, x1
  410430:	str	x21, [sp, #32]
  410434:	mov	x21, x0
  410438:	mov	x0, x1
  41043c:	add	x1, sp, #0x38
  410440:	bl	402310 <strtod@plt>
  410444:	ldr	x20, [sp, #56]
  410448:	cmp	x20, x19
  41044c:	b.eq	4105b4 <ferror@plt+0xdc54>  // b.none
  410450:	str	d8, [sp, #40]
  410454:	fmov	d8, d0
  410458:	ldrb	w0, [x20]
  41045c:	cbz	w0, 41056c <ferror@plt+0xdc0c>
  410460:	adrp	x1, 418000 <ferror@plt+0x156a0>
  410464:	mov	x0, x20
  410468:	add	x1, x1, #0x3e0
  41046c:	bl	402530 <strcasecmp@plt>
  410470:	cbz	w0, 41055c <ferror@plt+0xdbfc>
  410474:	adrp	x1, 417000 <ferror@plt+0x146a0>
  410478:	mov	x0, x20
  41047c:	add	x1, x1, #0xd40
  410480:	bl	402530 <strcasecmp@plt>
  410484:	cbz	w0, 41055c <ferror@plt+0xdbfc>
  410488:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  41048c:	mov	x0, x20
  410490:	add	x1, x1, #0xd00
  410494:	bl	402530 <strcasecmp@plt>
  410498:	cbz	w0, 41055c <ferror@plt+0xdbfc>
  41049c:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  4104a0:	mov	x0, x20
  4104a4:	add	x1, x1, #0xd08
  4104a8:	bl	402530 <strcasecmp@plt>
  4104ac:	cbz	w0, 41058c <ferror@plt+0xdc2c>
  4104b0:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  4104b4:	mov	x0, x20
  4104b8:	add	x1, x1, #0xd10
  4104bc:	bl	402530 <strcasecmp@plt>
  4104c0:	cbz	w0, 41058c <ferror@plt+0xdc2c>
  4104c4:	adrp	x1, 41a000 <ferror@plt+0x176a0>
  4104c8:	mov	x0, x20
  4104cc:	add	x1, x1, #0xd18
  4104d0:	bl	402530 <strcasecmp@plt>
  4104d4:	cbz	w0, 41058c <ferror@plt+0xdc2c>
  4104d8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4104dc:	mov	x0, x20
  4104e0:	add	x1, x1, #0xf0
  4104e4:	bl	402530 <strcasecmp@plt>
  4104e8:	cbz	w0, 4105a0 <ferror@plt+0xdc40>
  4104ec:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4104f0:	mov	x0, x20
  4104f4:	add	x1, x1, #0xf8
  4104f8:	bl	402530 <strcasecmp@plt>
  4104fc:	cbz	w0, 4105a0 <ferror@plt+0xdc40>
  410500:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  410504:	mov	x0, x20
  410508:	add	x1, x1, #0x100
  41050c:	bl	402530 <strcasecmp@plt>
  410510:	cbz	w0, 4105a0 <ferror@plt+0xdc40>
  410514:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  410518:	mov	x0, x20
  41051c:	add	x1, x1, #0x400
  410520:	bl	402530 <strcasecmp@plt>
  410524:	cbz	w0, 41056c <ferror@plt+0xdc0c>
  410528:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  41052c:	mov	x0, x20
  410530:	add	x1, x1, #0x120
  410534:	bl	402530 <strcasecmp@plt>
  410538:	cbz	w0, 41056c <ferror@plt+0xdc0c>
  41053c:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  410540:	mov	x0, x20
  410544:	add	x1, x1, #0x128
  410548:	bl	402530 <strcasecmp@plt>
  41054c:	cbz	w0, 41056c <ferror@plt+0xdc0c>
  410550:	mov	w0, #0xffffffff            	// #-1
  410554:	ldr	d8, [sp, #40]
  410558:	b	41057c <ferror@plt+0xdc1c>
  41055c:	mov	x0, #0xcd6500000000        	// #225833675390976
  410560:	movk	x0, #0x41cd, lsl #48
  410564:	fmov	d0, x0
  410568:	fmul	d8, d8, d0
  41056c:	fcvtzs	d8, d8
  410570:	mov	w0, #0x0                   	// #0
  410574:	str	d8, [x21]
  410578:	ldr	d8, [sp, #40]
  41057c:	ldp	x19, x20, [sp, #16]
  410580:	ldr	x21, [sp, #32]
  410584:	ldp	x29, x30, [sp], #64
  410588:	ret
  41058c:	mov	x0, #0x848000000000        	// #145685290680320
  410590:	movk	x0, #0x412e, lsl #48
  410594:	fmov	d0, x0
  410598:	fmul	d8, d8, d0
  41059c:	b	41056c <ferror@plt+0xdc0c>
  4105a0:	mov	x0, #0x400000000000        	// #70368744177664
  4105a4:	movk	x0, #0x408f, lsl #48
  4105a8:	fmov	d0, x0
  4105ac:	fmul	d8, d8, d0
  4105b0:	b	41056c <ferror@plt+0xdc0c>
  4105b4:	mov	w0, #0xffffffff            	// #-1
  4105b8:	b	41057c <ferror@plt+0xdc1c>
  4105bc:	nop
  4105c0:	stp	x29, x30, [sp, #-32]!
  4105c4:	mov	x3, x0
  4105c8:	mov	x0, #0xc9ff                	// #51711
  4105cc:	mov	x29, sp
  4105d0:	str	x19, [sp, #16]
  4105d4:	movk	x0, #0x3b9a, lsl #16
  4105d8:	scvtf	d0, x3
  4105dc:	cmp	x3, x0
  4105e0:	mov	x19, x1
  4105e4:	b.gt	410668 <ferror@plt+0xdd08>
  4105e8:	mov	x0, #0x423f                	// #16959
  4105ec:	movk	x0, #0xf, lsl #16
  4105f0:	cmp	x3, x0
  4105f4:	b.gt	410634 <ferror@plt+0xdcd4>
  4105f8:	cmp	x3, #0x3e7
  4105fc:	b.le	41069c <ferror@plt+0xdd3c>
  410600:	mov	x0, #0x400000000000        	// #70368744177664
  410604:	mov	x1, #0x3f                  	// #63
  410608:	movk	x0, #0x408f, lsl #48
  41060c:	fmov	d1, x0
  410610:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  410614:	mov	x0, x19
  410618:	fdiv	d0, d0, d1
  41061c:	add	x2, x2, #0x140
  410620:	bl	402400 <snprintf@plt>
  410624:	mov	x0, x19
  410628:	ldr	x19, [sp, #16]
  41062c:	ldp	x29, x30, [sp], #32
  410630:	ret
  410634:	mov	x0, #0x848000000000        	// #145685290680320
  410638:	mov	x1, #0x3f                  	// #63
  41063c:	movk	x0, #0x412e, lsl #48
  410640:	fmov	d1, x0
  410644:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  410648:	mov	x0, x19
  41064c:	fdiv	d0, d0, d1
  410650:	add	x2, x2, #0x138
  410654:	bl	402400 <snprintf@plt>
  410658:	mov	x0, x19
  41065c:	ldr	x19, [sp, #16]
  410660:	ldp	x29, x30, [sp], #32
  410664:	ret
  410668:	mov	x0, #0xcd6500000000        	// #225833675390976
  41066c:	mov	x1, #0x3f                  	// #63
  410670:	movk	x0, #0x41cd, lsl #48
  410674:	fmov	d1, x0
  410678:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  41067c:	mov	x0, x19
  410680:	fdiv	d0, d0, d1
  410684:	add	x2, x2, #0x130
  410688:	bl	402400 <snprintf@plt>
  41068c:	mov	x0, x19
  410690:	ldr	x19, [sp, #16]
  410694:	ldp	x29, x30, [sp], #32
  410698:	ret
  41069c:	mov	x0, x19
  4106a0:	mov	x1, #0x3f                  	// #63
  4106a4:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4106a8:	add	x2, x2, #0x148
  4106ac:	bl	402400 <snprintf@plt>
  4106b0:	mov	x0, x19
  4106b4:	ldr	x19, [sp, #16]
  4106b8:	ldp	x29, x30, [sp], #32
  4106bc:	ret
  4106c0:	sub	sp, sp, #0x240
  4106c4:	stp	x29, x30, [sp]
  4106c8:	mov	x29, sp
  4106cc:	stp	x19, x20, [sp, #16]
  4106d0:	add	x20, sp, #0x40
  4106d4:	stp	x21, x22, [sp, #32]
  4106d8:	mov	x21, x0
  4106dc:	mov	x22, x2
  4106e0:	str	x23, [sp, #48]
  4106e4:	mov	x23, x1
  4106e8:	mov	x2, x21
  4106ec:	mov	x0, x20
  4106f0:	mov	w1, #0x200                 	// #512
  4106f4:	bl	402930 <fgets@plt>
  4106f8:	cbz	x0, 4107e0 <ferror@plt+0xde80>
  4106fc:	ldrb	w3, [sp, #64]
  410700:	mov	x19, x20
  410704:	cmp	w3, #0x20
  410708:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  41070c:	b.ne	410720 <ferror@plt+0xddc0>  // b.any
  410710:	ldrb	w3, [x19, #1]!
  410714:	cmp	w3, #0x20
  410718:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  41071c:	b.eq	410710 <ferror@plt+0xddb0>  // b.none
  410720:	cmp	w3, #0x23
  410724:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  410728:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  41072c:	b.eq	4106e8 <ferror@plt+0xdd88>  // b.none
  410730:	mov	x3, x22
  410734:	mov	x2, x23
  410738:	mov	x0, x19
  41073c:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  410740:	add	x1, x1, #0x1c8
  410744:	bl	402840 <__isoc99_sscanf@plt>
  410748:	cmp	w0, #0x2
  41074c:	b.ne	41076c <ferror@plt+0xde0c>  // b.any
  410750:	mov	w0, #0x1                   	// #1
  410754:	ldp	x29, x30, [sp]
  410758:	ldp	x19, x20, [sp, #16]
  41075c:	ldp	x21, x22, [sp, #32]
  410760:	ldr	x23, [sp, #48]
  410764:	add	sp, sp, #0x240
  410768:	ret
  41076c:	mov	x3, x22
  410770:	mov	x2, x23
  410774:	mov	x0, x19
  410778:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  41077c:	add	x1, x1, #0x1d8
  410780:	bl	402840 <__isoc99_sscanf@plt>
  410784:	cmp	w0, #0x2
  410788:	b.eq	410750 <ferror@plt+0xddf0>  // b.none
  41078c:	mov	x3, x22
  410790:	mov	x2, x23
  410794:	mov	x0, x19
  410798:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  41079c:	add	x1, x1, #0x1e8
  4107a0:	bl	402840 <__isoc99_sscanf@plt>
  4107a4:	cmp	w0, #0x2
  4107a8:	b.eq	410750 <ferror@plt+0xddf0>  // b.none
  4107ac:	mov	x2, x23
  4107b0:	mov	x3, x22
  4107b4:	mov	x0, x19
  4107b8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4107bc:	add	x1, x1, #0x1f0
  4107c0:	bl	402840 <__isoc99_sscanf@plt>
  4107c4:	cmp	w0, #0x2
  4107c8:	b.eq	410750 <ferror@plt+0xddf0>  // b.none
  4107cc:	mov	x1, x19
  4107d0:	mov	x0, x22
  4107d4:	bl	402760 <strcpy@plt>
  4107d8:	mov	w0, #0xffffffff            	// #-1
  4107dc:	b	410754 <ferror@plt+0xddf4>
  4107e0:	mov	w0, #0x0                   	// #0
  4107e4:	ldp	x29, x30, [sp]
  4107e8:	ldp	x19, x20, [sp, #16]
  4107ec:	ldp	x21, x22, [sp, #32]
  4107f0:	ldr	x23, [sp, #48]
  4107f4:	add	sp, sp, #0x240
  4107f8:	ret
  4107fc:	nop
  410800:	sub	sp, sp, #0x250
  410804:	mov	x2, #0x1f0                 	// #496
  410808:	stp	x29, x30, [sp]
  41080c:	mov	x29, sp
  410810:	stp	x23, x24, [sp, #48]
  410814:	mov	x24, x0
  410818:	mov	x23, x1
  41081c:	add	x0, sp, #0x60
  410820:	mov	w1, #0x0                   	// #0
  410824:	stp	xzr, xzr, [sp, #80]
  410828:	bl	4024e0 <memset@plt>
  41082c:	adrp	x1, 419000 <ferror@plt+0x166a0>
  410830:	mov	x0, x24
  410834:	add	x1, x1, #0x4a0
  410838:	bl	402780 <fopen64@plt>
  41083c:	cbz	x0, 4108b0 <ferror@plt+0xdf50>
  410840:	stp	x19, x20, [sp, #16]
  410844:	mov	x20, x0
  410848:	stp	x21, x22, [sp, #32]
  41084c:	add	x21, sp, #0x50
  410850:	add	x22, sp, #0x4c
  410854:	nop
  410858:	mov	x2, x21
  41085c:	mov	x1, x22
  410860:	mov	x0, x20
  410864:	bl	4106c0 <ferror@plt+0xdd60>
  410868:	cbz	w0, 4108a0 <ferror@plt+0xdf40>
  41086c:	cmn	w0, #0x1
  410870:	b.eq	4108c0 <ferror@plt+0xdf60>  // b.none
  410874:	ldr	w19, [sp, #76]
  410878:	cmp	w19, #0x100
  41087c:	b.hi	410858 <ferror@plt+0xdef8>  // b.pmore
  410880:	mov	x0, x21
  410884:	bl	402560 <strdup@plt>
  410888:	str	x0, [x23, w19, sxtw #3]
  41088c:	mov	x2, x21
  410890:	mov	x1, x22
  410894:	mov	x0, x20
  410898:	bl	4106c0 <ferror@plt+0xdd60>
  41089c:	cbnz	w0, 41086c <ferror@plt+0xdf0c>
  4108a0:	mov	x0, x20
  4108a4:	bl	402440 <fclose@plt>
  4108a8:	ldp	x19, x20, [sp, #16]
  4108ac:	ldp	x21, x22, [sp, #32]
  4108b0:	ldp	x29, x30, [sp]
  4108b4:	ldp	x23, x24, [sp, #48]
  4108b8:	add	sp, sp, #0x250
  4108bc:	ret
  4108c0:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4108c4:	mov	x3, x21
  4108c8:	mov	x2, x24
  4108cc:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4108d0:	ldr	x0, [x0, #3976]
  4108d4:	add	x1, x1, #0x1f8
  4108d8:	ldr	x0, [x0]
  4108dc:	bl	402920 <fprintf@plt>
  4108e0:	mov	x0, x20
  4108e4:	bl	402440 <fclose@plt>
  4108e8:	ldp	x29, x30, [sp]
  4108ec:	ldp	x19, x20, [sp, #16]
  4108f0:	ldp	x21, x22, [sp, #32]
  4108f4:	ldp	x23, x24, [sp, #48]
  4108f8:	add	sp, sp, #0x250
  4108fc:	ret
  410900:	mov	x12, #0x1040                	// #4160
  410904:	sub	sp, sp, x12
  410908:	adrp	x2, 438000 <stdin@@GLIBC_2.17+0x3220>
  41090c:	mov	w3, #0x1                   	// #1
  410910:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  410914:	add	x0, x0, #0x218
  410918:	stp	x29, x30, [sp]
  41091c:	mov	x29, sp
  410920:	stp	x23, x24, [sp, #48]
  410924:	adrp	x24, 431000 <memcpy@GLIBC_2.17>
  410928:	add	x1, x24, #0x550
  41092c:	str	w3, [x2, #1440]
  410930:	bl	410800 <ferror@plt+0xdea0>
  410934:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  410938:	add	x0, x0, #0x230
  41093c:	bl	4023b0 <opendir@plt>
  410940:	cbz	x0, 4109ec <ferror@plt+0xe08c>
  410944:	adrp	x23, 41b000 <ferror@plt+0x186a0>
  410948:	add	x23, x23, #0x258
  41094c:	stp	x19, x20, [sp, #16]
  410950:	mov	x20, x0
  410954:	stp	x21, x22, [sp, #32]
  410958:	adrp	x21, 41b000 <ferror@plt+0x186a0>
  41095c:	add	x22, sp, #0x40
  410960:	add	x21, x21, #0x250
  410964:	nop
  410968:	mov	x0, x20
  41096c:	bl	4026d0 <readdir64@plt>
  410970:	mov	x1, x0
  410974:	cbz	x0, 4109dc <ferror@plt+0xe07c>
  410978:	add	x19, x1, #0x13
  41097c:	ldrb	w1, [x1, #19]
  410980:	mov	x0, x19
  410984:	cmp	w1, #0x2e
  410988:	b.eq	410968 <ferror@plt+0xe008>  // b.none
  41098c:	bl	4022b0 <strlen@plt>
  410990:	subs	x2, x0, #0x5
  410994:	mov	x1, x21
  410998:	b.ls	410968 <ferror@plt+0xe008>  // b.plast
  41099c:	add	x0, x19, x2
  4109a0:	bl	402640 <strcmp@plt>
  4109a4:	mov	x3, x19
  4109a8:	mov	w4, w0
  4109ac:	mov	x2, x23
  4109b0:	mov	x0, x22
  4109b4:	mov	x1, #0x1000                	// #4096
  4109b8:	cbnz	w4, 410968 <ferror@plt+0xe008>
  4109bc:	bl	402400 <snprintf@plt>
  4109c0:	add	x1, x24, #0x550
  4109c4:	mov	x0, x22
  4109c8:	bl	410800 <ferror@plt+0xdea0>
  4109cc:	mov	x0, x20
  4109d0:	bl	4026d0 <readdir64@plt>
  4109d4:	mov	x1, x0
  4109d8:	cbnz	x0, 410978 <ferror@plt+0xe018>
  4109dc:	mov	x0, x20
  4109e0:	bl	402570 <closedir@plt>
  4109e4:	ldp	x19, x20, [sp, #16]
  4109e8:	ldp	x21, x22, [sp, #32]
  4109ec:	mov	x12, #0x1040                	// #4160
  4109f0:	ldp	x29, x30, [sp]
  4109f4:	ldp	x23, x24, [sp, #48]
  4109f8:	add	sp, sp, x12
  4109fc:	ret
  410a00:	sub	sp, sp, #0x250
  410a04:	mov	x2, #0x1f0                 	// #496
  410a08:	stp	x29, x30, [sp]
  410a0c:	mov	x29, sp
  410a10:	stp	x21, x22, [sp, #32]
  410a14:	mov	x22, x1
  410a18:	mov	w1, #0x0                   	// #0
  410a1c:	stp	x23, x24, [sp, #48]
  410a20:	mov	x24, x0
  410a24:	add	x0, sp, #0x60
  410a28:	stp	xzr, xzr, [sp, #80]
  410a2c:	bl	4024e0 <memset@plt>
  410a30:	adrp	x1, 419000 <ferror@plt+0x166a0>
  410a34:	mov	x0, x24
  410a38:	add	x1, x1, #0x4a0
  410a3c:	bl	402780 <fopen64@plt>
  410a40:	cbz	x0, 410ad4 <ferror@plt+0xe174>
  410a44:	mov	x21, x0
  410a48:	add	x23, sp, #0x4c
  410a4c:	stp	x19, x20, [sp, #16]
  410a50:	add	x20, sp, #0x50
  410a54:	mov	x2, x20
  410a58:	mov	x1, x23
  410a5c:	mov	x0, x21
  410a60:	bl	4106c0 <ferror@plt+0xdd60>
  410a64:	mov	w2, w0
  410a68:	mov	x0, #0x18                  	// #24
  410a6c:	cbz	w2, 410ac8 <ferror@plt+0xe168>
  410a70:	cmn	w2, #0x1
  410a74:	b.eq	410ae8 <ferror@plt+0xe188>  // b.none
  410a78:	ldr	w2, [sp, #76]
  410a7c:	tbnz	w2, #31, 410a54 <ferror@plt+0xe0f4>
  410a80:	bl	402460 <malloc@plt>
  410a84:	mov	x19, x0
  410a88:	ldr	w1, [sp, #76]
  410a8c:	mov	x0, x20
  410a90:	str	w1, [x19, #16]
  410a94:	bl	402560 <strdup@plt>
  410a98:	str	x0, [x19, #8]
  410a9c:	ldrb	w1, [sp, #76]
  410aa0:	mov	x2, x20
  410aa4:	ldr	x0, [x22, x1, lsl #3]
  410aa8:	str	x19, [x22, x1, lsl #3]
  410aac:	mov	x1, x23
  410ab0:	str	x0, [x19]
  410ab4:	mov	x0, x21
  410ab8:	bl	4106c0 <ferror@plt+0xdd60>
  410abc:	mov	w2, w0
  410ac0:	mov	x0, #0x18                  	// #24
  410ac4:	cbnz	w2, 410a70 <ferror@plt+0xe110>
  410ac8:	mov	x0, x21
  410acc:	bl	402440 <fclose@plt>
  410ad0:	ldp	x19, x20, [sp, #16]
  410ad4:	ldp	x29, x30, [sp]
  410ad8:	ldp	x21, x22, [sp, #32]
  410adc:	ldp	x23, x24, [sp, #48]
  410ae0:	add	sp, sp, #0x250
  410ae4:	ret
  410ae8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  410aec:	mov	x3, x20
  410af0:	mov	x2, x24
  410af4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  410af8:	ldr	x0, [x0, #3976]
  410afc:	add	x1, x1, #0x1f8
  410b00:	ldr	x0, [x0]
  410b04:	bl	402920 <fprintf@plt>
  410b08:	mov	x0, x21
  410b0c:	bl	402440 <fclose@plt>
  410b10:	ldp	x29, x30, [sp]
  410b14:	ldp	x19, x20, [sp, #16]
  410b18:	ldp	x21, x22, [sp, #32]
  410b1c:	ldp	x23, x24, [sp, #48]
  410b20:	add	sp, sp, #0x250
  410b24:	ret
  410b28:	mov	x12, #0x1040                	// #4160
  410b2c:	sub	sp, sp, x12
  410b30:	adrp	x0, 438000 <stdin@@GLIBC_2.17+0x3220>
  410b34:	mov	w1, #0x1                   	// #1
  410b38:	stp	x29, x30, [sp]
  410b3c:	mov	x29, sp
  410b40:	stp	x19, x20, [sp, #16]
  410b44:	adrp	x20, 431000 <memcpy@GLIBC_2.17>
  410b48:	add	x2, x20, #0x550
  410b4c:	add	x2, x2, #0x800
  410b50:	str	w1, [x0, #1444]
  410b54:	mov	x0, #0x0                   	// #0
  410b58:	stp	x21, x22, [sp, #32]
  410b5c:	nop
  410b60:	ldr	x1, [x2, x0, lsl #3]
  410b64:	cbz	x1, 410b6c <ferror@plt+0xe20c>
  410b68:	str	w0, [x1, #16]
  410b6c:	add	x0, x0, #0x1
  410b70:	cmp	x0, #0x100
  410b74:	b.ne	410b60 <ferror@plt+0xe200>  // b.any
  410b78:	add	x1, x20, #0x550
  410b7c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  410b80:	add	x1, x1, #0x800
  410b84:	add	x0, x0, #0x278
  410b88:	bl	410a00 <ferror@plt+0xe0a0>
  410b8c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  410b90:	add	x0, x0, #0x290
  410b94:	bl	4023b0 <opendir@plt>
  410b98:	mov	x21, x0
  410b9c:	cbz	x0, 410c3c <ferror@plt+0xe2dc>
  410ba0:	adrp	x22, 41b000 <ferror@plt+0x186a0>
  410ba4:	add	x22, x22, #0x250
  410ba8:	stp	x23, x24, [sp, #48]
  410bac:	adrp	x24, 41b000 <ferror@plt+0x186a0>
  410bb0:	add	x23, sp, #0x40
  410bb4:	add	x24, x24, #0x2b0
  410bb8:	mov	x0, x21
  410bbc:	bl	4026d0 <readdir64@plt>
  410bc0:	mov	x1, x0
  410bc4:	cbz	x0, 410c30 <ferror@plt+0xe2d0>
  410bc8:	add	x19, x1, #0x13
  410bcc:	ldrb	w1, [x1, #19]
  410bd0:	mov	x0, x19
  410bd4:	cmp	w1, #0x2e
  410bd8:	b.eq	410bb8 <ferror@plt+0xe258>  // b.none
  410bdc:	bl	4022b0 <strlen@plt>
  410be0:	subs	x2, x0, #0x5
  410be4:	mov	x1, x22
  410be8:	b.ls	410bb8 <ferror@plt+0xe258>  // b.plast
  410bec:	add	x0, x19, x2
  410bf0:	bl	402640 <strcmp@plt>
  410bf4:	mov	x3, x19
  410bf8:	mov	w4, w0
  410bfc:	mov	x2, x24
  410c00:	mov	x0, x23
  410c04:	mov	x1, #0x1000                	// #4096
  410c08:	cbnz	w4, 410bb8 <ferror@plt+0xe258>
  410c0c:	bl	402400 <snprintf@plt>
  410c10:	add	x1, x20, #0x550
  410c14:	mov	x0, x23
  410c18:	add	x1, x1, #0x800
  410c1c:	bl	410a00 <ferror@plt+0xe0a0>
  410c20:	mov	x0, x21
  410c24:	bl	4026d0 <readdir64@plt>
  410c28:	mov	x1, x0
  410c2c:	cbnz	x0, 410bc8 <ferror@plt+0xe268>
  410c30:	mov	x0, x21
  410c34:	bl	402570 <closedir@plt>
  410c38:	ldp	x23, x24, [sp, #48]
  410c3c:	mov	x12, #0x1040                	// #4160
  410c40:	ldp	x29, x30, [sp]
  410c44:	ldp	x19, x20, [sp, #16]
  410c48:	ldp	x21, x22, [sp, #32]
  410c4c:	add	sp, sp, x12
  410c50:	ret
  410c54:	nop
  410c58:	stp	x29, x30, [sp, #-64]!
  410c5c:	mov	w3, w0
  410c60:	cmp	w0, #0xff
  410c64:	mov	x29, sp
  410c68:	stp	x19, x20, [sp, #16]
  410c6c:	mov	x19, x1
  410c70:	b.hi	410cd0 <ferror@plt+0xe370>  // b.pmore
  410c74:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  410c78:	ldr	x0, [x0, #4000]
  410c7c:	ldr	w0, [x0]
  410c80:	cbnz	w0, 410cd0 <ferror@plt+0xe370>
  410c84:	adrp	x20, 431000 <memcpy@GLIBC_2.17>
  410c88:	add	x20, x20, #0x550
  410c8c:	str	x21, [sp, #32]
  410c90:	sxtw	x21, w3
  410c94:	ldr	x0, [x20, x21, lsl #3]
  410c98:	cbz	x0, 410cac <ferror@plt+0xe34c>
  410c9c:	ldp	x19, x20, [sp, #16]
  410ca0:	ldr	x21, [sp, #32]
  410ca4:	ldp	x29, x30, [sp], #64
  410ca8:	ret
  410cac:	adrp	x0, 438000 <stdin@@GLIBC_2.17+0x3220>
  410cb0:	ldr	w0, [x0, #1440]
  410cb4:	cbnz	w0, 410ccc <ferror@plt+0xe36c>
  410cb8:	stp	w3, w2, [sp, #56]
  410cbc:	bl	410900 <ferror@plt+0xdfa0>
  410cc0:	ldr	x0, [x20, x21, lsl #3]
  410cc4:	ldp	w3, w2, [sp, #56]
  410cc8:	cbnz	x0, 410c9c <ferror@plt+0xe33c>
  410ccc:	ldr	x21, [sp, #32]
  410cd0:	sxtw	x1, w2
  410cd4:	mov	x0, x19
  410cd8:	adrp	x2, 418000 <ferror@plt+0x156a0>
  410cdc:	add	x2, x2, #0xbb0
  410ce0:	bl	402400 <snprintf@plt>
  410ce4:	mov	x0, x19
  410ce8:	ldp	x19, x20, [sp, #16]
  410cec:	ldp	x29, x30, [sp], #64
  410cf0:	ret
  410cf4:	nop
  410cf8:	stp	x29, x30, [sp, #-96]!
  410cfc:	mov	x29, sp
  410d00:	stp	x19, x20, [sp, #16]
  410d04:	stp	x23, x24, [sp, #48]
  410d08:	adrp	x23, 438000 <stdin@@GLIBC_2.17+0x3220>
  410d0c:	add	x19, x23, #0x5a0
  410d10:	mov	x24, x0
  410d14:	stp	x21, x22, [sp, #32]
  410d18:	mov	x21, x1
  410d1c:	ldr	x0, [x19, #8]
  410d20:	cbz	x0, 410d2c <ferror@plt+0xe3cc>
  410d24:	bl	402640 <strcmp@plt>
  410d28:	cbz	w0, 410d94 <ferror@plt+0xe434>
  410d2c:	ldr	w0, [x23, #1440]
  410d30:	str	x25, [sp, #64]
  410d34:	cbz	w0, 410db0 <ferror@plt+0xe450>
  410d38:	adrp	x22, 431000 <memcpy@GLIBC_2.17>
  410d3c:	mov	x19, #0x0                   	// #0
  410d40:	add	x22, x22, #0x550
  410d44:	b	410d54 <ferror@plt+0xe3f4>
  410d48:	add	x19, x19, #0x1
  410d4c:	cmp	x19, #0x100
  410d50:	b.eq	410db8 <ferror@plt+0xe458>  // b.none
  410d54:	ldr	x20, [x22, x19, lsl #3]
  410d58:	mov	x1, x21
  410d5c:	sxtw	x25, w19
  410d60:	mov	x0, x20
  410d64:	cbz	x20, 410d48 <ferror@plt+0xe3e8>
  410d68:	bl	402640 <strcmp@plt>
  410d6c:	cbnz	w0, 410d48 <ferror@plt+0xe3e8>
  410d70:	add	x23, x23, #0x5a0
  410d74:	stp	x20, x25, [x23, #8]
  410d78:	ldr	x25, [sp, #64]
  410d7c:	str	w19, [x24]
  410d80:	ldp	x19, x20, [sp, #16]
  410d84:	ldp	x21, x22, [sp, #32]
  410d88:	ldp	x23, x24, [sp, #48]
  410d8c:	ldp	x29, x30, [sp], #96
  410d90:	ret
  410d94:	ldr	x1, [x19, #16]
  410d98:	str	w1, [x24]
  410d9c:	ldp	x19, x20, [sp, #16]
  410da0:	ldp	x21, x22, [sp, #32]
  410da4:	ldp	x23, x24, [sp, #48]
  410da8:	ldp	x29, x30, [sp], #96
  410dac:	ret
  410db0:	bl	410900 <ferror@plt+0xdfa0>
  410db4:	b	410d38 <ferror@plt+0xe3d8>
  410db8:	add	x1, sp, #0x58
  410dbc:	mov	w2, #0x0                   	// #0
  410dc0:	mov	x0, x21
  410dc4:	add	x23, x23, #0x5a0
  410dc8:	bl	4022a0 <strtoul@plt>
  410dcc:	mov	x1, x0
  410dd0:	ldr	x2, [sp, #88]
  410dd4:	str	x0, [x23, #16]
  410dd8:	cmp	x2, #0x0
  410ddc:	ccmp	x2, x21, #0x4, ne  // ne = any
  410de0:	b.eq	410e14 <ferror@plt+0xe4b4>  // b.none
  410de4:	ldrb	w0, [x2]
  410de8:	cmp	x1, #0xff
  410dec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  410df0:	b.ne	410e14 <ferror@plt+0xe4b4>  // b.any
  410df4:	ldr	x25, [sp, #64]
  410df8:	str	w1, [x24]
  410dfc:	mov	w0, #0x0                   	// #0
  410e00:	ldp	x19, x20, [sp, #16]
  410e04:	ldp	x21, x22, [sp, #32]
  410e08:	ldp	x23, x24, [sp, #48]
  410e0c:	ldp	x29, x30, [sp], #96
  410e10:	ret
  410e14:	mov	w0, #0xffffffff            	// #-1
  410e18:	ldr	x25, [sp, #64]
  410e1c:	b	410d80 <ferror@plt+0xe420>
  410e20:	stp	x29, x30, [sp, #-64]!
  410e24:	mov	w3, w0
  410e28:	cmp	w0, #0xff
  410e2c:	mov	x29, sp
  410e30:	stp	x19, x20, [sp, #16]
  410e34:	mov	x19, x1
  410e38:	b.hi	410eb4 <ferror@plt+0xe554>  // b.pmore
  410e3c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  410e40:	ldr	x0, [x0, #4000]
  410e44:	ldr	w0, [x0]
  410e48:	cbnz	w0, 410eb4 <ferror@plt+0xe554>
  410e4c:	adrp	x20, 432000 <in6addr_any@@GLIBC_2.17+0x1290>
  410e50:	add	x20, x20, #0x650
  410e54:	sub	x20, x20, #0x100
  410e58:	str	x21, [sp, #32]
  410e5c:	sxtw	x21, w3
  410e60:	ldr	x0, [x20, x21, lsl #3]
  410e64:	cbz	x0, 410e78 <ferror@plt+0xe518>
  410e68:	ldp	x19, x20, [sp, #16]
  410e6c:	ldr	x21, [sp, #32]
  410e70:	ldp	x29, x30, [sp], #64
  410e74:	ret
  410e78:	adrp	x4, 438000 <stdin@@GLIBC_2.17+0x3220>
  410e7c:	add	x4, x4, #0x5a0
  410e80:	ldr	w0, [x4, #24]
  410e84:	cbnz	w0, 410eb0 <ferror@plt+0xe550>
  410e88:	mov	w5, #0x1                   	// #1
  410e8c:	mov	x1, x20
  410e90:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  410e94:	add	x0, x0, #0x2d0
  410e98:	str	w5, [x4, #24]
  410e9c:	stp	w3, w2, [sp, #56]
  410ea0:	bl	410800 <ferror@plt+0xdea0>
  410ea4:	ldr	x0, [x20, x21, lsl #3]
  410ea8:	ldp	w3, w2, [sp, #56]
  410eac:	cbnz	x0, 410e68 <ferror@plt+0xe508>
  410eb0:	ldr	x21, [sp, #32]
  410eb4:	sxtw	x1, w2
  410eb8:	mov	x0, x19
  410ebc:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  410ec0:	add	x2, x2, #0x700
  410ec4:	bl	402400 <snprintf@plt>
  410ec8:	mov	x0, x19
  410ecc:	ldp	x19, x20, [sp, #16]
  410ed0:	ldp	x29, x30, [sp], #64
  410ed4:	ret
  410ed8:	stp	x29, x30, [sp, #-96]!
  410edc:	mov	x29, sp
  410ee0:	stp	x19, x20, [sp, #16]
  410ee4:	stp	x21, x22, [sp, #32]
  410ee8:	adrp	x22, 438000 <stdin@@GLIBC_2.17+0x3220>
  410eec:	add	x19, x22, #0x5a0
  410ef0:	stp	x23, x24, [sp, #48]
  410ef4:	mov	x23, x0
  410ef8:	mov	x24, x1
  410efc:	ldr	x0, [x19, #32]
  410f00:	cbz	x0, 410f0c <ferror@plt+0xe5ac>
  410f04:	bl	402640 <strcmp@plt>
  410f08:	cbz	w0, 410f7c <ferror@plt+0xe61c>
  410f0c:	add	x2, x22, #0x5a0
  410f10:	adrp	x21, 432000 <in6addr_any@@GLIBC_2.17+0x1290>
  410f14:	ldr	w0, [x2, #24]
  410f18:	str	x25, [sp, #64]
  410f1c:	cbz	w0, 410f98 <ferror@plt+0xe638>
  410f20:	add	x21, x21, #0x650
  410f24:	mov	x19, #0x0                   	// #0
  410f28:	sub	x21, x21, #0x100
  410f2c:	b	410f3c <ferror@plt+0xe5dc>
  410f30:	add	x19, x19, #0x1
  410f34:	cmp	x19, #0x100
  410f38:	b.eq	410fb8 <ferror@plt+0xe658>  // b.none
  410f3c:	ldr	x20, [x21, x19, lsl #3]
  410f40:	mov	x1, x24
  410f44:	sxtw	x25, w19
  410f48:	mov	x0, x20
  410f4c:	cbz	x20, 410f30 <ferror@plt+0xe5d0>
  410f50:	bl	402640 <strcmp@plt>
  410f54:	cbnz	w0, 410f30 <ferror@plt+0xe5d0>
  410f58:	add	x22, x22, #0x5a0
  410f5c:	stp	x20, x25, [x22, #32]
  410f60:	ldr	x25, [sp, #64]
  410f64:	str	w19, [x23]
  410f68:	ldp	x19, x20, [sp, #16]
  410f6c:	ldp	x21, x22, [sp, #32]
  410f70:	ldp	x23, x24, [sp, #48]
  410f74:	ldp	x29, x30, [sp], #96
  410f78:	ret
  410f7c:	ldr	x1, [x19, #40]
  410f80:	str	w1, [x23]
  410f84:	ldp	x19, x20, [sp, #16]
  410f88:	ldp	x21, x22, [sp, #32]
  410f8c:	ldp	x23, x24, [sp, #48]
  410f90:	ldp	x29, x30, [sp], #96
  410f94:	ret
  410f98:	mov	w3, #0x1                   	// #1
  410f9c:	add	x1, x21, #0x650
  410fa0:	sub	x1, x1, #0x100
  410fa4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  410fa8:	add	x0, x0, #0x2d0
  410fac:	str	w3, [x2, #24]
  410fb0:	bl	410800 <ferror@plt+0xdea0>
  410fb4:	b	410f20 <ferror@plt+0xe5c0>
  410fb8:	add	x1, sp, #0x58
  410fbc:	mov	w2, #0x0                   	// #0
  410fc0:	mov	x0, x24
  410fc4:	add	x22, x22, #0x5a0
  410fc8:	bl	4022a0 <strtoul@plt>
  410fcc:	mov	x1, x0
  410fd0:	ldr	x2, [sp, #88]
  410fd4:	str	x0, [x22, #40]
  410fd8:	cmp	x2, #0x0
  410fdc:	ccmp	x2, x24, #0x4, ne  // ne = any
  410fe0:	b.eq	411014 <ferror@plt+0xe6b4>  // b.none
  410fe4:	ldrb	w0, [x2]
  410fe8:	cmp	x1, #0xff
  410fec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  410ff0:	b.ne	411014 <ferror@plt+0xe6b4>  // b.any
  410ff4:	ldr	x25, [sp, #64]
  410ff8:	str	w1, [x23]
  410ffc:	mov	w0, #0x0                   	// #0
  411000:	ldp	x19, x20, [sp, #16]
  411004:	ldp	x21, x22, [sp, #32]
  411008:	ldp	x23, x24, [sp, #48]
  41100c:	ldp	x29, x30, [sp], #96
  411010:	ret
  411014:	mov	w0, #0xffffffff            	// #-1
  411018:	ldr	x25, [sp, #64]
  41101c:	b	410f68 <ferror@plt+0xe608>
  411020:	stp	x29, x30, [sp, #-64]!
  411024:	mov	w3, w0
  411028:	cmp	w0, #0xff
  41102c:	mov	x29, sp
  411030:	stp	x19, x20, [sp, #16]
  411034:	mov	x19, x1
  411038:	b.hi	4110b4 <ferror@plt+0xe754>  // b.pmore
  41103c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  411040:	ldr	x0, [x0, #4000]
  411044:	ldr	w0, [x0]
  411048:	cbnz	w0, 4110b4 <ferror@plt+0xe754>
  41104c:	adrp	x20, 432000 <in6addr_any@@GLIBC_2.17+0x1290>
  411050:	add	x20, x20, #0x650
  411054:	add	x20, x20, #0x700
  411058:	str	x21, [sp, #32]
  41105c:	sxtw	x21, w3
  411060:	ldr	x0, [x20, x21, lsl #3]
  411064:	cbz	x0, 411078 <ferror@plt+0xe718>
  411068:	ldp	x19, x20, [sp, #16]
  41106c:	ldr	x21, [sp, #32]
  411070:	ldp	x29, x30, [sp], #64
  411074:	ret
  411078:	adrp	x4, 438000 <stdin@@GLIBC_2.17+0x3220>
  41107c:	add	x4, x4, #0x5a0
  411080:	ldr	w0, [x4, #48]
  411084:	cbnz	w0, 4110b0 <ferror@plt+0xe750>
  411088:	mov	w5, #0x1                   	// #1
  41108c:	mov	x1, x20
  411090:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  411094:	add	x0, x0, #0x2e8
  411098:	str	w5, [x4, #48]
  41109c:	stp	w3, w2, [sp, #56]
  4110a0:	bl	410800 <ferror@plt+0xdea0>
  4110a4:	ldr	x0, [x20, x21, lsl #3]
  4110a8:	ldp	w3, w2, [sp, #56]
  4110ac:	cbnz	x0, 411068 <ferror@plt+0xe708>
  4110b0:	ldr	x21, [sp, #32]
  4110b4:	sxtw	x1, w2
  4110b8:	mov	x0, x19
  4110bc:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4110c0:	add	x2, x2, #0x700
  4110c4:	bl	402400 <snprintf@plt>
  4110c8:	mov	x0, x19
  4110cc:	ldp	x19, x20, [sp, #16]
  4110d0:	ldp	x29, x30, [sp], #64
  4110d4:	ret
  4110d8:	stp	x29, x30, [sp, #-96]!
  4110dc:	mov	x29, sp
  4110e0:	stp	x19, x20, [sp, #16]
  4110e4:	stp	x21, x22, [sp, #32]
  4110e8:	adrp	x22, 438000 <stdin@@GLIBC_2.17+0x3220>
  4110ec:	add	x19, x22, #0x5a0
  4110f0:	stp	x23, x24, [sp, #48]
  4110f4:	mov	x23, x0
  4110f8:	mov	x24, x1
  4110fc:	ldr	x0, [x19, #56]
  411100:	cbz	x0, 41110c <ferror@plt+0xe7ac>
  411104:	bl	402640 <strcmp@plt>
  411108:	cbz	w0, 41117c <ferror@plt+0xe81c>
  41110c:	add	x2, x22, #0x5a0
  411110:	adrp	x21, 432000 <in6addr_any@@GLIBC_2.17+0x1290>
  411114:	ldr	w0, [x2, #48]
  411118:	str	x25, [sp, #64]
  41111c:	cbz	w0, 411198 <ferror@plt+0xe838>
  411120:	add	x21, x21, #0x650
  411124:	mov	x19, #0x0                   	// #0
  411128:	add	x21, x21, #0x700
  41112c:	b	41113c <ferror@plt+0xe7dc>
  411130:	add	x19, x19, #0x1
  411134:	cmp	x19, #0x100
  411138:	b.eq	4111b8 <ferror@plt+0xe858>  // b.none
  41113c:	ldr	x20, [x21, x19, lsl #3]
  411140:	mov	x1, x24
  411144:	sxtw	x25, w19
  411148:	mov	x0, x20
  41114c:	cbz	x20, 411130 <ferror@plt+0xe7d0>
  411150:	bl	402640 <strcmp@plt>
  411154:	cbnz	w0, 411130 <ferror@plt+0xe7d0>
  411158:	add	x22, x22, #0x5a0
  41115c:	stp	x20, x25, [x22, #56]
  411160:	ldr	x25, [sp, #64]
  411164:	str	w19, [x23]
  411168:	ldp	x19, x20, [sp, #16]
  41116c:	ldp	x21, x22, [sp, #32]
  411170:	ldp	x23, x24, [sp, #48]
  411174:	ldp	x29, x30, [sp], #96
  411178:	ret
  41117c:	ldr	x1, [x19, #64]
  411180:	str	w1, [x23]
  411184:	ldp	x19, x20, [sp, #16]
  411188:	ldp	x21, x22, [sp, #32]
  41118c:	ldp	x23, x24, [sp, #48]
  411190:	ldp	x29, x30, [sp], #96
  411194:	ret
  411198:	mov	w3, #0x1                   	// #1
  41119c:	add	x1, x21, #0x650
  4111a0:	add	x1, x1, #0x700
  4111a4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4111a8:	add	x0, x0, #0x2e8
  4111ac:	str	w3, [x2, #48]
  4111b0:	bl	410800 <ferror@plt+0xdea0>
  4111b4:	b	411120 <ferror@plt+0xe7c0>
  4111b8:	add	x1, sp, #0x58
  4111bc:	mov	w2, #0x0                   	// #0
  4111c0:	mov	x0, x24
  4111c4:	add	x22, x22, #0x5a0
  4111c8:	bl	4022a0 <strtoul@plt>
  4111cc:	mov	x1, x0
  4111d0:	ldr	x2, [sp, #88]
  4111d4:	str	x0, [x22, #64]
  4111d8:	cmp	x2, #0x0
  4111dc:	ccmp	x2, x24, #0x4, ne  // ne = any
  4111e0:	b.eq	411214 <ferror@plt+0xe8b4>  // b.none
  4111e4:	ldrb	w0, [x2]
  4111e8:	cmp	x1, #0xff
  4111ec:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  4111f0:	b.ne	411214 <ferror@plt+0xe8b4>  // b.any
  4111f4:	ldr	x25, [sp, #64]
  4111f8:	str	w1, [x23]
  4111fc:	mov	w0, #0x0                   	// #0
  411200:	ldp	x19, x20, [sp, #16]
  411204:	ldp	x21, x22, [sp, #32]
  411208:	ldp	x23, x24, [sp, #48]
  41120c:	ldp	x29, x30, [sp], #96
  411210:	ret
  411214:	mov	w0, #0xffffffff            	// #-1
  411218:	ldr	x25, [sp, #64]
  41121c:	b	411168 <ferror@plt+0xe808>
  411220:	stp	x29, x30, [sp, #-48]!
  411224:	adrp	x3, 438000 <stdin@@GLIBC_2.17+0x3220>
  411228:	mov	x29, sp
  41122c:	ldr	w3, [x3, #1444]
  411230:	stp	x19, x20, [sp, #16]
  411234:	mov	w19, w0
  411238:	mov	x20, x1
  41123c:	str	x21, [sp, #32]
  411240:	mov	w21, w2
  411244:	cbz	w3, 4112c8 <ferror@plt+0xe968>
  411248:	adrp	x0, 431000 <memcpy@GLIBC_2.17>
  41124c:	add	x0, x0, #0x550
  411250:	add	x0, x0, #0x800
  411254:	and	x1, x19, #0xff
  411258:	ldr	x4, [x0, x1, lsl #3]
  41125c:	cbnz	x4, 41126c <ferror@plt+0xe90c>
  411260:	b	41129c <ferror@plt+0xe93c>
  411264:	ldr	x4, [x4]
  411268:	cbz	x4, 41129c <ferror@plt+0xe93c>
  41126c:	ldr	w5, [x4, #16]
  411270:	cmp	w5, w19
  411274:	b.ne	411264 <ferror@plt+0xe904>  // b.any
  411278:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  41127c:	ldr	x0, [x0, #4000]
  411280:	ldr	w0, [x0]
  411284:	cbnz	w0, 41129c <ferror@plt+0xe93c>
  411288:	ldr	x0, [x4, #8]
  41128c:	ldp	x19, x20, [sp, #16]
  411290:	ldr	x21, [sp, #32]
  411294:	ldp	x29, x30, [sp], #48
  411298:	ret
  41129c:	mov	w3, w19
  4112a0:	sxtw	x1, w21
  4112a4:	mov	x0, x20
  4112a8:	adrp	x2, 418000 <ferror@plt+0x156a0>
  4112ac:	add	x2, x2, #0xbb0
  4112b0:	bl	402400 <snprintf@plt>
  4112b4:	mov	x0, x20
  4112b8:	ldp	x19, x20, [sp, #16]
  4112bc:	ldr	x21, [sp, #32]
  4112c0:	ldp	x29, x30, [sp], #48
  4112c4:	ret
  4112c8:	bl	410b28 <ferror@plt+0xe1c8>
  4112cc:	b	411248 <ferror@plt+0xe8e8>
  4112d0:	stp	x29, x30, [sp, #-96]!
  4112d4:	mov	x29, sp
  4112d8:	stp	x19, x20, [sp, #16]
  4112dc:	stp	x23, x24, [sp, #48]
  4112e0:	adrp	x24, 438000 <stdin@@GLIBC_2.17+0x3220>
  4112e4:	add	x19, x24, #0x5a0
  4112e8:	str	x25, [sp, #64]
  4112ec:	mov	x25, x0
  4112f0:	stp	x21, x22, [sp, #32]
  4112f4:	mov	x21, x1
  4112f8:	ldr	x0, [x19, #72]
  4112fc:	cbz	x0, 411308 <ferror@plt+0xe9a8>
  411300:	bl	402640 <strcmp@plt>
  411304:	cbz	w0, 4113e4 <ferror@plt+0xea84>
  411308:	add	x0, x24, #0x5a0
  41130c:	ldr	w0, [x0, #4]
  411310:	cbz	w0, 411404 <ferror@plt+0xeaa4>
  411314:	adrp	x23, 431000 <memcpy@GLIBC_2.17>
  411318:	add	x23, x23, #0x550
  41131c:	add	x23, x23, #0x800
  411320:	mov	x22, #0x0                   	// #0
  411324:	nop
  411328:	ldr	x19, [x23, x22, lsl #3]
  41132c:	cbnz	x19, 41133c <ferror@plt+0xe9dc>
  411330:	b	411380 <ferror@plt+0xea20>
  411334:	ldr	x19, [x19]
  411338:	cbz	x19, 411380 <ferror@plt+0xea20>
  41133c:	ldr	x20, [x19, #8]
  411340:	mov	x1, x21
  411344:	mov	x0, x20
  411348:	bl	402640 <strcmp@plt>
  41134c:	cbnz	w0, 411334 <ferror@plt+0xe9d4>
  411350:	add	x24, x24, #0x5a0
  411354:	ldr	w1, [x19, #16]
  411358:	str	w1, [x25]
  41135c:	mov	w1, w1
  411360:	str	x20, [x24, #72]
  411364:	str	x1, [x24, #80]
  411368:	ldp	x19, x20, [sp, #16]
  41136c:	ldp	x21, x22, [sp, #32]
  411370:	ldp	x23, x24, [sp, #48]
  411374:	ldr	x25, [sp, #64]
  411378:	ldp	x29, x30, [sp], #96
  41137c:	ret
  411380:	add	x22, x22, #0x1
  411384:	cmp	x22, #0x100
  411388:	b.ne	411328 <ferror@plt+0xe9c8>  // b.any
  41138c:	add	x1, sp, #0x58
  411390:	mov	w2, #0x0                   	// #0
  411394:	mov	x0, x21
  411398:	bl	4022a0 <strtoul@plt>
  41139c:	ldr	x2, [sp, #88]
  4113a0:	mov	x1, x0
  4113a4:	cmp	x2, #0x0
  4113a8:	ccmp	x2, x21, #0x4, ne  // ne = any
  4113ac:	b.eq	41140c <ferror@plt+0xeaac>  // b.none
  4113b0:	ldrb	w2, [x2]
  4113b4:	mov	x0, #0xffffffff            	// #4294967295
  4113b8:	cmp	w2, #0x0
  4113bc:	ccmp	x1, x0, #0x2, eq  // eq = none
  4113c0:	b.hi	41140c <ferror@plt+0xeaac>  // b.pmore
  4113c4:	str	w1, [x25]
  4113c8:	mov	w0, #0x0                   	// #0
  4113cc:	ldp	x19, x20, [sp, #16]
  4113d0:	ldp	x21, x22, [sp, #32]
  4113d4:	ldp	x23, x24, [sp, #48]
  4113d8:	ldr	x25, [sp, #64]
  4113dc:	ldp	x29, x30, [sp], #96
  4113e0:	ret
  4113e4:	ldr	x1, [x19, #80]
  4113e8:	str	w1, [x25]
  4113ec:	ldp	x19, x20, [sp, #16]
  4113f0:	ldp	x21, x22, [sp, #32]
  4113f4:	ldp	x23, x24, [sp, #48]
  4113f8:	ldr	x25, [sp, #64]
  4113fc:	ldp	x29, x30, [sp], #96
  411400:	ret
  411404:	bl	410b28 <ferror@plt+0xe1c8>
  411408:	b	411314 <ferror@plt+0xe9b4>
  41140c:	mov	w0, #0xffffffff            	// #-1
  411410:	b	411368 <ferror@plt+0xea08>
  411414:	nop
  411418:	stp	x29, x30, [sp, #-64]!
  41141c:	mov	w3, w0
  411420:	cmp	w0, #0xff
  411424:	mov	x29, sp
  411428:	stp	x19, x20, [sp, #16]
  41142c:	mov	x20, x1
  411430:	b.hi	4114e0 <ferror@plt+0xeb80>  // b.pmore
  411434:	adrp	x19, 432000 <in6addr_any@@GLIBC_2.17+0x1290>
  411438:	add	x19, x19, #0x650
  41143c:	add	x19, x19, #0xf00
  411440:	str	x21, [sp, #32]
  411444:	sxtw	x21, w0
  411448:	ldr	x0, [x19, x21, lsl #3]
  41144c:	cbz	x0, 411470 <ferror@plt+0xeb10>
  411450:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  411454:	ldr	x1, [x1, #4000]
  411458:	ldr	w1, [x1]
  41145c:	cbnz	w1, 4114b8 <ferror@plt+0xeb58>
  411460:	ldp	x19, x20, [sp, #16]
  411464:	ldr	x21, [sp, #32]
  411468:	ldp	x29, x30, [sp], #64
  41146c:	ret
  411470:	adrp	x4, 438000 <stdin@@GLIBC_2.17+0x3220>
  411474:	add	x4, x4, #0x5a0
  411478:	ldr	w0, [x4, #88]
  41147c:	cbnz	w0, 4114b8 <ferror@plt+0xeb58>
  411480:	mov	w5, #0x1                   	// #1
  411484:	mov	x1, x19
  411488:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  41148c:	add	x0, x0, #0x300
  411490:	stp	w3, w2, [sp, #56]
  411494:	str	w5, [x4, #88]
  411498:	bl	410800 <ferror@plt+0xdea0>
  41149c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4114a0:	ldp	w3, w2, [sp, #56]
  4114a4:	ldr	x0, [x0, #4000]
  4114a8:	ldr	w0, [x0]
  4114ac:	cbnz	w0, 4114b8 <ferror@plt+0xeb58>
  4114b0:	ldr	x0, [x19, x21, lsl #3]
  4114b4:	cbnz	x0, 411460 <ferror@plt+0xeb00>
  4114b8:	sxtw	x1, w2
  4114bc:	mov	x0, x20
  4114c0:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4114c4:	add	x2, x2, #0x320
  4114c8:	bl	402400 <snprintf@plt>
  4114cc:	mov	x0, x20
  4114d0:	ldp	x19, x20, [sp, #16]
  4114d4:	ldr	x21, [sp, #32]
  4114d8:	ldp	x29, x30, [sp], #64
  4114dc:	ret
  4114e0:	sxtw	x1, w2
  4114e4:	mov	x0, x20
  4114e8:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4114ec:	add	x2, x2, #0x700
  4114f0:	bl	402400 <snprintf@plt>
  4114f4:	mov	x0, x20
  4114f8:	ldp	x19, x20, [sp, #16]
  4114fc:	ldp	x29, x30, [sp], #64
  411500:	ret
  411504:	nop
  411508:	stp	x29, x30, [sp, #-96]!
  41150c:	mov	x29, sp
  411510:	stp	x19, x20, [sp, #16]
  411514:	stp	x21, x22, [sp, #32]
  411518:	adrp	x22, 438000 <stdin@@GLIBC_2.17+0x3220>
  41151c:	add	x19, x22, #0x5a0
  411520:	stp	x23, x24, [sp, #48]
  411524:	mov	x23, x0
  411528:	mov	x24, x1
  41152c:	ldr	x0, [x19, #96]
  411530:	cbz	x0, 41153c <ferror@plt+0xebdc>
  411534:	bl	402640 <strcmp@plt>
  411538:	cbz	w0, 4115ac <ferror@plt+0xec4c>
  41153c:	add	x2, x22, #0x5a0
  411540:	adrp	x21, 432000 <in6addr_any@@GLIBC_2.17+0x1290>
  411544:	ldr	w0, [x2, #88]
  411548:	str	x25, [sp, #64]
  41154c:	cbz	w0, 4115c8 <ferror@plt+0xec68>
  411550:	add	x21, x21, #0x650
  411554:	mov	x19, #0x0                   	// #0
  411558:	add	x21, x21, #0xf00
  41155c:	b	41156c <ferror@plt+0xec0c>
  411560:	add	x19, x19, #0x1
  411564:	cmp	x19, #0x100
  411568:	b.eq	4115e8 <ferror@plt+0xec88>  // b.none
  41156c:	ldr	x20, [x21, x19, lsl #3]
  411570:	mov	x1, x24
  411574:	sxtw	x25, w19
  411578:	mov	x0, x20
  41157c:	cbz	x20, 411560 <ferror@plt+0xec00>
  411580:	bl	402640 <strcmp@plt>
  411584:	cbnz	w0, 411560 <ferror@plt+0xec00>
  411588:	add	x22, x22, #0x5a0
  41158c:	stp	x20, x25, [x22, #96]
  411590:	ldr	x25, [sp, #64]
  411594:	str	w19, [x23]
  411598:	ldp	x19, x20, [sp, #16]
  41159c:	ldp	x21, x22, [sp, #32]
  4115a0:	ldp	x23, x24, [sp, #48]
  4115a4:	ldp	x29, x30, [sp], #96
  4115a8:	ret
  4115ac:	ldr	x1, [x19, #104]
  4115b0:	str	w1, [x23]
  4115b4:	ldp	x19, x20, [sp, #16]
  4115b8:	ldp	x21, x22, [sp, #32]
  4115bc:	ldp	x23, x24, [sp, #48]
  4115c0:	ldp	x29, x30, [sp], #96
  4115c4:	ret
  4115c8:	mov	w3, #0x1                   	// #1
  4115cc:	add	x1, x21, #0x650
  4115d0:	add	x1, x1, #0xf00
  4115d4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4115d8:	add	x0, x0, #0x300
  4115dc:	str	w3, [x2, #88]
  4115e0:	bl	410800 <ferror@plt+0xdea0>
  4115e4:	b	411550 <ferror@plt+0xebf0>
  4115e8:	add	x1, sp, #0x58
  4115ec:	mov	w2, #0x10                  	// #16
  4115f0:	mov	x0, x24
  4115f4:	add	x22, x22, #0x5a0
  4115f8:	bl	4022a0 <strtoul@plt>
  4115fc:	mov	x1, x0
  411600:	ldr	x2, [sp, #88]
  411604:	str	x0, [x22, #104]
  411608:	cmp	x2, #0x0
  41160c:	ccmp	x2, x24, #0x4, ne  // ne = any
  411610:	b.eq	411644 <ferror@plt+0xece4>  // b.none
  411614:	ldrb	w0, [x2]
  411618:	cmp	x1, #0xff
  41161c:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  411620:	b.ne	411644 <ferror@plt+0xece4>  // b.any
  411624:	ldr	x25, [sp, #64]
  411628:	str	w1, [x23]
  41162c:	mov	w0, #0x0                   	// #0
  411630:	ldp	x19, x20, [sp, #16]
  411634:	ldp	x21, x22, [sp, #32]
  411638:	ldp	x23, x24, [sp, #48]
  41163c:	ldp	x29, x30, [sp], #96
  411640:	ret
  411644:	mov	w0, #0xffffffff            	// #-1
  411648:	ldr	x25, [sp, #64]
  41164c:	b	411598 <ferror@plt+0xec38>
  411650:	stp	x29, x30, [sp, #-96]!
  411654:	mov	x29, sp
  411658:	stp	x19, x20, [sp, #16]
  41165c:	stp	x23, x24, [sp, #48]
  411660:	adrp	x24, 438000 <stdin@@GLIBC_2.17+0x3220>
  411664:	add	x19, x24, #0x5a0
  411668:	str	x25, [sp, #64]
  41166c:	mov	x25, x0
  411670:	stp	x21, x22, [sp, #32]
  411674:	mov	x21, x1
  411678:	ldr	x0, [x19, #112]
  41167c:	cbz	x0, 411688 <ferror@plt+0xed28>
  411680:	bl	402640 <strcmp@plt>
  411684:	cbz	w0, 411760 <ferror@plt+0xee00>
  411688:	add	x2, x24, #0x5a0
  41168c:	adrp	x23, 433000 <in6addr_any@@GLIBC_2.17+0x2290>
  411690:	ldr	w0, [x2, #128]
  411694:	cbz	w0, 411780 <ferror@plt+0xee20>
  411698:	add	x23, x23, #0x750
  41169c:	add	x22, x23, #0x600
  4116a0:	add	x23, x23, #0xe00
  4116a4:	nop
  4116a8:	ldr	x19, [x22]
  4116ac:	cbnz	x19, 4116bc <ferror@plt+0xed5c>
  4116b0:	b	411700 <ferror@plt+0xeda0>
  4116b4:	ldr	x19, [x19]
  4116b8:	cbz	x19, 411700 <ferror@plt+0xeda0>
  4116bc:	ldr	x20, [x19, #8]
  4116c0:	mov	x1, x21
  4116c4:	mov	x0, x20
  4116c8:	bl	402640 <strcmp@plt>
  4116cc:	cbnz	w0, 4116b4 <ferror@plt+0xed54>
  4116d0:	add	x24, x24, #0x5a0
  4116d4:	ldr	w1, [x19, #16]
  4116d8:	str	w1, [x25]
  4116dc:	mov	w1, w1
  4116e0:	str	x20, [x24, #112]
  4116e4:	str	x1, [x24, #120]
  4116e8:	ldp	x19, x20, [sp, #16]
  4116ec:	ldp	x21, x22, [sp, #32]
  4116f0:	ldp	x23, x24, [sp, #48]
  4116f4:	ldr	x25, [sp, #64]
  4116f8:	ldp	x29, x30, [sp], #96
  4116fc:	ret
  411700:	add	x22, x22, #0x8
  411704:	cmp	x23, x22
  411708:	b.ne	4116a8 <ferror@plt+0xed48>  // b.any
  41170c:	add	x1, sp, #0x58
  411710:	mov	w2, #0x0                   	// #0
  411714:	mov	x0, x21
  411718:	bl	402660 <strtol@plt>
  41171c:	ldr	x2, [sp, #88]
  411720:	mov	x1, x0
  411724:	cmp	x2, #0x0
  411728:	ccmp	x2, x21, #0x4, ne  // ne = any
  41172c:	b.eq	4117a0 <ferror@plt+0xee40>  // b.none
  411730:	ldrb	w0, [x2]
  411734:	cmp	w0, #0x0
  411738:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  41173c:	b.lt	4117a0 <ferror@plt+0xee40>  // b.tstop
  411740:	str	w1, [x25]
  411744:	mov	w0, #0x0                   	// #0
  411748:	ldp	x19, x20, [sp, #16]
  41174c:	ldp	x21, x22, [sp, #32]
  411750:	ldp	x23, x24, [sp, #48]
  411754:	ldr	x25, [sp, #64]
  411758:	ldp	x29, x30, [sp], #96
  41175c:	ret
  411760:	ldr	x1, [x19, #120]
  411764:	str	w1, [x25]
  411768:	ldp	x19, x20, [sp, #16]
  41176c:	ldp	x21, x22, [sp, #32]
  411770:	ldp	x23, x24, [sp, #48]
  411774:	ldr	x25, [sp, #64]
  411778:	ldp	x29, x30, [sp], #96
  41177c:	ret
  411780:	mov	w3, #0x1                   	// #1
  411784:	add	x1, x23, #0x750
  411788:	add	x1, x1, #0x600
  41178c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  411790:	add	x0, x0, #0x328
  411794:	str	w3, [x2, #128]
  411798:	bl	410a00 <ferror@plt+0xe0a0>
  41179c:	b	411698 <ferror@plt+0xed38>
  4117a0:	mov	w0, #0xffffffff            	// #-1
  4117a4:	b	4116e8 <ferror@plt+0xed88>
  4117a8:	stp	x29, x30, [sp, #-48]!
  4117ac:	adrp	x3, 438000 <stdin@@GLIBC_2.17+0x3220>
  4117b0:	add	x3, x3, #0x5a0
  4117b4:	mov	x29, sp
  4117b8:	stp	x19, x20, [sp, #16]
  4117bc:	mov	w19, w0
  4117c0:	ldr	w0, [x3, #128]
  4117c4:	str	x21, [sp, #32]
  4117c8:	mov	x20, x1
  4117cc:	mov	w21, w2
  4117d0:	cbz	w0, 411854 <ferror@plt+0xeef4>
  4117d4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4117d8:	ldr	x0, [x0, #4000]
  4117dc:	ldr	w0, [x0]
  4117e0:	cbnz	w0, 411834 <ferror@plt+0xeed4>
  4117e4:	adrp	x3, 433000 <in6addr_any@@GLIBC_2.17+0x2290>
  4117e8:	add	x3, x3, #0x750
  4117ec:	add	x6, x3, #0x600
  4117f0:	add	x3, x3, #0xe00
  4117f4:	ldr	x4, [x6]
  4117f8:	cbnz	x4, 411808 <ferror@plt+0xeea8>
  4117fc:	b	411828 <ferror@plt+0xeec8>
  411800:	ldr	x4, [x4]
  411804:	cbz	x4, 411828 <ferror@plt+0xeec8>
  411808:	ldr	w5, [x4, #16]
  41180c:	cmp	w5, w19
  411810:	b.ne	411800 <ferror@plt+0xeea0>  // b.any
  411814:	ldr	x0, [x4, #8]
  411818:	ldp	x19, x20, [sp, #16]
  41181c:	ldr	x21, [sp, #32]
  411820:	ldp	x29, x30, [sp], #48
  411824:	ret
  411828:	add	x6, x6, #0x8
  41182c:	cmp	x6, x3
  411830:	b.ne	4117f4 <ferror@plt+0xee94>  // b.any
  411834:	mov	w3, w19
  411838:	sxtw	x1, w21
  41183c:	mov	x0, x20
  411840:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  411844:	add	x2, x2, #0x700
  411848:	bl	402400 <snprintf@plt>
  41184c:	mov	x0, x20
  411850:	b	411818 <ferror@plt+0xeeb8>
  411854:	mov	w2, #0x1                   	// #1
  411858:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x2290>
  41185c:	add	x1, x1, #0x750
  411860:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  411864:	add	x1, x1, #0x600
  411868:	add	x0, x0, #0x328
  41186c:	str	w2, [x3, #128]
  411870:	bl	410a00 <ferror@plt+0xe0a0>
  411874:	b	4117d4 <ferror@plt+0xee74>
  411878:	stp	x29, x30, [sp, #-48]!
  41187c:	cmp	w0, #0xff
  411880:	mov	x29, sp
  411884:	stp	x19, x20, [sp, #16]
  411888:	mov	w19, w0
  41188c:	mov	x20, x1
  411890:	stp	x21, x22, [sp, #32]
  411894:	mov	w21, w2
  411898:	b.hi	4118e0 <ferror@plt+0xef80>  // b.pmore
  41189c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4118a0:	ldr	x0, [x0, #4000]
  4118a4:	ldr	w0, [x0]
  4118a8:	cbnz	w0, 4118e0 <ferror@plt+0xef80>
  4118ac:	adrp	x2, 438000 <stdin@@GLIBC_2.17+0x3220>
  4118b0:	add	x2, x2, #0x5a0
  4118b4:	adrp	x22, 433000 <in6addr_any@@GLIBC_2.17+0x2290>
  4118b8:	ldr	w0, [x2, #132]
  4118bc:	cbz	w0, 41190c <ferror@plt+0xefac>
  4118c0:	add	x22, x22, #0x750
  4118c4:	add	x22, x22, #0xe00
  4118c8:	ldr	x0, [x22, w19, sxtw #3]
  4118cc:	cbz	x0, 411938 <ferror@plt+0xefd8>
  4118d0:	ldp	x19, x20, [sp, #16]
  4118d4:	ldp	x21, x22, [sp, #32]
  4118d8:	ldp	x29, x30, [sp], #48
  4118dc:	ret
  4118e0:	mov	w3, w19
  4118e4:	sxtw	x1, w21
  4118e8:	mov	x0, x20
  4118ec:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4118f0:	add	x2, x2, #0x700
  4118f4:	bl	402400 <snprintf@plt>
  4118f8:	mov	x0, x20
  4118fc:	ldp	x19, x20, [sp, #16]
  411900:	ldp	x21, x22, [sp, #32]
  411904:	ldp	x29, x30, [sp], #48
  411908:	ret
  41190c:	add	x1, x22, #0x750
  411910:	add	x22, x22, #0x750
  411914:	mov	w3, #0x1                   	// #1
  411918:	add	x22, x22, #0xe00
  41191c:	add	x1, x1, #0xe00
  411920:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  411924:	add	x0, x0, #0x340
  411928:	str	w3, [x2, #132]
  41192c:	bl	410800 <ferror@plt+0xdea0>
  411930:	ldr	x0, [x22, w19, sxtw #3]
  411934:	cbnz	x0, 4118d0 <ferror@plt+0xef70>
  411938:	mov	w3, w19
  41193c:	sxtw	x1, w21
  411940:	mov	x0, x20
  411944:	adrp	x2, 418000 <ferror@plt+0x156a0>
  411948:	add	x2, x2, #0xbb0
  41194c:	bl	402400 <snprintf@plt>
  411950:	mov	x0, x20
  411954:	ldp	x19, x20, [sp, #16]
  411958:	ldp	x21, x22, [sp, #32]
  41195c:	ldp	x29, x30, [sp], #48
  411960:	ret
  411964:	nop
  411968:	stp	x29, x30, [sp, #-96]!
  41196c:	mov	x29, sp
  411970:	stp	x19, x20, [sp, #16]
  411974:	stp	x21, x22, [sp, #32]
  411978:	adrp	x22, 438000 <stdin@@GLIBC_2.17+0x3220>
  41197c:	add	x19, x22, #0x5a0
  411980:	stp	x23, x24, [sp, #48]
  411984:	mov	x23, x0
  411988:	mov	x24, x1
  41198c:	ldr	x0, [x19, #136]
  411990:	cbz	x0, 41199c <ferror@plt+0xf03c>
  411994:	bl	402640 <strcmp@plt>
  411998:	cbz	w0, 411a0c <ferror@plt+0xf0ac>
  41199c:	add	x2, x22, #0x5a0
  4119a0:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x2290>
  4119a4:	ldr	w0, [x2, #132]
  4119a8:	str	x25, [sp, #64]
  4119ac:	cbz	w0, 411a28 <ferror@plt+0xf0c8>
  4119b0:	add	x21, x21, #0x750
  4119b4:	mov	x19, #0x0                   	// #0
  4119b8:	add	x21, x21, #0xe00
  4119bc:	b	4119cc <ferror@plt+0xf06c>
  4119c0:	add	x19, x19, #0x1
  4119c4:	cmp	x19, #0x100
  4119c8:	b.eq	411a48 <ferror@plt+0xf0e8>  // b.none
  4119cc:	ldr	x20, [x21, x19, lsl #3]
  4119d0:	mov	x1, x24
  4119d4:	sxtw	x25, w19
  4119d8:	mov	x0, x20
  4119dc:	cbz	x20, 4119c0 <ferror@plt+0xf060>
  4119e0:	bl	402640 <strcmp@plt>
  4119e4:	cbnz	w0, 4119c0 <ferror@plt+0xf060>
  4119e8:	add	x22, x22, #0x5a0
  4119ec:	stp	x20, x25, [x22, #136]
  4119f0:	ldr	x25, [sp, #64]
  4119f4:	str	w19, [x23]
  4119f8:	ldp	x19, x20, [sp, #16]
  4119fc:	ldp	x21, x22, [sp, #32]
  411a00:	ldp	x23, x24, [sp, #48]
  411a04:	ldp	x29, x30, [sp], #96
  411a08:	ret
  411a0c:	ldr	x1, [x19, #144]
  411a10:	str	w1, [x23]
  411a14:	ldp	x19, x20, [sp, #16]
  411a18:	ldp	x21, x22, [sp, #32]
  411a1c:	ldp	x23, x24, [sp, #48]
  411a20:	ldp	x29, x30, [sp], #96
  411a24:	ret
  411a28:	mov	w3, #0x1                   	// #1
  411a2c:	add	x1, x21, #0x750
  411a30:	add	x1, x1, #0xe00
  411a34:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  411a38:	add	x0, x0, #0x340
  411a3c:	str	w3, [x2, #132]
  411a40:	bl	410800 <ferror@plt+0xdea0>
  411a44:	b	4119b0 <ferror@plt+0xf050>
  411a48:	add	x1, sp, #0x58
  411a4c:	mov	w2, #0x0                   	// #0
  411a50:	mov	x0, x24
  411a54:	add	x22, x22, #0x5a0
  411a58:	bl	4022a0 <strtoul@plt>
  411a5c:	mov	x1, x0
  411a60:	ldr	x2, [sp, #88]
  411a64:	str	x0, [x22, #144]
  411a68:	cmp	x2, #0x0
  411a6c:	ccmp	x2, x24, #0x4, ne  // ne = any
  411a70:	b.eq	411aa4 <ferror@plt+0xf144>  // b.none
  411a74:	ldrb	w0, [x2]
  411a78:	cmp	x1, #0xff
  411a7c:	ccmp	w0, #0x0, #0x0, ls  // ls = plast
  411a80:	b.ne	411aa4 <ferror@plt+0xf144>  // b.any
  411a84:	ldr	x25, [sp, #64]
  411a88:	str	w1, [x23]
  411a8c:	mov	w0, #0x0                   	// #0
  411a90:	ldp	x19, x20, [sp, #16]
  411a94:	ldp	x21, x22, [sp, #32]
  411a98:	ldp	x23, x24, [sp, #48]
  411a9c:	ldp	x29, x30, [sp], #96
  411aa0:	ret
  411aa4:	mov	w0, #0xffffffff            	// #-1
  411aa8:	ldr	x25, [sp, #64]
  411aac:	b	4119f8 <ferror@plt+0xf098>
  411ab0:	ldrb	w1, [x0]
  411ab4:	mov	x2, x0
  411ab8:	mov	w0, #0x1505                	// #5381
  411abc:	cbz	w1, 411ad0 <ferror@plt+0xf170>
  411ac0:	add	w3, w1, w0, lsl #5
  411ac4:	ldrb	w1, [x2, #1]!
  411ac8:	add	w0, w0, w3
  411acc:	cbnz	w1, 411ac0 <ferror@plt+0xf160>
  411ad0:	ret
  411ad4:	nop
  411ad8:	stp	x29, x30, [sp, #-64]!
  411adc:	mov	x29, sp
  411ae0:	stp	x19, x20, [sp, #16]
  411ae4:	mov	x20, x2
  411ae8:	stp	x21, x22, [sp, #32]
  411aec:	mov	x21, x1
  411af0:	mov	x22, x0
  411af4:	mov	x0, x1
  411af8:	stp	x23, x24, [sp, #48]
  411afc:	bl	4022b0 <strlen@plt>
  411b00:	mov	x23, x0
  411b04:	add	x0, x0, #0x41
  411b08:	bl	402460 <malloc@plt>
  411b0c:	mov	x19, x0
  411b10:	cbz	x0, 411b90 <ferror@plt+0xf230>
  411b14:	ldr	w24, [x22, #4]
  411b18:	add	x2, x23, #0x1
  411b1c:	mov	x1, x21
  411b20:	add	x0, x0, #0x40
  411b24:	str	w24, [x19, #36]
  411b28:	bl	402270 <memcpy@plt>
  411b2c:	ldrh	w1, [x22, #2]
  411b30:	add	x0, x19, #0x30
  411b34:	ldr	w2, [x22, #8]
  411b38:	str	w2, [x19, #32]
  411b3c:	strh	w1, [x19, #40]
  411b40:	cbz	x20, 411ba8 <ferror@plt+0xf248>
  411b44:	ldr	x1, [x20, #56]
  411b48:	add	x2, x20, #0x30
  411b4c:	stp	x2, x1, [x19, #48]
  411b50:	str	x0, [x20, #56]
  411b54:	str	x0, [x1]
  411b58:	mov	x0, x21
  411b5c:	bl	411ab0 <ferror@plt+0xf150>
  411b60:	adrp	x1, 438000 <stdin@@GLIBC_2.17+0x3220>
  411b64:	and	x0, x0, #0x3ff
  411b68:	add	x2, x1, #0x670
  411b6c:	add	x3, x19, #0x10
  411b70:	ldr	x2, [x2, x0, lsl #3]
  411b74:	str	x2, [x19, #16]
  411b78:	cbz	x2, 411b80 <ferror@plt+0xf220>
  411b7c:	str	x3, [x2, #8]
  411b80:	add	x1, x1, #0x670
  411b84:	add	x2, x1, x0, lsl #3
  411b88:	str	x2, [x19, #24]
  411b8c:	str	x3, [x1, x0, lsl #3]
  411b90:	mov	x0, x19
  411b94:	ldp	x19, x20, [sp, #16]
  411b98:	ldp	x21, x22, [sp, #32]
  411b9c:	ldp	x23, x24, [sp, #48]
  411ba0:	ldp	x29, x30, [sp], #64
  411ba4:	ret
  411ba8:	and	x24, x24, #0x3ff
  411bac:	adrp	x1, 43a000 <stdin@@GLIBC_2.17+0x5220>
  411bb0:	add	x2, x1, #0x670
  411bb4:	ldr	x2, [x2, x24, lsl #3]
  411bb8:	str	x2, [x19]
  411bbc:	cbz	x2, 411bc4 <ferror@plt+0xf264>
  411bc0:	str	x19, [x2, #8]
  411bc4:	dup	v0.2d, x0
  411bc8:	add	x1, x1, #0x670
  411bcc:	add	x0, x1, x24, lsl #3
  411bd0:	str	x0, [x19, #8]
  411bd4:	str	x19, [x1, x24, lsl #3]
  411bd8:	str	q0, [x19, #48]
  411bdc:	b	411b58 <ferror@plt+0xf1f8>
  411be0:	sub	sp, sp, #0x220
  411be4:	stp	x29, x30, [sp]
  411be8:	mov	x29, sp
  411bec:	ldrh	w2, [x0, #4]
  411bf0:	stp	x19, x20, [sp, #16]
  411bf4:	mov	x20, x0
  411bf8:	sub	w0, w2, #0x10
  411bfc:	and	w0, w0, #0xffff
  411c00:	cmp	w0, #0x1
  411c04:	b.hi	411e38 <ferror@plt+0xf4d8>  // b.pmore
  411c08:	ldr	w3, [x20]
  411c0c:	cmp	w3, #0x1f
  411c10:	b.ls	412034 <ferror@plt+0xf6d4>  // b.plast
  411c14:	ldr	w0, [x20, #20]
  411c18:	add	x4, x20, #0x10
  411c1c:	adrp	x1, 43a000 <stdin@@GLIBC_2.17+0x5220>
  411c20:	add	x1, x1, #0x670
  411c24:	str	x4, [sp, #104]
  411c28:	and	x4, x0, #0x3ff
  411c2c:	ldr	x19, [x1, x4, lsl #3]
  411c30:	cbnz	x19, 411c40 <ferror@plt+0xf2e0>
  411c34:	b	411e4c <ferror@plt+0xf4ec>
  411c38:	ldr	x19, [x19]
  411c3c:	cbz	x19, 411e4c <ferror@plt+0xf4ec>
  411c40:	ldr	w1, [x19, #36]
  411c44:	cmp	w0, w1
  411c48:	b.ne	411c38 <ferror@plt+0xf2d8>  // b.any
  411c4c:	cmp	w2, #0x11
  411c50:	b.eq	411ee8 <ferror@plt+0xf588>  // b.none
  411c54:	sub	w3, w3, #0x20
  411c58:	add	x2, x20, #0x20
  411c5c:	add	x0, sp, #0x70
  411c60:	mov	w4, #0xffff8000            	// #-32768
  411c64:	mov	w1, #0x35                  	// #53
  411c68:	stp	x21, x22, [sp, #32]
  411c6c:	stp	x23, x24, [sp, #48]
  411c70:	stp	x25, x26, [sp, #64]
  411c74:	stp	x27, x28, [sp, #80]
  411c78:	bl	416db8 <ferror@plt+0x14458>
  411c7c:	ldr	x0, [sp, #136]
  411c80:	cbz	x0, 411ce8 <ferror@plt+0xf388>
  411c84:	ldr	w1, [x20, #24]
  411c88:	add	x20, x0, #0x4
  411c8c:	str	w1, [x19, #32]
  411c90:	add	x0, x19, #0x40
  411c94:	mov	x1, x20
  411c98:	bl	402640 <strcmp@plt>
  411c9c:	cbz	w0, 411ce8 <ferror@plt+0xf388>
  411ca0:	ldp	x0, x1, [x19, #16]
  411ca4:	str	x0, [x1]
  411ca8:	cbz	x0, 411cb0 <ferror@plt+0xf350>
  411cac:	str	x1, [x0, #8]
  411cb0:	mov	x0, x20
  411cb4:	bl	411ab0 <ferror@plt+0xf150>
  411cb8:	adrp	x1, 438000 <stdin@@GLIBC_2.17+0x3220>
  411cbc:	and	x0, x0, #0x3ff
  411cc0:	add	x2, x1, #0x670
  411cc4:	add	x3, x19, #0x10
  411cc8:	ldr	x2, [x2, x0, lsl #3]
  411ccc:	str	x2, [x19, #16]
  411cd0:	cbz	x2, 411cd8 <ferror@plt+0xf378>
  411cd4:	str	x3, [x2, #8]
  411cd8:	add	x1, x1, #0x670
  411cdc:	add	x2, x1, x0, lsl #3
  411ce0:	str	x3, [x1, x0, lsl #3]
  411ce4:	str	x2, [x19, #24]
  411ce8:	ldr	x22, [x19, #48]
  411cec:	ldr	x23, [sp, #528]
  411cf0:	ldr	x26, [x22], #-48
  411cf4:	sub	x28, x26, #0x30
  411cf8:	cbz	x23, 411fdc <ferror@plt+0xf67c>
  411cfc:	ldrh	w27, [x23], #4
  411d00:	mov	x25, x22
  411d04:	sub	w27, w27, #0x4
  411d08:	mov	x21, x23
  411d0c:	cmp	w27, #0x3
  411d10:	mov	w24, w27
  411d14:	b.gt	411d58 <ferror@plt+0xf3f8>
  411d18:	b	41203c <ferror@plt+0xf6dc>
  411d1c:	cmp	w20, w24
  411d20:	b.gt	411d6c <ferror@plt+0xf40c>
  411d24:	ldrh	w3, [x21, #2]
  411d28:	cmp	w3, #0x35
  411d2c:	b.ne	411d40 <ferror@plt+0xf3e0>  // b.any
  411d30:	bl	402640 <strcmp@plt>
  411d34:	cbnz	w0, 411d6c <ferror@plt+0xf40c>
  411d38:	ldr	x2, [x25, #48]
  411d3c:	sub	x25, x2, #0x30
  411d40:	add	w20, w20, #0x3
  411d44:	and	w20, w20, #0xfffffffc
  411d48:	sub	w24, w24, w20
  411d4c:	cmp	w24, #0x3
  411d50:	add	x21, x21, w20, uxtw
  411d54:	b.le	411d6c <ferror@plt+0xf40c>
  411d58:	ldrh	w20, [x21]
  411d5c:	add	x1, x25, #0x40
  411d60:	add	x0, x21, #0x4
  411d64:	cmp	w20, #0x3
  411d68:	b.hi	411d1c <ferror@plt+0xf3bc>  // b.pmore
  411d6c:	cmp	x22, x19
  411d70:	b.ne	411da4 <ferror@plt+0xf444>  // b.any
  411d74:	b	411df0 <ferror@plt+0xf490>
  411d78:	ldr	x3, [x22, #56]
  411d7c:	str	x2, [x1, #8]
  411d80:	str	x3, [x26, #8]
  411d84:	str	x26, [x3]
  411d88:	bl	4026b0 <free@plt>
  411d8c:	ldr	x26, [x28, #48]
  411d90:	cmp	x28, x19
  411d94:	sub	x0, x26, #0x30
  411d98:	b.eq	411dd4 <ferror@plt+0xf474>  // b.none
  411d9c:	mov	x22, x28
  411da0:	mov	x28, x0
  411da4:	ldp	x1, x2, [x22, #16]
  411da8:	mov	x0, x22
  411dac:	str	x1, [x2]
  411db0:	cbnz	x1, 411d78 <ferror@plt+0xf418>
  411db4:	ldr	x1, [x22, #56]
  411db8:	str	x1, [x26, #8]
  411dbc:	str	x26, [x1]
  411dc0:	bl	4026b0 <free@plt>
  411dc4:	ldr	x26, [x28, #48]
  411dc8:	cmp	x28, x19
  411dcc:	sub	x0, x26, #0x30
  411dd0:	b.ne	411d9c <ferror@plt+0xf43c>  // b.any
  411dd4:	ldr	x23, [sp, #528]
  411dd8:	cbz	x23, 411e28 <ferror@plt+0xf4c8>
  411ddc:	ldrh	w27, [x23], #4
  411de0:	sub	w27, w27, #0x4
  411de4:	cmp	w27, #0x3
  411de8:	b.le	411e28 <ferror@plt+0xf4c8>
  411dec:	nop
  411df0:	ldrh	w1, [x23]
  411df4:	add	w0, w1, #0x3
  411df8:	cmp	w1, #0x3
  411dfc:	and	w0, w0, #0xfffffffc
  411e00:	b.ls	411e28 <ferror@plt+0xf4c8>  // b.plast
  411e04:	cmp	w1, w27
  411e08:	b.gt	411e28 <ferror@plt+0xf4c8>
  411e0c:	ldrh	w1, [x23, #2]
  411e10:	cmp	w1, #0x35
  411e14:	b.eq	411f4c <ferror@plt+0xf5ec>  // b.none
  411e18:	sub	w27, w27, w0
  411e1c:	add	x23, x23, w0, uxtw
  411e20:	cmp	w27, #0x3
  411e24:	b.gt	411df0 <ferror@plt+0xf490>
  411e28:	ldp	x21, x22, [sp, #32]
  411e2c:	ldp	x23, x24, [sp, #48]
  411e30:	ldp	x25, x26, [sp, #64]
  411e34:	ldp	x27, x28, [sp, #80]
  411e38:	mov	w0, #0x0                   	// #0
  411e3c:	ldp	x29, x30, [sp]
  411e40:	ldp	x19, x20, [sp, #16]
  411e44:	add	sp, sp, #0x220
  411e48:	ret
  411e4c:	cmp	w2, #0x11
  411e50:	b.eq	411e38 <ferror@plt+0xf4d8>  // b.none
  411e54:	mov	w1, #0x35                  	// #53
  411e58:	sub	w3, w3, #0x20
  411e5c:	add	x2, x20, #0x20
  411e60:	add	x0, sp, #0x70
  411e64:	mov	w4, #0xffff8000            	// #-32768
  411e68:	bl	416db8 <ferror@plt+0x14458>
  411e6c:	ldr	x1, [sp, #136]
  411e70:	cbz	x1, 411e38 <ferror@plt+0xf4d8>
  411e74:	ldr	x0, [sp, #104]
  411e78:	add	x1, x1, #0x4
  411e7c:	mov	x2, #0x0                   	// #0
  411e80:	stp	x21, x22, [sp, #32]
  411e84:	bl	411ad8 <ferror@plt+0xf178>
  411e88:	mov	x21, x0
  411e8c:	cbz	x0, 411ee0 <ferror@plt+0xf580>
  411e90:	ldr	x19, [sp, #528]
  411e94:	cbz	x19, 411ee0 <ferror@plt+0xf580>
  411e98:	ldrh	w20, [x19], #4
  411e9c:	sub	w20, w20, #0x4
  411ea0:	cmp	w20, #0x3
  411ea4:	b.le	411ee0 <ferror@plt+0xf580>
  411ea8:	ldrh	w3, [x19]
  411eac:	add	w1, w3, #0x3
  411eb0:	cmp	w3, #0x3
  411eb4:	and	w1, w1, #0xfffffffc
  411eb8:	b.ls	411ee0 <ferror@plt+0xf580>  // b.plast
  411ebc:	cmp	w3, w20
  411ec0:	b.gt	411ee0 <ferror@plt+0xf580>
  411ec4:	ldrh	w3, [x19, #2]
  411ec8:	cmp	w3, #0x35
  411ecc:	b.eq	411fa8 <ferror@plt+0xf648>  // b.none
  411ed0:	sub	w20, w20, w1
  411ed4:	add	x19, x19, w1, uxtw
  411ed8:	cmp	w20, #0x3
  411edc:	b.gt	411ea8 <ferror@plt+0xf548>
  411ee0:	ldp	x21, x22, [sp, #32]
  411ee4:	b	411e38 <ferror@plt+0xf4d8>
  411ee8:	ldr	x1, [x19, #48]
  411eec:	ldr	x2, [x1], #-48
  411ef0:	cmp	x1, x19
  411ef4:	sub	x20, x2, #0x30
  411ef8:	b.ne	411f2c <ferror@plt+0xf5cc>  // b.any
  411efc:	b	411f7c <ferror@plt+0xf61c>
  411f00:	ldr	x1, [x1, #56]
  411f04:	str	x4, [x3, #8]
  411f08:	str	x1, [x2, #8]
  411f0c:	str	x2, [x1]
  411f10:	bl	4026b0 <free@plt>
  411f14:	ldr	x2, [x20, #48]
  411f18:	cmp	x20, x19
  411f1c:	sub	x0, x2, #0x30
  411f20:	b.eq	411f7c <ferror@plt+0xf61c>  // b.none
  411f24:	mov	x1, x20
  411f28:	mov	x20, x0
  411f2c:	ldp	x3, x4, [x1, #16]
  411f30:	mov	x0, x1
  411f34:	str	x3, [x4]
  411f38:	cbnz	x3, 411f00 <ferror@plt+0xf5a0>
  411f3c:	ldr	x3, [x1, #56]
  411f40:	str	x3, [x2, #8]
  411f44:	str	x2, [x3]
  411f48:	b	411f10 <ferror@plt+0xf5b0>
  411f4c:	ldr	x0, [sp, #104]
  411f50:	add	x1, x23, #0x4
  411f54:	mov	x2, x19
  411f58:	bl	411ad8 <ferror@plt+0xf178>
  411f5c:	ldrh	w0, [x23]
  411f60:	add	w0, w0, #0x3
  411f64:	and	w0, w0, #0xfffffffc
  411f68:	sub	w27, w27, w0
  411f6c:	cmp	w27, #0x3
  411f70:	add	x23, x23, w0, uxtw
  411f74:	b.gt	411df0 <ferror@plt+0xf490>
  411f78:	b	411e28 <ferror@plt+0xf4c8>
  411f7c:	ldp	x0, x1, [x19, #16]
  411f80:	str	x0, [x1]
  411f84:	cbz	x0, 411f8c <ferror@plt+0xf62c>
  411f88:	str	x1, [x0, #8]
  411f8c:	ldp	x0, x1, [x19]
  411f90:	str	x0, [x1]
  411f94:	cbz	x0, 411f9c <ferror@plt+0xf63c>
  411f98:	str	x1, [x0, #8]
  411f9c:	mov	x0, x19
  411fa0:	bl	4026b0 <free@plt>
  411fa4:	b	411e38 <ferror@plt+0xf4d8>
  411fa8:	ldr	x0, [sp, #104]
  411fac:	add	x1, x19, #0x4
  411fb0:	mov	x2, x21
  411fb4:	bl	411ad8 <ferror@plt+0xf178>
  411fb8:	ldrh	w1, [x19]
  411fbc:	add	w1, w1, #0x3
  411fc0:	and	w1, w1, #0xfffffffc
  411fc4:	sub	w20, w20, w1
  411fc8:	cmp	w20, #0x3
  411fcc:	add	x19, x19, w1, uxtw
  411fd0:	b.gt	411ea8 <ferror@plt+0xf548>
  411fd4:	ldp	x21, x22, [sp, #32]
  411fd8:	b	411e38 <ferror@plt+0xf4d8>
  411fdc:	cmp	x22, x19
  411fe0:	b.ne	412014 <ferror@plt+0xf6b4>  // b.any
  411fe4:	b	411e28 <ferror@plt+0xf4c8>
  411fe8:	ldr	x3, [x22, #56]
  411fec:	str	x2, [x1, #8]
  411ff0:	str	x3, [x26, #8]
  411ff4:	str	x26, [x3]
  411ff8:	bl	4026b0 <free@plt>
  411ffc:	ldr	x26, [x28, #48]
  412000:	cmp	x28, x19
  412004:	sub	x0, x26, #0x30
  412008:	b.eq	411e28 <ferror@plt+0xf4c8>  // b.none
  41200c:	mov	x22, x28
  412010:	mov	x28, x0
  412014:	ldp	x1, x2, [x22, #16]
  412018:	mov	x0, x22
  41201c:	str	x1, [x2]
  412020:	cbnz	x1, 411fe8 <ferror@plt+0xf688>
  412024:	ldr	x1, [x22, #56]
  412028:	str	x1, [x26, #8]
  41202c:	str	x26, [x1]
  412030:	b	411ff8 <ferror@plt+0xf698>
  412034:	mov	w0, #0xffffffff            	// #-1
  412038:	b	411e3c <ferror@plt+0xf4dc>
  41203c:	cmp	x22, x19
  412040:	b.ne	411da4 <ferror@plt+0xf444>  // b.any
  412044:	b	411e28 <ferror@plt+0xf4c8>
  412048:	sub	sp, sp, #0x490
  41204c:	mov	x2, #0x420                 	// #1056
  412050:	stp	x29, x30, [sp]
  412054:	mov	x29, sp
  412058:	stp	x21, x22, [sp, #32]
  41205c:	add	x21, sp, #0x70
  412060:	add	x22, sp, #0x38
  412064:	stp	x19, x20, [sp, #16]
  412068:	mov	w20, w1
  41206c:	mov	x19, x0
  412070:	mov	w1, #0x0                   	// #0
  412074:	mov	x0, x21
  412078:	bl	4024e0 <memset@plt>
  41207c:	stp	xzr, xzr, [sp, #56]
  412080:	mov	x2, #0x20                  	// #32
  412084:	movk	x2, #0x12, lsl #32
  412088:	mov	x0, x22
  41208c:	movk	x2, #0x1, lsl #48
  412090:	mov	w1, #0x0                   	// #0
  412094:	stp	xzr, xzr, [sp, #72]
  412098:	stp	xzr, xzr, [sp, #88]
  41209c:	stp	xzr, x2, [sp, #104]
  4120a0:	str	w20, [sp, #132]
  4120a4:	bl	415020 <ferror@plt+0x126c0>
  4120a8:	tbnz	w0, #31, 412154 <ferror@plt+0xf7f4>
  4120ac:	mov	x0, x21
  4120b0:	mov	w3, #0x9                   	// #9
  4120b4:	mov	w2, #0x1d                  	// #29
  4120b8:	mov	w1, #0x420                 	// #1056
  4120bc:	bl	416970 <ferror@plt+0x14010>
  4120c0:	cbz	x19, 4120fc <ferror@plt+0xf79c>
  4120c4:	mov	x0, x19
  4120c8:	bl	40ea60 <ferror@plt+0xc100>
  4120cc:	cmp	w0, #0x0
  4120d0:	mov	w2, #0x35                  	// #53
  4120d4:	mov	x0, x19
  4120d8:	mov	w20, #0x3                   	// #3
  4120dc:	csel	w20, w20, w2, eq  // eq = none
  4120e0:	bl	4022b0 <strlen@plt>
  4120e4:	add	w4, w0, #0x1
  4120e8:	mov	w2, w20
  4120ec:	mov	x3, x19
  4120f0:	mov	x0, x21
  4120f4:	mov	w1, #0x420                 	// #1056
  4120f8:	bl	416880 <ferror@plt+0x13f20>
  4120fc:	mov	x1, x21
  412100:	add	x2, sp, #0x30
  412104:	mov	x0, x22
  412108:	mov	w19, #0x0                   	// #0
  41210c:	bl	416340 <ferror@plt+0x139e0>
  412110:	tbnz	w0, #31, 412134 <ferror@plt+0xf7d4>
  412114:	ldr	x0, [sp, #48]
  412118:	mov	x1, #0x0                   	// #0
  41211c:	bl	411be0 <ferror@plt+0xf280>
  412120:	mov	w19, w0
  412124:	ldr	x0, [sp, #48]
  412128:	cbnz	w19, 412130 <ferror@plt+0xf7d0>
  41212c:	ldr	w19, [x0, #20]
  412130:	bl	4026b0 <free@plt>
  412134:	mov	x0, x22
  412138:	bl	414e28 <ferror@plt+0x124c8>
  41213c:	mov	w0, w19
  412140:	ldp	x29, x30, [sp]
  412144:	ldp	x19, x20, [sp, #16]
  412148:	ldp	x21, x22, [sp, #32]
  41214c:	add	sp, sp, #0x490
  412150:	ret
  412154:	mov	w19, #0x0                   	// #0
  412158:	mov	w0, w19
  41215c:	ldp	x29, x30, [sp]
  412160:	ldp	x19, x20, [sp, #16]
  412164:	ldp	x21, x22, [sp, #32]
  412168:	add	sp, sp, #0x490
  41216c:	ret
  412170:	stp	x29, x30, [sp, #-32]!
  412174:	mov	w3, w0
  412178:	mov	x1, #0x10                  	// #16
  41217c:	mov	x29, sp
  412180:	str	x19, [sp, #16]
  412184:	adrp	x19, 438000 <stdin@@GLIBC_2.17+0x3220>
  412188:	add	x19, x19, #0x640
  41218c:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  412190:	mov	x0, x19
  412194:	add	x2, x2, #0x500
  412198:	bl	402400 <snprintf@plt>
  41219c:	mov	x0, x19
  4121a0:	ldr	x19, [sp, #16]
  4121a4:	ldp	x29, x30, [sp], #32
  4121a8:	ret
  4121ac:	nop
  4121b0:	stp	x29, x30, [sp, #-48]!
  4121b4:	mov	x29, sp
  4121b8:	stp	x19, x20, [sp, #16]
  4121bc:	cbz	w0, 41220c <ferror@plt+0xf8ac>
  4121c0:	mov	w20, w0
  4121c4:	adrp	x19, 43a000 <stdin@@GLIBC_2.17+0x5220>
  4121c8:	add	x0, x19, #0x670
  4121cc:	str	x21, [sp, #32]
  4121d0:	and	x21, x20, #0x3ff
  4121d4:	ldr	x1, [x0, x21, lsl #3]
  4121d8:	cbnz	x1, 4121e8 <ferror@plt+0xf888>
  4121dc:	b	412224 <ferror@plt+0xf8c4>
  4121e0:	ldr	x1, [x1]
  4121e4:	cbz	x1, 412224 <ferror@plt+0xf8c4>
  4121e8:	ldr	w0, [x1, #36]
  4121ec:	cmp	w20, w0
  4121f0:	b.ne	4121e0 <ferror@plt+0xf880>  // b.any
  4121f4:	ldr	x21, [sp, #32]
  4121f8:	add	x19, x1, #0x40
  4121fc:	mov	x0, x19
  412200:	ldp	x19, x20, [sp, #16]
  412204:	ldp	x29, x30, [sp], #48
  412208:	ret
  41220c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  412210:	add	x19, x1, #0x1d8
  412214:	mov	x0, x19
  412218:	ldp	x19, x20, [sp, #16]
  41221c:	ldp	x29, x30, [sp], #48
  412220:	ret
  412224:	mov	w1, w20
  412228:	mov	x0, #0x0                   	// #0
  41222c:	bl	412048 <ferror@plt+0xf6e8>
  412230:	cmp	w0, w20
  412234:	b.ne	412260 <ferror@plt+0xf900>  // b.any
  412238:	add	x19, x19, #0x670
  41223c:	ldr	x1, [x19, x21, lsl #3]
  412240:	cbnz	x1, 412250 <ferror@plt+0xf8f0>
  412244:	b	412260 <ferror@plt+0xf900>
  412248:	ldr	x1, [x1]
  41224c:	cbz	x1, 412260 <ferror@plt+0xf900>
  412250:	ldr	w0, [x1, #36]
  412254:	cmp	w20, w0
  412258:	b.ne	412248 <ferror@plt+0xf8e8>  // b.any
  41225c:	b	4121f4 <ferror@plt+0xf894>
  412260:	adrp	x1, 438000 <stdin@@GLIBC_2.17+0x3220>
  412264:	add	x1, x1, #0x640
  412268:	add	x1, x1, #0x10
  41226c:	mov	w0, w20
  412270:	mov	x19, x1
  412274:	bl	4024d0 <if_indextoname@plt>
  412278:	cbz	x0, 412290 <ferror@plt+0xf930>
  41227c:	mov	x0, x19
  412280:	ldp	x19, x20, [sp, #16]
  412284:	ldr	x21, [sp, #32]
  412288:	ldp	x29, x30, [sp], #48
  41228c:	ret
  412290:	mov	w3, w20
  412294:	mov	x0, x19
  412298:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  41229c:	mov	x1, #0x10                  	// #16
  4122a0:	add	x2, x2, #0x500
  4122a4:	bl	402400 <snprintf@plt>
  4122a8:	ldr	x21, [sp, #32]
  4122ac:	b	4121fc <ferror@plt+0xf89c>
  4122b0:	cbz	w0, 4122e8 <ferror@plt+0xf988>
  4122b4:	and	x2, x0, #0x3ff
  4122b8:	adrp	x1, 43a000 <stdin@@GLIBC_2.17+0x5220>
  4122bc:	add	x1, x1, #0x670
  4122c0:	ldr	x1, [x1, x2, lsl #3]
  4122c4:	cbnz	x1, 4122d4 <ferror@plt+0xf974>
  4122c8:	b	4122e8 <ferror@plt+0xf988>
  4122cc:	ldr	x1, [x1]
  4122d0:	cbz	x1, 4122e8 <ferror@plt+0xf988>
  4122d4:	ldr	w2, [x1, #36]
  4122d8:	cmp	w0, w2
  4122dc:	b.ne	4122cc <ferror@plt+0xf96c>  // b.any
  4122e0:	ldrh	w0, [x1, #40]
  4122e4:	ret
  4122e8:	mov	w0, #0xffffffff            	// #-1
  4122ec:	ret
  4122f0:	cbz	w0, 412328 <ferror@plt+0xf9c8>
  4122f4:	and	x2, x0, #0x3ff
  4122f8:	adrp	x1, 43a000 <stdin@@GLIBC_2.17+0x5220>
  4122fc:	add	x1, x1, #0x670
  412300:	ldr	x1, [x1, x2, lsl #3]
  412304:	cbnz	x1, 412314 <ferror@plt+0xf9b4>
  412308:	b	412330 <ferror@plt+0xf9d0>
  41230c:	ldr	x1, [x1]
  412310:	cbz	x1, 412330 <ferror@plt+0xf9d0>
  412314:	ldr	w2, [x1, #36]
  412318:	cmp	w0, w2
  41231c:	b.ne	41230c <ferror@plt+0xf9ac>  // b.any
  412320:	ldr	w0, [x1, #32]
  412324:	ret
  412328:	mov	w0, #0x0                   	// #0
  41232c:	ret
  412330:	mov	w0, #0xffffffff            	// #-1
  412334:	ret
  412338:	cbz	x0, 4123e0 <ferror@plt+0xfa80>
  41233c:	stp	x29, x30, [sp, #-64]!
  412340:	mov	x29, sp
  412344:	stp	x19, x20, [sp, #16]
  412348:	mov	x20, x0
  41234c:	bl	411ab0 <ferror@plt+0xf150>
  412350:	adrp	x1, 438000 <stdin@@GLIBC_2.17+0x3220>
  412354:	and	x0, x0, #0x3ff
  412358:	add	x1, x1, #0x670
  41235c:	ldr	x19, [x1, x0, lsl #3]
  412360:	cbz	x19, 4123a0 <ferror@plt+0xfa40>
  412364:	str	x21, [sp, #32]
  412368:	b	412374 <ferror@plt+0xfa14>
  41236c:	ldr	x19, [x19]
  412370:	cbz	x19, 41239c <ferror@plt+0xfa3c>
  412374:	mov	x1, x20
  412378:	add	x0, x19, #0x30
  41237c:	sub	x21, x19, #0x10
  412380:	bl	402640 <strcmp@plt>
  412384:	cbnz	w0, 41236c <ferror@plt+0xfa0c>
  412388:	ldr	w0, [x21, #36]
  41238c:	ldr	x21, [sp, #32]
  412390:	ldp	x19, x20, [sp, #16]
  412394:	ldp	x29, x30, [sp], #64
  412398:	ret
  41239c:	ldr	x21, [sp, #32]
  4123a0:	mov	x0, x20
  4123a4:	mov	w1, #0x0                   	// #0
  4123a8:	bl	412048 <ferror@plt+0xf6e8>
  4123ac:	cbnz	w0, 412390 <ferror@plt+0xfa30>
  4123b0:	mov	x0, x20
  4123b4:	bl	402810 <if_nametoindex@plt>
  4123b8:	cbnz	w0, 412390 <ferror@plt+0xfa30>
  4123bc:	mov	x0, x20
  4123c0:	add	x2, sp, #0x3c
  4123c4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4123c8:	add	x1, x1, #0x500
  4123cc:	bl	402840 <__isoc99_sscanf@plt>
  4123d0:	cmp	w0, #0x1
  4123d4:	ldr	w1, [sp, #60]
  4123d8:	csel	w0, w1, wzr, eq  // eq = none
  4123dc:	b	412390 <ferror@plt+0xfa30>
  4123e0:	mov	w0, #0x0                   	// #0
  4123e4:	ret
  4123e8:	mov	w3, w0
  4123ec:	adrp	x1, 43a000 <stdin@@GLIBC_2.17+0x5220>
  4123f0:	and	x0, x3, #0x3ff
  4123f4:	add	x1, x1, #0x670
  4123f8:	ldr	x1, [x1, x0, lsl #3]
  4123fc:	nop
  412400:	cbz	x1, 41243c <ferror@plt+0xfadc>
  412404:	ldr	w2, [x1, #36]
  412408:	mov	x0, x1
  41240c:	ldr	x1, [x1]
  412410:	cmp	w3, w2
  412414:	b.ne	412400 <ferror@plt+0xfaa0>  // b.any
  412418:	ldr	x2, [x0, #8]
  41241c:	str	x1, [x2]
  412420:	cbz	x1, 412428 <ferror@plt+0xfac8>
  412424:	str	x2, [x1, #8]
  412428:	ldp	x1, x2, [x0, #16]
  41242c:	str	x1, [x2]
  412430:	cbz	x1, 412438 <ferror@plt+0xfad8>
  412434:	str	x2, [x1, #8]
  412438:	b	4026b0 <free@plt>
  41243c:	ret
  412440:	stp	x29, x30, [sp, #-32]!
  412444:	mov	x29, sp
  412448:	stp	x19, x20, [sp, #16]
  41244c:	adrp	x19, 438000 <stdin@@GLIBC_2.17+0x3220>
  412450:	add	x19, x19, #0x640
  412454:	ldr	w1, [x19, #32]
  412458:	cbz	w1, 412468 <ferror@plt+0xfb08>
  41245c:	ldp	x19, x20, [sp, #16]
  412460:	ldp	x29, x30, [sp], #32
  412464:	ret
  412468:	mov	x20, x0
  41246c:	bl	4155a0 <ferror@plt+0x12c40>
  412470:	tbnz	w0, #31, 4124a4 <ferror@plt+0xfb44>
  412474:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  412478:	mov	x0, x20
  41247c:	mov	w3, #0x0                   	// #0
  412480:	mov	x2, #0x0                   	// #0
  412484:	ldr	x1, [x1, #3992]
  412488:	bl	415aa8 <ferror@plt+0x13148>
  41248c:	tbnz	w0, #31, 4124b8 <ferror@plt+0xfb58>
  412490:	mov	w0, #0x1                   	// #1
  412494:	str	w0, [x19, #32]
  412498:	ldp	x19, x20, [sp, #16]
  41249c:	ldp	x29, x30, [sp], #32
  4124a0:	ret
  4124a4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4124a8:	add	x0, x0, #0x508
  4124ac:	bl	4022e0 <perror@plt>
  4124b0:	mov	w0, #0x1                   	// #1
  4124b4:	bl	4022c0 <exit@plt>
  4124b8:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  4124bc:	mov	x2, #0x10                  	// #16
  4124c0:	mov	x1, #0x1                   	// #1
  4124c4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4124c8:	ldr	x3, [x3, #3976]
  4124cc:	add	x0, x0, #0x528
  4124d0:	ldr	x3, [x3]
  4124d4:	bl	402720 <fwrite@plt>
  4124d8:	mov	w0, #0x1                   	// #1
  4124dc:	bl	4022c0 <exit@plt>
  4124e0:	stp	x29, x30, [sp, #-32]!
  4124e4:	adrp	x4, 430000 <ferror@plt+0x2d6a0>
  4124e8:	rev16	w3, w0
  4124ec:	mov	x29, sp
  4124f0:	ldr	x4, [x4, #4000]
  4124f4:	and	w3, w3, #0xffff
  4124f8:	ldr	w4, [x4]
  4124fc:	str	x19, [sp, #16]
  412500:	mov	x19, x1
  412504:	cbnz	w4, 41252c <ferror@plt+0xfbcc>
  412508:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  41250c:	add	x5, x0, #0x9c0
  412510:	ldr	w6, [x5]
  412514:	add	x5, x5, #0x10
  412518:	cmp	w6, w3
  41251c:	b.eq	412550 <ferror@plt+0xfbf0>  // b.none
  412520:	add	w4, w4, #0x1
  412524:	cmp	w4, #0x33
  412528:	b.ne	412510 <ferror@plt+0xfbb0>  // b.any
  41252c:	sxtw	x1, w2
  412530:	mov	x0, x19
  412534:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  412538:	add	x2, x2, #0x540
  41253c:	bl	402400 <snprintf@plt>
  412540:	mov	x0, x19
  412544:	ldr	x19, [sp, #16]
  412548:	ldp	x29, x30, [sp], #32
  41254c:	ret
  412550:	add	x0, x0, #0x9c0
  412554:	add	x4, x0, w4, sxtw #4
  412558:	ldr	x19, [sp, #16]
  41255c:	ldp	x29, x30, [sp], #32
  412560:	ldr	x0, [x4, #8]
  412564:	ret
  412568:	stp	x29, x30, [sp, #-64]!
  41256c:	mov	x29, sp
  412570:	stp	x19, x20, [sp, #16]
  412574:	mov	w20, #0x0                   	// #0
  412578:	stp	x21, x22, [sp, #32]
  41257c:	adrp	x22, 430000 <ferror@plt+0x2d6a0>
  412580:	add	x19, x22, #0x9c0
  412584:	mov	x21, x1
  412588:	add	x19, x19, #0x8
  41258c:	str	x23, [sp, #48]
  412590:	mov	x23, x0
  412594:	b	4125a4 <ferror@plt+0xfc44>
  412598:	add	w20, w20, #0x1
  41259c:	cmp	w20, #0x33
  4125a0:	b.eq	4125e0 <ferror@plt+0xfc80>  // b.none
  4125a4:	ldr	x0, [x19]
  4125a8:	mov	x1, x21
  4125ac:	add	x19, x19, #0x10
  4125b0:	bl	402530 <strcasecmp@plt>
  4125b4:	cbnz	w0, 412598 <ferror@plt+0xfc38>
  4125b8:	add	x22, x22, #0x9c0
  4125bc:	sbfiz	x20, x20, #4, #32
  4125c0:	ldr	w1, [x22, x20]
  4125c4:	ldp	x19, x20, [sp, #16]
  4125c8:	rev16	w1, w1
  4125cc:	strh	w1, [x23]
  4125d0:	ldp	x21, x22, [sp, #32]
  4125d4:	ldr	x23, [sp, #48]
  4125d8:	ldp	x29, x30, [sp], #64
  4125dc:	ret
  4125e0:	mov	x1, x21
  4125e4:	mov	x0, x23
  4125e8:	mov	w2, #0x0                   	// #0
  4125ec:	bl	40e1c0 <ferror@plt+0xb860>
  4125f0:	cmp	w0, #0x0
  4125f4:	csetm	w0, ne  // ne = any
  4125f8:	ldp	x19, x20, [sp, #16]
  4125fc:	ldp	x21, x22, [sp, #32]
  412600:	ldr	x23, [sp, #48]
  412604:	ldp	x29, x30, [sp], #64
  412608:	ret
  41260c:	nop
  412610:	stp	x29, x30, [sp, #-80]!
  412614:	cmp	w1, #0x4
  412618:	mov	x29, sp
  41261c:	stp	x21, x22, [sp, #32]
  412620:	mov	w21, w1
  412624:	mov	x22, x0
  412628:	stp	x23, x24, [sp, #48]
  41262c:	mov	w23, w4
  412630:	stp	x25, x26, [sp, #64]
  412634:	mov	x25, x3
  412638:	b.eq	4126f0 <ferror@plt+0xfd90>  // b.none
  41263c:	cmp	w1, #0x10
  412640:	b.ne	412654 <ferror@plt+0xfcf4>  // b.any
  412644:	cmp	w2, #0x301
  412648:	mov	w0, #0x337                 	// #823
  41264c:	ccmp	w2, w0, #0x4, ne  // ne = any
  412650:	b.eq	412728 <ferror@plt+0xfdc8>  // b.none
  412654:	ldrb	w3, [x22]
  412658:	sxtw	x24, w23
  41265c:	mov	x1, x24
  412660:	mov	x0, x25
  412664:	adrp	x2, 41a000 <ferror@plt+0x176a0>
  412668:	add	x2, x2, #0xfe0
  41266c:	bl	402400 <snprintf@plt>
  412670:	cmp	w23, #0x2
  412674:	ccmp	w21, #0x1, #0x4, gt
  412678:	b.le	4126d8 <ferror@plt+0xfd78>
  41267c:	adrp	x26, 41b000 <ferror@plt+0x186a0>
  412680:	sub	x22, x22, #0x1
  412684:	add	x24, x25, x24
  412688:	add	x26, x26, #0x6c8
  41268c:	stp	x19, x20, [sp, #16]
  412690:	add	x20, x25, #0x2
  412694:	mov	x19, #0x2                   	// #2
  412698:	ldrb	w3, [x22, x19]
  41269c:	sub	x1, x24, x20
  4126a0:	mov	x0, x20
  4126a4:	mov	x2, x26
  4126a8:	add	x20, x20, #0x3
  4126ac:	bl	402400 <snprintf@plt>
  4126b0:	add	w0, w19, w19, lsl #1
  4126b4:	sub	w0, w0, #0x1
  4126b8:	cmp	w0, w23
  4126bc:	cset	w1, lt  // lt = tstop
  4126c0:	cmp	w21, w19
  4126c4:	cset	w0, gt
  4126c8:	add	x19, x19, #0x1
  4126cc:	tst	w1, w0
  4126d0:	b.ne	412698 <ferror@plt+0xfd38>  // b.any
  4126d4:	ldp	x19, x20, [sp, #16]
  4126d8:	mov	x0, x25
  4126dc:	ldp	x21, x22, [sp, #32]
  4126e0:	ldp	x23, x24, [sp, #48]
  4126e4:	ldp	x25, x26, [sp, #64]
  4126e8:	ldp	x29, x30, [sp], #80
  4126ec:	ret
  4126f0:	and	w1, w2, #0xfffffff7
  4126f4:	mov	w0, #0x30a                 	// #778
  4126f8:	cmp	w1, #0x300
  4126fc:	ccmp	w2, w0, #0x4, ne  // ne = any
  412700:	b.ne	412654 <ferror@plt+0xfcf4>  // b.any
  412704:	mov	w3, w4
  412708:	mov	x2, x25
  41270c:	mov	x1, x22
  412710:	mov	w0, #0x2                   	// #2
  412714:	ldp	x21, x22, [sp, #32]
  412718:	ldp	x23, x24, [sp, #48]
  41271c:	ldp	x25, x26, [sp, #64]
  412720:	ldp	x29, x30, [sp], #80
  412724:	b	402940 <inet_ntop@plt>
  412728:	mov	w3, w4
  41272c:	mov	x2, x25
  412730:	mov	x1, x22
  412734:	mov	w0, #0xa                   	// #10
  412738:	b	412714 <ferror@plt+0xfdb4>
  41273c:	nop
  412740:	stp	x29, x30, [sp, #-352]!
  412744:	mov	x29, sp
  412748:	stp	x21, x22, [sp, #32]
  41274c:	mov	w22, w1
  412750:	mov	x21, x2
  412754:	mov	w1, #0x2e                  	// #46
  412758:	stp	x23, x24, [sp, #48]
  41275c:	mov	x23, x0
  412760:	mov	x0, x2
  412764:	bl	402700 <strchr@plt>
  412768:	cbz	x0, 4127a8 <ferror@plt+0xfe48>
  41276c:	mov	x1, x21
  412770:	add	x0, sp, #0x58
  412774:	mov	w2, #0x2                   	// #2
  412778:	bl	40e2c0 <ferror@plt+0xb960>
  41277c:	cbnz	w0, 41286c <ferror@plt+0xff0c>
  412780:	cmp	w22, #0x3
  412784:	mov	w0, #0xffffffff            	// #-1
  412788:	b.le	412798 <ferror@plt+0xfe38>
  41278c:	ldr	w1, [sp, #96]
  412790:	mov	w0, #0x4                   	// #4
  412794:	str	w1, [x23]
  412798:	ldp	x21, x22, [sp, #32]
  41279c:	ldp	x23, x24, [sp, #48]
  4127a0:	ldp	x29, x30, [sp], #352
  4127a4:	ret
  4127a8:	cmp	w22, #0x0
  4127ac:	mov	w0, #0x1                   	// #1
  4127b0:	b.le	412798 <ferror@plt+0xfe38>
  4127b4:	sub	w22, w22, #0x1
  4127b8:	adrp	x24, 41b000 <ferror@plt+0x186a0>
  4127bc:	sub	x23, x23, #0x1
  4127c0:	add	x22, x22, #0x2
  4127c4:	add	x24, x24, #0x6f0
  4127c8:	stp	x19, x20, [sp, #16]
  4127cc:	mov	x20, #0x1                   	// #1
  4127d0:	str	x25, [sp, #64]
  4127d4:	add	x25, sp, #0x58
  4127d8:	b	412804 <ferror@plt+0xfea4>
  4127dc:	ldr	w1, [sp, #88]
  4127e0:	mov	w0, w20
  4127e4:	cmp	w1, #0xff
  4127e8:	b.hi	412834 <ferror@plt+0xfed4>  // b.pmore
  4127ec:	strb	w1, [x23, x20]
  4127f0:	add	x20, x20, #0x1
  4127f4:	mov	x21, x19
  4127f8:	cmp	x20, x22
  4127fc:	cbz	x19, 41289c <ferror@plt+0xff3c>
  412800:	b.eq	4128b4 <ferror@plt+0xff54>  // b.none
  412804:	mov	w1, #0x3a                  	// #58
  412808:	mov	x0, x21
  41280c:	bl	402700 <strchr@plt>
  412810:	mov	x19, x0
  412814:	mov	x2, x25
  412818:	mov	x0, x21
  41281c:	mov	x1, x24
  412820:	cbz	x19, 412828 <ferror@plt+0xfec8>
  412824:	strb	wzr, [x19], #1
  412828:	bl	402840 <__isoc99_sscanf@plt>
  41282c:	cmp	w0, #0x1
  412830:	b.eq	4127dc <ferror@plt+0xfe7c>  // b.none
  412834:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412838:	mov	x2, x21
  41283c:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412840:	add	x1, x1, #0x6d0
  412844:	ldr	x0, [x0, #3976]
  412848:	ldr	x0, [x0]
  41284c:	bl	402920 <fprintf@plt>
  412850:	mov	w0, #0xffffffff            	// #-1
  412854:	ldp	x19, x20, [sp, #16]
  412858:	ldp	x21, x22, [sp, #32]
  41285c:	ldp	x23, x24, [sp, #48]
  412860:	ldr	x25, [sp, #64]
  412864:	ldp	x29, x30, [sp], #352
  412868:	ret
  41286c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412870:	mov	x2, x21
  412874:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412878:	add	x1, x1, #0x6d0
  41287c:	ldr	x0, [x0, #3976]
  412880:	ldr	x0, [x0]
  412884:	bl	402920 <fprintf@plt>
  412888:	mov	w0, #0xffffffff            	// #-1
  41288c:	ldp	x21, x22, [sp, #32]
  412890:	ldp	x23, x24, [sp, #48]
  412894:	ldp	x29, x30, [sp], #352
  412898:	ret
  41289c:	ldp	x19, x20, [sp, #16]
  4128a0:	ldp	x21, x22, [sp, #32]
  4128a4:	ldp	x23, x24, [sp, #48]
  4128a8:	ldr	x25, [sp, #64]
  4128ac:	ldp	x29, x30, [sp], #352
  4128b0:	ret
  4128b4:	add	w0, w0, #0x1
  4128b8:	ldp	x19, x20, [sp, #16]
  4128bc:	ldp	x21, x22, [sp, #32]
  4128c0:	ldp	x23, x24, [sp, #48]
  4128c4:	ldr	x25, [sp, #64]
  4128c8:	ldp	x29, x30, [sp], #352
  4128cc:	ret
  4128d0:	stp	x29, x30, [sp, #-64]!
  4128d4:	mov	x29, sp
  4128d8:	stp	x21, x22, [sp, #32]
  4128dc:	adrp	x22, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4128e0:	ldr	w3, [x22, #3504]
  4128e4:	cmp	w3, w0
  4128e8:	b.eq	41294c <ferror@plt+0xffec>  // b.none
  4128ec:	stp	x19, x20, [sp, #16]
  4128f0:	mov	w20, w0
  4128f4:	mov	x19, x1
  4128f8:	stp	x23, x24, [sp, #48]
  4128fc:	mov	w23, w2
  412900:	bl	402770 <getprotobynumber@plt>
  412904:	mov	x21, x0
  412908:	cbz	x0, 41291c <ferror@plt+0xffbc>
  41290c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412910:	ldr	x0, [x0, #4000]
  412914:	ldr	w0, [x0]
  412918:	cbz	w0, 412960 <ferror@plt+0x10000>
  41291c:	mov	w3, w20
  412920:	sxtw	x1, w23
  412924:	mov	x0, x19
  412928:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  41292c:	add	x2, x2, #0x6f8
  412930:	bl	402400 <snprintf@plt>
  412934:	mov	x0, x19
  412938:	ldp	x19, x20, [sp, #16]
  41293c:	ldp	x21, x22, [sp, #32]
  412940:	ldp	x23, x24, [sp, #48]
  412944:	ldp	x29, x30, [sp], #64
  412948:	ret
  41294c:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  412950:	ldp	x21, x22, [sp, #32]
  412954:	ldr	x0, [x0, #1648]
  412958:	ldp	x29, x30, [sp], #64
  41295c:	ret
  412960:	ldr	w0, [x22, #3504]
  412964:	adrp	x24, 43c000 <stdin@@GLIBC_2.17+0x7220>
  412968:	cmn	w0, #0x1
  41296c:	b.eq	412978 <ferror@plt+0x10018>  // b.none
  412970:	ldr	x0, [x24, #1648]
  412974:	bl	4026b0 <free@plt>
  412978:	ldr	x21, [x21]
  41297c:	str	w20, [x22, #3504]
  412980:	mov	x0, x21
  412984:	bl	402560 <strdup@plt>
  412988:	mov	x1, x21
  41298c:	sxtw	x2, w23
  412990:	str	x0, [x24, #1648]
  412994:	mov	x0, x19
  412998:	bl	4100a8 <ferror@plt+0xd748>
  41299c:	mov	x0, x19
  4129a0:	ldp	x19, x20, [sp, #16]
  4129a4:	ldp	x21, x22, [sp, #32]
  4129a8:	ldp	x23, x24, [sp, #48]
  4129ac:	ldp	x29, x30, [sp], #64
  4129b0:	ret
  4129b4:	nop
  4129b8:	stp	x29, x30, [sp, #-64]!
  4129bc:	mov	x29, sp
  4129c0:	stp	x21, x22, [sp, #32]
  4129c4:	adrp	x21, 434000 <in6addr_any@@GLIBC_2.17+0x3290>
  4129c8:	add	x1, x21, #0xdb0
  4129cc:	stp	x19, x20, [sp, #16]
  4129d0:	mov	x19, x0
  4129d4:	ldr	w20, [x1, #4]
  4129d8:	cmn	w20, #0x1
  4129dc:	b.eq	4129f4 <ferror@plt+0x10094>  // b.none
  4129e0:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4129e4:	mov	x1, x19
  4129e8:	ldr	x0, [x0, #1656]
  4129ec:	bl	402640 <strcmp@plt>
  4129f0:	cbz	w0, 412a0c <ferror@plt+0x100ac>
  4129f4:	mov	x1, x19
  4129f8:	add	x0, sp, #0x3f
  4129fc:	mov	w2, #0xa                   	// #10
  412a00:	bl	40df78 <ferror@plt+0xb618>
  412a04:	cbnz	w0, 412a20 <ferror@plt+0x100c0>
  412a08:	ldrb	w20, [sp, #63]
  412a0c:	mov	w0, w20
  412a10:	ldp	x19, x20, [sp, #16]
  412a14:	ldp	x21, x22, [sp, #32]
  412a18:	ldp	x29, x30, [sp], #64
  412a1c:	ret
  412a20:	mov	x0, x19
  412a24:	bl	4023e0 <getprotobyname@plt>
  412a28:	mov	x19, x0
  412a2c:	cbz	x0, 412aa0 <ferror@plt+0x10140>
  412a30:	add	x0, x21, #0xdb0
  412a34:	adrp	x22, 43c000 <stdin@@GLIBC_2.17+0x7220>
  412a38:	ldr	w0, [x0, #4]
  412a3c:	cmn	w0, #0x1
  412a40:	b.ne	412a74 <ferror@plt+0x10114>  // b.any
  412a44:	ldr	x0, [x19]
  412a48:	add	x21, x21, #0xdb0
  412a4c:	add	x22, x22, #0x670
  412a50:	ldr	w20, [x19, #16]
  412a54:	str	w20, [x21, #4]
  412a58:	bl	402560 <strdup@plt>
  412a5c:	str	x0, [x22, #8]
  412a60:	mov	w0, w20
  412a64:	ldp	x19, x20, [sp, #16]
  412a68:	ldp	x21, x22, [sp, #32]
  412a6c:	ldp	x29, x30, [sp], #64
  412a70:	ret
  412a74:	add	x0, x22, #0x670
  412a78:	add	x21, x21, #0xdb0
  412a7c:	add	x22, x22, #0x670
  412a80:	ldr	x0, [x0, #8]
  412a84:	bl	4026b0 <free@plt>
  412a88:	ldr	w20, [x19, #16]
  412a8c:	ldr	x0, [x19]
  412a90:	str	w20, [x21, #4]
  412a94:	bl	402560 <strdup@plt>
  412a98:	str	x0, [x22, #8]
  412a9c:	b	412a60 <ferror@plt+0x10100>
  412aa0:	mov	w20, #0xffffffff            	// #-1
  412aa4:	b	412a0c <ferror@plt+0x100ac>
  412aa8:	mov	x12, #0x31e0                	// #12768
  412aac:	sub	sp, sp, x12
  412ab0:	mov	x4, x0
  412ab4:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  412ab8:	add	x3, x3, #0x708
  412abc:	mov	x1, #0x1000                	// #4096
  412ac0:	stp	x29, x30, [sp]
  412ac4:	mov	x29, sp
  412ac8:	stp	x21, x22, [sp, #32]
  412acc:	adrp	x21, 417000 <ferror@plt+0x146a0>
  412ad0:	add	x2, x21, #0xc48
  412ad4:	stp	x19, x20, [sp, #16]
  412ad8:	add	x20, sp, #0x1e0
  412adc:	mov	x19, x0
  412ae0:	mov	x0, x20
  412ae4:	bl	402400 <snprintf@plt>
  412ae8:	mov	x0, x20
  412aec:	mov	w1, #0x80000               	// #524288
  412af0:	bl	4027d0 <open64@plt>
  412af4:	tbnz	w0, #31, 412d6c <ferror@plt+0x1040c>
  412af8:	mov	w22, w0
  412afc:	mov	w1, #0x40000000            	// #1073741824
  412b00:	bl	402790 <setns@plt>
  412b04:	tbnz	w0, #31, 412da4 <ferror@plt+0x10444>
  412b08:	mov	w0, w22
  412b0c:	bl	402590 <close@plt>
  412b10:	mov	w0, #0x20000               	// #131072
  412b14:	bl	4023f0 <unshare@plt>
  412b18:	tbnz	w0, #31, 412de4 <ferror@plt+0x10484>
  412b1c:	mov	x3, #0x4000                	// #16384
  412b20:	adrp	x22, 418000 <ferror@plt+0x156a0>
  412b24:	movk	x3, #0x8, lsl #16
  412b28:	add	x2, x22, #0x388
  412b2c:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412b30:	adrp	x0, 41a000 <ferror@plt+0x176a0>
  412b34:	add	x1, x1, #0x788
  412b38:	add	x0, x0, #0xd98
  412b3c:	mov	x4, #0x0                   	// #0
  412b40:	bl	4022d0 <mount@plt>
  412b44:	mov	w20, w0
  412b48:	cbnz	w0, 412d38 <ferror@plt+0x103d8>
  412b4c:	stp	x23, x24, [sp, #48]
  412b50:	adrp	x23, 41b000 <ferror@plt+0x186a0>
  412b54:	add	x24, x23, #0x7b8
  412b58:	mov	x0, x24
  412b5c:	mov	w1, #0x2                   	// #2
  412b60:	bl	402410 <umount2@plt>
  412b64:	tbnz	w0, #31, 412d04 <ferror@plt+0x103a4>
  412b68:	mov	x3, #0x0                   	// #0
  412b6c:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  412b70:	add	x1, x23, #0x7b8
  412b74:	add	x2, x2, #0x7c0
  412b78:	mov	x0, x19
  412b7c:	mov	x4, #0x0                   	// #0
  412b80:	bl	4022d0 <mount@plt>
  412b84:	tbnz	w0, #31, 412e18 <ferror@plt+0x104b8>
  412b88:	mov	x0, x19
  412b8c:	bl	4022b0 <strlen@plt>
  412b90:	cmp	x0, #0xfe
  412b94:	b.ls	412bb8 <ferror@plt+0x10258>  // b.plast
  412b98:	ldp	x23, x24, [sp, #48]
  412b9c:	mov	w0, w20
  412ba0:	mov	x12, #0x31e0                	// #12768
  412ba4:	ldp	x29, x30, [sp]
  412ba8:	ldp	x19, x20, [sp, #16]
  412bac:	ldp	x21, x22, [sp, #32]
  412bb0:	add	sp, sp, x12
  412bb4:	ret
  412bb8:	mov	x4, x19
  412bbc:	add	x2, x21, #0xc48
  412bc0:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  412bc4:	add	x3, x3, #0x7e8
  412bc8:	mov	x1, #0x10a                 	// #266
  412bcc:	stp	x25, x26, [sp, #64]
  412bd0:	add	x25, sp, #0xd0
  412bd4:	mov	x0, x25
  412bd8:	bl	402400 <snprintf@plt>
  412bdc:	mov	x0, x25
  412be0:	bl	4023b0 <opendir@plt>
  412be4:	mov	x19, x0
  412be8:	cbz	x0, 412d2c <ferror@plt+0x103cc>
  412bec:	adrp	x26, 41b000 <ferror@plt+0x186a0>
  412bf0:	mov	x0, #0x11e0                	// #4576
  412bf4:	mov	x1, #0x21e0                	// #8672
  412bf8:	add	x26, x26, #0x800
  412bfc:	add	x24, sp, x0
  412c00:	add	x23, sp, x1
  412c04:	stp	x27, x28, [sp, #80]
  412c08:	mov	w27, #0x2e2e                	// #11822
  412c0c:	nop
  412c10:	mov	x0, x19
  412c14:	bl	4026d0 <readdir64@plt>
  412c18:	mov	x5, x0
  412c1c:	mov	x3, x25
  412c20:	add	x2, x21, #0xc48
  412c24:	mov	x0, x24
  412c28:	mov	x1, #0x1000                	// #4096
  412c2c:	cbz	x5, 412cd4 <ferror@plt+0x10374>
  412c30:	add	x28, x5, #0x13
  412c34:	ldurh	w5, [x5, #19]
  412c38:	mov	x4, x28
  412c3c:	cmp	w5, #0x2e
  412c40:	b.eq	412c10 <ferror@plt+0x102b0>  // b.none
  412c44:	cmp	w5, w27
  412c48:	b.eq	412d20 <ferror@plt+0x103c0>  // b.none
  412c4c:	bl	402400 <snprintf@plt>
  412c50:	mov	x3, x28
  412c54:	mov	x2, x26
  412c58:	mov	x1, #0x1000                	// #4096
  412c5c:	mov	x0, x23
  412c60:	bl	402400 <snprintf@plt>
  412c64:	add	x2, x22, #0x388
  412c68:	mov	x1, x23
  412c6c:	mov	x0, x24
  412c70:	mov	x4, #0x0                   	// #0
  412c74:	mov	x3, #0x1000                	// #4096
  412c78:	bl	4022d0 <mount@plt>
  412c7c:	tbz	w0, #31, 412c10 <ferror@plt+0x102b0>
  412c80:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412c84:	ldr	x0, [x0, #3976]
  412c88:	ldr	x28, [x0]
  412c8c:	bl	4028c0 <__errno_location@plt>
  412c90:	ldr	w0, [x0]
  412c94:	bl	402580 <strerror@plt>
  412c98:	mov	x4, x0
  412c9c:	mov	x3, x23
  412ca0:	mov	x2, x24
  412ca4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412ca8:	add	x1, x1, #0x808
  412cac:	mov	x0, x28
  412cb0:	bl	402920 <fprintf@plt>
  412cb4:	mov	x0, x19
  412cb8:	bl	4026d0 <readdir64@plt>
  412cbc:	mov	x5, x0
  412cc0:	mov	x3, x25
  412cc4:	add	x2, x21, #0xc48
  412cc8:	mov	x0, x24
  412ccc:	mov	x1, #0x1000                	// #4096
  412cd0:	cbnz	x5, 412c30 <ferror@plt+0x102d0>
  412cd4:	mov	x0, x19
  412cd8:	bl	402570 <closedir@plt>
  412cdc:	mov	w0, w20
  412ce0:	mov	x12, #0x31e0                	// #12768
  412ce4:	ldp	x29, x30, [sp]
  412ce8:	ldp	x19, x20, [sp, #16]
  412cec:	ldp	x21, x22, [sp, #32]
  412cf0:	ldp	x23, x24, [sp, #48]
  412cf4:	ldp	x25, x26, [sp, #64]
  412cf8:	ldp	x27, x28, [sp, #80]
  412cfc:	add	sp, sp, x12
  412d00:	ret
  412d04:	mov	x0, x24
  412d08:	add	x1, sp, #0x60
  412d0c:	bl	4026a0 <statvfs64@plt>
  412d10:	cbnz	w0, 412b68 <ferror@plt+0x10208>
  412d14:	ldr	x3, [sp, #168]
  412d18:	and	x3, x3, #0x1
  412d1c:	b	412b6c <ferror@plt+0x1020c>
  412d20:	ldrb	w5, [x28, #2]
  412d24:	cbz	w5, 412c10 <ferror@plt+0x102b0>
  412d28:	b	412c4c <ferror@plt+0x102ec>
  412d2c:	ldp	x23, x24, [sp, #48]
  412d30:	ldp	x25, x26, [sp, #64]
  412d34:	b	412b9c <ferror@plt+0x1023c>
  412d38:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412d3c:	mov	w20, #0xffffffff            	// #-1
  412d40:	ldr	x0, [x0, #3976]
  412d44:	ldr	x19, [x0]
  412d48:	bl	4028c0 <__errno_location@plt>
  412d4c:	ldr	w0, [x0]
  412d50:	bl	402580 <strerror@plt>
  412d54:	mov	x2, x0
  412d58:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412d5c:	mov	x0, x19
  412d60:	add	x1, x1, #0x790
  412d64:	bl	402920 <fprintf@plt>
  412d68:	b	412b9c <ferror@plt+0x1023c>
  412d6c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412d70:	mov	w20, #0xffffffff            	// #-1
  412d74:	ldr	x0, [x0, #3976]
  412d78:	ldr	x21, [x0]
  412d7c:	bl	4028c0 <__errno_location@plt>
  412d80:	ldr	w0, [x0]
  412d84:	bl	402580 <strerror@plt>
  412d88:	mov	x3, x0
  412d8c:	mov	x2, x19
  412d90:	mov	x0, x21
  412d94:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412d98:	add	x1, x1, #0x718
  412d9c:	bl	402920 <fprintf@plt>
  412da0:	b	412b9c <ferror@plt+0x1023c>
  412da4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412da8:	mov	w20, #0xffffffff            	// #-1
  412dac:	ldr	x0, [x0, #3976]
  412db0:	ldr	x21, [x0]
  412db4:	bl	4028c0 <__errno_location@plt>
  412db8:	ldr	w0, [x0]
  412dbc:	bl	402580 <strerror@plt>
  412dc0:	mov	x3, x0
  412dc4:	mov	x2, x19
  412dc8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412dcc:	add	x1, x1, #0x740
  412dd0:	mov	x0, x21
  412dd4:	bl	402920 <fprintf@plt>
  412dd8:	mov	w0, w22
  412ddc:	bl	402590 <close@plt>
  412de0:	b	412b9c <ferror@plt+0x1023c>
  412de4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412de8:	mov	w20, #0xffffffff            	// #-1
  412dec:	ldr	x0, [x0, #3976]
  412df0:	ldr	x19, [x0]
  412df4:	bl	4028c0 <__errno_location@plt>
  412df8:	ldr	w0, [x0]
  412dfc:	bl	402580 <strerror@plt>
  412e00:	mov	x2, x0
  412e04:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412e08:	mov	x0, x19
  412e0c:	add	x1, x1, #0x770
  412e10:	bl	402920 <fprintf@plt>
  412e14:	b	412b9c <ferror@plt+0x1023c>
  412e18:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412e1c:	mov	w20, #0xffffffff            	// #-1
  412e20:	ldr	x0, [x0, #3976]
  412e24:	ldr	x19, [x0]
  412e28:	bl	4028c0 <__errno_location@plt>
  412e2c:	ldr	w0, [x0]
  412e30:	bl	402580 <strerror@plt>
  412e34:	mov	x2, x0
  412e38:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  412e3c:	mov	x0, x19
  412e40:	add	x1, x1, #0x7c8
  412e44:	bl	402920 <fprintf@plt>
  412e48:	ldp	x23, x24, [sp, #48]
  412e4c:	b	412b9c <ferror@plt+0x1023c>
  412e50:	mov	x12, #0x1020                	// #4128
  412e54:	sub	sp, sp, x12
  412e58:	mov	w1, #0x2f                  	// #47
  412e5c:	stp	x29, x30, [sp]
  412e60:	mov	x29, sp
  412e64:	str	x19, [sp, #16]
  412e68:	mov	x19, x0
  412e6c:	bl	402700 <strchr@plt>
  412e70:	cbz	x0, 412e94 <ferror@plt+0x10534>
  412e74:	mov	x0, x19
  412e78:	mov	w1, #0x0                   	// #0
  412e7c:	bl	4027d0 <open64@plt>
  412e80:	mov	x12, #0x1020                	// #4128
  412e84:	ldp	x29, x30, [sp]
  412e88:	ldr	x19, [sp, #16]
  412e8c:	add	sp, sp, x12
  412e90:	ret
  412e94:	mov	x4, x19
  412e98:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  412e9c:	adrp	x2, 417000 <ferror@plt+0x146a0>
  412ea0:	add	x3, x3, #0x708
  412ea4:	add	x2, x2, #0xc48
  412ea8:	add	x0, sp, #0x20
  412eac:	mov	x19, x0
  412eb0:	mov	x1, #0x1000                	// #4096
  412eb4:	bl	402400 <snprintf@plt>
  412eb8:	mov	x0, x19
  412ebc:	mov	w1, #0x0                   	// #0
  412ec0:	bl	4027d0 <open64@plt>
  412ec4:	mov	x12, #0x1020                	// #4128
  412ec8:	ldp	x29, x30, [sp]
  412ecc:	ldr	x19, [sp, #16]
  412ed0:	add	sp, sp, x12
  412ed4:	ret
  412ed8:	stp	x29, x30, [sp, #-48]!
  412edc:	mov	x29, sp
  412ee0:	stp	x19, x20, [sp, #16]
  412ee4:	mov	x20, x1
  412ee8:	stp	x21, x22, [sp, #32]
  412eec:	mov	x21, x0
  412ef0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  412ef4:	add	x0, x0, #0x708
  412ef8:	bl	4023b0 <opendir@plt>
  412efc:	cbz	x0, 412f68 <ferror@plt+0x10608>
  412f00:	mov	x19, x0
  412f04:	mov	w22, #0x2e2e                	// #11822
  412f08:	mov	x0, x19
  412f0c:	bl	4026d0 <readdir64@plt>
  412f10:	mov	x1, x20
  412f14:	mov	x2, x0
  412f18:	cbz	x0, 412f40 <ferror@plt+0x105e0>
  412f1c:	add	x3, x2, #0x13
  412f20:	ldurh	w2, [x2, #19]
  412f24:	mov	x0, x3
  412f28:	cmp	w2, #0x2e
  412f2c:	b.eq	412f08 <ferror@plt+0x105a8>  // b.none
  412f30:	cmp	w2, w22
  412f34:	b.eq	412f5c <ferror@plt+0x105fc>  // b.none
  412f38:	blr	x21
  412f3c:	cbz	w0, 412f08 <ferror@plt+0x105a8>
  412f40:	mov	x0, x19
  412f44:	bl	402570 <closedir@plt>
  412f48:	mov	w0, #0x0                   	// #0
  412f4c:	ldp	x19, x20, [sp, #16]
  412f50:	ldp	x21, x22, [sp, #32]
  412f54:	ldp	x29, x30, [sp], #48
  412f58:	ret
  412f5c:	ldrb	w2, [x3, #2]
  412f60:	cbz	w2, 412f08 <ferror@plt+0x105a8>
  412f64:	b	412f38 <ferror@plt+0x105d8>
  412f68:	mov	w0, #0xffffffff            	// #-1
  412f6c:	b	412f4c <ferror@plt+0x105ec>
  412f70:	cbnz	w0, 412f78 <ferror@plt+0x10618>
  412f74:	ret
  412f78:	stp	x29, x30, [sp, #-32]!
  412f7c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  412f80:	mov	x29, sp
  412f84:	ldr	x0, [x0, #4008]
  412f88:	ldr	x0, [x0]
  412f8c:	str	x19, [sp, #16]
  412f90:	adrp	x19, 43c000 <stdin@@GLIBC_2.17+0x7220>
  412f94:	bl	414020 <ferror@plt+0x116c0>
  412f98:	str	x0, [x19, #1664]
  412f9c:	mov	x1, x0
  412fa0:	cbz	x0, 412fe0 <ferror@plt+0x10680>
  412fa4:	adrp	x2, 430000 <ferror@plt+0x2d6a0>
  412fa8:	ldr	x2, [x2, #4048]
  412fac:	ldr	w2, [x2]
  412fb0:	cbnz	w2, 412fc4 <ferror@plt+0x10664>
  412fb4:	ldr	x19, [sp, #16]
  412fb8:	mov	x0, x1
  412fbc:	ldp	x29, x30, [sp], #32
  412fc0:	b	414350 <ferror@plt+0x119f0>
  412fc4:	mov	w1, #0x1                   	// #1
  412fc8:	bl	4140c8 <ferror@plt+0x11768>
  412fcc:	ldr	x1, [x19, #1664]
  412fd0:	ldr	x19, [sp, #16]
  412fd4:	mov	x0, x1
  412fd8:	ldp	x29, x30, [sp], #32
  412fdc:	b	414350 <ferror@plt+0x119f0>
  412fe0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  412fe4:	add	x0, x0, #0x828
  412fe8:	bl	4022e0 <perror@plt>
  412fec:	mov	w0, #0x1                   	// #1
  412ff0:	bl	4022c0 <exit@plt>
  412ff4:	nop
  412ff8:	stp	x29, x30, [sp, #-32]!
  412ffc:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413000:	mov	x29, sp
  413004:	str	x19, [sp, #16]
  413008:	add	x19, x0, #0x680
  41300c:	ldr	x0, [x0, #1664]
  413010:	cbz	x0, 413028 <ferror@plt+0x106c8>
  413014:	bl	4143c0 <ferror@plt+0x11a60>
  413018:	mov	x0, x19
  41301c:	ldr	x19, [sp, #16]
  413020:	ldp	x29, x30, [sp], #32
  413024:	b	414058 <ferror@plt+0x116f8>
  413028:	ldr	x19, [sp, #16]
  41302c:	ldp	x29, x30, [sp], #32
  413030:	ret
  413034:	nop
  413038:	cbnz	w0, 413040 <ferror@plt+0x106e0>
  41303c:	ret
  413040:	stp	x29, x30, [sp, #-16]!
  413044:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413048:	mov	x29, sp
  41304c:	ldr	x0, [x0, #4008]
  413050:	ldr	x0, [x0]
  413054:	bl	414020 <ferror@plt+0x116c0>
  413058:	adrp	x2, 43c000 <stdin@@GLIBC_2.17+0x7220>
  41305c:	str	x0, [x2, #1664]
  413060:	cbz	x0, 413088 <ferror@plt+0x10728>
  413064:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  413068:	ldr	x1, [x1, #4048]
  41306c:	ldr	w1, [x1]
  413070:	cbnz	w1, 41307c <ferror@plt+0x1071c>
  413074:	ldp	x29, x30, [sp], #16
  413078:	ret
  41307c:	ldp	x29, x30, [sp], #16
  413080:	mov	w1, #0x1                   	// #1
  413084:	b	4140c8 <ferror@plt+0x11768>
  413088:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  41308c:	add	x0, x0, #0x828
  413090:	bl	4022e0 <perror@plt>
  413094:	mov	w0, #0x1                   	// #1
  413098:	bl	4022c0 <exit@plt>
  41309c:	nop
  4130a0:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4130a4:	add	x0, x1, #0x680
  4130a8:	ldr	x1, [x1, #1664]
  4130ac:	cbz	x1, 4130b4 <ferror@plt+0x10754>
  4130b0:	b	414058 <ferror@plt+0x116f8>
  4130b4:	ret
  4130b8:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4130bc:	ldr	x0, [x0, #1664]
  4130c0:	cmp	x0, #0x0
  4130c4:	cset	w0, ne  // ne = any
  4130c8:	ret
  4130cc:	nop
  4130d0:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4130d4:	ldr	x0, [x0, #1664]
  4130d8:	ret
  4130dc:	nop
  4130e0:	stp	x29, x30, [sp, #-32]!
  4130e4:	mov	x1, x0
  4130e8:	mov	x29, sp
  4130ec:	str	x19, [sp, #16]
  4130f0:	adrp	x19, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4130f4:	ldr	x0, [x19, #1664]
  4130f8:	cbz	x0, 413114 <ferror@plt+0x107b4>
  4130fc:	cbz	x1, 413108 <ferror@plt+0x107a8>
  413100:	bl	4140d0 <ferror@plt+0x11770>
  413104:	ldr	x0, [x19, #1664]
  413108:	ldr	x19, [sp, #16]
  41310c:	ldp	x29, x30, [sp], #32
  413110:	b	414250 <ferror@plt+0x118f0>
  413114:	ldr	x19, [sp, #16]
  413118:	ldp	x29, x30, [sp], #32
  41311c:	ret
  413120:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413124:	ldr	x0, [x0, #1664]
  413128:	cbz	x0, 413130 <ferror@plt+0x107d0>
  41312c:	b	4142a8 <ferror@plt+0x11948>
  413130:	ret
  413134:	nop
  413138:	stp	x29, x30, [sp, #-32]!
  41313c:	mov	w2, w0
  413140:	tst	w0, #0x6
  413144:	mov	x29, sp
  413148:	str	x19, [sp, #16]
  41314c:	adrp	x19, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413150:	mov	x3, x1
  413154:	ldr	x0, [x19, #1664]
  413158:	b.eq	413178 <ferror@plt+0x10818>  // b.none
  41315c:	cbz	x0, 413188 <ferror@plt+0x10828>
  413160:	cbz	x1, 41316c <ferror@plt+0x1080c>
  413164:	bl	4140d0 <ferror@plt+0x11770>
  413168:	ldr	x0, [x19, #1664]
  41316c:	ldr	x19, [sp, #16]
  413170:	ldp	x29, x30, [sp], #32
  413174:	b	414350 <ferror@plt+0x119f0>
  413178:	cbz	x0, 413188 <ferror@plt+0x10828>
  41317c:	ldr	x19, [sp, #16]
  413180:	ldp	x29, x30, [sp], #32
  413184:	ret
  413188:	mov	w0, #0x5                   	// #5
  41318c:	tst	w2, w0
  413190:	b.eq	41317c <ferror@plt+0x1081c>  // b.none
  413194:	ldr	x19, [sp, #16]
  413198:	mov	x1, x3
  41319c:	ldp	x29, x30, [sp], #32
  4131a0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4131a4:	add	x0, x0, #0x1f0
  4131a8:	b	4028a0 <printf@plt>
  4131ac:	nop
  4131b0:	adrp	x3, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4131b4:	mov	w2, w0
  4131b8:	tst	w0, #0x6
  4131bc:	ldr	x0, [x3, #1664]
  4131c0:	b.eq	4131cc <ferror@plt+0x1086c>  // b.none
  4131c4:	cbz	x0, 4131d4 <ferror@plt+0x10874>
  4131c8:	b	4143c0 <ferror@plt+0x11a60>
  4131cc:	cbz	x0, 4131d4 <ferror@plt+0x10874>
  4131d0:	ret
  4131d4:	mov	w0, #0x5                   	// #5
  4131d8:	tst	w2, w0
  4131dc:	b.eq	4131d0 <ferror@plt+0x10870>  // b.none
  4131e0:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4131e4:	add	x0, x0, #0x1f0
  4131e8:	b	4028a0 <printf@plt>
  4131ec:	nop
  4131f0:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4131f4:	mov	w5, w0
  4131f8:	tst	w0, #0x6
  4131fc:	mov	x6, x2
  413200:	ldr	x0, [x7, #1664]
  413204:	mov	x2, x3
  413208:	b.eq	413220 <ferror@plt+0x108c0>  // b.none
  41320c:	cbz	x0, 413228 <ferror@plt+0x108c8>
  413210:	cbz	x6, 413248 <ferror@plt+0x108e8>
  413214:	mov	w2, w4
  413218:	mov	x1, x6
  41321c:	b	414748 <ferror@plt+0x11de8>
  413220:	cbz	x0, 413228 <ferror@plt+0x108c8>
  413224:	ret
  413228:	mov	w0, #0x5                   	// #5
  41322c:	tst	w5, w0
  413230:	b.eq	413224 <ferror@plt+0x108c4>  // b.none
  413234:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413238:	mov	w3, w4
  41323c:	ldr	x0, [x0, #4008]
  413240:	ldr	x0, [x0]
  413244:	b	413ae0 <ferror@plt+0x11180>
  413248:	mov	w1, w4
  41324c:	b	414540 <ferror@plt+0x11be0>
  413250:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413254:	mov	w5, w0
  413258:	tst	w0, #0x6
  41325c:	mov	x6, x2
  413260:	ldr	x0, [x7, #1664]
  413264:	mov	x2, x3
  413268:	b.eq	413280 <ferror@plt+0x10920>  // b.none
  41326c:	cbz	x0, 413288 <ferror@plt+0x10928>
  413270:	cbz	x6, 4132a8 <ferror@plt+0x10948>
  413274:	mov	x2, x4
  413278:	mov	x1, x6
  41327c:	b	414778 <ferror@plt+0x11e18>
  413280:	cbz	x0, 413288 <ferror@plt+0x10928>
  413284:	ret
  413288:	mov	w0, #0x5                   	// #5
  41328c:	tst	w5, w0
  413290:	b.eq	413284 <ferror@plt+0x10924>  // b.none
  413294:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413298:	mov	x3, x4
  41329c:	ldr	x0, [x0, #4008]
  4132a0:	ldr	x0, [x0]
  4132a4:	b	413ae0 <ferror@plt+0x11180>
  4132a8:	mov	x1, x4
  4132ac:	b	414550 <ferror@plt+0x11bf0>
  4132b0:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4132b4:	mov	w5, w0
  4132b8:	tst	w0, #0x6
  4132bc:	mov	w6, w1
  4132c0:	ldr	x0, [x7, #1664]
  4132c4:	mov	x1, x2
  4132c8:	mov	x2, x3
  4132cc:	and	w3, w4, #0xff
  4132d0:	b.eq	4132e4 <ferror@plt+0x10984>  // b.none
  4132d4:	cbz	x0, 4132ec <ferror@plt+0x1098c>
  4132d8:	cbz	x1, 41330c <ferror@plt+0x109ac>
  4132dc:	mov	w2, w3
  4132e0:	b	414688 <ferror@plt+0x11d28>
  4132e4:	cbz	x0, 4132ec <ferror@plt+0x1098c>
  4132e8:	ret
  4132ec:	mov	w0, #0x5                   	// #5
  4132f0:	tst	w5, w0
  4132f4:	b.eq	4132e8 <ferror@plt+0x10988>  // b.none
  4132f8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4132fc:	mov	w1, w6
  413300:	ldr	x0, [x0, #4008]
  413304:	ldr	x0, [x0]
  413308:	b	413ae0 <ferror@plt+0x11180>
  41330c:	mov	w1, w3
  413310:	b	4144d0 <ferror@plt+0x11b70>
  413314:	nop
  413318:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  41331c:	mov	w5, w0
  413320:	tst	w0, #0x6
  413324:	mov	w6, w1
  413328:	ldr	x0, [x7, #1664]
  41332c:	mov	x1, x2
  413330:	mov	x2, x3
  413334:	and	w3, w4, #0xffff
  413338:	b.eq	41334c <ferror@plt+0x109ec>  // b.none
  41333c:	cbz	x0, 413354 <ferror@plt+0x109f4>
  413340:	cbz	x1, 413374 <ferror@plt+0x10a14>
  413344:	mov	w2, w3
  413348:	b	4146b8 <ferror@plt+0x11d58>
  41334c:	cbz	x0, 413354 <ferror@plt+0x109f4>
  413350:	ret
  413354:	mov	w0, #0x5                   	// #5
  413358:	tst	w5, w0
  41335c:	b.eq	413350 <ferror@plt+0x109f0>  // b.none
  413360:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413364:	mov	w1, w6
  413368:	ldr	x0, [x0, #4008]
  41336c:	ldr	x0, [x0]
  413370:	b	413ae0 <ferror@plt+0x11180>
  413374:	mov	w1, w3
  413378:	b	4144e0 <ferror@plt+0x11b80>
  41337c:	nop
  413380:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413384:	mov	w5, w0
  413388:	tst	w0, #0x6
  41338c:	mov	x6, x2
  413390:	ldr	x0, [x7, #1664]
  413394:	mov	x2, x3
  413398:	b.eq	4133b0 <ferror@plt+0x10a50>  // b.none
  41339c:	cbz	x0, 4133b8 <ferror@plt+0x10a58>
  4133a0:	cbz	x6, 4133d8 <ferror@plt+0x10a78>
  4133a4:	mov	w2, w4
  4133a8:	mov	x1, x6
  4133ac:	b	4145f8 <ferror@plt+0x11c98>
  4133b0:	cbz	x0, 4133b8 <ferror@plt+0x10a58>
  4133b4:	ret
  4133b8:	mov	w0, #0x5                   	// #5
  4133bc:	tst	w5, w0
  4133c0:	b.eq	4133b4 <ferror@plt+0x10a54>  // b.none
  4133c4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4133c8:	mov	w3, w4
  4133cc:	ldr	x0, [x0, #4008]
  4133d0:	ldr	x0, [x0]
  4133d4:	b	413ae0 <ferror@plt+0x11180>
  4133d8:	mov	w1, w4
  4133dc:	b	4144f0 <ferror@plt+0x11b90>
  4133e0:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4133e4:	mov	w5, w0
  4133e8:	tst	w0, #0x6
  4133ec:	mov	x6, x2
  4133f0:	ldr	x0, [x7, #1664]
  4133f4:	mov	x2, x3
  4133f8:	b.eq	413410 <ferror@plt+0x10ab0>  // b.none
  4133fc:	cbz	x0, 413418 <ferror@plt+0x10ab8>
  413400:	cbz	x6, 413438 <ferror@plt+0x10ad8>
  413404:	mov	x2, x4
  413408:	mov	x1, x6
  41340c:	b	414628 <ferror@plt+0x11cc8>
  413410:	cbz	x0, 413418 <ferror@plt+0x10ab8>
  413414:	ret
  413418:	mov	w0, #0x5                   	// #5
  41341c:	tst	w5, w0
  413420:	b.eq	413414 <ferror@plt+0x10ab4>  // b.none
  413424:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413428:	mov	x3, x4
  41342c:	ldr	x0, [x0, #4008]
  413430:	ldr	x0, [x0]
  413434:	b	413ae0 <ferror@plt+0x11180>
  413438:	mov	x1, x4
  41343c:	b	414500 <ferror@plt+0x11ba0>
  413440:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413444:	mov	w5, w0
  413448:	tst	w0, #0x6
  41344c:	mov	x6, x2
  413450:	ldr	x0, [x7, #1664]
  413454:	mov	x2, x3
  413458:	b.eq	413470 <ferror@plt+0x10b10>  // b.none
  41345c:	cbz	x0, 413478 <ferror@plt+0x10b18>
  413460:	cbz	x6, 413498 <ferror@plt+0x10b38>
  413464:	mov	x2, x4
  413468:	mov	x1, x6
  41346c:	b	4146e8 <ferror@plt+0x11d88>
  413470:	cbz	x0, 413478 <ferror@plt+0x10b18>
  413474:	ret
  413478:	mov	w0, #0x5                   	// #5
  41347c:	tst	w5, w0
  413480:	b.eq	413474 <ferror@plt+0x10b14>  // b.none
  413484:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413488:	mov	x3, x4
  41348c:	ldr	x0, [x0, #4008]
  413490:	ldr	x0, [x0]
  413494:	b	413ae0 <ferror@plt+0x11180>
  413498:	mov	x1, x4
  41349c:	b	414520 <ferror@plt+0x11bc0>
  4134a0:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4134a4:	mov	w5, w0
  4134a8:	tst	w0, #0x6
  4134ac:	mov	x6, x2
  4134b0:	ldr	x0, [x7, #1664]
  4134b4:	mov	x2, x3
  4134b8:	b.eq	4134d0 <ferror@plt+0x10b70>  // b.none
  4134bc:	cbz	x0, 4134d8 <ferror@plt+0x10b78>
  4134c0:	cbz	x6, 4134f8 <ferror@plt+0x10b98>
  4134c4:	mov	x2, x4
  4134c8:	mov	x1, x6
  4134cc:	b	414718 <ferror@plt+0x11db8>
  4134d0:	cbz	x0, 4134d8 <ferror@plt+0x10b78>
  4134d4:	ret
  4134d8:	mov	w0, #0x5                   	// #5
  4134dc:	tst	w5, w0
  4134e0:	b.eq	4134d4 <ferror@plt+0x10b74>  // b.none
  4134e4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4134e8:	mov	x3, x4
  4134ec:	ldr	x0, [x0, #4008]
  4134f0:	ldr	x0, [x0]
  4134f4:	b	413ae0 <ferror@plt+0x11180>
  4134f8:	mov	x1, x4
  4134fc:	b	414530 <ferror@plt+0x11bd0>
  413500:	adrp	x5, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413504:	mov	w4, w0
  413508:	tst	w0, #0x6
  41350c:	fmov	d1, d0
  413510:	ldr	x0, [x5, #1664]
  413514:	b.eq	413528 <ferror@plt+0x10bc8>  // b.none
  413518:	cbz	x0, 413530 <ferror@plt+0x10bd0>
  41351c:	cbz	x2, 413554 <ferror@plt+0x10bf4>
  413520:	mov	x1, x2
  413524:	b	4145c0 <ferror@plt+0x11c60>
  413528:	cbz	x0, 413530 <ferror@plt+0x10bd0>
  41352c:	ret
  413530:	mov	w0, #0x5                   	// #5
  413534:	tst	w4, w0
  413538:	b.eq	41352c <ferror@plt+0x10bcc>  // b.none
  41353c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413540:	fmov	d0, d1
  413544:	mov	x2, x3
  413548:	ldr	x0, [x0, #4008]
  41354c:	ldr	x0, [x0]
  413550:	b	413ae0 <ferror@plt+0x11180>
  413554:	b	4144c0 <ferror@plt+0x11b60>
  413558:	stp	x29, x30, [sp, #-112]!
  41355c:	mov	x3, x0
  413560:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  413564:	mov	x29, sp
  413568:	stp	x19, x20, [sp, #16]
  41356c:	add	x20, sp, #0x30
  413570:	mov	x19, x0
  413574:	add	x2, x2, #0x838
  413578:	mov	x0, x20
  41357c:	str	x21, [sp, #32]
  413580:	mov	w21, w1
  413584:	mov	x1, #0x40                  	// #64
  413588:	bl	402400 <snprintf@plt>
  41358c:	mov	w4, w21
  413590:	mov	x3, x20
  413594:	mov	x2, x19
  413598:	mov	w1, #0x6                   	// #6
  41359c:	mov	w0, #0x4                   	// #4
  4135a0:	bl	413380 <ferror@plt+0x10a20>
  4135a4:	ldp	x19, x20, [sp, #16]
  4135a8:	ldr	x21, [sp, #32]
  4135ac:	ldp	x29, x30, [sp], #112
  4135b0:	ret
  4135b4:	nop
  4135b8:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4135bc:	mov	w5, w0
  4135c0:	tst	w0, #0x6
  4135c4:	mov	w6, w1
  4135c8:	ldr	x0, [x7, #1664]
  4135cc:	mov	x1, x2
  4135d0:	mov	x2, x3
  4135d4:	b.eq	4135fc <ferror@plt+0x10c9c>  // b.none
  4135d8:	cbz	x0, 413604 <ferror@plt+0x10ca4>
  4135dc:	cmp	x1, #0x0
  4135e0:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  4135e4:	b.eq	413630 <ferror@plt+0x10cd0>  // b.none
  4135e8:	cmp	x1, #0x0
  4135ec:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  4135f0:	b.eq	413628 <ferror@plt+0x10cc8>  // b.none
  4135f4:	mov	x1, x4
  4135f8:	b	414428 <ferror@plt+0x11ac8>
  4135fc:	cbz	x0, 413604 <ferror@plt+0x10ca4>
  413600:	ret
  413604:	mov	w0, #0x5                   	// #5
  413608:	tst	w5, w0
  41360c:	b.eq	413600 <ferror@plt+0x10ca0>  // b.none
  413610:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413614:	mov	x3, x4
  413618:	mov	w1, w6
  41361c:	ldr	x0, [x0, #4008]
  413620:	ldr	x0, [x0]
  413624:	b	413ae0 <ferror@plt+0x11180>
  413628:	mov	x2, x4
  41362c:	b	414560 <ferror@plt+0x11c00>
  413630:	b	4140d0 <ferror@plt+0x11770>
  413634:	nop
  413638:	stp	x29, x30, [sp, #-112]!
  41363c:	mov	x3, x0
  413640:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  413644:	mov	x29, sp
  413648:	stp	x19, x20, [sp, #16]
  41364c:	add	x20, sp, #0x30
  413650:	mov	x19, x0
  413654:	add	x2, x2, #0x840
  413658:	mov	x0, x20
  41365c:	str	x21, [sp, #32]
  413660:	mov	x21, x1
  413664:	mov	x1, #0x40                  	// #64
  413668:	bl	402400 <snprintf@plt>
  41366c:	mov	x4, x21
  413670:	mov	x3, x20
  413674:	mov	x2, x19
  413678:	mov	w1, #0x6                   	// #6
  41367c:	mov	w0, #0x4                   	// #4
  413680:	bl	4135b8 <ferror@plt+0x10c58>
  413684:	ldp	x19, x20, [sp, #16]
  413688:	ldr	x21, [sp, #32]
  41368c:	ldp	x29, x30, [sp], #112
  413690:	ret
  413694:	nop
  413698:	sub	sp, sp, #0x10
  41369c:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4136a0:	mov	w5, w0
  4136a4:	tst	w0, #0x6
  4136a8:	mov	w6, w1
  4136ac:	mov	x1, x2
  4136b0:	str	x3, [sp, #8]
  4136b4:	and	w2, w4, #0xff
  4136b8:	ldr	x0, [x7, #1664]
  4136bc:	b.eq	4136d0 <ferror@plt+0x10d70>  // b.none
  4136c0:	cbz	x0, 4136dc <ferror@plt+0x10d7c>
  4136c4:	cbz	x1, 41371c <ferror@plt+0x10dbc>
  4136c8:	add	sp, sp, #0x10
  4136cc:	b	414590 <ferror@plt+0x11c30>
  4136d0:	cbz	x0, 4136dc <ferror@plt+0x10d7c>
  4136d4:	add	sp, sp, #0x10
  4136d8:	ret
  4136dc:	mov	w0, #0x5                   	// #5
  4136e0:	tst	w5, w0
  4136e4:	b.eq	4136d4 <ferror@plt+0x10d74>  // b.none
  4136e8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4136ec:	cmp	w2, #0x0
  4136f0:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  4136f4:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  4136f8:	ldr	x0, [x0, #4008]
  4136fc:	add	x2, x2, #0x850
  413700:	add	x3, x3, #0x848
  413704:	mov	w1, w6
  413708:	csel	x3, x3, x2, ne  // ne = any
  41370c:	ldr	x0, [x0]
  413710:	ldr	x2, [sp, #8]
  413714:	add	sp, sp, #0x10
  413718:	b	413ae0 <ferror@plt+0x11180>
  41371c:	mov	w1, w2
  413720:	add	sp, sp, #0x10
  413724:	b	414488 <ferror@plt+0x11b28>
  413728:	stp	x29, x30, [sp, #-96]!
  41372c:	adrp	x5, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413730:	tst	w0, #0x6
  413734:	mov	x29, sp
  413738:	stp	x19, x20, [sp, #16]
  41373c:	mov	x19, x2
  413740:	mov	x2, x3
  413744:	ldr	x3, [x5, #1664]
  413748:	b.eq	413790 <ferror@plt+0x10e30>  // b.none
  41374c:	cbz	x3, 4137a0 <ferror@plt+0x10e40>
  413750:	add	x20, sp, #0x20
  413754:	mov	x3, x4
  413758:	mov	x0, x20
  41375c:	mov	x1, #0x40                  	// #64
  413760:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  413764:	add	x2, x2, #0x858
  413768:	bl	402400 <snprintf@plt>
  41376c:	mov	x4, x20
  413770:	mov	x2, x19
  413774:	mov	x3, #0x0                   	// #0
  413778:	mov	w1, #0x6                   	// #6
  41377c:	mov	w0, #0x2                   	// #2
  413780:	bl	4135b8 <ferror@plt+0x10c58>
  413784:	ldp	x19, x20, [sp, #16]
  413788:	ldp	x29, x30, [sp], #96
  41378c:	ret
  413790:	cbz	x3, 4137a0 <ferror@plt+0x10e40>
  413794:	ldp	x19, x20, [sp, #16]
  413798:	ldp	x29, x30, [sp], #96
  41379c:	ret
  4137a0:	mov	w3, #0x5                   	// #5
  4137a4:	tst	w0, w3
  4137a8:	b.eq	413794 <ferror@plt+0x10e34>  // b.none
  4137ac:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4137b0:	mov	x3, x4
  4137b4:	ldr	x0, [x0, #4008]
  4137b8:	ldr	x0, [x0]
  4137bc:	bl	413ae0 <ferror@plt+0x11180>
  4137c0:	b	413794 <ferror@plt+0x10e34>
  4137c4:	nop
  4137c8:	stp	x29, x30, [sp, #-112]!
  4137cc:	tst	w0, #0x6
  4137d0:	mov	x29, sp
  4137d4:	stp	x19, x20, [sp, #16]
  4137d8:	adrp	x20, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4137dc:	mov	x19, x2
  4137e0:	mov	x2, x3
  4137e4:	ldr	x3, [x20, #1664]
  4137e8:	b.eq	413834 <ferror@plt+0x10ed4>  // b.none
  4137ec:	cbz	x3, 413844 <ferror@plt+0x10ee4>
  4137f0:	str	x21, [sp, #32]
  4137f4:	add	x21, sp, #0x30
  4137f8:	mov	w3, w4
  4137fc:	mov	x0, x21
  413800:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  413804:	mov	x1, #0x40                  	// #64
  413808:	add	x2, x2, #0x6f0
  41380c:	bl	402400 <snprintf@plt>
  413810:	ldr	x0, [x20, #1664]
  413814:	cbz	x19, 413868 <ferror@plt+0x10f08>
  413818:	mov	x2, x21
  41381c:	mov	x1, x19
  413820:	bl	414560 <ferror@plt+0x11c00>
  413824:	ldp	x19, x20, [sp, #16]
  413828:	ldr	x21, [sp, #32]
  41382c:	ldp	x29, x30, [sp], #112
  413830:	ret
  413834:	cbz	x3, 413844 <ferror@plt+0x10ee4>
  413838:	ldp	x19, x20, [sp, #16]
  41383c:	ldp	x29, x30, [sp], #112
  413840:	ret
  413844:	mov	w3, #0x5                   	// #5
  413848:	tst	w0, w3
  41384c:	b.eq	413838 <ferror@plt+0x10ed8>  // b.none
  413850:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413854:	mov	w3, w4
  413858:	ldr	x0, [x0, #4008]
  41385c:	ldr	x0, [x0]
  413860:	bl	413ae0 <ferror@plt+0x11180>
  413864:	b	413838 <ferror@plt+0x10ed8>
  413868:	mov	x1, x21
  41386c:	bl	414428 <ferror@plt+0x11ac8>
  413870:	ldr	x21, [sp, #32]
  413874:	b	413838 <ferror@plt+0x10ed8>
  413878:	adrp	x7, 43c000 <stdin@@GLIBC_2.17+0x7220>
  41387c:	mov	w5, w0
  413880:	tst	w0, #0x6
  413884:	mov	x6, x3
  413888:	ldr	x0, [x7, #1664]
  41388c:	b.eq	4138a0 <ferror@plt+0x10f40>  // b.none
  413890:	cbz	x0, 4138a8 <ferror@plt+0x10f48>
  413894:	cbz	x2, 4138cc <ferror@plt+0x10f6c>
  413898:	mov	x1, x2
  41389c:	b	4147a8 <ferror@plt+0x11e48>
  4138a0:	cbz	x0, 4138a8 <ferror@plt+0x10f48>
  4138a4:	ret
  4138a8:	mov	w0, #0x5                   	// #5
  4138ac:	tst	w5, w0
  4138b0:	b.eq	4138a4 <ferror@plt+0x10f44>  // b.none
  4138b4:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4138b8:	mov	x3, x4
  4138bc:	mov	x2, x6
  4138c0:	ldr	x0, [x0, #4008]
  4138c4:	ldr	x0, [x0]
  4138c8:	b	413ae0 <ferror@plt+0x11180>
  4138cc:	b	4144b0 <ferror@plt+0x11b50>
  4138d0:	adrp	x0, 43c000 <stdin@@GLIBC_2.17+0x7220>
  4138d4:	ldr	x0, [x0, #1664]
  4138d8:	cbz	x0, 4138e0 <ferror@plt+0x10f80>
  4138dc:	ret
  4138e0:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  4138e4:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4138e8:	add	x0, x0, #0x1f0
  4138ec:	ldr	x1, [x1, #4040]
  4138f0:	ldr	x1, [x1]
  4138f4:	b	4028a0 <printf@plt>
  4138f8:	cmp	w1, #0x0
  4138fc:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  413900:	b.eq	4139a4 <ferror@plt+0x11044>  // b.none
  413904:	stp	x29, x30, [sp, #-32]!
  413908:	cmp	w0, #0x2
  41390c:	mov	x29, sp
  413910:	b.eq	413938 <ferror@plt+0x10fd8>  // b.none
  413914:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  413918:	ldr	x0, [x0, #4008]
  41391c:	ldr	x0, [x0]
  413920:	bl	402420 <fileno@plt>
  413924:	bl	4027b0 <isatty@plt>
  413928:	cbnz	w0, 413938 <ferror@plt+0x10fd8>
  41392c:	mov	w0, #0x0                   	// #0
  413930:	ldp	x29, x30, [sp], #32
  413934:	ret
  413938:	adrp	x1, 43c000 <stdin@@GLIBC_2.17+0x7220>
  41393c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413940:	add	x0, x0, #0x860
  413944:	stp	x19, x20, [sp, #16]
  413948:	mov	w19, #0x1                   	// #1
  41394c:	add	x20, x1, #0x688
  413950:	str	w19, [x1, #1672]
  413954:	bl	4028d0 <getenv@plt>
  413958:	cbz	x0, 4139b8 <ferror@plt+0x11058>
  41395c:	mov	w1, #0x3b                  	// #59
  413960:	bl	4025a0 <strrchr@plt>
  413964:	mov	x2, x0
  413968:	mov	w0, w19
  41396c:	cbz	x2, 4139ac <ferror@plt+0x1104c>
  413970:	ldrb	w3, [x2, #1]
  413974:	sub	w0, w3, #0x30
  413978:	and	w0, w0, #0xff
  41397c:	cmp	w0, #0x6
  413980:	cset	w1, ls  // ls = plast
  413984:	cmp	w3, #0x38
  413988:	csinc	w0, w1, wzr, ne  // ne = any
  41398c:	cbz	w0, 4139b8 <ferror@plt+0x11058>
  413990:	ldrb	w1, [x2, #2]
  413994:	cbnz	w1, 4139ac <ferror@plt+0x1104c>
  413998:	str	w19, [x20, #4]
  41399c:	ldp	x19, x20, [sp, #16]
  4139a0:	b	413930 <ferror@plt+0x10fd0>
  4139a4:	mov	w0, #0x0                   	// #0
  4139a8:	ret
  4139ac:	ldp	x19, x20, [sp, #16]
  4139b0:	ldp	x29, x30, [sp], #32
  4139b4:	ret
  4139b8:	mov	w0, w19
  4139bc:	ldp	x19, x20, [sp, #16]
  4139c0:	ldp	x29, x30, [sp], #32
  4139c4:	ret
  4139c8:	cbz	x1, 413ac8 <ferror@plt+0x11168>
  4139cc:	stp	x29, x30, [sp, #-48]!
  4139d0:	mov	x29, sp
  4139d4:	stp	x19, x20, [sp, #16]
  4139d8:	mov	x19, x0
  4139dc:	mov	x20, x1
  4139e0:	str	x21, [sp, #32]
  4139e4:	bl	4022b0 <strlen@plt>
  4139e8:	add	x3, x0, #0x10
  4139ec:	add	x2, x0, #0x1
  4139f0:	and	x3, x3, #0xfffffffffffffff0
  4139f4:	mov	x1, x19
  4139f8:	sub	sp, sp, x3
  4139fc:	mov	x0, sp
  413a00:	bl	402270 <memcpy@plt>
  413a04:	mov	x21, x0
  413a08:	mov	w1, #0x3d                  	// #61
  413a0c:	bl	402820 <strchrnul@plt>
  413a10:	mov	x19, x0
  413a14:	ldrb	w0, [x0]
  413a18:	cbz	w0, 413a20 <ferror@plt+0x110c0>
  413a1c:	strb	wzr, [x19], #1
  413a20:	mov	x0, x21
  413a24:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  413a28:	add	x1, x1, #0x870
  413a2c:	bl	40ec08 <ferror@plt+0xc2a8>
  413a30:	tst	w0, #0xff
  413a34:	b.ne	413a90 <ferror@plt+0x11130>  // b.any
  413a38:	ldrb	w0, [x19]
  413a3c:	cbz	w0, 413aa8 <ferror@plt+0x11148>
  413a40:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  413a44:	mov	x0, x19
  413a48:	add	x1, x1, #0x878
  413a4c:	bl	402640 <strcmp@plt>
  413a50:	cbz	w0, 413aa8 <ferror@plt+0x11148>
  413a54:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  413a58:	mov	x0, x19
  413a5c:	add	x1, x1, #0x880
  413a60:	bl	402640 <strcmp@plt>
  413a64:	cbnz	w0, 413a78 <ferror@plt+0x11118>
  413a68:	mov	w1, #0x1                   	// #1
  413a6c:	mov	w0, w1
  413a70:	str	w1, [x20]
  413a74:	b	413a94 <ferror@plt+0x11134>
  413a78:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  413a7c:	mov	x0, x19
  413a80:	add	x1, x1, #0x888
  413a84:	bl	402640 <strcmp@plt>
  413a88:	cbz	w0, 413ad0 <ferror@plt+0x11170>
  413a8c:	nop
  413a90:	mov	w0, #0x0                   	// #0
  413a94:	mov	sp, x29
  413a98:	ldp	x19, x20, [sp, #16]
  413a9c:	ldr	x21, [sp, #32]
  413aa0:	ldp	x29, x30, [sp], #48
  413aa4:	ret
  413aa8:	mov	w1, #0x2                   	// #2
  413aac:	str	w1, [x20]
  413ab0:	mov	w0, #0x1                   	// #1
  413ab4:	mov	sp, x29
  413ab8:	ldp	x19, x20, [sp, #16]
  413abc:	ldr	x21, [sp, #32]
  413ac0:	ldp	x29, x30, [sp], #48
  413ac4:	ret
  413ac8:	mov	w0, #0x0                   	// #0
  413acc:	ret
  413ad0:	mov	w0, #0x1                   	// #1
  413ad4:	str	wzr, [x20]
  413ad8:	b	413a94 <ferror@plt+0x11134>
  413adc:	nop
  413ae0:	stp	x29, x30, [sp, #-288]!
  413ae4:	adrp	x8, 43c000 <stdin@@GLIBC_2.17+0x7220>
  413ae8:	mov	w10, #0xffffffd8            	// #-40
  413aec:	mov	x29, sp
  413af0:	ldr	w12, [x8, #1672]
  413af4:	add	x11, sp, #0xf0
  413af8:	mov	w9, #0xffffff80            	// #-128
  413afc:	stp	x21, x22, [sp, #32]
  413b00:	mov	x22, x2
  413b04:	add	x2, sp, #0x120
  413b08:	stp	x2, x2, [sp, #80]
  413b0c:	cmp	w12, #0x0
  413b10:	str	x11, [sp, #96]
  413b14:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  413b18:	stp	w10, w9, [sp, #104]
  413b1c:	str	q0, [sp, #112]
  413b20:	str	q1, [sp, #128]
  413b24:	str	q2, [sp, #144]
  413b28:	str	q3, [sp, #160]
  413b2c:	str	q4, [sp, #176]
  413b30:	str	q5, [sp, #192]
  413b34:	str	q6, [sp, #208]
  413b38:	str	q7, [sp, #224]
  413b3c:	stp	x3, x4, [sp, #248]
  413b40:	stp	x5, x6, [sp, #264]
  413b44:	str	x7, [sp, #280]
  413b48:	b.eq	413bf0 <ferror@plt+0x11290>  // b.none
  413b4c:	add	x8, x8, #0x688
  413b50:	stp	x19, x20, [sp, #16]
  413b54:	mov	x20, x0
  413b58:	ldr	w0, [x8, #4]
  413b5c:	cbnz	w0, 413be0 <ferror@plt+0x11280>
  413b60:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413b64:	add	x0, x0, #0x910
  413b68:	add	x0, x0, #0x20
  413b6c:	ldr	w2, [x0, w1, uxtw #2]
  413b70:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  413b74:	add	x3, x3, #0xcf0
  413b78:	adrp	x21, 418000 <ferror@plt+0x156a0>
  413b7c:	add	x21, x21, #0x1f0
  413b80:	mov	x1, x21
  413b84:	mov	x0, x20
  413b88:	ldr	x2, [x3, w2, uxtw #3]
  413b8c:	bl	402920 <fprintf@plt>
  413b90:	mov	w19, w0
  413b94:	ldp	x4, x5, [sp, #80]
  413b98:	mov	x1, x22
  413b9c:	ldp	x6, x7, [sp, #96]
  413ba0:	add	x2, sp, #0x30
  413ba4:	mov	x0, x20
  413ba8:	stp	x4, x5, [sp, #48]
  413bac:	stp	x6, x7, [sp, #64]
  413bb0:	bl	402890 <vfprintf@plt>
  413bb4:	add	w19, w19, w0
  413bb8:	mov	x1, x21
  413bbc:	mov	x0, x20
  413bc0:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  413bc4:	add	x2, x2, #0x890
  413bc8:	bl	402920 <fprintf@plt>
  413bcc:	add	w0, w19, w0
  413bd0:	ldp	x19, x20, [sp, #16]
  413bd4:	ldp	x21, x22, [sp, #32]
  413bd8:	ldp	x29, x30, [sp], #288
  413bdc:	ret
  413be0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413be4:	add	x0, x0, #0x910
  413be8:	ldr	w2, [x0, w1, uxtw #2]
  413bec:	b	413b70 <ferror@plt+0x11210>
  413bf0:	ldp	x6, x7, [sp, #80]
  413bf4:	mov	x1, x22
  413bf8:	ldp	x4, x5, [sp, #96]
  413bfc:	add	x2, sp, #0x30
  413c00:	stp	x6, x7, [sp, #48]
  413c04:	stp	x4, x5, [sp, #64]
  413c08:	bl	402890 <vfprintf@plt>
  413c0c:	ldp	x21, x22, [sp, #32]
  413c10:	ldp	x29, x30, [sp], #288
  413c14:	ret
  413c18:	and	w0, w0, #0xff
  413c1c:	cmp	w0, #0x2
  413c20:	b.eq	413c34 <ferror@plt+0x112d4>  // b.none
  413c24:	cmp	w0, #0xa
  413c28:	mov	w1, #0x3                   	// #3
  413c2c:	mov	w0, #0x6                   	// #6
  413c30:	csel	w0, w0, w1, ne  // ne = any
  413c34:	ret
  413c38:	and	w0, w0, #0xff
  413c3c:	cmp	w0, #0x2
  413c40:	b.eq	413c58 <ferror@plt+0x112f8>  // b.none
  413c44:	cmp	w0, #0x6
  413c48:	mov	w1, #0x4                   	// #4
  413c4c:	mov	w0, #0x6                   	// #6
  413c50:	csel	w0, w0, w1, ne  // ne = any
  413c54:	ret
  413c58:	mov	w0, #0x5                   	// #5
  413c5c:	ret
  413c60:	stp	x29, x30, [sp, #-80]!
  413c64:	mov	x29, sp
  413c68:	stp	x19, x20, [sp, #16]
  413c6c:	mov	x20, x1
  413c70:	mov	x19, x3
  413c74:	stp	x21, x22, [sp, #32]
  413c78:	mov	w22, w0
  413c7c:	mov	x21, x2
  413c80:	stp	x25, x26, [sp, #64]
  413c84:	bl	4028c0 <__errno_location@plt>
  413c88:	cmp	w22, #0x1c
  413c8c:	mov	x25, x0
  413c90:	b.eq	413cb4 <ferror@plt+0x11354>  // b.none
  413c94:	mov	w1, #0x61                  	// #97
  413c98:	str	w1, [x25]
  413c9c:	mov	x0, #0x0                   	// #0
  413ca0:	ldp	x19, x20, [sp, #16]
  413ca4:	ldp	x21, x22, [sp, #32]
  413ca8:	ldp	x25, x26, [sp, #64]
  413cac:	ldp	x29, x30, [sp], #80
  413cb0:	ret
  413cb4:	stp	x23, x24, [sp, #48]
  413cb8:	adrp	x26, 418000 <ferror@plt+0x156a0>
  413cbc:	mov	x24, x21
  413cc0:	add	x26, x26, #0xbb0
  413cc4:	mov	w23, #0x2f                  	// #47
  413cc8:	str	wzr, [x0]
  413ccc:	b	413ce0 <ferror@plt+0x11380>
  413cd0:	tbnz	w22, #8, 413d38 <ferror@plt+0x113d8>
  413cd4:	add	x19, x19, x1
  413cd8:	strb	w23, [x24, w0, sxtw]
  413cdc:	add	x24, x2, #0x1
  413ce0:	ldr	w22, [x20]
  413ce4:	mov	x1, x19
  413ce8:	mov	x2, x26
  413cec:	mov	x0, x24
  413cf0:	rev	w22, w22
  413cf4:	add	x20, x20, #0x4
  413cf8:	lsr	w3, w22, #12
  413cfc:	bl	402400 <snprintf@plt>
  413d00:	sxtw	x1, w0
  413d04:	cmp	x19, w0, sxtw
  413d08:	add	x2, x24, x1
  413d0c:	mvn	x1, x1
  413d10:	b.hi	413cd0 <ferror@plt+0x11370>  // b.pmore
  413d14:	mov	w1, #0xfffffff9            	// #-7
  413d18:	mov	x0, #0x0                   	// #0
  413d1c:	ldp	x23, x24, [sp, #48]
  413d20:	str	w1, [x25]
  413d24:	ldp	x19, x20, [sp, #16]
  413d28:	ldp	x21, x22, [sp, #32]
  413d2c:	ldp	x25, x26, [sp, #64]
  413d30:	ldp	x29, x30, [sp], #80
  413d34:	ret
  413d38:	mov	x0, x21
  413d3c:	ldp	x19, x20, [sp, #16]
  413d40:	ldp	x21, x22, [sp, #32]
  413d44:	ldp	x23, x24, [sp, #48]
  413d48:	ldp	x25, x26, [sp, #64]
  413d4c:	ldp	x29, x30, [sp], #80
  413d50:	ret
  413d54:	nop
  413d58:	stp	x29, x30, [sp, #-80]!
  413d5c:	mov	x29, sp
  413d60:	stp	x19, x20, [sp, #16]
  413d64:	lsr	x19, x3, #2
  413d68:	mov	x20, x2
  413d6c:	stp	x21, x22, [sp, #32]
  413d70:	mov	w22, w0
  413d74:	mov	x21, x1
  413d78:	bl	4028c0 <__errno_location@plt>
  413d7c:	mov	x1, x0
  413d80:	cmp	w22, #0x1c
  413d84:	b.ne	413e6c <ferror@plt+0x1150c>  // b.any
  413d88:	str	wzr, [x0]
  413d8c:	cbz	w19, 413e18 <ferror@plt+0x114b8>
  413d90:	sub	w19, w19, #0x1
  413d94:	mov	x22, #0xfffff               	// #1048575
  413d98:	add	x19, x19, #0x1
  413d9c:	str	x23, [sp, #48]
  413da0:	add	x23, sp, #0x48
  413da4:	add	x19, x20, x19, lsl #2
  413da8:	b	413de4 <ferror@plt+0x11484>
  413dac:	ldr	x2, [sp, #72]
  413db0:	lsl	w0, w0, #12
  413db4:	rev	w0, w0
  413db8:	cmp	x2, x21
  413dbc:	b.eq	413dfc <ferror@plt+0x1149c>  // b.none
  413dc0:	str	w0, [x20]
  413dc4:	add	x21, x2, #0x1
  413dc8:	ldrb	w2, [x2]
  413dcc:	cmp	w2, #0x2f
  413dd0:	cbz	w2, 413e4c <ferror@plt+0x114ec>
  413dd4:	add	x20, x20, #0x4
  413dd8:	b.ne	413dfc <ferror@plt+0x1149c>  // b.any
  413ddc:	cmp	x20, x19
  413de0:	b.eq	413e14 <ferror@plt+0x114b4>  // b.none
  413de4:	mov	x1, x23
  413de8:	mov	x0, x21
  413dec:	mov	w2, #0x0                   	// #0
  413df0:	bl	4022a0 <strtoul@plt>
  413df4:	cmp	x0, x22
  413df8:	b.ls	413dac <ferror@plt+0x1144c>  // b.plast
  413dfc:	ldr	x23, [sp, #48]
  413e00:	mov	w0, #0x0                   	// #0
  413e04:	ldp	x19, x20, [sp, #16]
  413e08:	ldp	x21, x22, [sp, #32]
  413e0c:	ldp	x29, x30, [sp], #80
  413e10:	ret
  413e14:	ldr	x23, [sp, #48]
  413e18:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  413e1c:	mov	x2, #0x18                  	// #24
  413e20:	mov	x1, #0x1                   	// #1
  413e24:	ldr	x3, [x3, #3976]
  413e28:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413e2c:	add	x0, x0, #0x950
  413e30:	ldr	x3, [x3]
  413e34:	bl	402720 <fwrite@plt>
  413e38:	mov	w0, #0x0                   	// #0
  413e3c:	ldp	x19, x20, [sp, #16]
  413e40:	ldp	x21, x22, [sp, #32]
  413e44:	ldp	x29, x30, [sp], #80
  413e48:	ret
  413e4c:	orr	w1, w0, #0x10000
  413e50:	mov	w0, #0x1                   	// #1
  413e54:	ldr	x23, [sp, #48]
  413e58:	str	w1, [x20]
  413e5c:	ldp	x19, x20, [sp, #16]
  413e60:	ldp	x21, x22, [sp, #32]
  413e64:	ldp	x29, x30, [sp], #80
  413e68:	ret
  413e6c:	mov	w2, #0x61                  	// #97
  413e70:	mov	w0, #0xffffffff            	// #-1
  413e74:	str	w2, [x1]
  413e78:	b	413e04 <ferror@plt+0x114a4>
  413e7c:	nop
  413e80:	stp	x29, x30, [sp, #-16]!
  413e84:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  413e88:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  413e8c:	mov	x29, sp
  413e90:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413e94:	add	x3, x3, #0xa20
  413e98:	add	x1, x1, #0x970
  413e9c:	add	x0, x0, #0x980
  413ea0:	mov	w2, #0x85                  	// #133
  413ea4:	bl	4028b0 <__assert_fail@plt>
  413ea8:	stp	x29, x30, [sp, #-48]!
  413eac:	mov	x29, sp
  413eb0:	stp	x19, x20, [sp, #16]
  413eb4:	mov	x20, x0
  413eb8:	mov	x19, x1
  413ebc:	mov	w0, #0x22                  	// #34
  413ec0:	ldr	x1, [x20]
  413ec4:	bl	4023a0 <putc@plt>
  413ec8:	ldrb	w0, [x19]
  413ecc:	cbz	w0, 413f5c <ferror@plt+0x115fc>
  413ed0:	stp	x21, x22, [sp, #32]
  413ed4:	adrp	x22, 41b000 <ferror@plt+0x186a0>
  413ed8:	adrp	x21, 41b000 <ferror@plt+0x186a0>
  413edc:	add	x22, x22, #0x9a0
  413ee0:	add	x21, x21, #0x9c8
  413ee4:	b	413f18 <ferror@plt+0x115b8>
  413ee8:	cmp	w0, #0x8
  413eec:	b.eq	414004 <ferror@plt+0x116a4>  // b.none
  413ef0:	cmp	w0, #0x9
  413ef4:	b.ne	413ff8 <ferror@plt+0x11698>  // b.any
  413ef8:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413efc:	mov	x2, #0x2                   	// #2
  413f00:	add	x0, x0, #0x990
  413f04:	mov	x1, #0x1                   	// #1
  413f08:	bl	402720 <fwrite@plt>
  413f0c:	nop
  413f10:	ldrb	w0, [x19, #1]!
  413f14:	cbz	w0, 413f58 <ferror@plt+0x115f8>
  413f18:	cmp	w0, #0xd
  413f1c:	ldr	x3, [x20]
  413f20:	b.eq	413fd0 <ferror@plt+0x11670>  // b.none
  413f24:	b.hi	413f70 <ferror@plt+0x11610>  // b.pmore
  413f28:	cmp	w0, #0xa
  413f2c:	b.eq	413fb8 <ferror@plt+0x11658>  // b.none
  413f30:	b.ls	413ee8 <ferror@plt+0x11588>  // b.plast
  413f34:	cmp	w0, #0xc
  413f38:	b.ne	413ff8 <ferror@plt+0x11698>  // b.any
  413f3c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413f40:	mov	x2, #0x2                   	// #2
  413f44:	add	x0, x0, #0x9a8
  413f48:	mov	x1, #0x1                   	// #1
  413f4c:	bl	402720 <fwrite@plt>
  413f50:	ldrb	w0, [x19, #1]!
  413f54:	cbnz	w0, 413f18 <ferror@plt+0x115b8>
  413f58:	ldp	x21, x22, [sp, #32]
  413f5c:	mov	w0, #0x22                  	// #34
  413f60:	ldr	x1, [x20]
  413f64:	ldp	x19, x20, [sp, #16]
  413f68:	ldp	x29, x30, [sp], #48
  413f6c:	b	4023a0 <putc@plt>
  413f70:	cmp	w0, #0x27
  413f74:	b.eq	413fe4 <ferror@plt+0x11684>  // b.none
  413f78:	cmp	w0, #0x5c
  413f7c:	b.ne	413f98 <ferror@plt+0x11638>  // b.any
  413f80:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413f84:	mov	x2, #0x2                   	// #2
  413f88:	mov	x1, #0x1                   	// #1
  413f8c:	add	x0, x0, #0x9b8
  413f90:	bl	402720 <fwrite@plt>
  413f94:	b	413f10 <ferror@plt+0x115b0>
  413f98:	cmp	w0, #0x22
  413f9c:	b.ne	413ff8 <ferror@plt+0x11698>  // b.any
  413fa0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413fa4:	mov	x2, #0x2                   	// #2
  413fa8:	mov	x1, #0x1                   	// #1
  413fac:	add	x0, x0, #0x9c0
  413fb0:	bl	402720 <fwrite@plt>
  413fb4:	b	413f10 <ferror@plt+0x115b0>
  413fb8:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  413fbc:	mov	x2, #0x2                   	// #2
  413fc0:	mov	x1, #0x1                   	// #1
  413fc4:	add	x0, x0, #0x998
  413fc8:	bl	402720 <fwrite@plt>
  413fcc:	b	413f10 <ferror@plt+0x115b0>
  413fd0:	mov	x0, x22
  413fd4:	mov	x2, #0x2                   	// #2
  413fd8:	mov	x1, #0x1                   	// #1
  413fdc:	bl	402720 <fwrite@plt>
  413fe0:	b	413f10 <ferror@plt+0x115b0>
  413fe4:	mov	x0, x21
  413fe8:	mov	x2, #0x2                   	// #2
  413fec:	mov	x1, #0x1                   	// #1
  413ff0:	bl	402720 <fwrite@plt>
  413ff4:	b	413f10 <ferror@plt+0x115b0>
  413ff8:	mov	x1, x3
  413ffc:	bl	4023a0 <putc@plt>
  414000:	b	413f10 <ferror@plt+0x115b0>
  414004:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414008:	mov	x2, #0x2                   	// #2
  41400c:	mov	x1, #0x1                   	// #1
  414010:	add	x0, x0, #0x9b0
  414014:	bl	402720 <fwrite@plt>
  414018:	b	413f10 <ferror@plt+0x115b0>
  41401c:	nop
  414020:	stp	x29, x30, [sp, #-32]!
  414024:	mov	x29, sp
  414028:	str	x19, [sp, #16]
  41402c:	mov	x19, x0
  414030:	mov	x0, #0x10                  	// #16
  414034:	bl	402460 <malloc@plt>
  414038:	cbz	x0, 414048 <ferror@plt+0x116e8>
  41403c:	str	x19, [x0]
  414040:	str	wzr, [x0, #8]
  414044:	strh	wzr, [x0, #12]
  414048:	ldr	x19, [sp, #16]
  41404c:	ldp	x29, x30, [sp], #32
  414050:	ret
  414054:	nop
  414058:	stp	x29, x30, [sp, #-32]!
  41405c:	mov	x29, sp
  414060:	stp	x19, x20, [sp, #16]
  414064:	mov	x19, x0
  414068:	ldr	x20, [x0]
  41406c:	ldr	w0, [x20, #8]
  414070:	cbnz	w0, 4140a0 <ferror@plt+0x11740>
  414074:	ldr	x1, [x20]
  414078:	mov	w0, #0xa                   	// #10
  41407c:	bl	4023d0 <fputc@plt>
  414080:	ldr	x0, [x20]
  414084:	bl	402750 <fflush@plt>
  414088:	mov	x0, x20
  41408c:	bl	4026b0 <free@plt>
  414090:	str	xzr, [x19]
  414094:	ldp	x19, x20, [sp, #16]
  414098:	ldp	x29, x30, [sp], #32
  41409c:	ret
  4140a0:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  4140a4:	add	x3, x3, #0xa20
  4140a8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4140ac:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4140b0:	add	x3, x3, #0x10
  4140b4:	add	x1, x1, #0x970
  4140b8:	add	x0, x0, #0x9d0
  4140bc:	mov	w2, #0x6e                  	// #110
  4140c0:	bl	4028b0 <__assert_fail@plt>
  4140c4:	nop
  4140c8:	strb	w1, [x0, #12]
  4140cc:	ret
  4140d0:	stp	x29, x30, [sp, #-48]!
  4140d4:	mov	x29, sp
  4140d8:	stp	x19, x20, [sp, #16]
  4140dc:	mov	x19, x0
  4140e0:	mov	x20, x1
  4140e4:	ldrb	w0, [x0, #13]
  4140e8:	cbnz	w0, 41417c <ferror@plt+0x1181c>
  4140ec:	ldrb	w0, [x19, #12]
  4140f0:	mov	w1, #0x2c                  	// #44
  4140f4:	strb	w1, [x19, #13]
  4140f8:	cbnz	w0, 41412c <ferror@plt+0x117cc>
  4140fc:	strb	wzr, [x19, #13]
  414100:	mov	x1, x20
  414104:	mov	x0, x19
  414108:	bl	413ea8 <ferror@plt+0x11548>
  41410c:	ldr	x1, [x19]
  414110:	mov	w0, #0x3a                  	// #58
  414114:	bl	4023a0 <putc@plt>
  414118:	ldrb	w0, [x19, #12]
  41411c:	cbnz	w0, 414188 <ferror@plt+0x11828>
  414120:	ldp	x19, x20, [sp, #16]
  414124:	ldp	x29, x30, [sp], #48
  414128:	ret
  41412c:	ldr	x1, [x19]
  414130:	mov	w0, #0xa                   	// #10
  414134:	bl	4023a0 <putc@plt>
  414138:	ldr	w0, [x19, #8]
  41413c:	cbz	w0, 4140fc <ferror@plt+0x1179c>
  414140:	stp	x21, x22, [sp, #32]
  414144:	adrp	x22, 41b000 <ferror@plt+0x186a0>
  414148:	add	x22, x22, #0x9e8
  41414c:	mov	w21, #0x0                   	// #0
  414150:	ldr	x3, [x19]
  414154:	mov	x0, x22
  414158:	mov	x2, #0x4                   	// #4
  41415c:	mov	x1, #0x1                   	// #1
  414160:	add	w21, w21, #0x1
  414164:	bl	402720 <fwrite@plt>
  414168:	ldr	w0, [x19, #8]
  41416c:	cmp	w21, w0
  414170:	b.cc	414150 <ferror@plt+0x117f0>  // b.lo, b.ul, b.last
  414174:	ldp	x21, x22, [sp, #32]
  414178:	b	4140fc <ferror@plt+0x1179c>
  41417c:	ldr	x1, [x19]
  414180:	bl	4023a0 <putc@plt>
  414184:	b	4140ec <ferror@plt+0x1178c>
  414188:	ldr	x1, [x19]
  41418c:	mov	w0, #0x20                  	// #32
  414190:	ldp	x19, x20, [sp, #16]
  414194:	ldp	x29, x30, [sp], #48
  414198:	b	4023a0 <putc@plt>
  41419c:	nop
  4141a0:	stp	x29, x30, [sp, #-272]!
  4141a4:	mov	w9, #0xffffffd0            	// #-48
  4141a8:	mov	x29, sp
  4141ac:	stp	x19, x20, [sp, #16]
  4141b0:	mov	x19, x0
  4141b4:	add	x10, sp, #0xe0
  4141b8:	str	q0, [sp, #96]
  4141bc:	mov	w0, #0xffffff80            	// #-128
  4141c0:	mov	x20, x1
  4141c4:	ldrb	w8, [x19, #13]
  4141c8:	add	x1, sp, #0x110
  4141cc:	stp	x1, x1, [sp, #64]
  4141d0:	str	x10, [sp, #80]
  4141d4:	stp	w9, w0, [sp, #88]
  4141d8:	str	q1, [sp, #112]
  4141dc:	str	q2, [sp, #128]
  4141e0:	str	q3, [sp, #144]
  4141e4:	str	q4, [sp, #160]
  4141e8:	str	q5, [sp, #176]
  4141ec:	str	q6, [sp, #192]
  4141f0:	str	q7, [sp, #208]
  4141f4:	stp	x2, x3, [sp, #224]
  4141f8:	stp	x4, x5, [sp, #240]
  4141fc:	stp	x6, x7, [sp, #256]
  414200:	ldr	x0, [x19]
  414204:	cbnz	w8, 414238 <ferror@plt+0x118d8>
  414208:	ldp	x6, x7, [sp, #64]
  41420c:	mov	w1, #0x2c                  	// #44
  414210:	ldp	x4, x5, [sp, #80]
  414214:	strb	w1, [x19, #13]
  414218:	add	x2, sp, #0x20
  41421c:	mov	x1, x20
  414220:	stp	x6, x7, [sp, #32]
  414224:	stp	x4, x5, [sp, #48]
  414228:	bl	402890 <vfprintf@plt>
  41422c:	ldp	x19, x20, [sp, #16]
  414230:	ldp	x29, x30, [sp], #272
  414234:	ret
  414238:	mov	x1, x0
  41423c:	mov	w0, w8
  414240:	bl	4023a0 <putc@plt>
  414244:	ldr	x0, [x19]
  414248:	b	414208 <ferror@plt+0x118a8>
  41424c:	nop
  414250:	stp	x29, x30, [sp, #-32]!
  414254:	mov	x29, sp
  414258:	str	x19, [sp, #16]
  41425c:	mov	x19, x0
  414260:	ldrb	w0, [x0, #13]
  414264:	ldr	x1, [x19]
  414268:	cbnz	w0, 414298 <ferror@plt+0x11938>
  41426c:	mov	w0, #0x2c                  	// #44
  414270:	strb	w0, [x19, #13]
  414274:	mov	w0, #0x7b                  	// #123
  414278:	bl	4023a0 <putc@plt>
  41427c:	strb	wzr, [x19, #13]
  414280:	ldr	w0, [x19, #8]
  414284:	add	w0, w0, #0x1
  414288:	str	w0, [x19, #8]
  41428c:	ldr	x19, [sp, #16]
  414290:	ldp	x29, x30, [sp], #32
  414294:	ret
  414298:	bl	4023a0 <putc@plt>
  41429c:	ldr	x1, [x19]
  4142a0:	b	41426c <ferror@plt+0x1190c>
  4142a4:	nop
  4142a8:	stp	x29, x30, [sp, #-48]!
  4142ac:	mov	x29, sp
  4142b0:	stp	x19, x20, [sp, #16]
  4142b4:	mov	x19, x0
  4142b8:	ldr	w0, [x0, #8]
  4142bc:	cbz	w0, 414348 <ferror@plt+0x119e8>
  4142c0:	ldrb	w2, [x19, #13]
  4142c4:	sub	w0, w0, #0x1
  4142c8:	str	w0, [x19, #8]
  4142cc:	ldr	x1, [x19]
  4142d0:	cbz	w2, 41432c <ferror@plt+0x119cc>
  4142d4:	ldrb	w0, [x19, #12]
  4142d8:	cbz	w0, 41432c <ferror@plt+0x119cc>
  4142dc:	mov	w0, #0xa                   	// #10
  4142e0:	str	x21, [sp, #32]
  4142e4:	bl	4023a0 <putc@plt>
  4142e8:	adrp	x21, 41b000 <ferror@plt+0x186a0>
  4142ec:	ldr	w0, [x19, #8]
  4142f0:	add	x21, x21, #0x9e8
  4142f4:	mov	w20, #0x0                   	// #0
  4142f8:	cbz	w0, 414324 <ferror@plt+0x119c4>
  4142fc:	nop
  414300:	ldr	x3, [x19]
  414304:	mov	x0, x21
  414308:	mov	x2, #0x4                   	// #4
  41430c:	mov	x1, #0x1                   	// #1
  414310:	add	w20, w20, #0x1
  414314:	bl	402720 <fwrite@plt>
  414318:	ldr	w0, [x19, #8]
  41431c:	cmp	w20, w0
  414320:	b.cc	414300 <ferror@plt+0x119a0>  // b.lo, b.ul, b.last
  414324:	ldr	x1, [x19]
  414328:	ldr	x21, [sp, #32]
  41432c:	mov	w0, #0x7d                  	// #125
  414330:	bl	4023a0 <putc@plt>
  414334:	mov	w0, #0x2c                  	// #44
  414338:	strb	w0, [x19, #13]
  41433c:	ldp	x19, x20, [sp, #16]
  414340:	ldp	x29, x30, [sp], #48
  414344:	ret
  414348:	str	x21, [sp, #32]
  41434c:	bl	413e80 <ferror@plt+0x11520>
  414350:	stp	x29, x30, [sp, #-32]!
  414354:	mov	x29, sp
  414358:	str	x19, [sp, #16]
  41435c:	mov	x19, x0
  414360:	ldrb	w0, [x0, #13]
  414364:	ldr	x1, [x19]
  414368:	cbnz	w0, 4143a0 <ferror@plt+0x11a40>
  41436c:	mov	w0, #0x2c                  	// #44
  414370:	strb	w0, [x19, #13]
  414374:	mov	w0, #0x5b                  	// #91
  414378:	bl	4023a0 <putc@plt>
  41437c:	strb	wzr, [x19, #13]
  414380:	ldr	w0, [x19, #8]
  414384:	ldrb	w1, [x19, #12]
  414388:	add	w0, w0, #0x1
  41438c:	str	w0, [x19, #8]
  414390:	cbnz	w1, 4143ac <ferror@plt+0x11a4c>
  414394:	ldr	x19, [sp, #16]
  414398:	ldp	x29, x30, [sp], #32
  41439c:	ret
  4143a0:	bl	4023a0 <putc@plt>
  4143a4:	ldr	x1, [x19]
  4143a8:	b	41436c <ferror@plt+0x11a0c>
  4143ac:	ldr	x1, [x19]
  4143b0:	mov	w0, #0x20                  	// #32
  4143b4:	ldr	x19, [sp, #16]
  4143b8:	ldp	x29, x30, [sp], #32
  4143bc:	b	4023a0 <putc@plt>
  4143c0:	stp	x29, x30, [sp, #-32]!
  4143c4:	mov	x29, sp
  4143c8:	str	x19, [sp, #16]
  4143cc:	mov	x19, x0
  4143d0:	ldrb	w0, [x0, #12]
  4143d4:	cbz	w0, 4143e0 <ferror@plt+0x11a80>
  4143d8:	ldrb	w0, [x19, #13]
  4143dc:	cbnz	w0, 414414 <ferror@plt+0x11ab4>
  4143e0:	ldr	w0, [x19, #8]
  4143e4:	strb	wzr, [x19, #13]
  4143e8:	cbz	w0, 414424 <ferror@plt+0x11ac4>
  4143ec:	ldr	x1, [x19]
  4143f0:	sub	w0, w0, #0x1
  4143f4:	str	w0, [x19, #8]
  4143f8:	mov	w0, #0x5d                  	// #93
  4143fc:	bl	4023a0 <putc@plt>
  414400:	mov	w0, #0x2c                  	// #44
  414404:	strb	w0, [x19, #13]
  414408:	ldr	x19, [sp, #16]
  41440c:	ldp	x29, x30, [sp], #32
  414410:	ret
  414414:	ldr	x1, [x19]
  414418:	mov	w0, #0x20                  	// #32
  41441c:	bl	4023a0 <putc@plt>
  414420:	b	4143e0 <ferror@plt+0x11a80>
  414424:	bl	413e80 <ferror@plt+0x11520>
  414428:	stp	x29, x30, [sp, #-32]!
  41442c:	mov	x29, sp
  414430:	stp	x19, x20, [sp, #16]
  414434:	mov	x19, x0
  414438:	mov	x20, x1
  41443c:	ldrb	w0, [x0, #13]
  414440:	cbnz	w0, 414460 <ferror@plt+0x11b00>
  414444:	mov	w0, #0x2c                  	// #44
  414448:	strb	w0, [x19, #13]
  41444c:	mov	x1, x20
  414450:	mov	x0, x19
  414454:	ldp	x19, x20, [sp, #16]
  414458:	ldp	x29, x30, [sp], #32
  41445c:	b	413ea8 <ferror@plt+0x11548>
  414460:	ldr	x1, [x19]
  414464:	bl	4023a0 <putc@plt>
  414468:	mov	w0, #0x2c                  	// #44
  41446c:	strb	w0, [x19, #13]
  414470:	mov	x1, x20
  414474:	mov	x0, x19
  414478:	ldp	x19, x20, [sp, #16]
  41447c:	ldp	x29, x30, [sp], #32
  414480:	b	413ea8 <ferror@plt+0x11548>
  414484:	nop
  414488:	tst	w1, #0xff
  41448c:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  414490:	adrp	x2, 41b000 <ferror@plt+0x186a0>
  414494:	add	x3, x3, #0x850
  414498:	add	x2, x2, #0x848
  41449c:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4144a0:	csel	x2, x2, x3, ne  // ne = any
  4144a4:	add	x1, x1, #0x1f0
  4144a8:	b	4141a0 <ferror@plt+0x11840>
  4144ac:	nop
  4144b0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4144b4:	add	x1, x1, #0x9f0
  4144b8:	b	4141a0 <ferror@plt+0x11840>
  4144bc:	nop
  4144c0:	adrp	x1, 418000 <ferror@plt+0x156a0>
  4144c4:	add	x1, x1, #0x8a8
  4144c8:	b	4141a0 <ferror@plt+0x11840>
  4144cc:	nop
  4144d0:	and	w2, w1, #0xff
  4144d4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4144d8:	add	x1, x1, #0x9f8
  4144dc:	b	4141a0 <ferror@plt+0x11840>
  4144e0:	and	w2, w1, #0xffff
  4144e4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4144e8:	add	x1, x1, #0xa00
  4144ec:	b	4141a0 <ferror@plt+0x11840>
  4144f0:	mov	w2, w1
  4144f4:	adrp	x3, 418000 <ferror@plt+0x156a0>
  4144f8:	add	x1, x3, #0xbb0
  4144fc:	b	4141a0 <ferror@plt+0x11840>
  414500:	mov	x2, x1
  414504:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  414508:	add	x1, x3, #0xa08
  41450c:	b	4141a0 <ferror@plt+0x11840>
  414510:	mov	x2, x1
  414514:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  414518:	add	x1, x3, #0xa10
  41451c:	b	4141a0 <ferror@plt+0x11840>
  414520:	mov	x2, x1
  414524:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  414528:	add	x1, x3, #0xa08
  41452c:	b	4141a0 <ferror@plt+0x11840>
  414530:	mov	x2, x1
  414534:	adrp	x3, 418000 <ferror@plt+0x156a0>
  414538:	add	x1, x3, #0x980
  41453c:	b	4141a0 <ferror@plt+0x11840>
  414540:	mov	w2, w1
  414544:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  414548:	add	x1, x3, #0x700
  41454c:	b	4141a0 <ferror@plt+0x11840>
  414550:	mov	x2, x1
  414554:	adrp	x3, 41b000 <ferror@plt+0x186a0>
  414558:	add	x1, x3, #0xa18
  41455c:	b	4141a0 <ferror@plt+0x11840>
  414560:	stp	x29, x30, [sp, #-32]!
  414564:	mov	x29, sp
  414568:	stp	x19, x20, [sp, #16]
  41456c:	mov	x20, x2
  414570:	mov	x19, x0
  414574:	bl	4140d0 <ferror@plt+0x11770>
  414578:	mov	x1, x20
  41457c:	mov	x0, x19
  414580:	ldp	x19, x20, [sp, #16]
  414584:	ldp	x29, x30, [sp], #32
  414588:	b	414428 <ferror@plt+0x11ac8>
  41458c:	nop
  414590:	stp	x29, x30, [sp, #-32]!
  414594:	mov	x29, sp
  414598:	stp	x19, x20, [sp, #16]
  41459c:	and	w20, w2, #0xff
  4145a0:	mov	x19, x0
  4145a4:	bl	4140d0 <ferror@plt+0x11770>
  4145a8:	mov	w1, w20
  4145ac:	mov	x0, x19
  4145b0:	ldp	x19, x20, [sp, #16]
  4145b4:	ldp	x29, x30, [sp], #32
  4145b8:	b	414488 <ferror@plt+0x11b28>
  4145bc:	nop
  4145c0:	stp	x29, x30, [sp, #-32]!
  4145c4:	mov	x29, sp
  4145c8:	str	d8, [sp, #24]
  4145cc:	fmov	d8, d0
  4145d0:	str	x19, [sp, #16]
  4145d4:	mov	x19, x0
  4145d8:	bl	4140d0 <ferror@plt+0x11770>
  4145dc:	fmov	d0, d8
  4145e0:	mov	x0, x19
  4145e4:	ldr	d8, [sp, #24]
  4145e8:	ldr	x19, [sp, #16]
  4145ec:	ldp	x29, x30, [sp], #32
  4145f0:	b	4144c0 <ferror@plt+0x11b60>
  4145f4:	nop
  4145f8:	stp	x29, x30, [sp, #-32]!
  4145fc:	mov	x29, sp
  414600:	stp	x19, x20, [sp, #16]
  414604:	mov	w20, w2
  414608:	mov	x19, x0
  41460c:	bl	4140d0 <ferror@plt+0x11770>
  414610:	mov	w1, w20
  414614:	mov	x0, x19
  414618:	ldp	x19, x20, [sp, #16]
  41461c:	ldp	x29, x30, [sp], #32
  414620:	b	4144f0 <ferror@plt+0x11b90>
  414624:	nop
  414628:	stp	x29, x30, [sp, #-32]!
  41462c:	mov	x29, sp
  414630:	stp	x19, x20, [sp, #16]
  414634:	mov	x20, x2
  414638:	mov	x19, x0
  41463c:	bl	4140d0 <ferror@plt+0x11770>
  414640:	mov	x1, x20
  414644:	mov	x0, x19
  414648:	ldp	x19, x20, [sp, #16]
  41464c:	ldp	x29, x30, [sp], #32
  414650:	b	414500 <ferror@plt+0x11ba0>
  414654:	nop
  414658:	stp	x29, x30, [sp, #-32]!
  41465c:	mov	x29, sp
  414660:	stp	x19, x20, [sp, #16]
  414664:	mov	x20, x2
  414668:	mov	x19, x0
  41466c:	bl	4140d0 <ferror@plt+0x11770>
  414670:	mov	x1, x20
  414674:	mov	x0, x19
  414678:	ldp	x19, x20, [sp, #16]
  41467c:	ldp	x29, x30, [sp], #32
  414680:	b	414510 <ferror@plt+0x11bb0>
  414684:	nop
  414688:	stp	x29, x30, [sp, #-32]!
  41468c:	mov	x29, sp
  414690:	stp	x19, x20, [sp, #16]
  414694:	and	w20, w2, #0xff
  414698:	mov	x19, x0
  41469c:	bl	4140d0 <ferror@plt+0x11770>
  4146a0:	mov	w1, w20
  4146a4:	mov	x0, x19
  4146a8:	ldp	x19, x20, [sp, #16]
  4146ac:	ldp	x29, x30, [sp], #32
  4146b0:	b	4144d0 <ferror@plt+0x11b70>
  4146b4:	nop
  4146b8:	stp	x29, x30, [sp, #-32]!
  4146bc:	mov	x29, sp
  4146c0:	stp	x19, x20, [sp, #16]
  4146c4:	and	w20, w2, #0xffff
  4146c8:	mov	x19, x0
  4146cc:	bl	4140d0 <ferror@plt+0x11770>
  4146d0:	mov	w1, w20
  4146d4:	mov	x0, x19
  4146d8:	ldp	x19, x20, [sp, #16]
  4146dc:	ldp	x29, x30, [sp], #32
  4146e0:	b	4144e0 <ferror@plt+0x11b80>
  4146e4:	nop
  4146e8:	stp	x29, x30, [sp, #-32]!
  4146ec:	mov	x29, sp
  4146f0:	stp	x19, x20, [sp, #16]
  4146f4:	mov	x20, x2
  4146f8:	mov	x19, x0
  4146fc:	bl	4140d0 <ferror@plt+0x11770>
  414700:	mov	x1, x20
  414704:	mov	x0, x19
  414708:	ldp	x19, x20, [sp, #16]
  41470c:	ldp	x29, x30, [sp], #32
  414710:	b	414520 <ferror@plt+0x11bc0>
  414714:	nop
  414718:	stp	x29, x30, [sp, #-32]!
  41471c:	mov	x29, sp
  414720:	stp	x19, x20, [sp, #16]
  414724:	mov	x20, x2
  414728:	mov	x19, x0
  41472c:	bl	4140d0 <ferror@plt+0x11770>
  414730:	mov	x1, x20
  414734:	mov	x0, x19
  414738:	ldp	x19, x20, [sp, #16]
  41473c:	ldp	x29, x30, [sp], #32
  414740:	b	414530 <ferror@plt+0x11bd0>
  414744:	nop
  414748:	stp	x29, x30, [sp, #-32]!
  41474c:	mov	x29, sp
  414750:	stp	x19, x20, [sp, #16]
  414754:	mov	w20, w2
  414758:	mov	x19, x0
  41475c:	bl	4140d0 <ferror@plt+0x11770>
  414760:	mov	w1, w20
  414764:	mov	x0, x19
  414768:	ldp	x19, x20, [sp, #16]
  41476c:	ldp	x29, x30, [sp], #32
  414770:	b	414540 <ferror@plt+0x11be0>
  414774:	nop
  414778:	stp	x29, x30, [sp, #-32]!
  41477c:	mov	x29, sp
  414780:	stp	x19, x20, [sp, #16]
  414784:	mov	x20, x2
  414788:	mov	x19, x0
  41478c:	bl	4140d0 <ferror@plt+0x11770>
  414790:	mov	x1, x20
  414794:	mov	x0, x19
  414798:	ldp	x19, x20, [sp, #16]
  41479c:	ldp	x29, x30, [sp], #32
  4147a0:	b	414550 <ferror@plt+0x11bf0>
  4147a4:	nop
  4147a8:	stp	x29, x30, [sp, #-32]!
  4147ac:	mov	x29, sp
  4147b0:	str	x19, [sp, #16]
  4147b4:	mov	x19, x0
  4147b8:	bl	4140d0 <ferror@plt+0x11770>
  4147bc:	mov	x0, x19
  4147c0:	ldr	x19, [sp, #16]
  4147c4:	ldp	x29, x30, [sp], #32
  4147c8:	b	4144b0 <ferror@plt+0x11b50>
  4147cc:	nop
  4147d0:	stp	x29, x30, [sp, #-48]!
  4147d4:	mov	x29, sp
  4147d8:	stp	x19, x20, [sp, #16]
  4147dc:	mov	w20, w2
  4147e0:	stp	x21, x22, [sp, #32]
  4147e4:	mov	w22, w0
  4147e8:	mov	x21, x1
  4147ec:	b	414808 <ferror@plt+0x11ea8>
  4147f0:	bl	4028c0 <__errno_location@plt>
  4147f4:	mov	x19, x0
  4147f8:	ldr	w0, [x0]
  4147fc:	cmp	w0, #0x4
  414800:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  414804:	b.ne	414838 <ferror@plt+0x11ed8>  // b.any
  414808:	mov	x1, x21
  41480c:	mov	w2, w20
  414810:	mov	w0, w22
  414814:	bl	402290 <recvmsg@plt>
  414818:	mov	w1, w0
  41481c:	tbnz	w0, #31, 4147f0 <ferror@plt+0x11e90>
  414820:	cbz	w0, 41487c <ferror@plt+0x11f1c>
  414824:	mov	w0, w1
  414828:	ldp	x19, x20, [sp, #16]
  41482c:	ldp	x21, x22, [sp, #32]
  414830:	ldp	x29, x30, [sp], #48
  414834:	ret
  414838:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  41483c:	ldr	x1, [x1, #3976]
  414840:	ldr	x20, [x1]
  414844:	bl	402580 <strerror@plt>
  414848:	ldr	w3, [x19]
  41484c:	mov	x2, x0
  414850:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414854:	mov	x0, x20
  414858:	add	x1, x1, #0xa50
  41485c:	bl	402920 <fprintf@plt>
  414860:	ldr	w1, [x19]
  414864:	ldp	x19, x20, [sp, #16]
  414868:	neg	w1, w1
  41486c:	mov	w0, w1
  414870:	ldp	x21, x22, [sp, #32]
  414874:	ldp	x29, x30, [sp], #48
  414878:	ret
  41487c:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  414880:	mov	x1, #0x1                   	// #1
  414884:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414888:	mov	x2, #0xf                   	// #15
  41488c:	ldr	x3, [x3, #3976]
  414890:	add	x0, x0, #0xa40
  414894:	ldr	x3, [x3]
  414898:	bl	402720 <fwrite@plt>
  41489c:	mov	w1, #0xffffffc3            	// #-61
  4148a0:	b	414824 <ferror@plt+0x11ec4>
  4148a4:	nop
  4148a8:	stp	x29, x30, [sp, #-64]!
  4148ac:	mov	x29, sp
  4148b0:	stp	x21, x22, [sp, #32]
  4148b4:	mov	x22, x2
  4148b8:	mov	w2, #0x22                  	// #34
  4148bc:	ldr	x21, [x1, #16]
  4148c0:	stp	x19, x20, [sp, #16]
  4148c4:	mov	x20, x1
  4148c8:	stp	x23, x24, [sp, #48]
  4148cc:	mov	w24, w0
  4148d0:	stp	xzr, xzr, [x21]
  4148d4:	bl	4147d0 <ferror@plt+0x11e70>
  4148d8:	sxtw	x19, w0
  4148dc:	tbnz	w19, #31, 41491c <ferror@plt+0x11fbc>
  4148e0:	cmp	w19, #0x8, lsl #12
  4148e4:	mov	x0, #0x8000                	// #32768
  4148e8:	csel	x19, x19, x0, ge  // ge = tcont
  4148ec:	mov	x0, x19
  4148f0:	bl	402460 <malloc@plt>
  4148f4:	mov	x23, x0
  4148f8:	cbz	x0, 414940 <ferror@plt+0x11fe0>
  4148fc:	stp	x23, x19, [x21]
  414900:	mov	x1, x20
  414904:	mov	w0, w24
  414908:	mov	w2, #0x0                   	// #0
  41490c:	bl	4147d0 <ferror@plt+0x11e70>
  414910:	mov	w19, w0
  414914:	tbnz	w0, #31, 414934 <ferror@plt+0x11fd4>
  414918:	str	x23, [x22]
  41491c:	mov	w0, w19
  414920:	ldp	x19, x20, [sp, #16]
  414924:	ldp	x21, x22, [sp, #32]
  414928:	ldp	x23, x24, [sp, #48]
  41492c:	ldp	x29, x30, [sp], #64
  414930:	ret
  414934:	mov	x0, x23
  414938:	bl	4026b0 <free@plt>
  41493c:	b	41491c <ferror@plt+0x11fbc>
  414940:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  414944:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414948:	mov	x2, #0x20                  	// #32
  41494c:	mov	x1, #0x1                   	// #1
  414950:	ldr	x3, [x3, #3976]
  414954:	mov	w19, #0xfffffff4            	// #-12
  414958:	add	x0, x0, #0xa70
  41495c:	ldr	x3, [x3]
  414960:	bl	402720 <fwrite@plt>
  414964:	b	41491c <ferror@plt+0x11fbc>
  414968:	mov	w0, #0x0                   	// #0
  41496c:	ret
  414970:	stp	x29, x30, [sp, #-208]!
  414974:	mov	x6, #0x1                   	// #1
  414978:	mov	w5, #0x10                  	// #16
  41497c:	mov	x29, sp
  414980:	stp	x25, x26, [sp, #64]
  414984:	mov	x26, x0
  414988:	mov	w0, #0xc                   	// #12
  41498c:	ldr	x4, [x1]
  414990:	stp	x19, x20, [sp, #16]
  414994:	ldr	w19, [x26, #28]
  414998:	stp	x23, x24, [sp, #48]
  41499c:	add	w19, w19, #0x1
  4149a0:	stp	x27, x28, [sp, #80]
  4149a4:	stp	xzr, xzr, [sp, #160]
  4149a8:	stp	xzr, xzr, [sp, #176]
  4149ac:	str	w19, [x26, #28]
  4149b0:	str	xzr, [sp, #120]
  4149b4:	str	wzr, [sp, #128]
  4149b8:	str	w0, [sp, #160]
  4149bc:	add	x0, sp, #0x78
  4149c0:	stp	x1, x6, [sp, #168]
  4149c4:	and	w1, w3, #0xff
  4149c8:	stp	xzr, xzr, [sp, #192]
  4149cc:	str	w19, [x4, #8]
  4149d0:	str	x2, [sp, #96]
  4149d4:	str	w1, [sp, #108]
  4149d8:	strh	w5, [sp, #120]
  4149dc:	str	x0, [sp, #152]
  4149e0:	cbnz	x2, 4149f0 <ferror@plt+0x12090>
  4149e4:	ldrh	w0, [x4, #6]
  4149e8:	orr	w0, w0, #0x4
  4149ec:	strh	w0, [x4, #6]
  4149f0:	ldr	w0, [x26]
  4149f4:	add	x24, sp, #0x98
  4149f8:	mov	x1, x24
  4149fc:	mov	w2, #0x0                   	// #0
  414a00:	bl	402500 <sendmsg@plt>
  414a04:	tbnz	w0, #31, 414d3c <ferror@plt+0x123dc>
  414a08:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  414a0c:	mov	w20, w19
  414a10:	sub	x20, x20, #0x1
  414a14:	add	x25, sp, #0x70
  414a18:	ldr	x23, [x1, #3976]
  414a1c:	add	x0, sp, #0x88
  414a20:	mov	x1, #0x1                   	// #1
  414a24:	stp	x21, x22, [sp, #32]
  414a28:	str	wzr, [sp, #104]
  414a2c:	stp	x0, x1, [sp, #168]
  414a30:	ldr	w0, [x26]
  414a34:	mov	x2, x25
  414a38:	mov	x1, x24
  414a3c:	bl	4148a8 <ferror@plt+0x11f48>
  414a40:	mov	w28, w0
  414a44:	tbnz	w0, #31, 414cb8 <ferror@plt+0x12358>
  414a48:	ldr	w2, [sp, #160]
  414a4c:	cmp	w2, #0xc
  414a50:	b.ne	414d74 <ferror@plt+0x12414>  // b.any
  414a54:	ldr	x27, [sp, #112]
  414a58:	mov	w21, w0
  414a5c:	cmp	w0, #0xf
  414a60:	mov	x0, x27
  414a64:	b.le	414b08 <ferror@plt+0x121a8>
  414a68:	ldr	w28, [x27]
  414a6c:	subs	w3, w28, #0x10
  414a70:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  414a74:	b.gt	414b58 <ferror@plt+0x121f8>
  414a78:	ldr	x1, [sp, #96]
  414a7c:	cbnz	x1, 414c40 <ferror@plt+0x122e0>
  414a80:	adrp	x22, 41b000 <ferror@plt+0x186a0>
  414a84:	b	414a98 <ferror@plt+0x12138>
  414a88:	ldr	w28, [x27]
  414a8c:	subs	w3, w28, #0x10
  414a90:	ccmp	w21, w28, #0x1, pl  // pl = nfrst
  414a94:	b.lt	414b58 <ferror@plt+0x121f8>  // b.tstop
  414a98:	ldr	w1, [sp, #124]
  414a9c:	cbnz	w1, 414ae8 <ferror@plt+0x12188>
  414aa0:	ldr	w2, [x26, #8]
  414aa4:	ldr	w1, [x27, #12]
  414aa8:	cmp	w2, w1
  414aac:	b.ne	414ae8 <ferror@plt+0x12188>  // b.any
  414ab0:	ldr	w1, [x27, #8]
  414ab4:	cmp	w1, w19
  414ab8:	b.hi	414ae8 <ferror@plt+0x12188>  // b.pmore
  414abc:	cmp	x20, w1, uxtw
  414ac0:	b.hi	414ae8 <ferror@plt+0x12188>  // b.pmore
  414ac4:	ldrh	w0, [x27, #4]
  414ac8:	cmp	w0, #0x2
  414acc:	b.eq	414bd4 <ferror@plt+0x12274>  // b.none
  414ad0:	ldr	x3, [x23]
  414ad4:	add	x0, x22, #0xb10
  414ad8:	mov	x2, #0x14                  	// #20
  414adc:	mov	x1, #0x1                   	// #1
  414ae0:	bl	402720 <fwrite@plt>
  414ae4:	nop
  414ae8:	add	w4, w28, #0x3
  414aec:	and	w4, w4, #0xfffffffc
  414af0:	sub	w21, w21, w4
  414af4:	add	x27, x27, w4, uxtw
  414af8:	mov	w28, w21
  414afc:	cmp	w21, #0xf
  414b00:	b.hi	414a88 <ferror@plt+0x12128>  // b.pmore
  414b04:	ldr	x0, [sp, #112]
  414b08:	bl	4026b0 <free@plt>
  414b0c:	ldr	w0, [sp, #200]
  414b10:	tbnz	w0, #5, 414bac <ferror@plt+0x1224c>
  414b14:	cbnz	w28, 414d50 <ferror@plt+0x123f0>
  414b18:	ldr	w0, [sp, #104]
  414b1c:	add	w0, w0, #0x1
  414b20:	str	w0, [sp, #104]
  414b24:	b	414a30 <ferror@plt+0x120d0>
  414b28:	add	w1, w28, #0x3
  414b2c:	and	w1, w1, #0xfffffffc
  414b30:	sub	w21, w21, w1
  414b34:	cmp	w21, #0xf
  414b38:	add	x6, x6, w1, uxtw
  414b3c:	mov	w28, w21
  414b40:	b.ls	414b08 <ferror@plt+0x121a8>  // b.plast
  414b44:	ldr	w28, [x6]
  414b48:	subs	w3, w28, #0x10
  414b4c:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  414b50:	b.le	414c48 <ferror@plt+0x122e8>
  414b54:	nop
  414b58:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  414b5c:	ldr	w1, [sp, #200]
  414b60:	ldr	x0, [x0, #3976]
  414b64:	ldr	x3, [x0]
  414b68:	tbz	w1, #5, 414d84 <ferror@plt+0x12424>
  414b6c:	mov	x2, #0x12                  	// #18
  414b70:	mov	x1, #0x1                   	// #1
  414b74:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414b78:	add	x0, x0, #0xad8
  414b7c:	bl	402720 <fwrite@plt>
  414b80:	mov	w28, #0xffffffff            	// #-1
  414b84:	ldr	x0, [sp, #112]
  414b88:	bl	4026b0 <free@plt>
  414b8c:	ldp	x21, x22, [sp, #32]
  414b90:	mov	w0, w28
  414b94:	ldp	x19, x20, [sp, #16]
  414b98:	ldp	x23, x24, [sp, #48]
  414b9c:	ldp	x25, x26, [sp, #64]
  414ba0:	ldp	x27, x28, [sp, #80]
  414ba4:	ldp	x29, x30, [sp], #208
  414ba8:	ret
  414bac:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  414bb0:	mov	x2, #0x12                  	// #18
  414bb4:	mov	x1, #0x1                   	// #1
  414bb8:	ldr	x3, [x0, #3976]
  414bbc:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414bc0:	add	x0, x0, #0xb40
  414bc4:	ldr	x3, [x3]
  414bc8:	bl	402720 <fwrite@plt>
  414bcc:	b	414b18 <ferror@plt+0x121b8>
  414bd0:	mov	x27, x6
  414bd4:	ldr	w28, [x27, #16]
  414bd8:	cmp	w3, #0x13
  414bdc:	b.ls	414d08 <ferror@plt+0x123a8>  // b.plast
  414be0:	cbz	w28, 414ca8 <ferror@plt+0x12348>
  414be4:	bl	4028c0 <__errno_location@plt>
  414be8:	neg	w1, w28
  414bec:	str	w1, [x0]
  414bf0:	ldr	w2, [sp, #108]
  414bf4:	ldr	w0, [x26, #36]
  414bf8:	cmp	w2, #0x0
  414bfc:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  414c00:	b.ne	414cc8 <ferror@plt+0x12368>  // b.any
  414c04:	ldr	x1, [sp, #96]
  414c08:	ldr	x0, [sp, #112]
  414c0c:	cbz	x1, 414cc0 <ferror@plt+0x12360>
  414c10:	str	x0, [x1]
  414c14:	ldr	w0, [sp, #104]
  414c18:	cmp	w28, #0x0
  414c1c:	ldp	x19, x20, [sp, #16]
  414c20:	csinv	w28, w28, w0, eq  // eq = none
  414c24:	mov	w0, w28
  414c28:	ldp	x21, x22, [sp, #32]
  414c2c:	ldp	x23, x24, [sp, #48]
  414c30:	ldp	x25, x26, [sp, #64]
  414c34:	ldp	x27, x28, [sp, #80]
  414c38:	ldp	x29, x30, [sp], #208
  414c3c:	ret
  414c40:	ldr	w8, [sp, #124]
  414c44:	mov	x6, x27
  414c48:	cbnz	w8, 414b28 <ferror@plt+0x121c8>
  414c4c:	ldr	w2, [x6, #12]
  414c50:	ldr	w1, [x26, #8]
  414c54:	cmp	w2, w1
  414c58:	b.ne	414b28 <ferror@plt+0x121c8>  // b.any
  414c5c:	ldr	w1, [x6, #8]
  414c60:	cmp	w19, w1
  414c64:	b.cc	414b28 <ferror@plt+0x121c8>  // b.lo, b.ul, b.last
  414c68:	cmp	x20, w1, uxtw
  414c6c:	b.hi	414b28 <ferror@plt+0x121c8>  // b.pmore
  414c70:	ldrh	w1, [x6, #4]
  414c74:	cmp	w1, #0x2
  414c78:	b.eq	414bd0 <ferror@plt+0x12270>  // b.none
  414c7c:	ldr	x1, [sp, #96]
  414c80:	mov	w28, #0x0                   	// #0
  414c84:	ldp	x21, x22, [sp, #32]
  414c88:	str	x0, [x1]
  414c8c:	mov	w0, w28
  414c90:	ldp	x19, x20, [sp, #16]
  414c94:	ldp	x23, x24, [sp, #48]
  414c98:	ldp	x25, x26, [sp, #64]
  414c9c:	ldp	x27, x28, [sp, #80]
  414ca0:	ldp	x29, x30, [sp], #208
  414ca4:	ret
  414ca8:	mov	x0, x27
  414cac:	mov	x1, #0x0                   	// #0
  414cb0:	bl	414968 <ferror@plt+0x12008>
  414cb4:	b	414c04 <ferror@plt+0x122a4>
  414cb8:	ldp	x21, x22, [sp, #32]
  414cbc:	b	414b90 <ferror@plt+0x12230>
  414cc0:	bl	4026b0 <free@plt>
  414cc4:	b	414c14 <ferror@plt+0x122b4>
  414cc8:	mov	x0, x27
  414ccc:	mov	x1, #0x0                   	// #0
  414cd0:	bl	414968 <ferror@plt+0x12008>
  414cd4:	cbnz	w0, 414c04 <ferror@plt+0x122a4>
  414cd8:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  414cdc:	ldr	w0, [x27, #16]
  414ce0:	ldr	x1, [x1, #3976]
  414ce4:	neg	w0, w0
  414ce8:	ldr	x19, [x1]
  414cec:	bl	402580 <strerror@plt>
  414cf0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414cf4:	mov	x2, x0
  414cf8:	add	x1, x1, #0xb28
  414cfc:	mov	x0, x19
  414d00:	bl	402920 <fprintf@plt>
  414d04:	b	414c04 <ferror@plt+0x122a4>
  414d08:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  414d0c:	mov	x2, #0x10                  	// #16
  414d10:	mov	x1, #0x1                   	// #1
  414d14:	adrp	x0, 418000 <ferror@plt+0x156a0>
  414d18:	ldr	x3, [x3, #3976]
  414d1c:	add	x0, x0, #0xe68
  414d20:	mov	w28, #0xffffffff            	// #-1
  414d24:	ldr	x3, [x3]
  414d28:	bl	402720 <fwrite@plt>
  414d2c:	ldr	x0, [sp, #112]
  414d30:	bl	4026b0 <free@plt>
  414d34:	ldp	x21, x22, [sp, #32]
  414d38:	b	414b90 <ferror@plt+0x12230>
  414d3c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414d40:	mov	w28, #0xffffffff            	// #-1
  414d44:	add	x0, x0, #0xa98
  414d48:	bl	4022e0 <perror@plt>
  414d4c:	b	414b90 <ferror@plt+0x12230>
  414d50:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414d54:	mov	w2, w28
  414d58:	add	x1, x1, #0xb58
  414d5c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  414d60:	ldr	x0, [x0, #3976]
  414d64:	ldr	x0, [x0]
  414d68:	bl	402920 <fprintf@plt>
  414d6c:	mov	w0, #0x1                   	// #1
  414d70:	bl	4022c0 <exit@plt>
  414d74:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414d78:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  414d7c:	add	x1, x1, #0xab8
  414d80:	b	414d60 <ferror@plt+0x12400>
  414d84:	mov	w2, w28
  414d88:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414d8c:	add	x1, x1, #0xaf0
  414d90:	mov	x0, x3
  414d94:	bl	402920 <fprintf@plt>
  414d98:	mov	w0, #0x1                   	// #1
  414d9c:	bl	4022c0 <exit@plt>
  414da0:	mov	w0, #0x0                   	// #0
  414da4:	ret
  414da8:	stp	x29, x30, [sp, #-48]!
  414dac:	mov	w5, #0x1                   	// #1
  414db0:	mov	w4, #0x4                   	// #4
  414db4:	mov	x29, sp
  414db8:	str	x19, [sp, #16]
  414dbc:	mov	x19, x0
  414dc0:	ldr	w0, [x0]
  414dc4:	add	x3, sp, #0x2c
  414dc8:	mov	w2, #0xc                   	// #12
  414dcc:	mov	w1, #0x10e                 	// #270
  414dd0:	str	w5, [sp, #44]
  414dd4:	bl	402470 <setsockopt@plt>
  414dd8:	tbnz	w0, #31, 414de8 <ferror@plt+0x12488>
  414ddc:	ldr	w0, [x19, #48]
  414de0:	orr	w0, w0, #0x4
  414de4:	str	w0, [x19, #48]
  414de8:	ldr	x19, [sp, #16]
  414dec:	ldp	x29, x30, [sp], #48
  414df0:	ret
  414df4:	nop
  414df8:	stp	x29, x30, [sp, #-32]!
  414dfc:	mov	w4, #0x4                   	// #4
  414e00:	mov	w2, #0x1                   	// #1
  414e04:	mov	x29, sp
  414e08:	ldr	w0, [x0]
  414e0c:	add	x3, sp, #0x1c
  414e10:	str	w1, [sp, #28]
  414e14:	mov	w1, #0x10e                 	// #270
  414e18:	bl	402470 <setsockopt@plt>
  414e1c:	ldp	x29, x30, [sp], #32
  414e20:	ret
  414e24:	nop
  414e28:	stp	x29, x30, [sp, #-32]!
  414e2c:	mov	x29, sp
  414e30:	str	x19, [sp, #16]
  414e34:	mov	x19, x0
  414e38:	ldr	w0, [x0]
  414e3c:	tbnz	w0, #31, 414e4c <ferror@plt+0x124ec>
  414e40:	bl	402590 <close@plt>
  414e44:	mov	w0, #0xffffffff            	// #-1
  414e48:	str	w0, [x19]
  414e4c:	ldr	x19, [sp, #16]
  414e50:	ldp	x29, x30, [sp], #32
  414e54:	ret
  414e58:	stp	x29, x30, [sp, #-64]!
  414e5c:	mov	w3, #0x8000                	// #32768
  414e60:	mov	x29, sp
  414e64:	stp	x19, x20, [sp, #16]
  414e68:	mov	x19, x0
  414e6c:	mov	w20, #0x1                   	// #1
  414e70:	str	x21, [sp, #32]
  414e74:	mov	w21, w1
  414e78:	stp	xzr, xzr, [x0, #32]
  414e7c:	mov	w1, #0x3                   	// #3
  414e80:	movk	w1, #0x8, lsl #16
  414e84:	stp	xzr, xzr, [x19]
  414e88:	mov	w0, #0x10                  	// #16
  414e8c:	stp	xzr, xzr, [x19, #16]
  414e90:	str	w2, [x19, #36]
  414e94:	str	xzr, [x19, #48]
  414e98:	stp	w3, w20, [sp, #56]
  414e9c:	bl	402740 <socket@plt>
  414ea0:	str	w0, [x19]
  414ea4:	tbnz	w0, #31, 414fbc <ferror@plt+0x1265c>
  414ea8:	add	x3, sp, #0x38
  414eac:	mov	w1, w20
  414eb0:	mov	w4, #0x4                   	// #4
  414eb4:	mov	w2, #0x7                   	// #7
  414eb8:	bl	402470 <setsockopt@plt>
  414ebc:	tbnz	w0, #31, 414fd0 <ferror@plt+0x12670>
  414ec0:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  414ec4:	ldr	w0, [x19]
  414ec8:	mov	w1, w20
  414ecc:	mov	w4, #0x4                   	// #4
  414ed0:	ldr	x3, [x3, #4016]
  414ed4:	mov	w2, #0x8                   	// #8
  414ed8:	bl	402470 <setsockopt@plt>
  414edc:	tbnz	w0, #31, 414fe4 <ferror@plt+0x12684>
  414ee0:	mov	x20, x19
  414ee4:	mov	w2, #0xb                   	// #11
  414ee8:	mov	w1, #0x10e                 	// #270
  414eec:	add	x3, sp, #0x3c
  414ef0:	mov	w4, #0x4                   	// #4
  414ef4:	ldr	w0, [x20], #4
  414ef8:	bl	402470 <setsockopt@plt>
  414efc:	stur	wzr, [x19, #6]
  414f00:	ldr	w0, [x19]
  414f04:	mov	w2, #0x10                  	// #16
  414f08:	strh	w2, [x19, #4]
  414f0c:	mov	x1, x20
  414f10:	strh	wzr, [x19, #10]
  414f14:	mov	w2, #0xc                   	// #12
  414f18:	str	w21, [x19, #12]
  414f1c:	bl	402340 <bind@plt>
  414f20:	tbnz	w0, #31, 414ff8 <ferror@plt+0x12698>
  414f24:	ldr	w0, [x19]
  414f28:	mov	w3, #0xc                   	// #12
  414f2c:	mov	x1, x20
  414f30:	add	x2, sp, #0x34
  414f34:	str	w3, [sp, #52]
  414f38:	bl	402900 <getsockname@plt>
  414f3c:	tbnz	w0, #31, 41500c <ferror@plt+0x126ac>
  414f40:	ldr	w2, [sp, #52]
  414f44:	cmp	w2, #0xc
  414f48:	b.ne	414f9c <ferror@plt+0x1263c>  // b.any
  414f4c:	ldrh	w2, [x19, #4]
  414f50:	cmp	w2, #0x10
  414f54:	b.ne	414f7c <ferror@plt+0x1261c>  // b.any
  414f58:	mov	x0, #0x0                   	// #0
  414f5c:	bl	402450 <time@plt>
  414f60:	mov	x1, x0
  414f64:	mov	w0, #0x0                   	// #0
  414f68:	str	w1, [x19, #28]
  414f6c:	ldp	x19, x20, [sp, #16]
  414f70:	ldr	x21, [sp, #32]
  414f74:	ldp	x29, x30, [sp], #64
  414f78:	ret
  414f7c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  414f80:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414f84:	add	x1, x1, #0xc08
  414f88:	ldr	x0, [x0, #3976]
  414f8c:	ldr	x0, [x0]
  414f90:	bl	402920 <fprintf@plt>
  414f94:	mov	w0, #0xffffffff            	// #-1
  414f98:	b	414f6c <ferror@plt+0x1260c>
  414f9c:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  414fa0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  414fa4:	add	x1, x1, #0xbe8
  414fa8:	ldr	x0, [x0, #3976]
  414fac:	ldr	x0, [x0]
  414fb0:	bl	402920 <fprintf@plt>
  414fb4:	mov	w0, #0xffffffff            	// #-1
  414fb8:	b	414f6c <ferror@plt+0x1260c>
  414fbc:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414fc0:	add	x0, x0, #0xb70
  414fc4:	bl	4022e0 <perror@plt>
  414fc8:	mov	w0, #0xffffffff            	// #-1
  414fcc:	b	414f6c <ferror@plt+0x1260c>
  414fd0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414fd4:	add	x0, x0, #0xb90
  414fd8:	bl	4022e0 <perror@plt>
  414fdc:	mov	w0, #0xffffffff            	// #-1
  414fe0:	b	414f6c <ferror@plt+0x1260c>
  414fe4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414fe8:	add	x0, x0, #0xba0
  414fec:	bl	4022e0 <perror@plt>
  414ff0:	mov	w0, #0xffffffff            	// #-1
  414ff4:	b	414f6c <ferror@plt+0x1260c>
  414ff8:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  414ffc:	add	x0, x0, #0xbb0
  415000:	bl	4022e0 <perror@plt>
  415004:	mov	w0, #0xffffffff            	// #-1
  415008:	b	414f6c <ferror@plt+0x1260c>
  41500c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  415010:	add	x0, x0, #0xbd0
  415014:	bl	4022e0 <perror@plt>
  415018:	mov	w0, #0xffffffff            	// #-1
  41501c:	b	414f6c <ferror@plt+0x1260c>
  415020:	mov	w2, #0x0                   	// #0
  415024:	b	414e58 <ferror@plt+0x124f8>
  415028:	stp	x29, x30, [sp, #-192]!
  41502c:	mov	x29, sp
  415030:	stp	x19, x20, [sp, #16]
  415034:	mov	x19, x0
  415038:	mov	x0, #0x18                  	// #24
  41503c:	stp	xzr, xzr, [sp, #48]
  415040:	movk	x0, #0x6a, lsl #32
  415044:	ldr	w3, [x19, #28]
  415048:	strb	w1, [sp, #56]
  41504c:	movk	x0, #0x301, lsl #48
  415050:	add	w1, w3, #0x1
  415054:	str	x0, [sp, #40]
  415058:	str	w1, [sp, #48]
  41505c:	add	x20, sp, #0x28
  415060:	dup	v0.2s, w1
  415064:	stp	xzr, xzr, [sp, #64]
  415068:	stp	xzr, xzr, [sp, #80]
  41506c:	stp	xzr, xzr, [sp, #96]
  415070:	stp	xzr, xzr, [sp, #112]
  415074:	stp	xzr, xzr, [sp, #128]
  415078:	stp	xzr, xzr, [sp, #144]
  41507c:	stp	xzr, xzr, [sp, #160]
  415080:	stp	xzr, xzr, [sp, #176]
  415084:	stur	d0, [x19, #28]
  415088:	cbz	x2, 41509c <ferror@plt+0x1273c>
  41508c:	mov	x0, x20
  415090:	mov	w1, #0x98                  	// #152
  415094:	blr	x2
  415098:	cbnz	w0, 4150b0 <ferror@plt+0x12750>
  41509c:	ldr	w0, [x19]
  4150a0:	mov	x1, x20
  4150a4:	mov	w3, #0x0                   	// #0
  4150a8:	mov	x2, #0x98                  	// #152
  4150ac:	bl	4026e0 <send@plt>
  4150b0:	ldp	x19, x20, [sp, #16]
  4150b4:	ldp	x29, x30, [sp], #192
  4150b8:	ret
  4150bc:	nop
  4150c0:	stp	x29, x30, [sp, #-192]!
  4150c4:	mov	x29, sp
  4150c8:	stp	x19, x20, [sp, #16]
  4150cc:	mov	x19, x0
  4150d0:	mov	x0, #0x18                  	// #24
  4150d4:	stp	xzr, xzr, [sp, #48]
  4150d8:	movk	x0, #0x16, lsl #32
  4150dc:	ldr	w3, [x19, #28]
  4150e0:	strb	w1, [sp, #56]
  4150e4:	movk	x0, #0x301, lsl #48
  4150e8:	add	w1, w3, #0x1
  4150ec:	str	x0, [sp, #40]
  4150f0:	str	w1, [sp, #48]
  4150f4:	add	x20, sp, #0x28
  4150f8:	dup	v0.2s, w1
  4150fc:	stp	xzr, xzr, [sp, #64]
  415100:	stp	xzr, xzr, [sp, #80]
  415104:	stp	xzr, xzr, [sp, #96]
  415108:	stp	xzr, xzr, [sp, #112]
  41510c:	stp	xzr, xzr, [sp, #128]
  415110:	stp	xzr, xzr, [sp, #144]
  415114:	stp	xzr, xzr, [sp, #160]
  415118:	stp	xzr, xzr, [sp, #176]
  41511c:	stur	d0, [x19, #28]
  415120:	cbz	x2, 415134 <ferror@plt+0x127d4>
  415124:	mov	x0, x20
  415128:	mov	w1, #0x98                  	// #152
  41512c:	blr	x2
  415130:	cbnz	w0, 415148 <ferror@plt+0x127e8>
  415134:	ldr	w0, [x19]
  415138:	mov	x1, x20
  41513c:	mov	w3, #0x0                   	// #0
  415140:	mov	x2, #0x98                  	// #152
  415144:	bl	4026e0 <send@plt>
  415148:	ldp	x19, x20, [sp, #16]
  41514c:	ldp	x29, x30, [sp], #192
  415150:	ret
  415154:	nop
  415158:	mov	x5, x0
  41515c:	stp	x29, x30, [sp, #-48]!
  415160:	mov	x7, #0x1c                  	// #28
  415164:	mov	x29, sp
  415168:	ldr	w4, [x5, #28]
  41516c:	mov	w6, w1
  415170:	ldr	w0, [x0]
  415174:	movk	x7, #0x4a, lsl #32
  415178:	add	w4, w4, #0x1
  41517c:	movk	x7, #0x301, lsl #48
  415180:	stp	xzr, xzr, [sp, #24]
  415184:	add	x1, sp, #0x10
  415188:	dup	v0.2s, w4
  41518c:	mov	w3, #0x0                   	// #0
  415190:	mov	x2, #0x1c                  	// #28
  415194:	str	x7, [sp, #16]
  415198:	str	w4, [sp, #24]
  41519c:	stur	d0, [x5, #28]
  4151a0:	strb	w6, [sp, #32]
  4151a4:	str	wzr, [sp, #40]
  4151a8:	bl	4026e0 <send@plt>
  4151ac:	ldp	x29, x30, [sp], #48
  4151b0:	ret
  4151b4:	nop
  4151b8:	stp	x29, x30, [sp, #-192]!
  4151bc:	mov	x29, sp
  4151c0:	stp	x19, x20, [sp, #16]
  4151c4:	mov	x19, x0
  4151c8:	mov	x0, #0x1c                  	// #28
  4151cc:	stp	xzr, xzr, [sp, #40]
  4151d0:	movk	x0, #0x1a, lsl #32
  4151d4:	ldr	w3, [x19, #28]
  4151d8:	strb	w1, [sp, #48]
  4151dc:	movk	x0, #0x301, lsl #48
  4151e0:	add	w1, w3, #0x1
  4151e4:	str	x0, [sp, #32]
  4151e8:	str	w1, [sp, #40]
  4151ec:	add	x20, sp, #0x20
  4151f0:	dup	v0.2s, w1
  4151f4:	stp	xzr, xzr, [sp, #56]
  4151f8:	stp	xzr, xzr, [sp, #72]
  4151fc:	stp	xzr, xzr, [sp, #88]
  415200:	stp	xzr, xzr, [sp, #104]
  415204:	stp	xzr, xzr, [sp, #120]
  415208:	stp	xzr, xzr, [sp, #136]
  41520c:	stp	xzr, xzr, [sp, #152]
  415210:	stp	xzr, xzr, [sp, #168]
  415214:	str	wzr, [sp, #184]
  415218:	stur	d0, [x19, #28]
  41521c:	cbz	x2, 415230 <ferror@plt+0x128d0>
  415220:	mov	x0, x20
  415224:	mov	w1, #0x9c                  	// #156
  415228:	blr	x2
  41522c:	cbnz	w0, 415244 <ferror@plt+0x128e4>
  415230:	ldr	w0, [x19]
  415234:	mov	x1, x20
  415238:	mov	w3, #0x0                   	// #0
  41523c:	mov	x2, #0x9c                  	// #156
  415240:	bl	4026e0 <send@plt>
  415244:	ldp	x19, x20, [sp, #16]
  415248:	ldp	x29, x30, [sp], #192
  41524c:	ret
  415250:	mov	x5, x0
  415254:	stp	x29, x30, [sp, #-48]!
  415258:	mov	x7, #0x1c                  	// #28
  41525c:	mov	x29, sp
  415260:	ldr	w4, [x5, #28]
  415264:	mov	w6, w1
  415268:	ldr	w0, [x0]
  41526c:	movk	x7, #0x22, lsl #32
  415270:	add	w4, w4, #0x1
  415274:	movk	x7, #0x301, lsl #48
  415278:	stp	xzr, xzr, [sp, #24]
  41527c:	add	x1, sp, #0x10
  415280:	dup	v0.2s, w4
  415284:	mov	w3, #0x0                   	// #0
  415288:	mov	x2, #0x1c                  	// #28
  41528c:	str	x7, [sp, #16]
  415290:	str	w4, [sp, #24]
  415294:	stur	d0, [x5, #28]
  415298:	strb	w6, [sp, #32]
  41529c:	str	wzr, [sp, #40]
  4152a0:	bl	4026e0 <send@plt>
  4152a4:	ldp	x29, x30, [sp], #48
  4152a8:	ret
  4152ac:	nop
  4152b0:	stp	x29, x30, [sp, #-336]!
  4152b4:	mov	x29, sp
  4152b8:	stp	x19, x20, [sp, #16]
  4152bc:	mov	x19, x0
  4152c0:	mov	x20, x2
  4152c4:	stp	x21, x22, [sp, #32]
  4152c8:	add	x22, sp, #0x30
  4152cc:	mov	w21, w1
  4152d0:	mov	x0, x22
  4152d4:	mov	x2, #0x11c                 	// #284
  4152d8:	mov	w1, #0x0                   	// #0
  4152dc:	bl	4024e0 <memset@plt>
  4152e0:	ldr	w3, [x19, #28]
  4152e4:	mov	x0, #0x1c                  	// #28
  4152e8:	movk	x0, #0x1e, lsl #32
  4152ec:	strb	w21, [sp, #64]
  4152f0:	add	w3, w3, #0x1
  4152f4:	movk	x0, #0x301, lsl #48
  4152f8:	str	x0, [sp, #48]
  4152fc:	dup	v0.2s, w3
  415300:	str	w3, [sp, #56]
  415304:	stur	d0, [x19, #28]
  415308:	cbz	x20, 41531c <ferror@plt+0x129bc>
  41530c:	mov	x0, x22
  415310:	mov	w1, #0x11c                 	// #284
  415314:	blr	x20
  415318:	cbnz	w0, 415330 <ferror@plt+0x129d0>
  41531c:	ldr	w0, [x19]
  415320:	mov	x1, x22
  415324:	mov	w3, #0x0                   	// #0
  415328:	mov	x2, #0x11c                 	// #284
  41532c:	bl	4026e0 <send@plt>
  415330:	ldp	x19, x20, [sp, #16]
  415334:	ldp	x21, x22, [sp, #32]
  415338:	ldp	x29, x30, [sp], #336
  41533c:	ret
  415340:	mov	x5, x0
  415344:	stp	x29, x30, [sp, #-48]!
  415348:	mov	x7, #0x14                  	// #20
  41534c:	mov	x29, sp
  415350:	ldr	w4, [x5, #28]
  415354:	mov	w6, w1
  415358:	ldr	w0, [x0]
  41535c:	movk	x7, #0x42, lsl #32
  415360:	add	w4, w4, #0x1
  415364:	movk	x7, #0x301, lsl #48
  415368:	stur	xzr, [sp, #36]
  41536c:	add	x1, sp, #0x18
  415370:	dup	v0.2s, w4
  415374:	mov	w3, #0x0                   	// #0
  415378:	mov	x2, #0x14                  	// #20
  41537c:	str	x7, [sp, #24]
  415380:	str	w4, [sp, #32]
  415384:	strb	w6, [sp, #40]
  415388:	stur	d0, [x5, #28]
  41538c:	bl	4026e0 <send@plt>
  415390:	ldp	x29, x30, [sp], #48
  415394:	ret
  415398:	mov	x5, x0
  41539c:	stp	x29, x30, [sp, #-48]!
  4153a0:	mov	x7, #0x18                  	// #24
  4153a4:	mov	x29, sp
  4153a8:	ldr	w4, [x5, #28]
  4153ac:	mov	w6, w1
  4153b0:	ldr	w0, [x0]
  4153b4:	movk	x7, #0x56, lsl #32
  4153b8:	add	w4, w4, #0x1
  4153bc:	movk	x7, #0x301, lsl #48
  4153c0:	stp	xzr, xzr, [sp, #32]
  4153c4:	mov	x2, #0x18                  	// #24
  4153c8:	dup	v0.2s, w4
  4153cc:	add	x1, sp, x2
  4153d0:	mov	w3, #0x0                   	// #0
  4153d4:	str	x7, [sp, #24]
  4153d8:	str	w4, [sp, #32]
  4153dc:	stur	d0, [x5, #28]
  4153e0:	strb	w6, [sp, #40]
  4153e4:	bl	4026e0 <send@plt>
  4153e8:	ldp	x29, x30, [sp], #48
  4153ec:	ret
  4153f0:	mov	x5, x0
  4153f4:	stp	x29, x30, [sp, #-48]!
  4153f8:	mov	x7, #0x14                  	// #20
  4153fc:	mov	x29, sp
  415400:	ldr	w4, [x5, #28]
  415404:	mov	w6, w1
  415408:	ldr	w0, [x0]
  41540c:	movk	x7, #0x52, lsl #32
  415410:	add	w4, w4, #0x1
  415414:	movk	x7, #0x301, lsl #48
  415418:	stur	xzr, [sp, #36]
  41541c:	add	x1, sp, #0x18
  415420:	dup	v0.2s, w4
  415424:	mov	w3, #0x0                   	// #0
  415428:	mov	x2, #0x14                  	// #20
  41542c:	str	x7, [sp, #24]
  415430:	str	w4, [sp, #32]
  415434:	strb	w6, [sp, #40]
  415438:	stur	d0, [x5, #28]
  41543c:	bl	4026e0 <send@plt>
  415440:	ldp	x29, x30, [sp], #48
  415444:	ret
  415448:	sub	sp, sp, #0x450
  41544c:	stp	x29, x30, [sp]
  415450:	mov	x29, sp
  415454:	stp	x19, x20, [sp, #16]
  415458:	mov	x19, x0
  41545c:	mov	x20, x2
  415460:	stp	x21, x22, [sp, #32]
  415464:	add	x22, sp, #0x38
  415468:	mov	w21, w1
  41546c:	mov	x0, x22
  415470:	mov	x2, #0x414                 	// #1044
  415474:	mov	w1, #0x0                   	// #0
  415478:	bl	4024e0 <memset@plt>
  41547c:	ldr	w3, [x19, #28]
  415480:	mov	x0, #0x14                  	// #20
  415484:	movk	x0, #0x5a, lsl #32
  415488:	strb	w21, [sp, #72]
  41548c:	add	w3, w3, #0x1
  415490:	movk	x0, #0x301, lsl #48
  415494:	str	x0, [sp, #56]
  415498:	dup	v0.2s, w3
  41549c:	str	w3, [sp, #64]
  4154a0:	stur	d0, [x19, #28]
  4154a4:	cbz	x20, 4154e0 <ferror@plt+0x12b80>
  4154a8:	mov	x0, x22
  4154ac:	mov	w1, #0x414                 	// #1044
  4154b0:	blr	x20
  4154b4:	cbnz	w0, 4154cc <ferror@plt+0x12b6c>
  4154b8:	ldr	w0, [x19]
  4154bc:	mov	x1, x22
  4154c0:	ldr	w2, [sp, #56]
  4154c4:	mov	w3, #0x0                   	// #0
  4154c8:	bl	4026e0 <send@plt>
  4154cc:	ldp	x29, x30, [sp]
  4154d0:	ldp	x19, x20, [sp, #16]
  4154d4:	ldp	x21, x22, [sp, #32]
  4154d8:	add	sp, sp, #0x450
  4154dc:	ret
  4154e0:	mov	w0, #0xffffffea            	// #-22
  4154e4:	b	4154cc <ferror@plt+0x12b6c>
  4154e8:	stp	x29, x30, [sp, #-64]!
  4154ec:	cmp	w1, #0x0
  4154f0:	mov	x5, x0
  4154f4:	mov	x29, sp
  4154f8:	ldr	w6, [x0, #28]
  4154fc:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  415500:	ldr	w0, [x0]
  415504:	and	w4, w1, #0xff
  415508:	add	w6, w6, #0x1
  41550c:	b.eq	415550 <ferror@plt+0x12bf0>  // b.none
  415510:	dup	v0.2s, w6
  415514:	mov	x7, #0x20                  	// #32
  415518:	movk	x7, #0x12, lsl #32
  41551c:	stp	xzr, xzr, [sp, #32]
  415520:	movk	x7, #0x301, lsl #48
  415524:	add	x1, sp, #0x18
  415528:	mov	w3, #0x0                   	// #0
  41552c:	mov	x2, #0x20                  	// #32
  415530:	str	x7, [sp, #24]
  415534:	stur	d0, [x5, #28]
  415538:	str	w6, [sp, #32]
  41553c:	strb	w4, [sp, #40]
  415540:	str	xzr, [sp, #48]
  415544:	bl	4026e0 <send@plt>
  415548:	ldp	x29, x30, [sp], #64
  41554c:	ret
  415550:	dup	v0.2s, w6
  415554:	mov	x9, #0x28                  	// #40
  415558:	mov	w7, w2
  41555c:	movk	x9, #0x12, lsl #32
  415560:	mov	w8, #0x8                   	// #8
  415564:	movk	x9, #0x301, lsl #48
  415568:	movk	w8, #0x1d, lsl #16
  41556c:	stp	xzr, xzr, [sp, #32]
  415570:	add	x1, sp, #0x18
  415574:	mov	w3, #0x0                   	// #0
  415578:	mov	x2, #0x28                  	// #40
  41557c:	str	x9, [sp, #24]
  415580:	stur	d0, [x5, #28]
  415584:	str	w6, [sp, #32]
  415588:	strb	w4, [sp, #40]
  41558c:	str	xzr, [sp, #48]
  415590:	stp	w8, w7, [sp, #56]
  415594:	bl	4026e0 <send@plt>
  415598:	ldp	x29, x30, [sp], #64
  41559c:	ret
  4155a0:	stp	x29, x30, [sp, #-48]!
  4155a4:	mov	x29, sp
  4155a8:	cbz	w1, 415600 <ferror@plt+0x12ca0>
  4155ac:	mov	x4, x0
  4155b0:	mov	x7, #0x20                  	// #32
  4155b4:	ldr	w0, [x0]
  4155b8:	mov	w5, w1
  4155bc:	movk	x7, #0x12, lsl #32
  4155c0:	stp	xzr, xzr, [sp, #24]
  4155c4:	ldr	w6, [x4, #28]
  4155c8:	movk	x7, #0x301, lsl #48
  4155cc:	add	x1, sp, #0x10
  4155d0:	add	w6, w6, #0x1
  4155d4:	mov	w3, #0x0                   	// #0
  4155d8:	mov	x2, #0x20                  	// #32
  4155dc:	str	x7, [sp, #16]
  4155e0:	dup	v0.2s, w6
  4155e4:	str	w6, [sp, #24]
  4155e8:	strb	w5, [sp, #32]
  4155ec:	str	xzr, [sp, #40]
  4155f0:	stur	d0, [x4, #28]
  4155f4:	bl	4026e0 <send@plt>
  4155f8:	ldp	x29, x30, [sp], #48
  4155fc:	ret
  415600:	mov	w2, #0x1                   	// #1
  415604:	bl	4154e8 <ferror@plt+0x12b88>
  415608:	ldp	x29, x30, [sp], #48
  41560c:	ret
  415610:	sub	sp, sp, #0x460
  415614:	cmp	w1, #0x0
  415618:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  41561c:	stp	x29, x30, [sp]
  415620:	mov	x29, sp
  415624:	stp	x19, x20, [sp, #16]
  415628:	mov	x20, x0
  41562c:	and	w19, w1, #0xff
  415630:	stp	x21, x22, [sp, #32]
  415634:	ldr	w21, [x0, #28]
  415638:	add	w21, w21, #0x1
  41563c:	b.ne	4156a8 <ferror@plt+0x12d48>  // b.any
  415640:	str	x23, [sp, #48]
  415644:	add	x23, sp, #0x40
  415648:	mov	x22, x2
  41564c:	mov	x0, x23
  415650:	mov	x2, #0x420                 	// #1056
  415654:	mov	w1, #0x0                   	// #0
  415658:	bl	4024e0 <memset@plt>
  41565c:	str	w21, [sp, #72]
  415660:	dup	v0.2s, w21
  415664:	mov	x0, #0x20                  	// #32
  415668:	movk	x0, #0x12, lsl #32
  41566c:	strb	w19, [sp, #80]
  415670:	movk	x0, #0x301, lsl #48
  415674:	str	x0, [sp, #64]
  415678:	stur	d0, [x20, #28]
  41567c:	cbz	x22, 415724 <ferror@plt+0x12dc4>
  415680:	mov	x0, x23
  415684:	mov	w1, #0x420                 	// #1056
  415688:	blr	x22
  41568c:	cbz	w0, 4156f8 <ferror@plt+0x12d98>
  415690:	ldp	x29, x30, [sp]
  415694:	ldp	x19, x20, [sp, #16]
  415698:	ldp	x21, x22, [sp, #32]
  41569c:	ldr	x23, [sp, #48]
  4156a0:	add	sp, sp, #0x460
  4156a4:	ret
  4156a8:	dup	v0.2s, w21
  4156ac:	ldr	w0, [x0]
  4156b0:	mov	x4, #0x20                  	// #32
  4156b4:	stp	xzr, xzr, [sp, #72]
  4156b8:	movk	x4, #0x12, lsl #32
  4156bc:	movk	x4, #0x301, lsl #48
  4156c0:	add	x1, sp, #0x40
  4156c4:	mov	w3, #0x0                   	// #0
  4156c8:	mov	x2, #0x20                  	// #32
  4156cc:	stur	d0, [x20, #28]
  4156d0:	str	x4, [sp, #64]
  4156d4:	str	w21, [sp, #72]
  4156d8:	strb	w19, [sp, #80]
  4156dc:	str	xzr, [sp, #88]
  4156e0:	bl	4026e0 <send@plt>
  4156e4:	ldp	x29, x30, [sp]
  4156e8:	ldp	x19, x20, [sp, #16]
  4156ec:	ldp	x21, x22, [sp, #32]
  4156f0:	add	sp, sp, #0x460
  4156f4:	ret
  4156f8:	ldr	w2, [sp, #64]
  4156fc:	mov	x1, x23
  415700:	ldr	w0, [x20]
  415704:	mov	w3, #0x0                   	// #0
  415708:	bl	4026e0 <send@plt>
  41570c:	ldp	x29, x30, [sp]
  415710:	ldp	x19, x20, [sp, #16]
  415714:	ldp	x21, x22, [sp, #32]
  415718:	ldr	x23, [sp, #48]
  41571c:	add	sp, sp, #0x460
  415720:	ret
  415724:	mov	w0, #0xffffffea            	// #-22
  415728:	ldp	x29, x30, [sp]
  41572c:	ldp	x19, x20, [sp, #16]
  415730:	ldp	x21, x22, [sp, #32]
  415734:	ldr	x23, [sp, #48]
  415738:	add	sp, sp, #0x460
  41573c:	ret
  415740:	stp	x29, x30, [sp, #-192]!
  415744:	mov	x5, #0x20                  	// #32
  415748:	movk	x5, #0x1e, lsl #32
  41574c:	mov	x29, sp
  415750:	stp	x19, x20, [sp, #16]
  415754:	mov	x19, x0
  415758:	movk	x5, #0x301, lsl #48
  41575c:	stp	xzr, xzr, [sp, #40]
  415760:	mov	w4, #0x7                   	// #7
  415764:	ldr	w2, [x19, #28]
  415768:	str	x5, [sp, #32]
  41576c:	add	x20, sp, #0x20
  415770:	add	w2, w2, #0x1
  415774:	str	w2, [sp, #40]
  415778:	strb	w4, [sp, #48]
  41577c:	mov	x3, x1
  415780:	dup	v0.2s, w2
  415784:	stp	xzr, xzr, [sp, #56]
  415788:	mov	x0, x20
  41578c:	stp	xzr, xzr, [sp, #72]
  415790:	mov	w1, #0xa0                  	// #160
  415794:	stp	xzr, xzr, [sp, #88]
  415798:	stp	xzr, xzr, [sp, #104]
  41579c:	stp	xzr, xzr, [sp, #120]
  4157a0:	stp	xzr, xzr, [sp, #136]
  4157a4:	stp	xzr, xzr, [sp, #152]
  4157a8:	stp	xzr, xzr, [sp, #168]
  4157ac:	str	xzr, [sp, #184]
  4157b0:	stur	d0, [x19, #28]
  4157b4:	blr	x3
  4157b8:	cbnz	w0, 4157d0 <ferror@plt+0x12e70>
  4157bc:	ldr	w0, [x19]
  4157c0:	mov	x1, x20
  4157c4:	mov	w3, #0x0                   	// #0
  4157c8:	mov	x2, #0xa0                  	// #160
  4157cc:	bl	4026e0 <send@plt>
  4157d0:	ldp	x19, x20, [sp, #16]
  4157d4:	ldp	x29, x30, [sp], #192
  4157d8:	ret
  4157dc:	nop
  4157e0:	mov	x5, x0
  4157e4:	stp	x29, x30, [sp, #-48]!
  4157e8:	mov	x8, #0x1c                  	// #28
  4157ec:	mov	x29, sp
  4157f0:	ldr	w4, [x5, #28]
  4157f4:	mov	w7, w1
  4157f8:	ldr	w0, [x0]
  4157fc:	mov	w6, w2
  415800:	add	w4, w4, #0x1
  415804:	movk	x8, #0x5e, lsl #32
  415808:	movk	x8, #0x301, lsl #48
  41580c:	stp	xzr, xzr, [sp, #24]
  415810:	dup	v0.2s, w4
  415814:	add	x1, sp, #0x10
  415818:	mov	w3, #0x0                   	// #0
  41581c:	mov	x2, #0x1c                  	// #28
  415820:	str	x8, [sp, #16]
  415824:	str	w4, [sp, #24]
  415828:	stur	d0, [x5, #28]
  41582c:	strb	w7, [sp, #32]
  415830:	str	w6, [sp, #40]
  415834:	bl	4026e0 <send@plt>
  415838:	ldp	x29, x30, [sp], #48
  41583c:	ret
  415840:	stp	x29, x30, [sp, #-16]!
  415844:	sxtw	x2, w2
  415848:	mov	w3, #0x0                   	// #0
  41584c:	mov	x29, sp
  415850:	ldr	w0, [x0]
  415854:	bl	4026e0 <send@plt>
  415858:	ldp	x29, x30, [sp], #16
  41585c:	ret
  415860:	sub	sp, sp, #0x420
  415864:	sxtw	x2, w2
  415868:	mov	w3, #0x0                   	// #0
  41586c:	stp	x29, x30, [sp]
  415870:	mov	x29, sp
  415874:	str	x19, [sp, #16]
  415878:	mov	x19, x0
  41587c:	ldr	w0, [x0]
  415880:	bl	4026e0 <send@plt>
  415884:	tbnz	w0, #31, 4158f0 <ferror@plt+0x12f90>
  415888:	ldr	w0, [x19]
  41588c:	add	x19, sp, #0x20
  415890:	mov	x1, x19
  415894:	mov	w3, #0x42                  	// #66
  415898:	mov	x2, #0x400                 	// #1024
  41589c:	bl	4025b0 <recv@plt>
  4158a0:	mov	w1, w0
  4158a4:	tbnz	w0, #31, 415900 <ferror@plt+0x12fa0>
  4158a8:	cmp	w0, #0xf
  4158ac:	b.gt	4158d8 <ferror@plt+0x12f78>
  4158b0:	b	4158ec <ferror@plt+0x12f8c>
  4158b4:	cmp	w2, w1
  4158b8:	sub	w1, w1, w0
  4158bc:	b.hi	4158ec <ferror@plt+0x12f8c>  // b.pmore
  4158c0:	ldrh	w3, [x19, #4]
  4158c4:	cmp	w3, #0x2
  4158c8:	b.eq	415920 <ferror@plt+0x12fc0>  // b.none
  4158cc:	cmp	w1, #0xf
  4158d0:	add	x19, x19, w0, uxtw
  4158d4:	b.le	4158ec <ferror@plt+0x12f8c>
  4158d8:	ldr	w2, [x19]
  4158dc:	add	w0, w2, #0x3
  4158e0:	cmp	w2, #0xf
  4158e4:	and	w0, w0, #0xfffffffc
  4158e8:	b.hi	4158b4 <ferror@plt+0x12f54>  // b.pmore
  4158ec:	mov	w0, #0x0                   	// #0
  4158f0:	ldp	x29, x30, [sp]
  4158f4:	ldr	x19, [sp, #16]
  4158f8:	add	sp, sp, #0x420
  4158fc:	ret
  415900:	bl	4028c0 <__errno_location@plt>
  415904:	ldr	w0, [x0]
  415908:	ldp	x29, x30, [sp]
  41590c:	cmp	w0, #0xb
  415910:	csetm	w0, ne  // ne = any
  415914:	ldr	x19, [sp, #16]
  415918:	add	sp, sp, #0x420
  41591c:	ret
  415920:	cmp	w2, #0x23
  415924:	b.ls	415944 <ferror@plt+0x12fe4>  // b.plast
  415928:	bl	4028c0 <__errno_location@plt>
  41592c:	mov	x2, x0
  415930:	ldr	w1, [x19, #16]
  415934:	mov	w0, #0xffffffff            	// #-1
  415938:	neg	w1, w1
  41593c:	str	w1, [x2]
  415940:	b	4158f0 <ferror@plt+0x12f90>
  415944:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  415948:	adrp	x0, 418000 <ferror@plt+0x156a0>
  41594c:	mov	x2, #0x10                  	// #16
  415950:	add	x0, x0, #0xe68
  415954:	ldr	x3, [x3, #3976]
  415958:	mov	x1, #0x1                   	// #1
  41595c:	ldr	x3, [x3]
  415960:	bl	402720 <fwrite@plt>
  415964:	mov	w0, #0xffffffff            	// #-1
  415968:	b	4158f0 <ferror@plt+0x12f90>
  41596c:	nop
  415970:	mov	x4, x0
  415974:	stp	x29, x30, [sp, #-144]!
  415978:	mov	w14, w1
  41597c:	mov	x29, sp
  415980:	ldr	w5, [x4, #28]
  415984:	mov	x11, x2
  415988:	ldr	w0, [x0]
  41598c:	add	w15, w3, #0x10
  415990:	add	w5, w5, #0x1
  415994:	add	x8, sp, #0x28
  415998:	add	x7, sp, #0x18
  41599c:	add	x6, sp, #0x38
  4159a0:	dup	v0.2s, w5
  4159a4:	sxtw	x3, w3
  4159a8:	mov	w13, #0x301                 	// #769
  4159ac:	mov	w16, #0x10                  	// #16
  4159b0:	mov	x12, #0x10                  	// #16
  4159b4:	mov	w10, #0xc                   	// #12
  4159b8:	mov	x9, #0x2                   	// #2
  4159bc:	str	xzr, [sp, #24]
  4159c0:	stp	xzr, xzr, [sp, #96]
  4159c4:	add	x1, sp, #0x58
  4159c8:	mov	w2, #0x0                   	// #0
  4159cc:	stp	xzr, xzr, [sp, #112]
  4159d0:	strh	w16, [sp, #24]
  4159d4:	stur	d0, [x4, #28]
  4159d8:	str	wzr, [sp, #32]
  4159dc:	str	w15, [sp, #40]
  4159e0:	strh	w14, [sp, #44]
  4159e4:	strh	w13, [sp, #46]
  4159e8:	stp	w5, wzr, [sp, #48]
  4159ec:	str	x8, [sp, #56]
  4159f0:	stp	x12, x11, [sp, #64]
  4159f4:	str	x3, [sp, #80]
  4159f8:	str	x7, [sp, #88]
  4159fc:	str	w10, [sp, #96]
  415a00:	str	x6, [sp, #104]
  415a04:	str	x9, [sp, #112]
  415a08:	stp	xzr, xzr, [sp, #128]
  415a0c:	bl	402500 <sendmsg@plt>
  415a10:	ldp	x29, x30, [sp], #144
  415a14:	ret
  415a18:	mov	x4, x0
  415a1c:	stp	x29, x30, [sp, #-112]!
  415a20:	mov	x3, x1
  415a24:	mov	x29, sp
  415a28:	ldr	w5, [x4, #28]
  415a2c:	mov	w0, #0x301                 	// #769
  415a30:	strh	w0, [x3, #6]
  415a34:	add	x7, sp, #0x18
  415a38:	add	w5, w5, #0x1
  415a3c:	ldr	w0, [x4]
  415a40:	str	wzr, [x3, #12]
  415a44:	add	x6, sp, #0x28
  415a48:	dup	v0.2s, w5
  415a4c:	ldr	w10, [x3]
  415a50:	mov	w11, #0x10                  	// #16
  415a54:	mov	w9, #0xc                   	// #12
  415a58:	mov	x8, #0x1                   	// #1
  415a5c:	str	xzr, [sp, #24]
  415a60:	stp	xzr, xzr, [sp, #64]
  415a64:	add	x1, sp, #0x38
  415a68:	mov	w2, #0x0                   	// #0
  415a6c:	stur	d0, [x4, #28]
  415a70:	str	w5, [x3, #8]
  415a74:	stp	xzr, xzr, [sp, #80]
  415a78:	strh	w11, [sp, #24]
  415a7c:	str	wzr, [sp, #32]
  415a80:	stp	x3, x10, [sp, #40]
  415a84:	str	x7, [sp, #56]
  415a88:	str	w9, [sp, #64]
  415a8c:	str	x6, [sp, #72]
  415a90:	str	x8, [sp, #80]
  415a94:	stp	xzr, xzr, [sp, #96]
  415a98:	bl	402500 <sendmsg@plt>
  415a9c:	ldp	x29, x30, [sp], #112
  415aa0:	ret
  415aa4:	nop
  415aa8:	stp	x29, x30, [sp, #-272]!
  415aac:	mov	x4, #0x1                   	// #1
  415ab0:	mov	w5, #0xc                   	// #12
  415ab4:	mov	x29, sp
  415ab8:	stp	x21, x22, [sp, #32]
  415abc:	adrp	x21, 430000 <ferror@plt+0x2d6a0>
  415ac0:	mov	w22, #0x0                   	// #0
  415ac4:	stp	x23, x24, [sp, #48]
  415ac8:	add	x23, sp, #0xd8
  415acc:	stp	x25, x26, [sp, #64]
  415ad0:	add	x25, sp, #0x80
  415ad4:	stp	x27, x28, [sp, #80]
  415ad8:	mov	x27, x0
  415adc:	ldr	x0, [x21, #3976]
  415ae0:	stp	xzr, xzr, [sp, #224]
  415ae4:	stp	xzr, xzr, [sp, #240]
  415ae8:	stp	x19, x20, [sp, #16]
  415aec:	mov	x20, x1
  415af0:	add	x1, sp, #0x88
  415af4:	str	x0, [sp, #120]
  415af8:	add	x0, sp, #0x98
  415afc:	stp	x20, x2, [sp, #168]
  415b00:	strh	w3, [sp, #184]
  415b04:	stp	xzr, xzr, [sp, #192]
  415b08:	strh	wzr, [sp, #208]
  415b0c:	str	x1, [sp, #216]
  415b10:	str	w5, [sp, #224]
  415b14:	str	x0, [sp, #232]
  415b18:	str	x4, [sp, #240]
  415b1c:	stp	xzr, xzr, [sp, #256]
  415b20:	ldr	w0, [x27]
  415b24:	mov	x2, x25
  415b28:	mov	x1, x23
  415b2c:	bl	4148a8 <ferror@plt+0x11f48>
  415b30:	mov	w28, w0
  415b34:	tbnz	w0, #31, 415e1c <ferror@plt+0x134bc>
  415b38:	ldr	x3, [x27, #40]
  415b3c:	ldr	x19, [sp, #128]
  415b40:	cbz	x3, 415b5c <ferror@plt+0x131fc>
  415b44:	add	w2, w0, #0x3
  415b48:	mov	x1, #0x1                   	// #1
  415b4c:	mov	x0, x19
  415b50:	and	x2, x2, #0xfffffffc
  415b54:	bl	402720 <fwrite@plt>
  415b58:	ldr	x19, [sp, #128]
  415b5c:	cbz	x20, 415dc8 <ferror@plt+0x13468>
  415b60:	add	x24, sp, #0xc0
  415b64:	mov	x6, x20
  415b68:	str	wzr, [sp, #116]
  415b6c:	nop
  415b70:	cmp	w28, #0xf
  415b74:	mov	w26, w28
  415b78:	b.gt	415b98 <ferror@plt+0x13238>
  415b7c:	b	415c4c <ferror@plt+0x132ec>
  415b80:	add	w3, w3, #0x3
  415b84:	and	w3, w3, #0xfffffffc
  415b88:	sub	w26, w26, w3
  415b8c:	cmp	w26, #0xf
  415b90:	add	x19, x19, w3, uxtw
  415b94:	b.le	415c48 <ferror@plt+0x132e8>
  415b98:	ldr	w3, [x19]
  415b9c:	cmp	w3, #0xf
  415ba0:	b.ls	415c48 <ferror@plt+0x132e8>  // b.plast
  415ba4:	cmp	w26, w3
  415ba8:	b.cc	415c48 <ferror@plt+0x132e8>  // b.lo, b.ul, b.last
  415bac:	ldrh	w5, [x19, #6]
  415bb0:	ldurh	w0, [x24, #-8]
  415bb4:	ldr	w1, [sp, #140]
  415bb8:	bic	w0, w5, w0
  415bbc:	and	w0, w0, #0xffff
  415bc0:	strh	w0, [x19, #6]
  415bc4:	cbnz	w1, 415b80 <ferror@plt+0x13220>
  415bc8:	ldr	w5, [x19, #12]
  415bcc:	ldr	w1, [x27, #8]
  415bd0:	cmp	w5, w1
  415bd4:	b.ne	415b80 <ferror@plt+0x13220>  // b.any
  415bd8:	ldr	w5, [x19, #8]
  415bdc:	ldr	w1, [x27, #32]
  415be0:	cmp	w5, w1
  415be4:	b.ne	415b80 <ferror@plt+0x13220>  // b.any
  415be8:	ldrh	w1, [x19, #4]
  415bec:	tst	x0, #0x10
  415bf0:	csinc	w22, w22, wzr, eq  // eq = none
  415bf4:	cmp	w1, #0x3
  415bf8:	b.eq	415c5c <ferror@plt+0x132fc>  // b.none
  415bfc:	cmp	w1, #0x2
  415c00:	b.eq	415c94 <ferror@plt+0x13334>  // b.none
  415c04:	ldr	x0, [x27, #40]
  415c08:	cbnz	x0, 415b80 <ferror@plt+0x13220>
  415c0c:	ldur	x1, [x24, #-16]
  415c10:	mov	x0, x19
  415c14:	str	x6, [sp, #104]
  415c18:	blr	x6
  415c1c:	mov	w21, w0
  415c20:	tbnz	w0, #31, 415d90 <ferror@plt+0x13430>
  415c24:	ldr	w3, [x19]
  415c28:	ldr	x6, [sp, #104]
  415c2c:	add	w3, w3, #0x3
  415c30:	and	w3, w3, #0xfffffffc
  415c34:	sub	w26, w26, w3
  415c38:	cmp	w26, #0xf
  415c3c:	add	x19, x19, w3, uxtw
  415c40:	b.gt	415b98 <ferror@plt+0x13238>
  415c44:	nop
  415c48:	ldr	x19, [sp, #128]
  415c4c:	ldr	x6, [x24]
  415c50:	cbz	x6, 415cec <ferror@plt+0x1338c>
  415c54:	add	x24, x24, #0x18
  415c58:	b	415b70 <ferror@plt+0x13210>
  415c5c:	ldr	w26, [x19, #16]
  415c60:	cmp	w3, #0x13
  415c64:	b.ls	415e5c <ferror@plt+0x134fc>  // b.plast
  415c68:	mov	x0, x19
  415c6c:	tbnz	w26, #31, 415d2c <ferror@plt+0x133cc>
  415c70:	mov	x1, #0x0                   	// #0
  415c74:	bl	414968 <ferror@plt+0x12008>
  415c78:	ldr	x6, [x24]
  415c7c:	cbz	x6, 415e24 <ferror@plt+0x134c4>
  415c80:	mov	w0, #0x1                   	// #1
  415c84:	add	x24, x24, #0x18
  415c88:	str	w0, [sp, #116]
  415c8c:	ldr	x19, [sp, #128]
  415c90:	b	415b70 <ferror@plt+0x13210>
  415c94:	cmp	w3, #0x23
  415c98:	b.ls	415d6c <ferror@plt+0x1340c>  // b.plast
  415c9c:	bl	4028c0 <__errno_location@plt>
  415ca0:	ldr	w1, [x19, #16]
  415ca4:	neg	w2, w1
  415ca8:	str	w2, [x0]
  415cac:	ldr	w0, [x27, #36]
  415cb0:	cmp	w0, #0x4
  415cb4:	b.eq	415db8 <ferror@plt+0x13458>  // b.none
  415cb8:	ldr	w0, [x27, #48]
  415cbc:	tbz	w0, #1, 415d5c <ferror@plt+0x133fc>
  415cc0:	ldr	x0, [sp, #128]
  415cc4:	mov	w21, #0xffffffff            	// #-1
  415cc8:	bl	4026b0 <free@plt>
  415ccc:	mov	w0, w21
  415cd0:	ldp	x19, x20, [sp, #16]
  415cd4:	ldp	x21, x22, [sp, #32]
  415cd8:	ldp	x23, x24, [sp, #48]
  415cdc:	ldp	x25, x26, [sp, #64]
  415ce0:	ldp	x27, x28, [sp, #80]
  415ce4:	ldp	x29, x30, [sp], #272
  415ce8:	ret
  415cec:	mov	x0, x19
  415cf0:	bl	4026b0 <free@plt>
  415cf4:	ldr	w0, [sp, #116]
  415cf8:	cbnz	w0, 415e80 <ferror@plt+0x13520>
  415cfc:	ldr	w0, [sp, #264]
  415d00:	tbnz	w0, #5, 415dd8 <ferror@plt+0x13478>
  415d04:	cbz	w26, 415b20 <ferror@plt+0x131c0>
  415d08:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  415d0c:	mov	w2, w26
  415d10:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  415d14:	add	x1, x1, #0xb58
  415d18:	ldr	x0, [x0, #3976]
  415d1c:	ldr	x0, [x0]
  415d20:	bl	402920 <fprintf@plt>
  415d24:	mov	w0, #0x1                   	// #1
  415d28:	bl	4022c0 <exit@plt>
  415d2c:	mov	w1, w26
  415d30:	bl	414da0 <ferror@plt+0x12440>
  415d34:	cbnz	w0, 415cc0 <ferror@plt+0x13360>
  415d38:	bl	4028c0 <__errno_location@plt>
  415d3c:	neg	w1, w26
  415d40:	str	w1, [x0]
  415d44:	cmn	w26, #0x5a
  415d48:	b.eq	415df8 <ferror@plt+0x13498>  // b.none
  415d4c:	cmn	w26, #0x5f
  415d50:	b.eq	415cc0 <ferror@plt+0x13360>  // b.none
  415d54:	cmn	w26, #0x2
  415d58:	b.eq	415cc0 <ferror@plt+0x13360>  // b.none
  415d5c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  415d60:	add	x0, x0, #0xc60
  415d64:	bl	4022e0 <perror@plt>
  415d68:	b	415cc0 <ferror@plt+0x13360>
  415d6c:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  415d70:	adrp	x0, 418000 <ferror@plt+0x156a0>
  415d74:	mov	x2, #0x10                  	// #16
  415d78:	mov	x1, #0x1                   	// #1
  415d7c:	ldr	x3, [x3, #3976]
  415d80:	add	x0, x0, #0xe68
  415d84:	ldr	x3, [x3]
  415d88:	bl	402720 <fwrite@plt>
  415d8c:	b	415cc0 <ferror@plt+0x13360>
  415d90:	ldr	x0, [sp, #128]
  415d94:	bl	4026b0 <free@plt>
  415d98:	mov	w0, w21
  415d9c:	ldp	x19, x20, [sp, #16]
  415da0:	ldp	x21, x22, [sp, #32]
  415da4:	ldp	x23, x24, [sp, #48]
  415da8:	ldp	x25, x26, [sp, #64]
  415dac:	ldp	x27, x28, [sp, #80]
  415db0:	ldp	x29, x30, [sp], #272
  415db4:	ret
  415db8:	cmn	w1, #0x5f
  415dbc:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  415dc0:	b.ne	415cb8 <ferror@plt+0x13358>  // b.any
  415dc4:	b	415cc0 <ferror@plt+0x13360>
  415dc8:	mov	x0, x19
  415dcc:	bl	4026b0 <free@plt>
  415dd0:	ldr	w0, [sp, #264]
  415dd4:	tbz	w0, #5, 415b20 <ferror@plt+0x131c0>
  415dd8:	ldr	x0, [sp, #120]
  415ddc:	mov	x2, #0x12                  	// #18
  415de0:	mov	x1, #0x1                   	// #1
  415de4:	ldr	x3, [x0]
  415de8:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  415dec:	add	x0, x0, #0xb40
  415df0:	bl	402720 <fwrite@plt>
  415df4:	b	415b20 <ferror@plt+0x131c0>
  415df8:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  415dfc:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  415e00:	mov	x2, #0x24                  	// #36
  415e04:	mov	x1, #0x1                   	// #1
  415e08:	ldr	x3, [x3, #3976]
  415e0c:	add	x0, x0, #0xc38
  415e10:	ldr	x3, [x3]
  415e14:	bl	402720 <fwrite@plt>
  415e18:	b	415cc0 <ferror@plt+0x13360>
  415e1c:	mov	w21, w0
  415e20:	b	415ccc <ferror@plt+0x1336c>
  415e24:	ldr	x0, [sp, #128]
  415e28:	mov	w21, w22
  415e2c:	bl	4026b0 <free@plt>
  415e30:	cbz	w22, 415ccc <ferror@plt+0x1336c>
  415e34:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  415e38:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  415e3c:	mov	x2, #0x2e                  	// #46
  415e40:	mov	x1, #0x1                   	// #1
  415e44:	ldr	x3, [x3, #3976]
  415e48:	mov	w21, #0x0                   	// #0
  415e4c:	add	x0, x0, #0xc78
  415e50:	ldr	x3, [x3]
  415e54:	bl	402720 <fwrite@plt>
  415e58:	b	415ccc <ferror@plt+0x1336c>
  415e5c:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  415e60:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  415e64:	mov	x2, #0xf                   	// #15
  415e68:	mov	x1, #0x1                   	// #1
  415e6c:	ldr	x3, [x3, #3976]
  415e70:	add	x0, x0, #0xc28
  415e74:	ldr	x3, [x3]
  415e78:	bl	402720 <fwrite@plt>
  415e7c:	b	415cc0 <ferror@plt+0x13360>
  415e80:	mov	w21, w22
  415e84:	b	415e30 <ferror@plt+0x134d0>
  415e88:	stp	x29, x30, [sp, #-32]!
  415e8c:	mov	x4, x1
  415e90:	mov	w3, #0x1                   	// #1
  415e94:	mov	x29, sp
  415e98:	str	x4, [sp, #16]
  415e9c:	add	x1, sp, #0x10
  415ea0:	ldr	w4, [x4]
  415ea4:	str	x4, [sp, #24]
  415ea8:	bl	414970 <ferror@plt+0x12010>
  415eac:	ldp	x29, x30, [sp], #32
  415eb0:	ret
  415eb4:	nop
  415eb8:	stp	x29, x30, [sp, #-224]!
  415ebc:	mov	w5, #0x10                  	// #16
  415ec0:	mov	w4, #0xc                   	// #12
  415ec4:	mov	x29, sp
  415ec8:	str	xzr, [sp, #136]
  415ecc:	stp	xzr, xzr, [sp, #176]
  415ed0:	stp	xzr, xzr, [sp, #192]
  415ed4:	stp	x19, x20, [sp, #16]
  415ed8:	mov	x20, x2
  415edc:	add	x2, sp, #0x88
  415ee0:	stp	x21, x22, [sp, #32]
  415ee4:	mov	x19, x0
  415ee8:	stp	x23, x24, [sp, #48]
  415eec:	mov	x23, x3
  415ef0:	stp	x25, x26, [sp, #64]
  415ef4:	stp	x27, x28, [sp, #80]
  415ef8:	strh	w5, [sp, #136]
  415efc:	str	wzr, [sp, #144]
  415f00:	str	x2, [sp, #168]
  415f04:	str	w4, [sp, #176]
  415f08:	stp	x1, x20, [sp, #184]
  415f0c:	stp	xzr, xzr, [sp, #208]
  415f10:	cbz	x20, 416258 <ferror@plt+0x138f8>
  415f14:	ldr	w21, [x0, #28]
  415f18:	cbz	x3, 41619c <ferror@plt+0x1383c>
  415f1c:	add	w3, w21, w20
  415f20:	mov	w0, w21
  415f24:	nop
  415f28:	ldr	x2, [x1], #16
  415f2c:	add	w0, w0, #0x1
  415f30:	cmp	w3, w0
  415f34:	str	w0, [x2, #8]
  415f38:	b.ne	415f28 <ferror@plt+0x135c8>  // b.any
  415f3c:	add	w21, w21, w20
  415f40:	str	w21, [x19, #28]
  415f44:	ldr	w0, [x19]
  415f48:	add	x26, sp, #0xa8
  415f4c:	mov	x1, x26
  415f50:	mov	w2, #0x0                   	// #0
  415f54:	bl	402500 <sendmsg@plt>
  415f58:	tbnz	w0, #31, 4162ac <ferror@plt+0x1394c>
  415f5c:	adrp	x25, 430000 <ferror@plt+0x2d6a0>
  415f60:	mov	w24, w21
  415f64:	sub	x0, x24, x20
  415f68:	add	x27, sp, #0x80
  415f6c:	ldr	x1, [x25, #3976]
  415f70:	mov	x22, #0x0                   	// #0
  415f74:	str	x0, [sp, #96]
  415f78:	add	x0, sp, #0x98
  415f7c:	str	x1, [sp, #112]
  415f80:	mov	x1, #0x1                   	// #1
  415f84:	stp	x0, x1, [sp, #184]
  415f88:	ldr	w0, [x19]
  415f8c:	mov	x2, x27
  415f90:	mov	x1, x26
  415f94:	str	w22, [sp, #124]
  415f98:	bl	4148a8 <ferror@plt+0x11f48>
  415f9c:	mov	w28, w0
  415fa0:	tbnz	w0, #31, 4160f8 <ferror@plt+0x13798>
  415fa4:	ldr	w2, [sp, #176]
  415fa8:	cmp	w2, #0xc
  415fac:	b.ne	4162f0 <ferror@plt+0x13990>  // b.any
  415fb0:	ldr	x24, [sp, #128]
  415fb4:	mov	w5, w0
  415fb8:	cmp	w0, #0xf
  415fbc:	mov	x0, x24
  415fc0:	b.le	416098 <ferror@plt+0x13738>
  415fc4:	ldr	w28, [x24]
  415fc8:	subs	w1, w28, #0x10
  415fcc:	ccmp	w5, w28, #0x1, pl  // pl = nfrst
  415fd0:	b.lt	416148 <ferror@plt+0x137e8>  // b.tstop
  415fd4:	cbnz	x23, 4160b0 <ferror@plt+0x13750>
  415fd8:	ldr	x8, [x25, #3976]
  415fdc:	adrp	x7, 41b000 <ferror@plt+0x186a0>
  415fe0:	b	416070 <ferror@plt+0x13710>
  415fe4:	ldr	w2, [x19, #8]
  415fe8:	ldr	w0, [x24, #12]
  415fec:	cmp	w2, w0
  415ff0:	b.ne	416078 <ferror@plt+0x13718>  // b.any
  415ff4:	ldr	w0, [x24, #8]
  415ff8:	cmp	w0, w21
  415ffc:	b.hi	416078 <ferror@plt+0x13718>  // b.pmore
  416000:	ldr	x2, [sp, #96]
  416004:	cmp	x2, w0, uxtw
  416008:	b.hi	416078 <ferror@plt+0x13718>  // b.pmore
  41600c:	ldrh	w0, [x24, #4]
  416010:	str	w5, [sp, #120]
  416014:	cmp	w0, #0x2
  416018:	b.eq	4161f8 <ferror@plt+0x13898>  // b.none
  41601c:	ldr	x3, [x8]
  416020:	add	x0, x7, #0xb10
  416024:	mov	x2, #0x14                  	// #20
  416028:	mov	x1, #0x1                   	// #1
  41602c:	str	x8, [sp, #104]
  416030:	bl	402720 <fwrite@plt>
  416034:	add	w4, w28, #0x3
  416038:	ldr	w5, [sp, #120]
  41603c:	and	w4, w4, #0xfffffffc
  416040:	adrp	x7, 41b000 <ferror@plt+0x186a0>
  416044:	sub	w5, w5, w4
  416048:	add	x24, x24, w4, uxtw
  41604c:	mov	w28, w5
  416050:	cmp	w5, #0xf
  416054:	ldr	x8, [sp, #104]
  416058:	b.ls	416094 <ferror@plt+0x13734>  // b.plast
  41605c:	nop
  416060:	ldr	w28, [x24]
  416064:	subs	w1, w28, #0x10
  416068:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  41606c:	b.gt	416148 <ferror@plt+0x137e8>
  416070:	ldr	w0, [sp, #140]
  416074:	cbz	w0, 415fe4 <ferror@plt+0x13684>
  416078:	add	w4, w28, #0x3
  41607c:	and	w4, w4, #0xfffffffc
  416080:	sub	w5, w5, w4
  416084:	add	x24, x24, w4, uxtw
  416088:	mov	w28, w5
  41608c:	cmp	w5, #0xf
  416090:	b.hi	416060 <ferror@plt+0x13700>  // b.pmore
  416094:	ldr	x0, [sp, #128]
  416098:	bl	4026b0 <free@plt>
  41609c:	ldr	w0, [sp, #216]
  4160a0:	tbnz	w0, #5, 4161cc <ferror@plt+0x1386c>
  4160a4:	cbnz	w28, 41632c <ferror@plt+0x139cc>
  4160a8:	add	x22, x22, #0x1
  4160ac:	b	415f88 <ferror@plt+0x13628>
  4160b0:	ldr	w7, [sp, #140]
  4160b4:	mov	x6, x24
  4160b8:	cbnz	w7, 416118 <ferror@plt+0x137b8>
  4160bc:	ldr	w3, [x6, #12]
  4160c0:	ldr	w2, [x19, #8]
  4160c4:	cmp	w3, w2
  4160c8:	b.ne	416118 <ferror@plt+0x137b8>  // b.any
  4160cc:	ldr	w2, [x6, #8]
  4160d0:	cmp	w2, w21
  4160d4:	b.hi	416118 <ferror@plt+0x137b8>  // b.pmore
  4160d8:	ldr	x3, [sp, #96]
  4160dc:	cmp	x3, w2, uxtw
  4160e0:	b.hi	416118 <ferror@plt+0x137b8>  // b.pmore
  4160e4:	ldrh	w2, [x6, #4]
  4160e8:	cmp	w2, #0x2
  4160ec:	b.eq	4161f0 <ferror@plt+0x13890>  // b.none
  4160f0:	mov	w28, #0x0                   	// #0
  4160f4:	str	x0, [x23]
  4160f8:	mov	w0, w28
  4160fc:	ldp	x19, x20, [sp, #16]
  416100:	ldp	x21, x22, [sp, #32]
  416104:	ldp	x23, x24, [sp, #48]
  416108:	ldp	x25, x26, [sp, #64]
  41610c:	ldp	x27, x28, [sp, #80]
  416110:	ldp	x29, x30, [sp], #224
  416114:	ret
  416118:	add	w4, w28, #0x3
  41611c:	and	w4, w4, #0xfffffffc
  416120:	sub	w5, w5, w4
  416124:	cmp	w5, #0xf
  416128:	add	x6, x6, w4, uxtw
  41612c:	mov	w28, w5
  416130:	b.ls	416098 <ferror@plt+0x13738>  // b.plast
  416134:	ldr	w28, [x6]
  416138:	subs	w1, w28, #0x10
  41613c:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  416140:	b.le	4160b8 <ferror@plt+0x13758>
  416144:	nop
  416148:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  41614c:	ldr	w1, [sp, #216]
  416150:	ldr	x0, [x0, #3976]
  416154:	ldr	x3, [x0]
  416158:	tbz	w1, #5, 416310 <ferror@plt+0x139b0>
  41615c:	mov	x2, #0x12                  	// #18
  416160:	mov	x1, #0x1                   	// #1
  416164:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  416168:	add	x0, x0, #0xad8
  41616c:	bl	402720 <fwrite@plt>
  416170:	mov	w28, #0xffffffff            	// #-1
  416174:	ldr	x0, [sp, #128]
  416178:	bl	4026b0 <free@plt>
  41617c:	mov	w0, w28
  416180:	ldp	x19, x20, [sp, #16]
  416184:	ldp	x21, x22, [sp, #32]
  416188:	ldp	x23, x24, [sp, #48]
  41618c:	ldp	x25, x26, [sp, #64]
  416190:	ldp	x27, x28, [sp, #80]
  416194:	ldp	x29, x30, [sp], #224
  416198:	ret
  41619c:	add	w4, w20, #0x1
  4161a0:	add	w0, w21, #0x1
  4161a4:	add	w4, w4, w21
  4161a8:	ldr	x2, [x1], #16
  4161ac:	ldrh	w3, [x2, #6]
  4161b0:	str	w0, [x2, #8]
  4161b4:	add	w0, w0, #0x1
  4161b8:	orr	w3, w3, #0x4
  4161bc:	strh	w3, [x2, #6]
  4161c0:	cmp	w0, w4
  4161c4:	b.ne	4161a8 <ferror@plt+0x13848>  // b.any
  4161c8:	b	415f3c <ferror@plt+0x135dc>
  4161cc:	ldr	x0, [sp, #112]
  4161d0:	add	x22, x22, #0x1
  4161d4:	mov	x2, #0x12                  	// #18
  4161d8:	mov	x1, #0x1                   	// #1
  4161dc:	ldr	x3, [x0]
  4161e0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4161e4:	add	x0, x0, #0xb40
  4161e8:	bl	402720 <fwrite@plt>
  4161ec:	b	415f88 <ferror@plt+0x13628>
  4161f0:	mov	x24, x6
  4161f4:	nop
  4161f8:	ldr	w28, [x24, #16]
  4161fc:	cmp	w1, #0x13
  416200:	b.ls	4162c0 <ferror@plt+0x13960>  // b.plast
  416204:	cbz	w28, 416294 <ferror@plt+0x13934>
  416208:	bl	4028c0 <__errno_location@plt>
  41620c:	neg	w1, w28
  416210:	str	w1, [x0]
  416214:	ldr	w0, [x19, #36]
  416218:	cmp	w0, #0x4
  41621c:	b.eq	416230 <ferror@plt+0x138d0>  // b.none
  416220:	mov	x0, x24
  416224:	mov	x1, #0x0                   	// #0
  416228:	bl	414968 <ferror@plt+0x12008>
  41622c:	cbz	w0, 416260 <ferror@plt+0x13900>
  416230:	ldr	x0, [sp, #128]
  416234:	cbz	x23, 4162a4 <ferror@plt+0x13944>
  416238:	str	x0, [x23]
  41623c:	add	x22, x22, #0x1
  416240:	cmp	x20, x22
  416244:	b.hi	415f88 <ferror@plt+0x13628>  // b.pmore
  416248:	ldr	w0, [sp, #124]
  41624c:	cmp	w28, #0x0
  416250:	csinv	w28, w28, w0, eq  // eq = none
  416254:	b	4160f8 <ferror@plt+0x13798>
  416258:	mov	w21, #0x0                   	// #0
  41625c:	b	415f44 <ferror@plt+0x135e4>
  416260:	ldr	x1, [x25, #3976]
  416264:	ldr	w0, [x24, #16]
  416268:	ldr	x1, [x1]
  41626c:	neg	w0, w0
  416270:	str	x1, [sp, #104]
  416274:	bl	402580 <strerror@plt>
  416278:	mov	x2, x0
  41627c:	ldr	x1, [sp, #104]
  416280:	mov	x0, x1
  416284:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416288:	add	x1, x1, #0xb28
  41628c:	bl	402920 <fprintf@plt>
  416290:	b	416230 <ferror@plt+0x138d0>
  416294:	mov	x0, x24
  416298:	mov	x1, #0x0                   	// #0
  41629c:	bl	414968 <ferror@plt+0x12008>
  4162a0:	b	416230 <ferror@plt+0x138d0>
  4162a4:	bl	4026b0 <free@plt>
  4162a8:	b	41623c <ferror@plt+0x138dc>
  4162ac:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4162b0:	mov	w28, #0xffffffff            	// #-1
  4162b4:	add	x0, x0, #0xa98
  4162b8:	bl	4022e0 <perror@plt>
  4162bc:	b	4160f8 <ferror@plt+0x13798>
  4162c0:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  4162c4:	mov	x2, #0x10                  	// #16
  4162c8:	mov	x1, #0x1                   	// #1
  4162cc:	adrp	x0, 418000 <ferror@plt+0x156a0>
  4162d0:	ldr	x3, [x3, #3976]
  4162d4:	add	x0, x0, #0xe68
  4162d8:	mov	w28, #0xffffffff            	// #-1
  4162dc:	ldr	x3, [x3]
  4162e0:	bl	402720 <fwrite@plt>
  4162e4:	ldr	x0, [sp, #128]
  4162e8:	bl	4026b0 <free@plt>
  4162ec:	b	4160f8 <ferror@plt+0x13798>
  4162f0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4162f4:	add	x1, x1, #0xab8
  4162f8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4162fc:	ldr	x0, [x0, #3976]
  416300:	ldr	x0, [x0]
  416304:	bl	402920 <fprintf@plt>
  416308:	mov	w0, #0x1                   	// #1
  41630c:	bl	4022c0 <exit@plt>
  416310:	mov	w2, w28
  416314:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416318:	add	x1, x1, #0xaf0
  41631c:	mov	x0, x3
  416320:	bl	402920 <fprintf@plt>
  416324:	mov	w0, #0x1                   	// #1
  416328:	bl	4022c0 <exit@plt>
  41632c:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416330:	mov	w2, w28
  416334:	add	x1, x1, #0xb58
  416338:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  41633c:	b	4162fc <ferror@plt+0x1399c>
  416340:	stp	x29, x30, [sp, #-32]!
  416344:	mov	x4, x1
  416348:	mov	w3, #0x0                   	// #0
  41634c:	mov	x29, sp
  416350:	str	x4, [sp, #16]
  416354:	add	x1, sp, #0x10
  416358:	ldr	w4, [x4]
  41635c:	str	x4, [sp, #24]
  416360:	bl	414970 <ferror@plt+0x12010>
  416364:	ldp	x29, x30, [sp], #32
  416368:	ret
  41636c:	nop
  416370:	stp	x29, x30, [sp, #-48]!
  416374:	mov	w5, #0x1                   	// #1
  416378:	mov	w4, #0x4                   	// #4
  41637c:	mov	x29, sp
  416380:	str	x19, [sp, #16]
  416384:	mov	x19, x0
  416388:	ldr	w0, [x0]
  41638c:	add	x3, sp, #0x2c
  416390:	mov	w2, #0x8                   	// #8
  416394:	mov	w1, #0x10e                 	// #270
  416398:	str	w5, [sp, #44]
  41639c:	bl	402470 <setsockopt@plt>
  4163a0:	tbnz	w0, #31, 4163c0 <ferror@plt+0x13a60>
  4163a4:	ldr	w1, [x19, #48]
  4163a8:	mov	w0, #0x0                   	// #0
  4163ac:	orr	w1, w1, #0x1
  4163b0:	str	w1, [x19, #48]
  4163b4:	ldr	x19, [sp, #16]
  4163b8:	ldp	x29, x30, [sp], #48
  4163bc:	ret
  4163c0:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4163c4:	add	x0, x0, #0xca8
  4163c8:	bl	4022e0 <perror@plt>
  4163cc:	mov	w0, #0xffffffff            	// #-1
  4163d0:	b	4163b4 <ferror@plt+0x13a54>
  4163d4:	nop
  4163d8:	mov	x12, #0x60c0                	// #24768
  4163dc:	sub	sp, sp, x12
  4163e0:	add	x3, sp, #0x68
  4163e4:	mov	w7, #0x10                  	// #16
  4163e8:	mov	w6, #0xc                   	// #12
  4163ec:	mov	x5, #0x1                   	// #1
  4163f0:	stp	x29, x30, [sp]
  4163f4:	mov	x29, sp
  4163f8:	ldr	w4, [x0, #48]
  4163fc:	str	xzr, [sp, #104]
  416400:	stp	xzr, xzr, [sp, #144]
  416404:	stp	xzr, xzr, [sp, #160]
  416408:	stp	x19, x20, [sp, #16]
  41640c:	mov	x20, x1
  416410:	stp	x21, x22, [sp, #32]
  416414:	mov	x21, x2
  416418:	stp	x23, x24, [sp, #48]
  41641c:	mov	x23, x0
  416420:	add	x0, sp, #0x78
  416424:	stp	x25, x26, [sp, #64]
  416428:	stp	x27, x28, [sp, #80]
  41642c:	strh	w7, [sp, #104]
  416430:	str	wzr, [sp, #112]
  416434:	str	x3, [sp, #136]
  416438:	str	w6, [sp, #144]
  41643c:	stp	x0, x5, [sp, #152]
  416440:	stp	xzr, xzr, [sp, #176]
  416444:	tbz	w4, #0, 416454 <ferror@plt+0x13af4>
  416448:	add	x0, sp, #0xc0
  41644c:	mov	x1, #0x2000                	// #8192
  416450:	stp	x0, x1, [sp, #168]
  416454:	mov	x26, #0x10e                 	// #270
  416458:	add	x24, sp, #0x88
  41645c:	add	x22, sp, #0x60
  416460:	mov	x0, #0x20c0                	// #8384
  416464:	movk	x26, #0x8, lsl #32
  416468:	add	x25, sp, x0
  41646c:	str	x25, [sp, #120]
  416470:	ldr	w0, [x23]
  416474:	mov	x3, #0x4000                	// #16384
  416478:	mov	x1, x24
  41647c:	mov	w2, #0x0                   	// #0
  416480:	str	x3, [sp, #128]
  416484:	bl	402290 <recvmsg@plt>
  416488:	cmp	w0, #0x0
  41648c:	mov	w1, w0
  416490:	b.ge	416508 <ferror@plt+0x13ba8>  // b.tcont
  416494:	bl	4028c0 <__errno_location@plt>
  416498:	mov	x19, x0
  41649c:	ldr	w0, [x0]
  4164a0:	cmp	w0, #0x4
  4164a4:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4164a8:	b.eq	416470 <ferror@plt+0x13b10>  // b.none
  4164ac:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  4164b0:	ldr	x1, [x1, #3976]
  4164b4:	ldr	x27, [x1]
  4164b8:	bl	402580 <strerror@plt>
  4164bc:	ldr	w3, [x19]
  4164c0:	mov	x2, x0
  4164c4:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4164c8:	mov	x0, x27
  4164cc:	add	x1, x1, #0xa50
  4164d0:	bl	402920 <fprintf@plt>
  4164d4:	ldr	w0, [x19]
  4164d8:	cmp	w0, #0x69
  4164dc:	b.eq	416470 <ferror@plt+0x13b10>  // b.none
  4164e0:	mov	w0, #0xffffffff            	// #-1
  4164e4:	mov	x12, #0x60c0                	// #24768
  4164e8:	ldp	x29, x30, [sp]
  4164ec:	ldp	x19, x20, [sp, #16]
  4164f0:	ldp	x21, x22, [sp, #32]
  4164f4:	ldp	x23, x24, [sp, #48]
  4164f8:	ldp	x25, x26, [sp, #64]
  4164fc:	ldp	x27, x28, [sp, #80]
  416500:	add	sp, sp, x12
  416504:	ret
  416508:	b.eq	4166a0 <ferror@plt+0x13d40>  // b.none
  41650c:	ldr	w2, [sp, #144]
  416510:	cmp	w2, #0xc
  416514:	b.ne	4166c8 <ferror@plt+0x13d68>  // b.any
  416518:	ldr	w2, [x23, #48]
  41651c:	tbnz	w2, #0, 4165e8 <ferror@plt+0x13c88>
  416520:	cmp	w0, #0xf
  416524:	mov	w28, w0
  416528:	b.ls	416674 <ferror@plt+0x13d14>  // b.plast
  41652c:	ldr	w19, [sp, #8384]
  416530:	cmp	w19, #0x10
  416534:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  416538:	b.lt	416588 <ferror@plt+0x13c28>  // b.tstop
  41653c:	mov	x27, x25
  416540:	b	416570 <ferror@plt+0x13c10>
  416544:	add	w19, w19, #0x3
  416548:	and	w19, w19, #0xfffffffc
  41654c:	sub	w1, w28, w19
  416550:	cmp	w1, #0xf
  416554:	add	x27, x27, w19, uxtw
  416558:	mov	w28, w1
  41655c:	b.ls	4165b8 <ferror@plt+0x13c58>  // b.plast
  416560:	ldr	w19, [x27]
  416564:	cmp	w19, #0x10
  416568:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  41656c:	b.gt	416588 <ferror@plt+0x13c28>
  416570:	mov	x2, x21
  416574:	mov	x1, x27
  416578:	mov	x0, x22
  41657c:	blr	x20
  416580:	tbz	w0, #31, 416544 <ferror@plt+0x13be4>
  416584:	b	4164e4 <ferror@plt+0x13b84>
  416588:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  41658c:	ldr	w1, [sp, #184]
  416590:	ldr	x0, [x0, #3976]
  416594:	ldr	x3, [x0]
  416598:	tbz	w1, #5, 4166d8 <ferror@plt+0x13d78>
  41659c:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4165a0:	mov	x2, #0x12                  	// #18
  4165a4:	add	x0, x0, #0xad8
  4165a8:	mov	x1, #0x1                   	// #1
  4165ac:	bl	402720 <fwrite@plt>
  4165b0:	mov	w0, #0xffffffff            	// #-1
  4165b4:	b	4164e4 <ferror@plt+0x13b84>
  4165b8:	ldr	w0, [sp, #184]
  4165bc:	tbnz	w0, #5, 41667c <ferror@plt+0x13d1c>
  4165c0:	cbz	w1, 416470 <ferror@plt+0x13b10>
  4165c4:	mov	w2, w1
  4165c8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4165cc:	add	x1, x1, #0xb58
  4165d0:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4165d4:	ldr	x0, [x0, #3976]
  4165d8:	ldr	x0, [x0]
  4165dc:	bl	402920 <fprintf@plt>
  4165e0:	mov	w0, #0x1                   	// #1
  4165e4:	bl	4022c0 <exit@plt>
  4165e8:	ldr	x4, [sp, #176]
  4165ec:	mov	w3, #0xffffffff            	// #-1
  4165f0:	str	w3, [sp, #96]
  4165f4:	cmp	x4, #0xf
  4165f8:	b.ls	416520 <ferror@plt+0x13bc0>  // b.plast
  4165fc:	ldr	x2, [sp, #168]
  416600:	mov	w6, w3
  416604:	mov	w7, #0x0                   	// #0
  416608:	add	x4, x2, x4
  41660c:	cbz	x2, 416654 <ferror@plt+0x13cf4>
  416610:	ldp	x3, x5, [x2]
  416614:	cmp	x5, x26
  416618:	b.eq	416660 <ferror@plt+0x13d00>  // b.none
  41661c:	cmp	x3, #0xf
  416620:	b.ls	416654 <ferror@plt+0x13cf4>  // b.plast
  416624:	add	x3, x3, #0x7
  416628:	and	x3, x3, #0xfffffffffffffff8
  41662c:	add	x2, x2, x3
  416630:	add	x3, x2, #0x10
  416634:	cmp	x4, x3
  416638:	b.cc	416654 <ferror@plt+0x13cf4>  // b.lo, b.ul, b.last
  41663c:	ldr	x3, [x2]
  416640:	add	x3, x3, #0x7
  416644:	and	x3, x3, #0xfffffffffffffff8
  416648:	add	x3, x2, x3
  41664c:	cmp	x4, x3
  416650:	b.cs	41660c <ferror@plt+0x13cac>  // b.hs, b.nlast
  416654:	cbz	w7, 416520 <ferror@plt+0x13bc0>
  416658:	str	w6, [sp, #96]
  41665c:	b	416520 <ferror@plt+0x13bc0>
  416660:	cmp	x3, #0x14
  416664:	b.ne	41661c <ferror@plt+0x13cbc>  // b.any
  416668:	ldr	w6, [x2, #16]
  41666c:	mov	w7, #0x1                   	// #1
  416670:	b	416624 <ferror@plt+0x13cc4>
  416674:	ldr	w0, [sp, #184]
  416678:	tbz	w0, #5, 4165c4 <ferror@plt+0x13c64>
  41667c:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  416680:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  416684:	mov	x2, #0x12                  	// #18
  416688:	mov	x1, #0x1                   	// #1
  41668c:	ldr	x3, [x3, #3976]
  416690:	add	x0, x0, #0xb40
  416694:	ldr	x3, [x3]
  416698:	bl	402720 <fwrite@plt>
  41669c:	b	416470 <ferror@plt+0x13b10>
  4166a0:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  4166a4:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  4166a8:	mov	x2, #0xf                   	// #15
  4166ac:	add	x0, x0, #0xa40
  4166b0:	ldr	x3, [x3, #3976]
  4166b4:	mov	x1, #0x1                   	// #1
  4166b8:	ldr	x3, [x3]
  4166bc:	bl	402720 <fwrite@plt>
  4166c0:	mov	w0, #0xffffffff            	// #-1
  4166c4:	b	4164e4 <ferror@plt+0x13b84>
  4166c8:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4166cc:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  4166d0:	add	x1, x1, #0xcc0
  4166d4:	b	4165d4 <ferror@plt+0x13c74>
  4166d8:	mov	w2, w19
  4166dc:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  4166e0:	add	x1, x1, #0xaf0
  4166e4:	mov	x0, x3
  4166e8:	bl	402920 <fprintf@plt>
  4166ec:	mov	w0, #0x1                   	// #1
  4166f0:	bl	4022c0 <exit@plt>
  4166f4:	nop
  4166f8:	mov	x12, #0x4050                	// #16464
  4166fc:	sub	sp, sp, x12
  416700:	stp	x29, x30, [sp]
  416704:	mov	x29, sp
  416708:	stp	x21, x22, [sp, #32]
  41670c:	add	x21, sp, #0x50
  416710:	mov	x22, x2
  416714:	stp	x19, x20, [sp, #16]
  416718:	mov	x20, x0
  41671c:	stp	x23, x24, [sp, #48]
  416720:	mov	x23, x1
  416724:	add	x24, x21, #0x10
  416728:	stp	x25, x26, [sp, #64]
  41672c:	mov	w25, #0x3ff0                	// #16368
  416730:	b	41677c <ferror@plt+0x13e1c>
  416734:	cmp	x4, #0x10
  416738:	b.ne	4167b0 <ferror@plt+0x13e50>  // b.any
  41673c:	ldr	w26, [sp, #80]
  416740:	sub	w19, w26, #0xd
  416744:	sub	w2, w26, #0x10
  416748:	and	x19, x19, #0xfffffffc
  41674c:	cmp	w2, w25
  416750:	mov	x2, x19
  416754:	b.hi	4167ec <ferror@plt+0x13e8c>  // b.pmore
  416758:	bl	402680 <fread@plt>
  41675c:	mov	x3, x0
  416760:	mov	x2, x22
  416764:	mov	x1, x21
  416768:	cmp	x19, x3
  41676c:	mov	x0, #0x0                   	// #0
  416770:	b.ne	4167b0 <ferror@plt+0x13e50>  // b.any
  416774:	blr	x23
  416778:	tbnz	w0, #31, 4167cc <ferror@plt+0x13e6c>
  41677c:	mov	x3, x20
  416780:	mov	x1, #0x1                   	// #1
  416784:	mov	x0, x21
  416788:	mov	x2, #0x10                  	// #16
  41678c:	bl	402680 <fread@plt>
  416790:	mov	x4, x0
  416794:	mov	x3, x20
  416798:	mov	x0, x24
  41679c:	mov	x1, #0x1                   	// #1
  4167a0:	cbnz	x4, 416734 <ferror@plt+0x13dd4>
  4167a4:	mov	x0, x20
  4167a8:	bl	4025f0 <feof@plt>
  4167ac:	cbnz	w0, 416874 <ferror@plt+0x13f14>
  4167b0:	mov	x0, x20
  4167b4:	bl	402960 <ferror@plt>
  4167b8:	cbnz	w0, 416864 <ferror@plt+0x13f04>
  4167bc:	mov	x0, x20
  4167c0:	bl	4025f0 <feof@plt>
  4167c4:	cbnz	w0, 41683c <ferror@plt+0x13edc>
  4167c8:	mov	w0, #0xffffffff            	// #-1
  4167cc:	mov	x12, #0x4050                	// #16464
  4167d0:	ldp	x29, x30, [sp]
  4167d4:	ldp	x19, x20, [sp, #16]
  4167d8:	ldp	x21, x22, [sp, #32]
  4167dc:	ldp	x23, x24, [sp, #48]
  4167e0:	ldp	x25, x26, [sp, #64]
  4167e4:	add	sp, sp, x12
  4167e8:	ret
  4167ec:	adrp	x1, 430000 <ferror@plt+0x2d6a0>
  4167f0:	mov	x0, x20
  4167f4:	ldr	x1, [x1, #3976]
  4167f8:	ldr	x19, [x1]
  4167fc:	bl	402370 <ftell@plt>
  416800:	mov	w2, w26
  416804:	mov	x3, x0
  416808:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  41680c:	mov	x0, x19
  416810:	add	x1, x1, #0xd20
  416814:	bl	402920 <fprintf@plt>
  416818:	mov	w0, #0xffffffff            	// #-1
  41681c:	mov	x12, #0x4050                	// #16464
  416820:	ldp	x29, x30, [sp]
  416824:	ldp	x19, x20, [sp, #16]
  416828:	ldp	x21, x22, [sp, #32]
  41682c:	ldp	x23, x24, [sp, #48]
  416830:	ldp	x25, x26, [sp, #64]
  416834:	add	sp, sp, x12
  416838:	ret
  41683c:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  416840:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  416844:	mov	x2, #0x22                  	// #34
  416848:	add	x0, x0, #0xcf8
  41684c:	ldr	x3, [x3, #3976]
  416850:	mov	x1, #0x1                   	// #1
  416854:	ldr	x3, [x3]
  416858:	bl	402720 <fwrite@plt>
  41685c:	mov	w0, #0xffffffff            	// #-1
  416860:	b	4167cc <ferror@plt+0x13e6c>
  416864:	adrp	x0, 41b000 <ferror@plt+0x186a0>
  416868:	add	x0, x0, #0xce0
  41686c:	bl	4022e0 <perror@plt>
  416870:	b	4167bc <ferror@plt+0x13e5c>
  416874:	mov	w0, #0x0                   	// #0
  416878:	b	4167cc <ferror@plt+0x13e6c>
  41687c:	nop
  416880:	stp	x29, x30, [sp, #-32]!
  416884:	mov	x29, sp
  416888:	ldr	w5, [x0]
  41688c:	stp	x19, x20, [sp, #16]
  416890:	add	w20, w4, #0x7
  416894:	add	w5, w5, #0x3
  416898:	and	w20, w20, #0xfffffffc
  41689c:	and	w5, w5, #0xfffffffc
  4168a0:	add	w6, w5, w20
  4168a4:	mov	x19, x0
  4168a8:	cmp	w6, w1
  4168ac:	b.hi	4168fc <ferror@plt+0x13f9c>  // b.pmore
  4168b0:	add	x0, x19, w5, uxtw
  4168b4:	add	w1, w4, #0x4
  4168b8:	strh	w2, [x0, #2]
  4168bc:	strh	w1, [x19, w5, uxtw]
  4168c0:	cbnz	w4, 4168d8 <ferror@plt+0x13f78>
  4168c4:	mov	w0, #0x0                   	// #0
  4168c8:	str	w6, [x19]
  4168cc:	ldp	x19, x20, [sp, #16]
  4168d0:	ldp	x29, x30, [sp], #32
  4168d4:	ret
  4168d8:	sxtw	x2, w4
  4168dc:	mov	x1, x3
  4168e0:	add	x0, x0, #0x4
  4168e4:	bl	402270 <memcpy@plt>
  4168e8:	ldr	w6, [x19]
  4168ec:	add	w6, w6, #0x3
  4168f0:	and	w6, w6, #0xfffffffc
  4168f4:	add	w6, w6, w20
  4168f8:	b	4168c4 <ferror@plt+0x13f64>
  4168fc:	adrp	x3, 430000 <ferror@plt+0x2d6a0>
  416900:	mov	w2, w1
  416904:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416908:	add	x1, x1, #0xd48
  41690c:	ldr	x3, [x3, #3976]
  416910:	ldr	x0, [x3]
  416914:	bl	402920 <fprintf@plt>
  416918:	mov	w0, #0xffffffff            	// #-1
  41691c:	b	4168cc <ferror@plt+0x13f6c>
  416920:	mov	w4, #0x0                   	// #0
  416924:	mov	x3, #0x0                   	// #0
  416928:	b	416880 <ferror@plt+0x13f20>
  41692c:	nop
  416930:	stp	x29, x30, [sp, #-32]!
  416934:	mov	w4, #0x1                   	// #1
  416938:	mov	x29, sp
  41693c:	strb	w3, [sp, #31]
  416940:	add	x3, sp, #0x1f
  416944:	bl	416880 <ferror@plt+0x13f20>
  416948:	ldp	x29, x30, [sp], #32
  41694c:	ret
  416950:	stp	x29, x30, [sp, #-32]!
  416954:	mov	w4, #0x2                   	// #2
  416958:	mov	x29, sp
  41695c:	strh	w3, [sp, #30]
  416960:	add	x3, sp, #0x1e
  416964:	bl	416880 <ferror@plt+0x13f20>
  416968:	ldp	x29, x30, [sp], #32
  41696c:	ret
  416970:	stp	x29, x30, [sp, #-32]!
  416974:	mov	w4, #0x4                   	// #4
  416978:	mov	x29, sp
  41697c:	str	w3, [sp, #28]
  416980:	add	x3, sp, #0x1c
  416984:	bl	416880 <ferror@plt+0x13f20>
  416988:	ldp	x29, x30, [sp], #32
  41698c:	ret
  416990:	stp	x29, x30, [sp, #-32]!
  416994:	mov	w4, #0x8                   	// #8
  416998:	mov	x29, sp
  41699c:	str	x3, [sp, #24]
  4169a0:	add	x3, sp, #0x18
  4169a4:	bl	416880 <ferror@plt+0x13f20>
  4169a8:	ldp	x29, x30, [sp], #32
  4169ac:	ret
  4169b0:	stp	x29, x30, [sp, #-48]!
  4169b4:	mov	x29, sp
  4169b8:	stp	x19, x20, [sp, #16]
  4169bc:	mov	x19, x3
  4169c0:	mov	x20, x0
  4169c4:	mov	x0, x3
  4169c8:	stp	x21, x22, [sp, #32]
  4169cc:	mov	w21, w1
  4169d0:	mov	w22, w2
  4169d4:	bl	4022b0 <strlen@plt>
  4169d8:	mov	x3, x19
  4169dc:	mov	x4, x0
  4169e0:	mov	w2, w22
  4169e4:	mov	w1, w21
  4169e8:	mov	x0, x20
  4169ec:	add	w4, w4, #0x1
  4169f0:	ldp	x19, x20, [sp, #16]
  4169f4:	ldp	x21, x22, [sp, #32]
  4169f8:	ldp	x29, x30, [sp], #48
  4169fc:	b	416880 <ferror@plt+0x13f20>
  416a00:	stp	x29, x30, [sp, #-48]!
  416a04:	mov	x29, sp
  416a08:	stp	x19, x20, [sp, #16]
  416a0c:	mov	x19, x0
  416a10:	ldr	w0, [x0]
  416a14:	add	w20, w3, #0x3
  416a18:	stp	x21, x22, [sp, #32]
  416a1c:	add	w0, w0, #0x3
  416a20:	and	w20, w20, #0xfffffffc
  416a24:	and	w0, w0, #0xfffffffc
  416a28:	mov	w21, w3
  416a2c:	mov	w3, w1
  416a30:	mov	x1, x2
  416a34:	add	w2, w0, w20
  416a38:	cmp	w2, w3
  416a3c:	b.hi	416a98 <ferror@plt+0x14138>  // b.pmore
  416a40:	sxtw	x22, w21
  416a44:	add	x0, x19, w0, uxtw
  416a48:	mov	x2, x22
  416a4c:	bl	402270 <memcpy@plt>
  416a50:	ldr	w0, [x19]
  416a54:	mov	w1, #0x0                   	// #0
  416a58:	sub	w2, w20, w21
  416a5c:	add	w0, w0, #0x3
  416a60:	and	x0, x0, #0xfffffffc
  416a64:	add	x0, x0, x22
  416a68:	add	x0, x19, x0
  416a6c:	bl	4024e0 <memset@plt>
  416a70:	ldr	w1, [x19]
  416a74:	mov	w0, #0x0                   	// #0
  416a78:	add	w1, w1, #0x3
  416a7c:	and	w1, w1, #0xfffffffc
  416a80:	add	w1, w1, w20
  416a84:	str	w1, [x19]
  416a88:	ldp	x19, x20, [sp, #16]
  416a8c:	ldp	x21, x22, [sp, #32]
  416a90:	ldp	x29, x30, [sp], #48
  416a94:	ret
  416a98:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  416a9c:	mov	w2, w3
  416aa0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416aa4:	add	x1, x1, #0xd78
  416aa8:	ldr	x0, [x0, #3976]
  416aac:	ldr	x0, [x0]
  416ab0:	bl	402920 <fprintf@plt>
  416ab4:	mov	w0, #0xffffffff            	// #-1
  416ab8:	b	416a88 <ferror@plt+0x14128>
  416abc:	nop
  416ac0:	stp	x29, x30, [sp, #-32]!
  416ac4:	mov	w4, #0x0                   	// #0
  416ac8:	mov	x3, #0x0                   	// #0
  416acc:	mov	x29, sp
  416ad0:	str	x19, [sp, #16]
  416ad4:	ldr	w19, [x0]
  416ad8:	add	w19, w19, #0x3
  416adc:	and	x19, x19, #0xfffffffc
  416ae0:	add	x19, x0, x19
  416ae4:	bl	416880 <ferror@plt+0x13f20>
  416ae8:	mov	x0, x19
  416aec:	ldr	x19, [sp, #16]
  416af0:	ldp	x29, x30, [sp], #32
  416af4:	ret
  416af8:	mov	x2, x0
  416afc:	ldr	w0, [x0]
  416b00:	add	w3, w0, #0x3
  416b04:	and	x3, x3, #0xfffffffc
  416b08:	add	x2, x2, x3
  416b0c:	sub	x2, x2, x1
  416b10:	strh	w2, [x1]
  416b14:	ret
  416b18:	stp	x29, x30, [sp, #-48]!
  416b1c:	mov	x29, sp
  416b20:	stp	x19, x20, [sp, #16]
  416b24:	mov	x20, x0
  416b28:	ldr	w19, [x0]
  416b2c:	stp	x21, x22, [sp, #32]
  416b30:	mov	w21, w1
  416b34:	add	w19, w19, #0x3
  416b38:	and	x19, x19, #0xfffffffc
  416b3c:	mov	w22, w2
  416b40:	add	x19, x0, x19
  416b44:	bl	416880 <ferror@plt+0x13f20>
  416b48:	mov	w2, w22
  416b4c:	mov	w1, w21
  416b50:	mov	x0, x20
  416b54:	bl	416ac0 <ferror@plt+0x14160>
  416b58:	mov	x0, x19
  416b5c:	ldp	x19, x20, [sp, #16]
  416b60:	ldp	x21, x22, [sp, #32]
  416b64:	ldp	x29, x30, [sp], #48
  416b68:	ret
  416b6c:	nop
  416b70:	stp	x29, x30, [sp, #-32]!
  416b74:	mov	x29, sp
  416b78:	ldr	w2, [x0]
  416b7c:	ldrh	w3, [x1]
  416b80:	add	w2, w2, #0x3
  416b84:	str	x19, [sp, #16]
  416b88:	and	x2, x2, #0xfffffffc
  416b8c:	add	w3, w3, #0x3
  416b90:	add	x2, x0, x2
  416b94:	and	x3, x3, #0x1fffc
  416b98:	sub	x2, x2, x1
  416b9c:	mov	x19, x0
  416ba0:	strh	w2, [x1]
  416ba4:	add	x1, x1, x3
  416ba8:	bl	416af8 <ferror@plt+0x14198>
  416bac:	ldr	w0, [x19]
  416bb0:	ldr	x19, [sp, #16]
  416bb4:	ldp	x29, x30, [sp], #32
  416bb8:	ret
  416bbc:	nop
  416bc0:	ldrh	w4, [x0]
  416bc4:	mov	x5, x0
  416bc8:	add	w4, w4, #0x3
  416bcc:	and	w4, w4, #0xfffffffc
  416bd0:	add	w0, w4, #0x8
  416bd4:	cmp	w0, w1
  416bd8:	b.hi	416c0c <ferror@plt+0x142ac>  // b.pmore
  416bdc:	add	x1, x5, w4, uxtw
  416be0:	mov	w6, #0x8                   	// #8
  416be4:	mov	w0, #0x0                   	// #0
  416be8:	strh	w2, [x1, #2]
  416bec:	strh	w6, [x5, w4, uxtw]
  416bf0:	str	w3, [x1, #4]
  416bf4:	ldrh	w1, [x5]
  416bf8:	add	w1, w1, #0x3
  416bfc:	and	w1, w1, #0xfffffffc
  416c00:	add	w1, w1, #0x8
  416c04:	strh	w1, [x5]
  416c08:	ret
  416c0c:	stp	x29, x30, [sp, #-16]!
  416c10:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  416c14:	mov	w2, w1
  416c18:	mov	x29, sp
  416c1c:	ldr	x0, [x0, #3976]
  416c20:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416c24:	add	x1, x1, #0xda8
  416c28:	ldr	x0, [x0]
  416c2c:	bl	402920 <fprintf@plt>
  416c30:	mov	w0, #0xffffffff            	// #-1
  416c34:	ldp	x29, x30, [sp], #16
  416c38:	ret
  416c3c:	nop
  416c40:	stp	x29, x30, [sp, #-32]!
  416c44:	mov	x29, sp
  416c48:	stp	x19, x20, [sp, #16]
  416c4c:	mov	x20, x0
  416c50:	add	w0, w4, #0x7
  416c54:	and	w0, w0, #0xfffffffc
  416c58:	ldrh	w5, [x20]
  416c5c:	add	w5, w5, #0x3
  416c60:	and	w5, w5, #0xfffffffc
  416c64:	add	w0, w0, w5
  416c68:	cmp	w0, w1
  416c6c:	b.hi	416cc8 <ferror@plt+0x14368>  // b.pmore
  416c70:	add	x0, x20, w5, uxtw
  416c74:	add	w19, w4, #0x4
  416c78:	and	w19, w19, #0xffff
  416c7c:	strh	w2, [x0, #2]
  416c80:	strh	w19, [x20, w5, uxtw]
  416c84:	cbnz	w4, 416cb4 <ferror@plt+0x14354>
  416c88:	ldrh	w1, [x20]
  416c8c:	add	w19, w19, #0x3
  416c90:	and	w19, w19, #0xfffffffc
  416c94:	mov	w0, #0x0                   	// #0
  416c98:	add	w1, w1, #0x3
  416c9c:	and	w1, w1, #0xfffffffc
  416ca0:	add	w19, w1, w19
  416ca4:	strh	w19, [x20]
  416ca8:	ldp	x19, x20, [sp, #16]
  416cac:	ldp	x29, x30, [sp], #32
  416cb0:	ret
  416cb4:	sxtw	x2, w4
  416cb8:	mov	x1, x3
  416cbc:	add	x0, x0, #0x4
  416cc0:	bl	402270 <memcpy@plt>
  416cc4:	b	416c88 <ferror@plt+0x14328>
  416cc8:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  416ccc:	mov	w2, w1
  416cd0:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416cd4:	add	x1, x1, #0xde0
  416cd8:	ldr	x0, [x0, #3976]
  416cdc:	ldr	x0, [x0]
  416ce0:	bl	402920 <fprintf@plt>
  416ce4:	mov	w0, #0xffffffff            	// #-1
  416ce8:	b	416ca8 <ferror@plt+0x14348>
  416cec:	nop
  416cf0:	stp	x29, x30, [sp, #-32]!
  416cf4:	mov	w4, #0x1                   	// #1
  416cf8:	mov	x29, sp
  416cfc:	strb	w3, [sp, #31]
  416d00:	add	x3, sp, #0x1f
  416d04:	bl	416c40 <ferror@plt+0x142e0>
  416d08:	ldp	x29, x30, [sp], #32
  416d0c:	ret
  416d10:	stp	x29, x30, [sp, #-32]!
  416d14:	mov	w4, #0x2                   	// #2
  416d18:	mov	x29, sp
  416d1c:	strh	w3, [sp, #30]
  416d20:	add	x3, sp, #0x1e
  416d24:	bl	416c40 <ferror@plt+0x142e0>
  416d28:	ldp	x29, x30, [sp], #32
  416d2c:	ret
  416d30:	stp	x29, x30, [sp, #-32]!
  416d34:	mov	w4, #0x8                   	// #8
  416d38:	mov	x29, sp
  416d3c:	str	x3, [sp, #24]
  416d40:	add	x3, sp, #0x18
  416d44:	bl	416c40 <ferror@plt+0x142e0>
  416d48:	ldp	x29, x30, [sp], #32
  416d4c:	ret
  416d50:	stp	x29, x30, [sp, #-32]!
  416d54:	mov	w4, #0x0                   	// #0
  416d58:	mov	x3, #0x0                   	// #0
  416d5c:	mov	x29, sp
  416d60:	ldrh	w5, [x0]
  416d64:	str	x19, [sp, #16]
  416d68:	add	w5, w5, #0x3
  416d6c:	and	x5, x5, #0x1fffc
  416d70:	add	x19, x0, x5
  416d74:	bl	416c40 <ferror@plt+0x142e0>
  416d78:	ldrh	w1, [x19, #2]
  416d7c:	mov	x0, x19
  416d80:	orr	w1, w1, #0xffff8000
  416d84:	strh	w1, [x19, #2]
  416d88:	ldr	x19, [sp, #16]
  416d8c:	ldp	x29, x30, [sp], #32
  416d90:	ret
  416d94:	nop
  416d98:	ldrh	w2, [x0]
  416d9c:	add	w2, w2, #0x3
  416da0:	and	x2, x2, #0x1fffc
  416da4:	add	x2, x0, x2
  416da8:	sub	x2, x2, x1
  416dac:	strh	w2, [x1]
  416db0:	ldrh	w0, [x0]
  416db4:	ret
  416db8:	stp	x29, x30, [sp, #-64]!
  416dbc:	mov	x29, sp
  416dc0:	stp	x21, x22, [sp, #32]
  416dc4:	mov	w21, w1
  416dc8:	add	w1, w1, #0x1
  416dcc:	and	w22, w4, #0xffff
  416dd0:	stp	x19, x20, [sp, #16]
  416dd4:	mov	w19, w3
  416dd8:	mov	x20, x2
  416ddc:	sbfiz	x2, x1, #3, #32
  416de0:	mov	w1, #0x0                   	// #0
  416de4:	str	x23, [sp, #48]
  416de8:	mov	x23, x0
  416dec:	bl	4024e0 <memset@plt>
  416df0:	mvn	w1, w22
  416df4:	cmp	w19, #0x3
  416df8:	b.gt	416e0c <ferror@plt+0x144ac>
  416dfc:	b	416e60 <ferror@plt+0x14500>
  416e00:	add	x20, x20, w5, uxtw
  416e04:	cmp	w19, #0x3
  416e08:	b.le	416e60 <ferror@plt+0x14500>
  416e0c:	ldrh	w4, [x20]
  416e10:	add	w5, w4, #0x3
  416e14:	cmp	w4, #0x3
  416e18:	and	w5, w5, #0xfffffffc
  416e1c:	mov	w3, w4
  416e20:	b.ls	416e80 <ferror@plt+0x14520>  // b.plast
  416e24:	cmp	w19, w4
  416e28:	b.lt	416e80 <ferror@plt+0x14520>  // b.tstop
  416e2c:	ldrh	w4, [x20, #2]
  416e30:	sub	w19, w19, w5
  416e34:	and	w4, w1, w4
  416e38:	and	x2, x4, #0xffff
  416e3c:	cmp	w21, w4, uxth
  416e40:	b.lt	416e00 <ferror@plt+0x144a0>  // b.tstop
  416e44:	ldr	x0, [x23, x2, lsl #3]
  416e48:	cbnz	x0, 416e00 <ferror@plt+0x144a0>
  416e4c:	str	x20, [x23, x2, lsl #3]
  416e50:	cmp	w19, #0x3
  416e54:	add	x20, x20, w5, uxtw
  416e58:	b.gt	416e0c <ferror@plt+0x144ac>
  416e5c:	nop
  416e60:	cbnz	w19, 416e7c <ferror@plt+0x1451c>
  416e64:	mov	w0, #0x0                   	// #0
  416e68:	ldp	x19, x20, [sp, #16]
  416e6c:	ldp	x21, x22, [sp, #32]
  416e70:	ldr	x23, [sp, #48]
  416e74:	ldp	x29, x30, [sp], #64
  416e78:	ret
  416e7c:	ldrh	w3, [x20]
  416e80:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  416e84:	mov	w2, w19
  416e88:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416e8c:	add	x1, x1, #0xe18
  416e90:	ldr	x0, [x0, #3976]
  416e94:	ldr	x0, [x0]
  416e98:	bl	402920 <fprintf@plt>
  416e9c:	mov	w0, #0x0                   	// #0
  416ea0:	ldp	x19, x20, [sp, #16]
  416ea4:	ldp	x21, x22, [sp, #32]
  416ea8:	ldr	x23, [sp, #48]
  416eac:	ldp	x29, x30, [sp], #64
  416eb0:	ret
  416eb4:	nop
  416eb8:	mov	w4, #0x0                   	// #0
  416ebc:	b	416db8 <ferror@plt+0x14458>
  416ec0:	b	416ef8 <ferror@plt+0x14598>
  416ec4:	ldrh	w4, [x1]
  416ec8:	add	w5, w4, #0x3
  416ecc:	cmp	w4, #0x3
  416ed0:	and	w5, w5, #0xfffffffc
  416ed4:	mov	w3, w4
  416ed8:	b.ls	416f10 <ferror@plt+0x145b0>  // b.plast
  416edc:	cmp	w2, w4
  416ee0:	b.lt	416f10 <ferror@plt+0x145b0>  // b.tstop
  416ee4:	ldrh	w3, [x1, #2]
  416ee8:	sub	w2, w2, w5
  416eec:	cmp	w3, w0
  416ef0:	b.eq	416f3c <ferror@plt+0x145dc>  // b.none
  416ef4:	add	x1, x1, w5, uxtw
  416ef8:	cmp	w2, #0x3
  416efc:	b.gt	416ec4 <ferror@plt+0x14564>
  416f00:	mov	x0, #0x0                   	// #0
  416f04:	cbnz	w2, 416f0c <ferror@plt+0x145ac>
  416f08:	ret
  416f0c:	ldrh	w3, [x1]
  416f10:	stp	x29, x30, [sp, #-16]!
  416f14:	adrp	x0, 430000 <ferror@plt+0x2d6a0>
  416f18:	adrp	x1, 41b000 <ferror@plt+0x186a0>
  416f1c:	mov	x29, sp
  416f20:	ldr	x0, [x0, #3976]
  416f24:	add	x1, x1, #0xe18
  416f28:	ldr	x0, [x0]
  416f2c:	bl	402920 <fprintf@plt>
  416f30:	mov	x0, #0x0                   	// #0
  416f34:	ldp	x29, x30, [sp], #16
  416f38:	ret
  416f3c:	mov	x0, x1
  416f40:	ret
  416f44:	nop
  416f48:	ldrh	w5, [x2]
  416f4c:	sub	x5, x5, #0x4
  416f50:	cmp	x5, w3, sxtw
  416f54:	b.cc	416fa4 <ferror@plt+0x14644>  // b.lo, b.ul, b.last
  416f58:	add	w4, w3, #0x3
  416f5c:	and	x4, x4, #0xfffffffc
  416f60:	add	x4, x4, #0x4
  416f64:	cmp	x5, x4
  416f68:	b.cs	416f90 <ferror@plt+0x14630>  // b.hs, b.nlast
  416f6c:	stp	x29, x30, [sp, #-16]!
  416f70:	add	w2, w1, #0x1
  416f74:	mov	w1, #0x0                   	// #0
  416f78:	mov	x29, sp
  416f7c:	sbfiz	x2, x2, #3, #32
  416f80:	bl	4024e0 <memset@plt>
  416f84:	mov	w0, #0x0                   	// #0
  416f88:	ldp	x29, x30, [sp], #16
  416f8c:	ret
  416f90:	ldrh	w3, [x2, x4]
  416f94:	add	x2, x2, x4
  416f98:	add	x2, x2, #0x4
  416f9c:	sub	w3, w3, #0x4
  416fa0:	b	416eb8 <ferror@plt+0x14558>
  416fa4:	mov	w0, #0xffffffff            	// #-1
  416fa8:	ret
  416fac:	nop
  416fb0:	stp	x29, x30, [sp, #-64]!
  416fb4:	mov	x29, sp
  416fb8:	stp	x19, x20, [sp, #16]
  416fbc:	adrp	x20, 430000 <ferror@plt+0x2d6a0>
  416fc0:	add	x20, x20, #0x9b8
  416fc4:	stp	x21, x22, [sp, #32]
  416fc8:	adrp	x21, 430000 <ferror@plt+0x2d6a0>
  416fcc:	add	x21, x21, #0x9b0
  416fd0:	sub	x20, x20, x21
  416fd4:	mov	w22, w0
  416fd8:	stp	x23, x24, [sp, #48]
  416fdc:	mov	x23, x1
  416fe0:	mov	x24, x2
  416fe4:	bl	402230 <memcpy@plt-0x40>
  416fe8:	cmp	xzr, x20, asr #3
  416fec:	b.eq	417018 <ferror@plt+0x146b8>  // b.none
  416ff0:	asr	x20, x20, #3
  416ff4:	mov	x19, #0x0                   	// #0
  416ff8:	ldr	x3, [x21, x19, lsl #3]
  416ffc:	mov	x2, x24
  417000:	add	x19, x19, #0x1
  417004:	mov	x1, x23
  417008:	mov	w0, w22
  41700c:	blr	x3
  417010:	cmp	x20, x19
  417014:	b.ne	416ff8 <ferror@plt+0x14698>  // b.any
  417018:	ldp	x19, x20, [sp, #16]
  41701c:	ldp	x21, x22, [sp, #32]
  417020:	ldp	x23, x24, [sp, #48]
  417024:	ldp	x29, x30, [sp], #64
  417028:	ret
  41702c:	nop
  417030:	ret

Disassembly of section .fini:

0000000000417034 <.fini>:
  417034:	stp	x29, x30, [sp, #-16]!
  417038:	mov	x29, sp
  41703c:	ldp	x29, x30, [sp], #16
  417040:	ret
