#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Em */
Em__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Em__0__MASK EQU 0x08
Em__0__PC EQU CYREG_PRT12_PC3
Em__0__PORT EQU 12
Em__0__SHIFT EQU 3
Em__AG EQU CYREG_PRT12_AG
Em__BIE EQU CYREG_PRT12_BIE
Em__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Em__BYP EQU CYREG_PRT12_BYP
Em__DM0 EQU CYREG_PRT12_DM0
Em__DM1 EQU CYREG_PRT12_DM1
Em__DM2 EQU CYREG_PRT12_DM2
Em__DR EQU CYREG_PRT12_DR
Em__INP_DIS EQU CYREG_PRT12_INP_DIS
Em__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Em__MASK EQU 0x08
Em__PORT EQU 12
Em__PRT EQU CYREG_PRT12_PRT
Em__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Em__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Em__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Em__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Em__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Em__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Em__PS EQU CYREG_PRT12_PS
Em__SHIFT EQU 3
Em__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Em__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Em__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Em__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Em__SLW EQU CYREG_PRT12_SLW

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* En_A */
En_A__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
En_A__0__MASK EQU 0x02
En_A__0__PC EQU CYREG_PRT12_PC1
En_A__0__PORT EQU 12
En_A__0__SHIFT EQU 1
En_A__AG EQU CYREG_PRT12_AG
En_A__BIE EQU CYREG_PRT12_BIE
En_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
En_A__BYP EQU CYREG_PRT12_BYP
En_A__DM0 EQU CYREG_PRT12_DM0
En_A__DM1 EQU CYREG_PRT12_DM1
En_A__DM2 EQU CYREG_PRT12_DM2
En_A__DR EQU CYREG_PRT12_DR
En_A__INP_DIS EQU CYREG_PRT12_INP_DIS
En_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
En_A__MASK EQU 0x02
En_A__PORT EQU 12
En_A__PRT EQU CYREG_PRT12_PRT
En_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
En_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
En_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
En_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
En_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
En_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
En_A__PS EQU CYREG_PRT12_PS
En_A__SHIFT EQU 1
En_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
En_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
En_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
En_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
En_A__SLW EQU CYREG_PRT12_SLW

/* En_B */
En_B__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
En_B__0__MASK EQU 0x04
En_B__0__PC EQU CYREG_PRT12_PC2
En_B__0__PORT EQU 12
En_B__0__SHIFT EQU 2
En_B__AG EQU CYREG_PRT12_AG
En_B__BIE EQU CYREG_PRT12_BIE
En_B__BIT_MASK EQU CYREG_PRT12_BIT_MASK
En_B__BYP EQU CYREG_PRT12_BYP
En_B__DM0 EQU CYREG_PRT12_DM0
En_B__DM1 EQU CYREG_PRT12_DM1
En_B__DM2 EQU CYREG_PRT12_DM2
En_B__DR EQU CYREG_PRT12_DR
En_B__INP_DIS EQU CYREG_PRT12_INP_DIS
En_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
En_B__MASK EQU 0x04
En_B__PORT EQU 12
En_B__PRT EQU CYREG_PRT12_PRT
En_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
En_B__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
En_B__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
En_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
En_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
En_B__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
En_B__PS EQU CYREG_PRT12_PS
En_B__SHIFT EQU 2
En_B__SIO_CFG EQU CYREG_PRT12_SIO_CFG
En_B__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
En_B__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
En_B__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
En_B__SLW EQU CYREG_PRT12_SLW

/* Col_0 */
Col_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Col_0__0__MASK EQU 0x01
Col_0__0__PC EQU CYREG_PRT0_PC0
Col_0__0__PORT EQU 0
Col_0__0__SHIFT EQU 0
Col_0__AG EQU CYREG_PRT0_AG
Col_0__AMUX EQU CYREG_PRT0_AMUX
Col_0__BIE EQU CYREG_PRT0_BIE
Col_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_0__BYP EQU CYREG_PRT0_BYP
Col_0__CTL EQU CYREG_PRT0_CTL
Col_0__DM0 EQU CYREG_PRT0_DM0
Col_0__DM1 EQU CYREG_PRT0_DM1
Col_0__DM2 EQU CYREG_PRT0_DM2
Col_0__DR EQU CYREG_PRT0_DR
Col_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_0__MASK EQU 0x01
Col_0__PORT EQU 0
Col_0__PRT EQU CYREG_PRT0_PRT
Col_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_0__PS EQU CYREG_PRT0_PS
Col_0__SHIFT EQU 0
Col_0__SLW EQU CYREG_PRT0_SLW

/* Col_1 */
Col_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Col_1__0__MASK EQU 0x02
Col_1__0__PC EQU CYREG_PRT0_PC1
Col_1__0__PORT EQU 0
Col_1__0__SHIFT EQU 1
Col_1__AG EQU CYREG_PRT0_AG
Col_1__AMUX EQU CYREG_PRT0_AMUX
Col_1__BIE EQU CYREG_PRT0_BIE
Col_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_1__BYP EQU CYREG_PRT0_BYP
Col_1__CTL EQU CYREG_PRT0_CTL
Col_1__DM0 EQU CYREG_PRT0_DM0
Col_1__DM1 EQU CYREG_PRT0_DM1
Col_1__DM2 EQU CYREG_PRT0_DM2
Col_1__DR EQU CYREG_PRT0_DR
Col_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_1__MASK EQU 0x02
Col_1__PORT EQU 0
Col_1__PRT EQU CYREG_PRT0_PRT
Col_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_1__PS EQU CYREG_PRT0_PS
Col_1__SHIFT EQU 1
Col_1__SLW EQU CYREG_PRT0_SLW

/* Col_2 */
Col_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Col_2__0__MASK EQU 0x04
Col_2__0__PC EQU CYREG_PRT0_PC2
Col_2__0__PORT EQU 0
Col_2__0__SHIFT EQU 2
Col_2__AG EQU CYREG_PRT0_AG
Col_2__AMUX EQU CYREG_PRT0_AMUX
Col_2__BIE EQU CYREG_PRT0_BIE
Col_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_2__BYP EQU CYREG_PRT0_BYP
Col_2__CTL EQU CYREG_PRT0_CTL
Col_2__DM0 EQU CYREG_PRT0_DM0
Col_2__DM1 EQU CYREG_PRT0_DM1
Col_2__DM2 EQU CYREG_PRT0_DM2
Col_2__DR EQU CYREG_PRT0_DR
Col_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_2__MASK EQU 0x04
Col_2__PORT EQU 0
Col_2__PRT EQU CYREG_PRT0_PRT
Col_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_2__PS EQU CYREG_PRT0_PS
Col_2__SHIFT EQU 2
Col_2__SLW EQU CYREG_PRT0_SLW

/* Col_3 */
Col_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Col_3__0__MASK EQU 0x08
Col_3__0__PC EQU CYREG_PRT0_PC3
Col_3__0__PORT EQU 0
Col_3__0__SHIFT EQU 3
Col_3__AG EQU CYREG_PRT0_AG
Col_3__AMUX EQU CYREG_PRT0_AMUX
Col_3__BIE EQU CYREG_PRT0_BIE
Col_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_3__BYP EQU CYREG_PRT0_BYP
Col_3__CTL EQU CYREG_PRT0_CTL
Col_3__DM0 EQU CYREG_PRT0_DM0
Col_3__DM1 EQU CYREG_PRT0_DM1
Col_3__DM2 EQU CYREG_PRT0_DM2
Col_3__DR EQU CYREG_PRT0_DR
Col_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_3__MASK EQU 0x08
Col_3__PORT EQU 0
Col_3__PRT EQU CYREG_PRT0_PRT
Col_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_3__PS EQU CYREG_PRT0_PS
Col_3__SHIFT EQU 3
Col_3__SLW EQU CYREG_PRT0_SLW

/* Col_4 */
Col_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Col_4__0__MASK EQU 0x10
Col_4__0__PC EQU CYREG_PRT0_PC4
Col_4__0__PORT EQU 0
Col_4__0__SHIFT EQU 4
Col_4__AG EQU CYREG_PRT0_AG
Col_4__AMUX EQU CYREG_PRT0_AMUX
Col_4__BIE EQU CYREG_PRT0_BIE
Col_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_4__BYP EQU CYREG_PRT0_BYP
Col_4__CTL EQU CYREG_PRT0_CTL
Col_4__DM0 EQU CYREG_PRT0_DM0
Col_4__DM1 EQU CYREG_PRT0_DM1
Col_4__DM2 EQU CYREG_PRT0_DM2
Col_4__DR EQU CYREG_PRT0_DR
Col_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_4__MASK EQU 0x10
Col_4__PORT EQU 0
Col_4__PRT EQU CYREG_PRT0_PRT
Col_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_4__PS EQU CYREG_PRT0_PS
Col_4__SHIFT EQU 4
Col_4__SLW EQU CYREG_PRT0_SLW

/* Col_5 */
Col_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Col_5__0__MASK EQU 0x20
Col_5__0__PC EQU CYREG_PRT0_PC5
Col_5__0__PORT EQU 0
Col_5__0__SHIFT EQU 5
Col_5__AG EQU CYREG_PRT0_AG
Col_5__AMUX EQU CYREG_PRT0_AMUX
Col_5__BIE EQU CYREG_PRT0_BIE
Col_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_5__BYP EQU CYREG_PRT0_BYP
Col_5__CTL EQU CYREG_PRT0_CTL
Col_5__DM0 EQU CYREG_PRT0_DM0
Col_5__DM1 EQU CYREG_PRT0_DM1
Col_5__DM2 EQU CYREG_PRT0_DM2
Col_5__DR EQU CYREG_PRT0_DR
Col_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_5__MASK EQU 0x20
Col_5__PORT EQU 0
Col_5__PRT EQU CYREG_PRT0_PRT
Col_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_5__PS EQU CYREG_PRT0_PS
Col_5__SHIFT EQU 5
Col_5__SLW EQU CYREG_PRT0_SLW

/* Col_6 */
Col_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Col_6__0__MASK EQU 0x40
Col_6__0__PC EQU CYREG_PRT0_PC6
Col_6__0__PORT EQU 0
Col_6__0__SHIFT EQU 6
Col_6__AG EQU CYREG_PRT0_AG
Col_6__AMUX EQU CYREG_PRT0_AMUX
Col_6__BIE EQU CYREG_PRT0_BIE
Col_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_6__BYP EQU CYREG_PRT0_BYP
Col_6__CTL EQU CYREG_PRT0_CTL
Col_6__DM0 EQU CYREG_PRT0_DM0
Col_6__DM1 EQU CYREG_PRT0_DM1
Col_6__DM2 EQU CYREG_PRT0_DM2
Col_6__DR EQU CYREG_PRT0_DR
Col_6__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_6__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_6__MASK EQU 0x40
Col_6__PORT EQU 0
Col_6__PRT EQU CYREG_PRT0_PRT
Col_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_6__PS EQU CYREG_PRT0_PS
Col_6__SHIFT EQU 6
Col_6__SLW EQU CYREG_PRT0_SLW

/* Col_7 */
Col_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Col_7__0__MASK EQU 0x80
Col_7__0__PC EQU CYREG_PRT0_PC7
Col_7__0__PORT EQU 0
Col_7__0__SHIFT EQU 7
Col_7__AG EQU CYREG_PRT0_AG
Col_7__AMUX EQU CYREG_PRT0_AMUX
Col_7__BIE EQU CYREG_PRT0_BIE
Col_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Col_7__BYP EQU CYREG_PRT0_BYP
Col_7__CTL EQU CYREG_PRT0_CTL
Col_7__DM0 EQU CYREG_PRT0_DM0
Col_7__DM1 EQU CYREG_PRT0_DM1
Col_7__DM2 EQU CYREG_PRT0_DM2
Col_7__DR EQU CYREG_PRT0_DR
Col_7__INP_DIS EQU CYREG_PRT0_INP_DIS
Col_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Col_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Col_7__LCD_EN EQU CYREG_PRT0_LCD_EN
Col_7__MASK EQU 0x80
Col_7__PORT EQU 0
Col_7__PRT EQU CYREG_PRT0_PRT
Col_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Col_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Col_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Col_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Col_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Col_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Col_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Col_7__PS EQU CYREG_PRT0_PS
Col_7__SHIFT EQU 7
Col_7__SLW EQU CYREG_PRT0_SLW

/* Col_8 */
Col_8__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Col_8__0__MASK EQU 0x01
Col_8__0__PC EQU CYREG_PRT4_PC0
Col_8__0__PORT EQU 4
Col_8__0__SHIFT EQU 0
Col_8__AG EQU CYREG_PRT4_AG
Col_8__AMUX EQU CYREG_PRT4_AMUX
Col_8__BIE EQU CYREG_PRT4_BIE
Col_8__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Col_8__BYP EQU CYREG_PRT4_BYP
Col_8__CTL EQU CYREG_PRT4_CTL
Col_8__DM0 EQU CYREG_PRT4_DM0
Col_8__DM1 EQU CYREG_PRT4_DM1
Col_8__DM2 EQU CYREG_PRT4_DM2
Col_8__DR EQU CYREG_PRT4_DR
Col_8__INP_DIS EQU CYREG_PRT4_INP_DIS
Col_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Col_8__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Col_8__LCD_EN EQU CYREG_PRT4_LCD_EN
Col_8__MASK EQU 0x01
Col_8__PORT EQU 4
Col_8__PRT EQU CYREG_PRT4_PRT
Col_8__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Col_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Col_8__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Col_8__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Col_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Col_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Col_8__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Col_8__PS EQU CYREG_PRT4_PS
Col_8__SHIFT EQU 0
Col_8__SLW EQU CYREG_PRT4_SLW

/* Col_9 */
Col_9__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Col_9__0__MASK EQU 0x02
Col_9__0__PC EQU CYREG_PRT4_PC1
Col_9__0__PORT EQU 4
Col_9__0__SHIFT EQU 1
Col_9__AG EQU CYREG_PRT4_AG
Col_9__AMUX EQU CYREG_PRT4_AMUX
Col_9__BIE EQU CYREG_PRT4_BIE
Col_9__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Col_9__BYP EQU CYREG_PRT4_BYP
Col_9__CTL EQU CYREG_PRT4_CTL
Col_9__DM0 EQU CYREG_PRT4_DM0
Col_9__DM1 EQU CYREG_PRT4_DM1
Col_9__DM2 EQU CYREG_PRT4_DM2
Col_9__DR EQU CYREG_PRT4_DR
Col_9__INP_DIS EQU CYREG_PRT4_INP_DIS
Col_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Col_9__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Col_9__LCD_EN EQU CYREG_PRT4_LCD_EN
Col_9__MASK EQU 0x02
Col_9__PORT EQU 4
Col_9__PRT EQU CYREG_PRT4_PRT
Col_9__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Col_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Col_9__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Col_9__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Col_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Col_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Col_9__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Col_9__PS EQU CYREG_PRT4_PS
Col_9__SHIFT EQU 1
Col_9__SLW EQU CYREG_PRT4_SLW

/* Dir_1 */
Dir_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Dir_1__0__MASK EQU 0x04
Dir_1__0__PC EQU CYREG_PRT6_PC2
Dir_1__0__PORT EQU 6
Dir_1__0__SHIFT EQU 2
Dir_1__AG EQU CYREG_PRT6_AG
Dir_1__AMUX EQU CYREG_PRT6_AMUX
Dir_1__BIE EQU CYREG_PRT6_BIE
Dir_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Dir_1__BYP EQU CYREG_PRT6_BYP
Dir_1__CTL EQU CYREG_PRT6_CTL
Dir_1__DM0 EQU CYREG_PRT6_DM0
Dir_1__DM1 EQU CYREG_PRT6_DM1
Dir_1__DM2 EQU CYREG_PRT6_DM2
Dir_1__DR EQU CYREG_PRT6_DR
Dir_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Dir_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Dir_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Dir_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Dir_1__MASK EQU 0x04
Dir_1__PORT EQU 6
Dir_1__PRT EQU CYREG_PRT6_PRT
Dir_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Dir_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Dir_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Dir_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Dir_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Dir_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Dir_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Dir_1__PS EQU CYREG_PRT6_PS
Dir_1__SHIFT EQU 2
Dir_1__SLW EQU CYREG_PRT6_SLW

/* Dir_2 */
Dir_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Dir_2__0__MASK EQU 0x20
Dir_2__0__PC EQU CYREG_PRT6_PC5
Dir_2__0__PORT EQU 6
Dir_2__0__SHIFT EQU 5
Dir_2__AG EQU CYREG_PRT6_AG
Dir_2__AMUX EQU CYREG_PRT6_AMUX
Dir_2__BIE EQU CYREG_PRT6_BIE
Dir_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Dir_2__BYP EQU CYREG_PRT6_BYP
Dir_2__CTL EQU CYREG_PRT6_CTL
Dir_2__DM0 EQU CYREG_PRT6_DM0
Dir_2__DM1 EQU CYREG_PRT6_DM1
Dir_2__DM2 EQU CYREG_PRT6_DM2
Dir_2__DR EQU CYREG_PRT6_DR
Dir_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Dir_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Dir_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Dir_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Dir_2__MASK EQU 0x20
Dir_2__PORT EQU 6
Dir_2__PRT EQU CYREG_PRT6_PRT
Dir_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Dir_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Dir_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Dir_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Dir_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Dir_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Dir_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Dir_2__PS EQU CYREG_PRT6_PS
Dir_2__SHIFT EQU 5
Dir_2__SLW EQU CYREG_PRT6_SLW

/* En_Sw */
En_Sw__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
En_Sw__0__MASK EQU 0x01
En_Sw__0__PC EQU CYREG_PRT12_PC0
En_Sw__0__PORT EQU 12
En_Sw__0__SHIFT EQU 0
En_Sw__AG EQU CYREG_PRT12_AG
En_Sw__BIE EQU CYREG_PRT12_BIE
En_Sw__BIT_MASK EQU CYREG_PRT12_BIT_MASK
En_Sw__BYP EQU CYREG_PRT12_BYP
En_Sw__DM0 EQU CYREG_PRT12_DM0
En_Sw__DM1 EQU CYREG_PRT12_DM1
En_Sw__DM2 EQU CYREG_PRT12_DM2
En_Sw__DR EQU CYREG_PRT12_DR
En_Sw__INP_DIS EQU CYREG_PRT12_INP_DIS
En_Sw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
En_Sw__MASK EQU 0x01
En_Sw__PORT EQU 12
En_Sw__PRT EQU CYREG_PRT12_PRT
En_Sw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
En_Sw__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
En_Sw__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
En_Sw__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
En_Sw__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
En_Sw__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
En_Sw__PS EQU CYREG_PRT12_PS
En_Sw__SHIFT EQU 0
En_Sw__SIO_CFG EQU CYREG_PRT12_SIO_CFG
En_Sw__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
En_Sw__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
En_Sw__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
En_Sw__SLW EQU CYREG_PRT12_SLW

/* Lim_1 */
Lim_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Lim_1__0__MASK EQU 0x40
Lim_1__0__PC EQU CYREG_PRT6_PC6
Lim_1__0__PORT EQU 6
Lim_1__0__SHIFT EQU 6
Lim_1__AG EQU CYREG_PRT6_AG
Lim_1__AMUX EQU CYREG_PRT6_AMUX
Lim_1__BIE EQU CYREG_PRT6_BIE
Lim_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Lim_1__BYP EQU CYREG_PRT6_BYP
Lim_1__CTL EQU CYREG_PRT6_CTL
Lim_1__DM0 EQU CYREG_PRT6_DM0
Lim_1__DM1 EQU CYREG_PRT6_DM1
Lim_1__DM2 EQU CYREG_PRT6_DM2
Lim_1__DR EQU CYREG_PRT6_DR
Lim_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Lim_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Lim_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Lim_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Lim_1__MASK EQU 0x40
Lim_1__PORT EQU 6
Lim_1__PRT EQU CYREG_PRT6_PRT
Lim_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Lim_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Lim_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Lim_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Lim_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Lim_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Lim_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Lim_1__PS EQU CYREG_PRT6_PS
Lim_1__SHIFT EQU 6
Lim_1__SLW EQU CYREG_PRT6_SLW

/* Lim_2 */
Lim_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Lim_2__0__MASK EQU 0x80
Lim_2__0__PC EQU CYREG_PRT6_PC7
Lim_2__0__PORT EQU 6
Lim_2__0__SHIFT EQU 7
Lim_2__AG EQU CYREG_PRT6_AG
Lim_2__AMUX EQU CYREG_PRT6_AMUX
Lim_2__BIE EQU CYREG_PRT6_BIE
Lim_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Lim_2__BYP EQU CYREG_PRT6_BYP
Lim_2__CTL EQU CYREG_PRT6_CTL
Lim_2__DM0 EQU CYREG_PRT6_DM0
Lim_2__DM1 EQU CYREG_PRT6_DM1
Lim_2__DM2 EQU CYREG_PRT6_DM2
Lim_2__DR EQU CYREG_PRT6_DR
Lim_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Lim_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Lim_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Lim_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Lim_2__MASK EQU 0x80
Lim_2__PORT EQU 6
Lim_2__PRT EQU CYREG_PRT6_PRT
Lim_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Lim_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Lim_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Lim_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Lim_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Lim_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Lim_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Lim_2__PS EQU CYREG_PRT6_PS
Lim_2__SHIFT EQU 7
Lim_2__SLW EQU CYREG_PRT6_SLW

/* Row_0 */
Row_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Row_0__0__MASK EQU 0x01
Row_0__0__PC EQU CYREG_PRT3_PC0
Row_0__0__PORT EQU 3
Row_0__0__SHIFT EQU 0
Row_0__AG EQU CYREG_PRT3_AG
Row_0__AMUX EQU CYREG_PRT3_AMUX
Row_0__BIE EQU CYREG_PRT3_BIE
Row_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_0__BYP EQU CYREG_PRT3_BYP
Row_0__CTL EQU CYREG_PRT3_CTL
Row_0__DM0 EQU CYREG_PRT3_DM0
Row_0__DM1 EQU CYREG_PRT3_DM1
Row_0__DM2 EQU CYREG_PRT3_DM2
Row_0__DR EQU CYREG_PRT3_DR
Row_0__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_0__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_0__MASK EQU 0x01
Row_0__PORT EQU 3
Row_0__PRT EQU CYREG_PRT3_PRT
Row_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_0__PS EQU CYREG_PRT3_PS
Row_0__SHIFT EQU 0
Row_0__SLW EQU CYREG_PRT3_SLW

/* Row_1 */
Row_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Row_1__0__MASK EQU 0x02
Row_1__0__PC EQU CYREG_PRT3_PC1
Row_1__0__PORT EQU 3
Row_1__0__SHIFT EQU 1
Row_1__AG EQU CYREG_PRT3_AG
Row_1__AMUX EQU CYREG_PRT3_AMUX
Row_1__BIE EQU CYREG_PRT3_BIE
Row_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_1__BYP EQU CYREG_PRT3_BYP
Row_1__CTL EQU CYREG_PRT3_CTL
Row_1__DM0 EQU CYREG_PRT3_DM0
Row_1__DM1 EQU CYREG_PRT3_DM1
Row_1__DM2 EQU CYREG_PRT3_DM2
Row_1__DR EQU CYREG_PRT3_DR
Row_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_1__MASK EQU 0x02
Row_1__PORT EQU 3
Row_1__PRT EQU CYREG_PRT3_PRT
Row_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_1__PS EQU CYREG_PRT3_PS
Row_1__SHIFT EQU 1
Row_1__SLW EQU CYREG_PRT3_SLW

/* Row_2 */
Row_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Row_2__0__MASK EQU 0x04
Row_2__0__PC EQU CYREG_PRT3_PC2
Row_2__0__PORT EQU 3
Row_2__0__SHIFT EQU 2
Row_2__AG EQU CYREG_PRT3_AG
Row_2__AMUX EQU CYREG_PRT3_AMUX
Row_2__BIE EQU CYREG_PRT3_BIE
Row_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_2__BYP EQU CYREG_PRT3_BYP
Row_2__CTL EQU CYREG_PRT3_CTL
Row_2__DM0 EQU CYREG_PRT3_DM0
Row_2__DM1 EQU CYREG_PRT3_DM1
Row_2__DM2 EQU CYREG_PRT3_DM2
Row_2__DR EQU CYREG_PRT3_DR
Row_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_2__MASK EQU 0x04
Row_2__PORT EQU 3
Row_2__PRT EQU CYREG_PRT3_PRT
Row_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_2__PS EQU CYREG_PRT3_PS
Row_2__SHIFT EQU 2
Row_2__SLW EQU CYREG_PRT3_SLW

/* Row_3 */
Row_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Row_3__0__MASK EQU 0x08
Row_3__0__PC EQU CYREG_PRT3_PC3
Row_3__0__PORT EQU 3
Row_3__0__SHIFT EQU 3
Row_3__AG EQU CYREG_PRT3_AG
Row_3__AMUX EQU CYREG_PRT3_AMUX
Row_3__BIE EQU CYREG_PRT3_BIE
Row_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_3__BYP EQU CYREG_PRT3_BYP
Row_3__CTL EQU CYREG_PRT3_CTL
Row_3__DM0 EQU CYREG_PRT3_DM0
Row_3__DM1 EQU CYREG_PRT3_DM1
Row_3__DM2 EQU CYREG_PRT3_DM2
Row_3__DR EQU CYREG_PRT3_DR
Row_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_3__MASK EQU 0x08
Row_3__PORT EQU 3
Row_3__PRT EQU CYREG_PRT3_PRT
Row_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_3__PS EQU CYREG_PRT3_PS
Row_3__SHIFT EQU 3
Row_3__SLW EQU CYREG_PRT3_SLW

/* Row_4 */
Row_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Row_4__0__MASK EQU 0x10
Row_4__0__PC EQU CYREG_PRT3_PC4
Row_4__0__PORT EQU 3
Row_4__0__SHIFT EQU 4
Row_4__AG EQU CYREG_PRT3_AG
Row_4__AMUX EQU CYREG_PRT3_AMUX
Row_4__BIE EQU CYREG_PRT3_BIE
Row_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_4__BYP EQU CYREG_PRT3_BYP
Row_4__CTL EQU CYREG_PRT3_CTL
Row_4__DM0 EQU CYREG_PRT3_DM0
Row_4__DM1 EQU CYREG_PRT3_DM1
Row_4__DM2 EQU CYREG_PRT3_DM2
Row_4__DR EQU CYREG_PRT3_DR
Row_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_4__MASK EQU 0x10
Row_4__PORT EQU 3
Row_4__PRT EQU CYREG_PRT3_PRT
Row_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_4__PS EQU CYREG_PRT3_PS
Row_4__SHIFT EQU 4
Row_4__SLW EQU CYREG_PRT3_SLW

/* Row_5 */
Row_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Row_5__0__MASK EQU 0x20
Row_5__0__PC EQU CYREG_PRT3_PC5
Row_5__0__PORT EQU 3
Row_5__0__SHIFT EQU 5
Row_5__AG EQU CYREG_PRT3_AG
Row_5__AMUX EQU CYREG_PRT3_AMUX
Row_5__BIE EQU CYREG_PRT3_BIE
Row_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_5__BYP EQU CYREG_PRT3_BYP
Row_5__CTL EQU CYREG_PRT3_CTL
Row_5__DM0 EQU CYREG_PRT3_DM0
Row_5__DM1 EQU CYREG_PRT3_DM1
Row_5__DM2 EQU CYREG_PRT3_DM2
Row_5__DR EQU CYREG_PRT3_DR
Row_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_5__MASK EQU 0x20
Row_5__PORT EQU 3
Row_5__PRT EQU CYREG_PRT3_PRT
Row_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_5__PS EQU CYREG_PRT3_PS
Row_5__SHIFT EQU 5
Row_5__SLW EQU CYREG_PRT3_SLW

/* Row_6 */
Row_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Row_6__0__MASK EQU 0x40
Row_6__0__PC EQU CYREG_PRT3_PC6
Row_6__0__PORT EQU 3
Row_6__0__SHIFT EQU 6
Row_6__AG EQU CYREG_PRT3_AG
Row_6__AMUX EQU CYREG_PRT3_AMUX
Row_6__BIE EQU CYREG_PRT3_BIE
Row_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_6__BYP EQU CYREG_PRT3_BYP
Row_6__CTL EQU CYREG_PRT3_CTL
Row_6__DM0 EQU CYREG_PRT3_DM0
Row_6__DM1 EQU CYREG_PRT3_DM1
Row_6__DM2 EQU CYREG_PRT3_DM2
Row_6__DR EQU CYREG_PRT3_DR
Row_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_6__MASK EQU 0x40
Row_6__PORT EQU 3
Row_6__PRT EQU CYREG_PRT3_PRT
Row_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_6__PS EQU CYREG_PRT3_PS
Row_6__SHIFT EQU 6
Row_6__SLW EQU CYREG_PRT3_SLW

/* Row_7 */
Row_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Row_7__0__MASK EQU 0x80
Row_7__0__PC EQU CYREG_PRT3_PC7
Row_7__0__PORT EQU 3
Row_7__0__SHIFT EQU 7
Row_7__AG EQU CYREG_PRT3_AG
Row_7__AMUX EQU CYREG_PRT3_AMUX
Row_7__BIE EQU CYREG_PRT3_BIE
Row_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_7__BYP EQU CYREG_PRT3_BYP
Row_7__CTL EQU CYREG_PRT3_CTL
Row_7__DM0 EQU CYREG_PRT3_DM0
Row_7__DM1 EQU CYREG_PRT3_DM1
Row_7__DM2 EQU CYREG_PRT3_DM2
Row_7__DR EQU CYREG_PRT3_DR
Row_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_7__MASK EQU 0x80
Row_7__PORT EQU 3
Row_7__PRT EQU CYREG_PRT3_PRT
Row_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_7__PS EQU CYREG_PRT3_PS
Row_7__SHIFT EQU 7
Row_7__SLW EQU CYREG_PRT3_SLW

/* Slp_1 */
Slp_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Slp_1__0__MASK EQU 0x01
Slp_1__0__PC EQU CYREG_PRT6_PC0
Slp_1__0__PORT EQU 6
Slp_1__0__SHIFT EQU 0
Slp_1__AG EQU CYREG_PRT6_AG
Slp_1__AMUX EQU CYREG_PRT6_AMUX
Slp_1__BIE EQU CYREG_PRT6_BIE
Slp_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Slp_1__BYP EQU CYREG_PRT6_BYP
Slp_1__CTL EQU CYREG_PRT6_CTL
Slp_1__DM0 EQU CYREG_PRT6_DM0
Slp_1__DM1 EQU CYREG_PRT6_DM1
Slp_1__DM2 EQU CYREG_PRT6_DM2
Slp_1__DR EQU CYREG_PRT6_DR
Slp_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Slp_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Slp_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Slp_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Slp_1__MASK EQU 0x01
Slp_1__PORT EQU 6
Slp_1__PRT EQU CYREG_PRT6_PRT
Slp_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Slp_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Slp_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Slp_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Slp_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Slp_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Slp_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Slp_1__PS EQU CYREG_PRT6_PS
Slp_1__SHIFT EQU 0
Slp_1__SLW EQU CYREG_PRT6_SLW

/* Slp_2 */
Slp_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
Slp_2__0__MASK EQU 0x08
Slp_2__0__PC EQU CYREG_PRT6_PC3
Slp_2__0__PORT EQU 6
Slp_2__0__SHIFT EQU 3
Slp_2__AG EQU CYREG_PRT6_AG
Slp_2__AMUX EQU CYREG_PRT6_AMUX
Slp_2__BIE EQU CYREG_PRT6_BIE
Slp_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Slp_2__BYP EQU CYREG_PRT6_BYP
Slp_2__CTL EQU CYREG_PRT6_CTL
Slp_2__DM0 EQU CYREG_PRT6_DM0
Slp_2__DM1 EQU CYREG_PRT6_DM1
Slp_2__DM2 EQU CYREG_PRT6_DM2
Slp_2__DR EQU CYREG_PRT6_DR
Slp_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Slp_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Slp_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Slp_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Slp_2__MASK EQU 0x08
Slp_2__PORT EQU 6
Slp_2__PRT EQU CYREG_PRT6_PRT
Slp_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Slp_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Slp_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Slp_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Slp_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Slp_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Slp_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Slp_2__PS EQU CYREG_PRT6_PS
Slp_2__SHIFT EQU 3
Slp_2__SLW EQU CYREG_PRT6_SLW

/* Stp_1 */
Stp_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Stp_1__0__MASK EQU 0x02
Stp_1__0__PC EQU CYREG_PRT6_PC1
Stp_1__0__PORT EQU 6
Stp_1__0__SHIFT EQU 1
Stp_1__AG EQU CYREG_PRT6_AG
Stp_1__AMUX EQU CYREG_PRT6_AMUX
Stp_1__BIE EQU CYREG_PRT6_BIE
Stp_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Stp_1__BYP EQU CYREG_PRT6_BYP
Stp_1__CTL EQU CYREG_PRT6_CTL
Stp_1__DM0 EQU CYREG_PRT6_DM0
Stp_1__DM1 EQU CYREG_PRT6_DM1
Stp_1__DM2 EQU CYREG_PRT6_DM2
Stp_1__DR EQU CYREG_PRT6_DR
Stp_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Stp_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Stp_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Stp_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Stp_1__MASK EQU 0x02
Stp_1__PORT EQU 6
Stp_1__PRT EQU CYREG_PRT6_PRT
Stp_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Stp_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Stp_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Stp_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Stp_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Stp_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Stp_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Stp_1__PS EQU CYREG_PRT6_PS
Stp_1__SHIFT EQU 1
Stp_1__SLW EQU CYREG_PRT6_SLW

/* Stp_2 */
Stp_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Stp_2__0__MASK EQU 0x10
Stp_2__0__PC EQU CYREG_PRT6_PC4
Stp_2__0__PORT EQU 6
Stp_2__0__SHIFT EQU 4
Stp_2__AG EQU CYREG_PRT6_AG
Stp_2__AMUX EQU CYREG_PRT6_AMUX
Stp_2__BIE EQU CYREG_PRT6_BIE
Stp_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Stp_2__BYP EQU CYREG_PRT6_BYP
Stp_2__CTL EQU CYREG_PRT6_CTL
Stp_2__DM0 EQU CYREG_PRT6_DM0
Stp_2__DM1 EQU CYREG_PRT6_DM1
Stp_2__DM2 EQU CYREG_PRT6_DM2
Stp_2__DR EQU CYREG_PRT6_DR
Stp_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Stp_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Stp_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Stp_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Stp_2__MASK EQU 0x10
Stp_2__PORT EQU 6
Stp_2__PRT EQU CYREG_PRT6_PRT
Stp_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Stp_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Stp_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Stp_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Stp_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Stp_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Stp_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Stp_2__PS EQU CYREG_PRT6_PS
Stp_2__SHIFT EQU 4
Stp_2__SLW EQU CYREG_PRT6_SLW

/* Col_10 */
Col_10__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Col_10__0__MASK EQU 0x04
Col_10__0__PC EQU CYREG_PRT4_PC2
Col_10__0__PORT EQU 4
Col_10__0__SHIFT EQU 2
Col_10__AG EQU CYREG_PRT4_AG
Col_10__AMUX EQU CYREG_PRT4_AMUX
Col_10__BIE EQU CYREG_PRT4_BIE
Col_10__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Col_10__BYP EQU CYREG_PRT4_BYP
Col_10__CTL EQU CYREG_PRT4_CTL
Col_10__DM0 EQU CYREG_PRT4_DM0
Col_10__DM1 EQU CYREG_PRT4_DM1
Col_10__DM2 EQU CYREG_PRT4_DM2
Col_10__DR EQU CYREG_PRT4_DR
Col_10__INP_DIS EQU CYREG_PRT4_INP_DIS
Col_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Col_10__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Col_10__LCD_EN EQU CYREG_PRT4_LCD_EN
Col_10__MASK EQU 0x04
Col_10__PORT EQU 4
Col_10__PRT EQU CYREG_PRT4_PRT
Col_10__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Col_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Col_10__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Col_10__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Col_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Col_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Col_10__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Col_10__PS EQU CYREG_PRT4_PS
Col_10__SHIFT EQU 2
Col_10__SLW EQU CYREG_PRT4_SLW

/* Col_11 */
Col_11__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Col_11__0__MASK EQU 0x08
Col_11__0__PC EQU CYREG_PRT4_PC3
Col_11__0__PORT EQU 4
Col_11__0__SHIFT EQU 3
Col_11__AG EQU CYREG_PRT4_AG
Col_11__AMUX EQU CYREG_PRT4_AMUX
Col_11__BIE EQU CYREG_PRT4_BIE
Col_11__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Col_11__BYP EQU CYREG_PRT4_BYP
Col_11__CTL EQU CYREG_PRT4_CTL
Col_11__DM0 EQU CYREG_PRT4_DM0
Col_11__DM1 EQU CYREG_PRT4_DM1
Col_11__DM2 EQU CYREG_PRT4_DM2
Col_11__DR EQU CYREG_PRT4_DR
Col_11__INP_DIS EQU CYREG_PRT4_INP_DIS
Col_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Col_11__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Col_11__LCD_EN EQU CYREG_PRT4_LCD_EN
Col_11__MASK EQU 0x08
Col_11__PORT EQU 4
Col_11__PRT EQU CYREG_PRT4_PRT
Col_11__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Col_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Col_11__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Col_11__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Col_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Col_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Col_11__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Col_11__PS EQU CYREG_PRT4_PS
Col_11__SHIFT EQU 3
Col_11__SLW EQU CYREG_PRT4_SLW

/* Esp_Rx */
Esp_Rx__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Esp_Rx__0__MASK EQU 0x02
Esp_Rx__0__PC EQU CYREG_PRT5_PC1
Esp_Rx__0__PORT EQU 5
Esp_Rx__0__SHIFT EQU 1
Esp_Rx__AG EQU CYREG_PRT5_AG
Esp_Rx__AMUX EQU CYREG_PRT5_AMUX
Esp_Rx__BIE EQU CYREG_PRT5_BIE
Esp_Rx__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Esp_Rx__BYP EQU CYREG_PRT5_BYP
Esp_Rx__CTL EQU CYREG_PRT5_CTL
Esp_Rx__DM0 EQU CYREG_PRT5_DM0
Esp_Rx__DM1 EQU CYREG_PRT5_DM1
Esp_Rx__DM2 EQU CYREG_PRT5_DM2
Esp_Rx__DR EQU CYREG_PRT5_DR
Esp_Rx__INP_DIS EQU CYREG_PRT5_INP_DIS
Esp_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Esp_Rx__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Esp_Rx__LCD_EN EQU CYREG_PRT5_LCD_EN
Esp_Rx__MASK EQU 0x02
Esp_Rx__PORT EQU 5
Esp_Rx__PRT EQU CYREG_PRT5_PRT
Esp_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Esp_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Esp_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Esp_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Esp_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Esp_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Esp_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Esp_Rx__PS EQU CYREG_PRT5_PS
Esp_Rx__SHIFT EQU 1
Esp_Rx__SLW EQU CYREG_PRT5_SLW

/* Esp_Tx */
Esp_Tx__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Esp_Tx__0__MASK EQU 0x01
Esp_Tx__0__PC EQU CYREG_PRT5_PC0
Esp_Tx__0__PORT EQU 5
Esp_Tx__0__SHIFT EQU 0
Esp_Tx__AG EQU CYREG_PRT5_AG
Esp_Tx__AMUX EQU CYREG_PRT5_AMUX
Esp_Tx__BIE EQU CYREG_PRT5_BIE
Esp_Tx__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Esp_Tx__BYP EQU CYREG_PRT5_BYP
Esp_Tx__CTL EQU CYREG_PRT5_CTL
Esp_Tx__DM0 EQU CYREG_PRT5_DM0
Esp_Tx__DM1 EQU CYREG_PRT5_DM1
Esp_Tx__DM2 EQU CYREG_PRT5_DM2
Esp_Tx__DR EQU CYREG_PRT5_DR
Esp_Tx__INP_DIS EQU CYREG_PRT5_INP_DIS
Esp_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Esp_Tx__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Esp_Tx__LCD_EN EQU CYREG_PRT5_LCD_EN
Esp_Tx__MASK EQU 0x01
Esp_Tx__PORT EQU 5
Esp_Tx__PRT EQU CYREG_PRT5_PRT
Esp_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Esp_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Esp_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Esp_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Esp_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Esp_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Esp_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Esp_Tx__PS EQU CYREG_PRT5_PS
Esp_Tx__SHIFT EQU 0
Esp_Tx__SLW EQU CYREG_PRT5_SLW

/* Esp_Rst */
Esp_Rst__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Esp_Rst__0__MASK EQU 0x04
Esp_Rst__0__PC EQU CYREG_PRT5_PC2
Esp_Rst__0__PORT EQU 5
Esp_Rst__0__SHIFT EQU 2
Esp_Rst__AG EQU CYREG_PRT5_AG
Esp_Rst__AMUX EQU CYREG_PRT5_AMUX
Esp_Rst__BIE EQU CYREG_PRT5_BIE
Esp_Rst__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Esp_Rst__BYP EQU CYREG_PRT5_BYP
Esp_Rst__CTL EQU CYREG_PRT5_CTL
Esp_Rst__DM0 EQU CYREG_PRT5_DM0
Esp_Rst__DM1 EQU CYREG_PRT5_DM1
Esp_Rst__DM2 EQU CYREG_PRT5_DM2
Esp_Rst__DR EQU CYREG_PRT5_DR
Esp_Rst__INP_DIS EQU CYREG_PRT5_INP_DIS
Esp_Rst__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Esp_Rst__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Esp_Rst__LCD_EN EQU CYREG_PRT5_LCD_EN
Esp_Rst__MASK EQU 0x04
Esp_Rst__PORT EQU 5
Esp_Rst__PRT EQU CYREG_PRT5_PRT
Esp_Rst__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Esp_Rst__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Esp_Rst__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Esp_Rst__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Esp_Rst__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Esp_Rst__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Esp_Rst__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Esp_Rst__PS EQU CYREG_PRT5_PS
Esp_Rst__SHIFT EQU 2
Esp_Rst__SLW EQU CYREG_PRT5_SLW

/* Debug_Rx */
Debug_Rx__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Debug_Rx__0__MASK EQU 0x80
Debug_Rx__0__PC EQU CYREG_PRT1_PC7
Debug_Rx__0__PORT EQU 1
Debug_Rx__0__SHIFT EQU 7
Debug_Rx__AG EQU CYREG_PRT1_AG
Debug_Rx__AMUX EQU CYREG_PRT1_AMUX
Debug_Rx__BIE EQU CYREG_PRT1_BIE
Debug_Rx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Debug_Rx__BYP EQU CYREG_PRT1_BYP
Debug_Rx__CTL EQU CYREG_PRT1_CTL
Debug_Rx__DM0 EQU CYREG_PRT1_DM0
Debug_Rx__DM1 EQU CYREG_PRT1_DM1
Debug_Rx__DM2 EQU CYREG_PRT1_DM2
Debug_Rx__DR EQU CYREG_PRT1_DR
Debug_Rx__INP_DIS EQU CYREG_PRT1_INP_DIS
Debug_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Debug_Rx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Debug_Rx__LCD_EN EQU CYREG_PRT1_LCD_EN
Debug_Rx__MASK EQU 0x80
Debug_Rx__PORT EQU 1
Debug_Rx__PRT EQU CYREG_PRT1_PRT
Debug_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Debug_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Debug_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Debug_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Debug_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Debug_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Debug_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Debug_Rx__PS EQU CYREG_PRT1_PS
Debug_Rx__SHIFT EQU 7
Debug_Rx__SLW EQU CYREG_PRT1_SLW

/* Debug_Tx */
Debug_Tx__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Debug_Tx__0__MASK EQU 0x40
Debug_Tx__0__PC EQU CYREG_PRT1_PC6
Debug_Tx__0__PORT EQU 1
Debug_Tx__0__SHIFT EQU 6
Debug_Tx__AG EQU CYREG_PRT1_AG
Debug_Tx__AMUX EQU CYREG_PRT1_AMUX
Debug_Tx__BIE EQU CYREG_PRT1_BIE
Debug_Tx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Debug_Tx__BYP EQU CYREG_PRT1_BYP
Debug_Tx__CTL EQU CYREG_PRT1_CTL
Debug_Tx__DM0 EQU CYREG_PRT1_DM0
Debug_Tx__DM1 EQU CYREG_PRT1_DM1
Debug_Tx__DM2 EQU CYREG_PRT1_DM2
Debug_Tx__DR EQU CYREG_PRT1_DR
Debug_Tx__INP_DIS EQU CYREG_PRT1_INP_DIS
Debug_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Debug_Tx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Debug_Tx__LCD_EN EQU CYREG_PRT1_LCD_EN
Debug_Tx__MASK EQU 0x40
Debug_Tx__PORT EQU 1
Debug_Tx__PRT EQU CYREG_PRT1_PRT
Debug_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Debug_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Debug_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Debug_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Debug_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Debug_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Debug_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Debug_Tx__PS EQU CYREG_PRT1_PS
Debug_Tx__SHIFT EQU 6
Debug_Tx__SLW EQU CYREG_PRT1_SLW

/* Esp_UART_BUART */
Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Esp_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Esp_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Esp_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Esp_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Esp_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Esp_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Esp_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Esp_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Esp_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Esp_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
Esp_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Esp_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Esp_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Esp_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Esp_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Esp_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Esp_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
Esp_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Esp_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Esp_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Esp_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Esp_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
Esp_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
Esp_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Esp_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
Esp_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
Esp_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Esp_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Esp_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
Esp_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
Esp_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Esp_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Esp_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Esp_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Esp_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Esp_UART_BUART_sRX_RxSts__3__POS EQU 3
Esp_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Esp_UART_BUART_sRX_RxSts__4__POS EQU 4
Esp_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Esp_UART_BUART_sRX_RxSts__5__POS EQU 5
Esp_UART_BUART_sRX_RxSts__MASK EQU 0x38
Esp_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
Esp_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Esp_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Esp_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Esp_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Esp_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
Esp_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
Esp_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Esp_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
Esp_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
Esp_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Esp_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Esp_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
Esp_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
Esp_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Esp_UART_BUART_sTX_TxSts__0__POS EQU 0
Esp_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Esp_UART_BUART_sTX_TxSts__1__POS EQU 1
Esp_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Esp_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Esp_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Esp_UART_BUART_sTX_TxSts__2__POS EQU 2
Esp_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Esp_UART_BUART_sTX_TxSts__3__POS EQU 3
Esp_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Esp_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
Esp_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Esp_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

/* Esp_UART_IntClock */
Esp_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Esp_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Esp_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Esp_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Esp_UART_IntClock__INDEX EQU 0x00
Esp_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Esp_UART_IntClock__PM_ACT_MSK EQU 0x01
Esp_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Esp_UART_IntClock__PM_STBY_MSK EQU 0x01

/* Esp_UART_RXInternalInterrupt */
Esp_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Esp_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Esp_UART_RXInternalInterrupt__INTC_MASK EQU 0x04
Esp_UART_RXInternalInterrupt__INTC_NUMBER EQU 2
Esp_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Esp_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Esp_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Esp_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Esp_UART_TXInternalInterrupt */
Esp_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Esp_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Esp_UART_TXInternalInterrupt__INTC_MASK EQU 0x08
Esp_UART_TXInternalInterrupt__INTC_NUMBER EQU 3
Esp_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Esp_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Esp_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Esp_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Debug_UART_BUART */
Debug_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Debug_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Debug_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Debug_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
Debug_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Debug_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Debug_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Debug_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Debug_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
Debug_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Debug_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
Debug_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Debug_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
Debug_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
Debug_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Debug_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
Debug_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
Debug_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Debug_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Debug_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
Debug_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
Debug_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Debug_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Debug_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Debug_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Debug_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Debug_UART_BUART_sRX_RxSts__3__POS EQU 3
Debug_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Debug_UART_BUART_sRX_RxSts__4__POS EQU 4
Debug_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Debug_UART_BUART_sRX_RxSts__5__POS EQU 5
Debug_UART_BUART_sRX_RxSts__MASK EQU 0x38
Debug_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
Debug_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Debug_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Debug_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
Debug_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Debug_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
Debug_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Debug_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
Debug_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
Debug_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Debug_UART_BUART_sTX_TxSts__0__POS EQU 0
Debug_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Debug_UART_BUART_sTX_TxSts__1__POS EQU 1
Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Debug_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Debug_UART_BUART_sTX_TxSts__2__POS EQU 2
Debug_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Debug_UART_BUART_sTX_TxSts__3__POS EQU 3
Debug_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Debug_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Debug_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST

/* Debug_UART_IntClock */
Debug_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Debug_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Debug_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Debug_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Debug_UART_IntClock__INDEX EQU 0x01
Debug_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debug_UART_IntClock__PM_ACT_MSK EQU 0x02
Debug_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debug_UART_IntClock__PM_STBY_MSK EQU 0x02

/* Debug_UART_RXInternalInterrupt */
Debug_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Debug_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Debug_UART_RXInternalInterrupt__INTC_MASK EQU 0x01
Debug_UART_RXInternalInterrupt__INTC_NUMBER EQU 0
Debug_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Debug_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Debug_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Debug_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Debug_UART_TXInternalInterrupt */
Debug_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Debug_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Debug_UART_TXInternalInterrupt__INTC_MASK EQU 0x02
Debug_UART_TXInternalInterrupt__INTC_NUMBER EQU 1
Debug_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Debug_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Debug_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Debug_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E15F069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
