Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May  2 12:44:08 2018
| Host         : E2002-14908ZFB2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stop_light_control_sets_placed.rpt
| Design       : stop_light
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           19 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------+---------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------+-----------------+---------------------+------------------+----------------+
|  clk1_IBUF_BUFG |                 |                     |                2 |              4 |
|  cout_BUFG      | num1[3]_i_1_n_0 |                     |                1 |              4 |
|  cout_BUFG      | num8[3]_i_1_n_0 |                     |                2 |              4 |
| ~cout_BUFG      | a1/E[0]         |                     |                3 |              4 |
|  cout_BUFG      |                 | state[3]            |                2 |              5 |
|  clk1_IBUF_BUFG |                 | c1/clear            |                8 |             32 |
|  clk1_IBUF_BUFG |                 | s7/a1/q[31]_i_1_n_0 |                9 |             32 |
|  cout_BUFG      |                 |                     |               21 |             53 |
+-----------------+-----------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 5      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


