
**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "5.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
.INC "e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5\5_profile.inc" 
* Local Libraries :

**** INCLUDING 5_profile.inc ****
.STMLIB ".\2.stl" 

**** RESUMING 5.cir ****
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/cd4066-cd4060/cd4066b.lib" 
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/cd4000.lib" 
.STMLIB "../../../adc-PSpiceFiles/ADC.stl" 
* From [PSPICE NETLIST] section of C:\Users\colli\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "E:\local\college\microg\saver2021\signals\pspice\models\Q50a02ch.lib" 
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 500u 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\root.net" 



**** INCLUDING root.net ****
* source ADC
E_U1         N01917 0 VALUE {LIMIT(V(0,N01900)*1E6,-5V,+5V)}
C_C1         N01900 N01917  12.8n IC=0 TC=0,0 
R_R1         N01900 N29993  20k TC=0,0 
E_U2         P 0 VALUE {LIMIT(V(VREF,N01917)*1E6,0V,+5V)}
V_V0         VREF 0 0
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND CLK IO_STM IO_LEVEL=0 
+ 0 0
+ +0 1
+REPEAT FOREVER
+ +500n 0
+  +500n 1
+ ENDREPEAT
X_CNTA         CLK RST_CNT N70073 Q0 Q1 Q2 Q3 VCC 0 CD4520B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_CNTB         0 RST_CNT Q3 Q4 Q5 Q6 Q7 VCC 0 CD4520B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V4         VCC 0 5
X_IC3          N07888 N07954 N07900 N07969 0 N18350 N17461 N18619 N08053 N17188
+  CD4072B PARAMS: IO_LEVEL=0 MNTYMXDLY=0
X_U17D         S1 NS1 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2C         S2 NS2 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16A         NS1 S2 N07969 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6A         N08158 N08053 N0 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_IC2          S0 NS2 P NS0 S1 NS2 NS2 S1 P N07954 N17461 N18350 CD4073B
+  PARAMS: IO_LEVEL=0 MNTYMXDLY=0
X_U22A         N17188 T N1 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17A         T N08158 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_IC4          NS2 S1 NS0 A A S2 NS1 S0 N07900 N18619 CD4082B PARAMS:
+  IO_LEVEL=0 MNTYMXDLY=0
X_U13A         S0 NS1 N07888 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14C         S0 NS0 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_STATEBUFF          CLK N38287 0 0 N0 N1 N2 0 VCC VCC S0 S1 S2 M_UN0001
+  CD4076B PARAMS: IO_LEVEL=0 MNTYMXDLY=0
X_U11B         S1 N05072 I0 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9E         S1 RST_IN $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12F         S0 N05072 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6B         S0 S1 N04762 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U10B         S0 S1 I1 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8A         S0 N04842 RST_CNT $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9B         S1 N66545 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         N04762 WR $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_AND8          Q0 Q1 Q2 Q3 Q7 Q6 Q5 Q4 N55721 A M_UN0002 M_UN0003 CD4068B
+  PARAMS: IO_LEVEL=0 MNTYMXDLY=0
U_DSTM5         STIM(1,0) $G_DPWR $G_DGND T IO_STM STIMULUS=TRIGGER
V_Vref         N33002 0 -5
V_Vin         N32959 0 5
X_IC9          N32959 N29993 N33002 N29993 0 0 N01900 N01917 I0 I1 0 RST_IN VCC
+  0 CD4066B
U_DSTM6         STIM(1,0) $G_DPWR $G_DGND N38287 IO_STM STIMULUS=RST
R_R2         N55721 0  10e6 TC=0,0 
X_U28E         S2 N66538 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U29A         N66545 N66538 N04842 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U30B         S1 N67294 N46973 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U31A         S0 S2 N67294 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U33         MEAS N69974 N70069 N70073 M_UN0004 $G_DPWR $G_DGND JKFF
X_U34B         P RST_IN N69586 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U35A         N46973 N69586 MEAS $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U36C         MEAS N70069 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U37C         CLK N69974 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_IC10          T S0 N73522 P S2 M_UN0005 M_UN0006 M_UN0007 M_UN0008 N2 N74185
+  M_UN0009 CD4073B PARAMS: IO_LEVEL=0 MNTYMXDLY=0
X_U38C         N74185 N73522 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
** Floating/unmodeled pin fixups **
R__UC0001   M_UN0001  0   {1/GMIN}
R__UC0002   M_UN0002  0   {1/GMIN}
R__UC0003   M_UN0003  0   {1/GMIN}
R__UC0004   M_UN0005  0   {1/GMIN}
R__UC0005   M_UN0006  0   {1/GMIN}
R__UC0006   M_UN0007  0   {1/GMIN}
R__UC0007   M_UN0008  0   {1/GMIN}
R__UC0008   M_UN0009  0   {1/GMIN}

**** RESUMING 5.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_STATEBUFF.U76BLOG:IN8 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN4 from analog node 0 to new digital node 0$AtoD2
X$0_AtoD2
+ 0
+ 0$AtoD2
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN3 from analog node 0 to new digital node 0$AtoD3
X$0_AtoD3
+ 0
+ 0$AtoD3
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC3.U1:IN2-1 from analog node 0 to new digital node 0$AtoD4
X$0_AtoD4
+ 0
+ 0$AtoD4
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_CNTB.U1:IN1 from analog node 0 to new digital node 0$AtoD5
X$0_AtoD5
+ 0
+ 0$AtoD5
+ VCC
+ 0
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node P
*
* Moving X_IC10.U1:IN2-1 from analog node P to new digital node P$AtoD
X$P_AtoD1
+ P
+ P$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_U34B.U1:IN1 from analog node P to new digital node P$AtoD2
X$P_AtoD2
+ P
+ P$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoD_LS
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC2.U1:IN3-3 from analog node P to new digital node P$AtoD3
X$P_AtoD3
+ P
+ P$AtoD3
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC2.U1:IN1-3 from analog node P to new digital node P$AtoD4
X$P_AtoD4
+ P
+ P$AtoD4
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node VCC
*
* Moving X_STATEBUFF.U76BLOG:IN10 from analog node VCC to new digital node VCC$AtoD
X$VCC_AtoD1
+ VCC
+ VCC$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN9 from analog node VCC to new digital node VCC$AtoD2
X$VCC_AtoD2
+ VCC
+ VCC$AtoD2
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N55721
*
* Moving X_AND8.U1:OUT1 from analog node N55721 to new digital node N55721$DtoA
X$N55721_DtoA1
+ N55721$DtoA
+ N55721
+ M_UN0002
+ M_UN0003
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0001
*
* Moving X_STATEBUFF.U76BDLY:OUT4 from analog node M_UN0001 to new digital node M_UN0001$DtoA
X$M_UN0001_DtoA1
+ M_UN0001$DtoA
+ M_UN0001
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0005
*
* Moving X_IC10.U1:IN2-3 from analog node M_UN0005 to new digital node M_UN0005$AtoD
X$M_UN0005_AtoD1
+ M_UN0005
+ M_UN0005$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0006
*
* Moving X_IC10.U1:IN3-1 from analog node M_UN0006 to new digital node M_UN0006$AtoD
X$M_UN0006_AtoD1
+ M_UN0006
+ M_UN0006$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0007
*
* Moving X_IC10.U1:IN3-2 from analog node M_UN0007 to new digital node M_UN0007$AtoD
X$M_UN0007_AtoD1
+ M_UN0007
+ M_UN0007$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0008
*
* Moving X_IC10.U1:IN3-3 from analog node M_UN0008 to new digital node M_UN0008$AtoD
X$M_UN0008_AtoD1
+ M_UN0008
+ M_UN0008$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0009
*
* Moving X_IC10.U1:OUT3 from analog node M_UN0009 to new digital node M_UN0009$DtoA
X$M_UN0009_DtoA1
+ M_UN0009$DtoA
+ M_UN0009
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node I0
*
* Moving X_U11B.U1:OUT1 from analog node I0 to new digital node I0$DtoA
X$I0_DtoA1
+ I0$DtoA
+ I0
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface for node I1
*
* Moving X_U10B.U1:OUT1 from analog node I1 to new digital node I1$DtoA
X$I1_DtoA1
+ I1$DtoA
+ I1
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface for node RST_IN
*
* Moving X_U34B.U1:IN2 from analog node RST_IN to new digital node RST_IN$AtoD
X$RST_IN_AtoD1
+ RST_IN
+ RST_IN$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_LS
+       PARAMS: CAPACITANCE=   0     
* Moving X_U9E.U1:OUT1 from analog node RST_IN to new digital node RST_IN$DtoA
X$RST_IN_DtoA1
+ RST_IN$DtoA
+ RST_IN
+ $G_DPWR
+ $G_DGND
+ DtoA_HC
+       PARAMS: DRVH=  87     DRVL=  87     CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR
X$CD4000_PWR 0 CD4000_PWR

* e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\root\2\2.stl written on Sun Aug 29 16:24:35 2021
* by Stimulus Editor -- Serial Number: 0 -- Version 17.4.0
;!Stimulus Get
;! RST Digital TRIGGER Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 10us
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS RST STIM (1, 1)
+   +0s 1
+   300ns 0
.STIMULUS TRIGGER STIM (1, 1)
+   +0s 0
+   501ns 1
+   506ns 0
+   550ns 1
+   551ns 0
+   670ns 1
+   671ns 0
+   5.011us 1

**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Diode MODEL PARAMETERS


******************************************************************************




               D74CLMP         
          IS    1.000000E-15 
          RS    2            
         CJO    2.000000E-12 


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_IC9.CD4066_SW 
         RON  125            
        ROFF   10.000000E+09 
         VON    1            
        VOFF    0            


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN4000B        DIN74LS         DIN74HC         
      S0NAME 0               0               0               
       S0TSW   15.000000E-09    5.000000E-09    5.000000E-09 
       S0RLO    1               1               1            
       S0RHI   80.000000E+03  100.000000E+03  100.000000E+03 
      S1NAME 1               1               1               
       S1TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S1RLO   40.000000E+03  100.000000E+03  100.000000E+03 
       S1RHI    1               1               1            
      S2NAME X               X               X               
       S2TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S2RLO  800              30.9           110            
       S2RHI  800             100             100            
      S3NAME R               R               R               
       S3TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S3RLO  800              30.9           110            
       S3RHI  800             100             100            
      S4NAME F               F               F               
       S4TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S4RLO  800              30.9           110            
       S4RHI  800             100             100            
      S5NAME Z               Z               Z               
       S5TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S5RLO    1.000000E+06  200.000000E+03  200.000000E+03 
       S5RHI    1.000000E+06  200.000000E+03  200.000000E+03 


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO4000B         DO74LS          
    TIMESTEP  100.000000E-12  100.000000E-12 
      S0NAME X               X               
       S0VHI     .5             2            
       S0VLO    -.5              .8          
      S1NAME 0               0               
       S1VHI    -.5              .8          
       S1VLO   -3              -1.5          
      S2NAME R               R               
       S2VHI     .05            1.2          
       S2VLO    -.5              .8          
      S3NAME R               R               
       S3VHI     .5             2            
       S3VLO    -.05            1.1          
      S4NAME X               X               
       S4VHI     .5             2            
       S4VLO    -.5              .8          
      S5NAME 1               1               
       S5VHI    3               7            
       S5VLO     .5             2            
      S6NAME F               F               
       S6VHI     .5             2            
       S6VLO    -.05            1.1          
      S7NAME F               F               
       S7VHI     .05            1.2          
       S7VLO    -.5              .8          


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_CD4520B_1     D_CD4520B_3     D_CD4072B       D_CD4073B       
      TPLHMN  200.000000E-09   25.000000E-09   50.000000E-09   50.000000E-09 
      TPLHTY  500.000000E-09   62.500000E-09  125.000000E-09  125.000000E-09 
      TPLHMX  800.000000E-09  100.000000E-09  250.000000E-09  250.000000E-09 
      TPHLMN    0              25.000000E-09   50.000000E-09   50.000000E-09 
      TPHLTY    0              62.500000E-09  125.000000E-09  125.000000E-09 
      TPHLMX    0             100.000000E-09  250.000000E-09  250.000000E-09 


               D_CD4082B       D_CD4068B       D0_GATE         D_H04C          
      TPLHMN   50.000000E-09   60.000000E-09    0               3.600000E-09 
      TPLHTY  125.000000E-09  150.000000E-09    0               9.000000E-09 
      TPLHMX  250.000000E-09  300.000000E-09    0              24.000000E-09 
      TPHLMN   50.000000E-09   60.000000E-09    0               3.600000E-09 
      TPHLTY  125.000000E-09  150.000000E-09    0               9.000000E-09 
      TPHLMX  250.000000E-09  300.000000E-09    0              24.000000E-09 


               D_LS08          D_LS32          
      TPLHMN    3.200000E-09    5.600000E-09 
      TPLHTY    8.000000E-09   14.000000E-09 
      TPLHMX   15.000000E-09   22.000000E-09 
      TPHLMN    4.000000E-09    5.600000E-09 
      TPHLTY   10.000000E-09   14.000000E-09 
      TPHLMX   20.000000E-09   22.000000E-09 


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D_CD4520B_2     D0_EFF          D_PLD_EFF       
  TPCLKQLHMN  115.000000E-09    0               0            
  TPCLKQLHTY  287.500000E-09    0               0            
  TPCLKQLHMX  460.000000E-09    0               0            
  TPCLKQHLMN  115.000000E-09    0               0            
  TPCLKQHLTY  287.500000E-09    0               0            
  TPCLKQHLMX  460.000000E-09    0               0            
   TPPCQLHMN  112.000000E-09    0               0            
   TPPCQLHTY  280.000000E-09    0               0            
   TPPCQLHMX  550.000000E-09    0               0            
   TPPCQHLMN  112.000000E-09    0               0            
   TPPCQHLTY  280.000000E-09    0               0            
   TPPCQHLMX  550.000000E-09    0               0            
    TWCLKLMN  200.000000E-09    0               0            
    TWCLKLTY  200.000000E-09    0               0            
    TWCLKLMX  200.000000E-09    0               0            
    TWCLKHMN  200.000000E-09    0               0            
    TWCLKHTY  200.000000E-09    0               0            
    TWCLKHMX  200.000000E-09    0               0            
     TWPCLMN  250.000000E-09    0               0            
     TWPCLTY  250.000000E-09    0               0            
     TWPCLMX  250.000000E-09    0               0            
   TSUDCLKMN    0               0               0            
   TSUDCLKTY    0               0               0            
   TSUDCLKMX    0               0               0            
 TSUPCCLKHMN    0               0               0            
 TSUPCCLKHTY    0               0               0            
 TSUPCCLKHMX    0               0               0            
    THDCLKMN    0               0               0            
    THDCLKTY    0               0               0            
    THDCLKMX    0               0               0            
  TSUCECLKMN    0               0               0            
  TSUCECLKTY    0               0               0            
  TSUCECLKMX    0               0               0            
   THCECLKMN    0               0               0            
   THCECLKTY    0               0               0            
   THCECLKMX    0               0               0            


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_4000B        IO_HC           IO_LS           
        INLD                                    3.500000E-12                 
        DRVL    0               1.443000E+03   87             157            
        DRVH    0               1.443000E+03   87             108            
       AtoD1                 AtoD_4000B      AtoD_HC         AtoD_LS         
       AtoD2                 AtoD_4000B_NX   AtoD_HC_NX      AtoD_LS_NX      
       AtoD3                 AtoD_4000B      AtoD_HC         AtoD_LS         
       AtoD4                 AtoD_4000B_NX   AtoD_HC_NX      AtoD_LS_NX      
       DtoA1 DtoA_STM        DtoA_4000B      DtoA_HC         DtoA_LS         
       DtoA2 DtoA_STM        DtoA_4000B      DtoA_HC         DtoA_LS         
       DtoA3 DtoA_STM        DtoA_4000B      DtoA_HC_E       DtoA_LS         
       DtoA4 DtoA_STM        DtoA_4000B      DtoA_HC_E       DtoA_LS         
    DIGPOWER                 CD4000_PWR                                      
      TSWHL1                    7.720000E-09    2.742000E-09    2.724000E-09 
      TSWHL2                    7.860000E-09    2.742000E-09    2.724000E-09 
      TSWHL3                    9.710000E-09    2.751000E-09    2.724000E-09 
      TSWHL4                    9.630000E-09    2.751000E-09    2.724000E-09 
      TSWLH1                    7.560000E-09    2.758000E-09    2.104000E-09 
      TSWLH2                    7.400000E-09    2.758000E-09    2.104000E-09 
      TSWLH3                    9.410000E-09    2.763000E-09    2.104000E-09 
      TSWLH4                    9.240000E-09    2.763000E-09    2.104000E-09 
       TPWRT  100.000000E+03  100.000000E+03    2.000000E-09  100.000000E+03 


               IO_PLD          IO_HC_DTOA      
       TPWRT  100.000000E+03  100.000000E+03 


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(    P)    0.0000  (   I0)     .1015  (   I1)     .1015  (  VCC)    5.0000      

( VREF)    0.0000  (N01900)    0.0000 (N01917)    0.0000 (N29993)    0.0000     

(N32959)    5.0000 (N33002)   -5.0000 (N55721)    0.0000 (RST_IN)    4.9975     

($G_DGND)    0.0000                   ($G_DPWR)    5.0000                       

(M_UN0001)     .0411                  (M_UN0002)    0.0000                      

(M_UN0003)    0.0000                  (M_UN0005)    2.4999                      

(M_UN0006)    2.4999                  (M_UN0007)    2.4999                      

(M_UN0008)    2.4999                  (M_UN0009)    2.6506                      

($G_CD4000_VDD)    5.0000             ($G_CD4000_VSS)    0.0000                 

(X$0_AtoD1.NORM)   -1.2500            (X$0_AtoD2.NORM)   -1.2500                

(X$0_AtoD3.NORM)   -1.2500            (X$0_AtoD4.NORM)   -1.2500                

(X$0_AtoD5.NORM)   -1.2500            (X$P_AtoD1.NORM)   -1.2500                

(X$P_AtoD3.NORM)   -1.2500            (X$P_AtoD4.NORM)   -1.2500                

(X$VCC_AtoD1.NORM)    1.2500          (X$VCC_AtoD2.NORM)    1.2500              

(X$I0_DtoA1.DGND_OL)     .1014        (X$I0_DtoA1.DPWR_OH)    3.4493            

(X$I1_DtoA1.DGND_OL)     .1014        (X$I1_DtoA1.DPWR_OH)    3.4493            

(X$M_UN0005_AtoD1.NORM)-62.49E-06     (X$M_UN0006_AtoD1.NORM)-62.49E-06         

(X$M_UN0007_AtoD1.NORM)-62.49E-06     (X$M_UN0008_AtoD1.NORM)-62.49E-06         

(X$N55721_DtoA1.DRVGND)    0.0000     (X$N55721_DtoA1.DRVPWR)    0.0000         

(X$N55721_DtoA1.X1.DRVN)    0.0000    (X$N55721_DtoA1.X1.DRVP)    0.0000        

(X$RST_IN_DtoA1.DGND_OL)     .0022    (X$RST_IN_DtoA1.DPWR_OH)    4.9975        

(X$M_UN0001_DtoA1.DRVGND)     .0411   (X$M_UN0001_DtoA1.DRVPWR)    4.9692       

(X$M_UN0009_DtoA1.DRVGND)    1.2048   (X$M_UN0009_DtoA1.DRVPWR)    4.0964       

(X$M_UN0001_DtoA1.X1.DRVN)     .0015  (X$M_UN0001_DtoA1.X1.DRVP)     .0020      

(X$M_UN0009_DtoA1.X1.DRVN)     .0015  (X$M_UN0009_DtoA1.X1.DRVP)     .0020      

(X$0_AtoD1.XNORM.THRESHOLD)    1.5000 (X$0_AtoD2.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD3.XNORM.THRESHOLD)    1.5000 (X$0_AtoD4.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD5.XNORM.THRESHOLD)    1.5000 (X$P_AtoD1.XNORM.THRESHOLD)    1.5000     

(X$P_AtoD3.XNORM.THRESHOLD)    1.5000 (X$P_AtoD4.XNORM.THRESHOLD)    1.5000     

(X$VCC_AtoD1.XNORM.THRESHOLD)    1.5000                                         

(X$VCC_AtoD2.XNORM.THRESHOLD)    1.5000                                         

(X$M_UN0005_AtoD1.XNORM.THRESHOLD)    1.5000                                    

(X$M_UN0006_AtoD1.XNORM.THRESHOLD)    1.5000                                    

(X$M_UN0007_AtoD1.XNORM.THRESHOLD)    1.5000                                    

(X$M_UN0008_AtoD1.XNORM.THRESHOLD)    1.5000             



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(X_CNTB.4QB) : X   (      Q7) : X     (     NS1) : 1     (M_UN0006$AtoD) : X    

(      Q4) : X     (X_STATEBUFF.Q4) : 0                  (X_STATEBUFF.D4) : 0   

(N55721$DtoA) : X  (X_CNTB.3QB) : X   (  N07888) : 0     (      Q1) : X         

(X_STATEBUFF.Q1) : 0                  ( RST_CNT) : 0     (X_STATEBUFF.D1) : 1   

(RST_IN$DtoA) : 1  (X_CNTB.4Q) : X    (M_UN0001$DtoA) : 0                       

(  N38287) : 1     (X_CNTA.2QB) : X   (      S2) : 0     (  N70073) : X         

(  P$AtoD) : 0     (  N18350) : 0     (M_UN0005$AtoD) : X                       

(X_STATEBUFF.TOD4) : 0                (      N0) : 1     ( P$AtoD4) : 0         

(  N08053) : 0     ( 0$AtoD5) : 0     (X_CNTA.CLR) : 1   (  N08158) : 1         

(X_CNTA.CK1) : 1   (X_STATEBUFF.TOD1) : 1                ( I1$DtoA) : 0         

(  N66538) : 1     (X_CNTB.1QB) : X   (X_CNTB.2Q) : X    (X_CNTB.CK4) : X       

(X_CNTA.CK2) : 1   (   $D_HI) : 1     ( P$AtoD2) : 0     ( 0$AtoD3) : 0         

(X_CNTB.CK1) : X   (X_CNTB.END) : X   (  N04842) : 1     (     NS2) : 1         

(  N70069) : 1     (  N05072) : 1     (X_CNTA.4Q) : X    (      Q5) : X         

(M_UN0004) : X     (X_STATEBUFF.RESET) : 1               (X_CNTB.3Q) : X        

(M_UN0009$DtoA) : X                   (      Q2) : X     (X_STATEBUFF.Q2) : 0   

(X_STATEBUFF.D2) : 0                  (X_CNTA.CK1B) : 0  (  N67294) : 0         

(X_CNTB.2QB) : X   (      S0) : 0     (    MEAS) : 0     (  N07954) : 0         

(X_CNTA.2Q) : X    (      N1) : 0     (X_STATEBUFF.TOD2) : 0                    

(X_STATEBUFF.IN_EN) : 1               (  0$AtoD) : 0     (X_CNTB.CLR) : 1       

(VCC$AtoD2) : 1    (X_CNTA.CK3) : 1   ( P$AtoD3) : 0     (   $D_NC) : Z         

(X_CNTB.CK2) : X   (X_CNTA.CK4) : 1   (  N04762) : 0     (X_CNTA.4QB) : X       

(X_CNTA.3Q) : X    (X_STATEBUFF.G1) : 0                  (  N18619) : 0         

(X_CNTB.1Q) : X    (      Q6) : X     (  N73522) : 1     (X_CNTA.END) : X       

(  N46973) : 0     (     NS0) : 1     (X_CNTA.3QB) : X   (X_CNTB.CK1B) : X      

(      Q3) : X     (X_STATEBUFF.Q3) : 0                  (X_STATEBUFF.D3) : 0   

(RST_IN$AtoD) : 1  (M_UN0007$AtoD) : X                   (      Q0) : X         

(VCC$AtoD) : 1     (       A) : X     (      WR) : 1     (  N07900) : 0         

(     CLK) : 1     (X_CNTB.CLKB) : 1  (      S1) : 0     (  N17188) : 0         

(X_STATEBUFF.OUT_DIS) : 0             (      N2) : 0     (  N66545) : 1         

(       T) : 0     (X_STATEBUFF.CLK) : 1                 (X_STATEBUFF.TOD3) : 0 

(X_STATEBUFF.M) : 1                   (X_CNTA.1QB) : X   ( 0$AtoD4) : 0         

(M_UN0008$AtoD) : X                   (  N74185) : 0     (X_STATEBUFF.N) : 1    

(X_CNTA.1Q) : X    (X_CNTA.CLKB) : 0  (X_CNTB.CK3) : X   ( I0$DtoA) : 0         

(  N07969) : 0     (  N17461) : 0     (X_STATEBUFF.RST) : 0                     

( 0$AtoD2) : 0     (  N69586) : 1     (X_STATEBUFF.G2) : 0                      

(  N69974) : 0     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V0         0.000E+00
    V_V4        -1.500E-07
    V_Vref       8.445E-10
    V_Vin       -8.445E-10
    X$DIGIFPWR.VDPWR  -1.219E-04
    X$DIGIFPWR.VDGND  -2.300E-04
    X$CD4000_PWR.VVDD  -1.874E-03
    X$CD4000_PWR.VVSS  -5.250E-06

    TOTAL POWER DISSIPATION   9.98E-03  WATTS


**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     SIMULATION ERRORS


******************************************************************************




DIGITAL Message ID#1 (WARNING):
GLITCH Hazard at time 506ns
  Device: X_U17A.U1
  NODEs: T (IN1) => N08158 (OUT1)  
  Pulse width is  5.000E-09
 Noise Margin (tpwrt) is  2.000E-09
 Propagation Delay is  9.000E-09



          JOB CONCLUDED

**** 08/31/21 10:10:16 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-5"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\5.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =         .61
  Total job time (using Solver 1)   =         .11
