---
# Feel free to add content and custom Front Matter to this file.
# To modify the layout, see https://jekyllrb.com/docs/themes/#overriding-theme-defaults
title : VHDL Examples
layout: home
---

* TOC
{:toc}

What is VHDL
-----------

VHDL stands for Very High Speed Integrated Circuit Hardware Description
Language. It's used for the design and development of FPGAs and ASICs.
This repo contains some examples of basic building blocks.

Prerequesites
-------------

This project uses the [GHDL](http://ghdl.free.fr/site/pmwiki.php) and the
[GTK Wave](http://gtkwave.sourceforge.net/) waveform viewer.

How to Run
----------

There's a compile for each component in the `sim` folder. Pick a script and
run it.  The run the common `sim.script`.  To view the results run the
`view_waves.script`.


