// Seed: 1292286345
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4
);
  timeunit 1ps;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    output supply0 id_9,
    output wand id_10,
    output wor id_11,
    input wire id_12,
    input wire id_13,
    input tri0 id_14,
    inout supply1 id_15,
    input supply0 id_16,
    input supply1 id_17
);
  wire id_19;
  assign id_11 = -1;
  wire id_20;
  logic [-1 'd0 : 1] id_21;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_2,
      id_16,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
