==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.4
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 1ns.
@I [HLS-10] Setting target device to 'xc3s200avq100-5'
@I [SYN-201] Setting up clock 'default' with a period of 1ns.
@I [HLS-10] Importing test bench file 'oil_plainc_hls/src/test.c' ... 
@I [HLS-10] Analyzing design file 'oil_plainc_hls/src/oil.c' ... 
@I [HLS-10] Analyzing design file 'oil_plainc_hls/src/nfa_file.c' ... 
@I [HLS-10] Analyzing design file 'oil_plainc_hls/src/nfa.c' ... 
@I [HLS-10] Analyzing design file 'oil_plainc_hls/src/bitset.c' ... 
oil_plainc_hls/src/bitset.c:56:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all loops for pipelining in function '_bsf32_hw' (oil_plainc_hls/src/bitset.c:48).
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitset_clear' (oil_plainc_hls/src/bitset.c:72).
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitset_union' (oil_plainc_hls/src/bitset.c:150).
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitset_intersect' (oil_plainc_hls/src/bitset.c:160).
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitset_any' (oil_plainc_hls/src/bitset.c:170).
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitset_first' (oil_plainc_hls/src/bitset.c:189).
@I [XFORM-502] Unrolling all loops for pipelining in function 'bitset_next' (oil_plainc_hls/src/bitset.c:208).
@I [XFORM-502] Unrolling all loops for pipelining in function 'nfa_accept_samples_generic_hw' (oil_plainc_hls/src/nfa.c:333).
@I [XFORM-502] Unrolling all loops for pipelining in function 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:267).
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:52) in function '_bsf32_hw' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:75) in function 'bitset_clear' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:153) in function 'bitset_union' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:163) in function 'bitset_intersect' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:173) in function 'bitset_any' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:194) in function 'bitset_first' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (oil_plainc_hls/src/bitset.c:222) in function 'bitset_next' completely.
@W [XFORM-503] Cannot unroll loop 'Loop-1' (oil_plainc_hls/src/nfa.c:375) in function 'nfa_accept_samples_generic_hw' completely: variable loop bound.
@W [XFORM-503] Cannot unroll loop 'Loop-1' (oil_plainc_hls/src/nfa.c:281) in function 'nfa_accept_sample': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'Loop-1.1' (oil_plainc_hls/src/nfa.c:291) in function 'nfa_accept_sample' completely: variable loop bound.
@I [XFORM-102] Partitioning array 'next.buckets' (oil_plainc_hls/src/nfa.c:273) automatically.
@I [XFORM-102] Partitioning array 'current.buckets' (oil_plainc_hls/src/nfa.c:274) automatically.
@I [XFORM-102] Partitioning array 'tmp.buckets' (oil_plainc_hls/src/nfa.c:275) automatically.
@I [XFORM-602] Inlining function 'bitset_clear' into 'bitset_init' (oil_plainc_hls/src/bitset.c:84) automatically.
@I [XFORM-602] Inlining function 'bsf32' into 'bitset_first' (oil_plainc_hls/src/bitset.c:199) automatically.
@I [XFORM-602] Inlining function 'nfa_get_symbols' into 'nfa_get_sucessors' (oil_plainc_hls/src/nfa.c:97) automatically.
@I [XFORM-602] Inlining function 'bsf32' into 'bitset_next' (oil_plainc_hls/src/bitset.c:218) automatically.
@I [XFORM-602] Inlining function 'bitset_init' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:277) automatically.
@I [XFORM-602] Inlining function 'bitset_clear' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:286) automatically.
@I [XFORM-602] Inlining function 'bitset_first' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:291) automatically.
@I [XFORM-602] Inlining function 'bitset_end' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:291) automatically.
@I [XFORM-602] Inlining function 'bitset_element' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:295) automatically.
@I [XFORM-602] Inlining function 'nfa_get_sucessors' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:296) automatically.
@I [XFORM-602] Inlining function 'bitset_union' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:297) automatically.
@I [XFORM-602] Inlining function 'bitset_intersect' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:309) automatically.
@I [XFORM-602] Inlining function 'bitset_any' into 'nfa_accept_sample' (oil_plainc_hls/src/nfa.c:310) automatically.
@I [XFORM-602] Inlining function 'sample_iterator_equals' into 'nfa_accept_samples_generic_hw' (oil_plainc_hls/src/nfa.c:375) automatically.
@I [HLS-111] Elapsed time: 28.288 seconds; current memory usage: 63.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'nfa_accept_samples_generic_hw' ...
@W [SYN-103] Legalizing function name '_bsf32_hw' to 'p_bsf32_hw'.
@W [RTGEN-101] Legalizing port name '_bsf32_hw/bus' to '_bsf32_hw/bus_r'.
@W [RTGEN-101] Legalizing port name 'nfa_accept_sample/length' to 'nfa_accept_sample/length_r'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sample_iterator_get_offset' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (1.16ns) of 'add' operation ('offset', oil_plainc_hls/src/nfa.c:261) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
@I [SCHED-61] Pipelining function 'sample_iterator_get_offset'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 19.
@W [SCHED-21] Estimated clock period (1.16ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
@W [SCHED-21] The critical path consists of the following:
	'add' operation ('offset', oil_plainc_hls/src/nfa.c:261) (1.16 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 63.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sample_iterator_get_offset' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 63.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'nfa_get_initials' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'nfa_get_initials'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'nfa_initials_buckets' (oil_plainc_hls/src/nfa.c:58) and bus request on port 'nfa_initials_buckets' (oil_plainc_hls/src/nfa.c:58).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 63.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'nfa_get_initials' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.062 seconds; current memory usage: 63.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'p_bsf32_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function '_bsf32_hw'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.219 seconds; current memory usage: 64 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'p_bsf32_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.172 seconds; current memory usage: 63.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'bitset_next' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (3.45ns) of 'icmp' operation ('tmp_3', oil_plainc_hls/src/bitset.c:216) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
@I [SCHED-61] Pipelining function 'bitset_next'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@W [SCHED-21] Estimated clock period (3.45ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
@W [SCHED-21] The critical path consists of the following:
	'icmp' operation ('tmp_3', oil_plainc_hls/src/bitset.c:216) (3.45 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.219 seconds; current memory usage: 64.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'bitset_next' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 64.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'nfa_get_finals' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'nfa_get_finals'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'nfa_finals_buckets' (oil_plainc_hls/src/nfa.c:84) and bus request on port 'nfa_finals_buckets' (oil_plainc_hls/src/nfa.c:84).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 65.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'nfa_get_finals' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.188 seconds; current memory usage: 65.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'nfa_accept_sample' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (3.45ns) of 'icmp' operation ('tmp_17_i', oil_plainc_hls/src/bitset.c:197->oil_plainc_hls/src/nfa.c:291) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@W [SCHED-21] Estimated clock period (3.45ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
@W [SCHED-21] The critical path consists of the following:
	'icmp' operation ('tmp_17_i', oil_plainc_hls/src/bitset.c:197->oil_plainc_hls/src/nfa.c:291) (3.45 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.203 seconds; current memory usage: 64.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'nfa_accept_sample' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.203 seconds; current memory usage: 64.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sample_iterator_next' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (3.18ns) of 'icmp' operation ('tmp_1', oil_plainc_hls/src/nfa.c:242) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
@I [SCHED-61] Pipelining function 'sample_iterator_next'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@W [SCHED-21] Estimated clock period (3.18ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
@W [SCHED-21] The critical path consists of the following:
	'icmp' operation ('tmp_1', oil_plainc_hls/src/nfa.c:242) (3.18 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.297 seconds; current memory usage: 64.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sample_iterator_next' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 64.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'nfa_accept_samples_generic_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (3.18ns) of 'call' operation ('call_ret', oil_plainc_hls/src/nfa.c:375) to 'sample_iterator_next' exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@W [SCHED-21] Estimated clock period (3.18ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('call_ret', oil_plainc_hls/src/nfa.c:375) to 'sample_iterator_next' (3.18 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 65.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'nfa_accept_samples_generic_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.235 seconds; current memory usage: 65.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sample_iterator_get_offset' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_stride_dataout' to 0.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_begin_dataout' to 0.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_req_din' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_samples_req_din' to 0.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_req_full_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_req_write' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_samples_req_write' to 0.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_rsp_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_rsp_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_samples_rsp_read' to 0.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_address' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_samples_address' to 0.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_datain' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_dataout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_samples_dataout' to 0.
@W [RTGEN-101] Port 'sample_iterator_get_offset/indices_samples_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_get_offset/indices_samples_size' to 0.
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_32ns_32ns_32_8': 1 instance(s).
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_mul_16ns_8ns_24_9': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'sample_iterator_get_offset'.
@I [HLS-111] Elapsed time: 0.296 seconds; current memory usage: 65.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'nfa_get_initials' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'nfa_get_initials/nfa_initials_buckets_dataout' to 0.
@I [RTGEN-100] Finished creating RTL model for 'nfa_get_initials'.
@I [HLS-111] Elapsed time: 0.313 seconds; current memory usage: 65.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'p_bsf32_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'p_bsf32_hw'.
@I [HLS-111] Elapsed time: 0.297 seconds; current memory usage: 66.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'bitset_next' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_32ns_32s_32_8': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'bitset_next'.
@I [HLS-111] Elapsed time: 0.64 seconds; current memory usage: 67.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'nfa_get_finals' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'nfa_get_finals/nfa_finals_buckets_dataout' to 0.
@I [RTGEN-100] Finished creating RTL model for 'nfa_get_finals'.
@I [HLS-111] Elapsed time: 0.391 seconds; current memory usage: 67.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'nfa_accept_sample' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'nfa_accept_sample/nfa_forward_buckets_dataout' to 0.
@W [RTGEN-101] Setting dangling out port 'nfa_accept_sample/sample_dataout' to 0.
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_14ns_14ns_14_4': 1 instance(s).
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_16ns_16ns_16_4': 1 instance(s).
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_32ns_32ns_32_8': 2 instance(s).
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_6ns_6ns_6_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_mul_8ns_6ns_14_9': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'nfa_accept_sample'.
@I [HLS-111] Elapsed time: 0.281 seconds; current memory usage: 68.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sample_iterator_next' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_samples_dataout' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_req_din' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_begin_req_din' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_req_full_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_req_write' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_begin_req_write' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_rsp_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_rsp_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_begin_rsp_read' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_address' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_begin_address' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_datain' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_dataout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_begin_dataout' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_begin_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_begin_size' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_req_din' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_stride_req_din' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_req_full_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_req_write' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_stride_req_write' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_rsp_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_rsp_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_stride_rsp_read' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_address' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_stride_address' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_datain' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_dataout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_stride_dataout' to 0.
@W [RTGEN-101] Port 'sample_iterator_next/indices_stride_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'sample_iterator_next/indices_stride_size' to 0.
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_16ns_16ns_16_4': 2 instance(s).
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_17ns_17s_17_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'sample_iterator_next'.
@I [HLS-111] Elapsed time: 0.719 seconds; current memory usage: 69.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'nfa_accept_samples_generic_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/nfa_initials_buckets' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/nfa_finals_buckets' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/nfa_forward_buckets' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/nfa_backward_buckets' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/nfa_symbols' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/sample_buffer' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/sample_buffer_length' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/sample_length' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/indices_begin' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/indices_samples' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/indices_stride' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/i_size' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/begin_index' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/begin_sample' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/end_index' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/end_sample' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/stop_on_first' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nfa_accept_samples_generic_hw/accept' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'nfa_accept_samples_generic_hw' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'nfa_accept_samples_generic_hw/i_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'nfa_accept_samples_generic_hw_add_32ns_32ns_32_8': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'nfa_accept_samples_generic_hw'.
@I [HLS-111] Elapsed time: 0.547 seconds; current memory usage: 70.2 MB.
@I [RTMG-282] Generating pipelined core: 'nfa_accept_samples_generic_hw_mul_16ns_8ns_24_9_MulnS_0'
@I [RTMG-283] Generating pipelined adder/subtractor : 'nfa_accept_samples_generic_hw_add_32ns_32ns_32_8_AddSubnS_0'
@I [RTMG-283] Generating pipelined adder/subtractor : 'nfa_accept_samples_generic_hw_add_32ns_32s_32_8_AddSubnS_1'
@I [RTMG-283] Generating pipelined adder/subtractor : 'nfa_accept_samples_generic_hw_add_16ns_16ns_16_4_AddSubnS_2'
@I [RTMG-283] Generating pipelined adder/subtractor : 'nfa_accept_samples_generic_hw_add_6ns_6ns_6_2_AddSubnS_3'
@I [RTMG-282] Generating pipelined core: 'nfa_accept_samples_generic_hw_mul_8ns_6ns_14_9_MulnS_1'
@I [RTMG-283] Generating pipelined adder/subtractor : 'nfa_accept_samples_generic_hw_add_14ns_14ns_14_4_AddSubnS_4'
@I [RTMG-283] Generating pipelined adder/subtractor : 'nfa_accept_samples_generic_hw_add_17ns_17s_17_4_AddSubnS_5'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'nfa_accept_samples_generic_hw'.
@I [WVHDL-304] Generating RTL VHDL for 'nfa_accept_samples_generic_hw'.
@I [WVLOG-307] Generating RTL Verilog for 'nfa_accept_samples_generic_hw'.
@I [HLS-112] Total elapsed time: 36.770 seconds; peak memory usage: 70.2 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
