<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c9e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7003.69 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6905.46 --|
|-- Mem Ch  2: Reads (MB/s):  6616.00 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7505.93 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6616.00 --||-- NODE 1 Mem Read (MB/s) :  7003.69 --|
|-- NODE 0 Mem Write(MB/s) :  7505.93 --||-- NODE 1 Mem Write(MB/s) :  6905.46 --|
|-- NODE 0 P. Write (T/s):     102213 --||-- NODE 1 P. Write (T/s):      97841 --|
|-- NODE 0 Memory (MB/s):    14121.93 --||-- NODE 1 Memory (MB/s):    13909.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13619.69                --|
            |--                System Write Throughput(MB/s):      14411.39                --|
            |--               System Memory Throughput(MB/s):      28031.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5dc7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      14 K       312      20 M   164 M    504       0     702 K
 1     100 M       437 K    30 M   162 M    163 M     0     593 K
-----------------------------------------------------------------------
 *     100 M       438 K    51 M   327 M    163 M     0    1296 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.98        Core1: 30.67        
Core2: 51.54        Core3: 26.53        
Core4: 36.23        Core5: 44.27        
Core6: 29.89        Core7: 28.02        
Core8: 57.35        Core9: 62.31        
Core10: 55.89        Core11: 49.06        
Core12: 26.91        Core13: 54.86        
Core14: 76.02        Core15: 63.83        
Core16: 65.48        Core17: 26.53        
Core18: 25.55        Core19: 39.20        
Core20: 25.41        Core21: 36.66        
Core22: 65.54        Core23: 58.31        
Core24: 58.78        Core25: 19.19        
Core26: 83.33        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.03
Socket1: 35.83
DDR read Latency(ns)
Socket0: 164.97
Socket1: 163.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.58        Core1: 45.96        
Core2: 32.99        Core3: 23.61        
Core4: 47.97        Core5: 61.67        
Core6: 30.58        Core7: 23.02        
Core8: 55.91        Core9: 61.36        
Core10: 50.23        Core11: 53.48        
Core12: 31.69        Core13: 50.15        
Core14: 48.80        Core15: 70.27        
Core16: 64.90        Core17: 22.98        
Core18: 22.19        Core19: 38.15        
Core20: 21.41        Core21: 36.38        
Core22: 62.84        Core23: 60.52        
Core24: 56.75        Core25: 21.49        
Core26: 74.28        Core27: 24.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.56
Socket1: 34.25
DDR read Latency(ns)
Socket0: 176.93
Socket1: 160.12
irq_total: 272049.448179049
cpu_total: 29.87
cpu_0: 47.71
cpu_1: 4.12
cpu_2: 9.83
cpu_3: 51.50
cpu_4: 37.61
cpu_5: 2.19
cpu_6: 20.60
cpu_7: 27.11
cpu_8: 19.34
cpu_9: 6.71
cpu_10: 51.96
cpu_11: 2.46
cpu_12: 9.44
cpu_13: 53.89
cpu_14: 5.65
cpu_15: 7.97
cpu_16: 86.58
cpu_17: 25.25
cpu_18: 41.73
cpu_19: 24.72
cpu_20: 32.36
cpu_21: 66.98
cpu_22: 66.98
cpu_23: 41.06
cpu_24: 5.98
cpu_25: 26.51
cpu_26: 8.97
cpu_27: 51.16
enp130s0f0_rx_packets_phy: 673933
enp130s0f1_rx_packets_phy: 624029
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1297962
enp130s0f0_rx_bytes_phy: 5430667174
enp130s0f1_rx_bytes_phy: 4939717488
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10370384662
enp130s0f0_tx_packets: 415798
enp130s0f1_tx_packets: 418724
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 834522
enp130s0f0_tx_packets_phy: 476001
enp130s0f1_tx_packets_phy: 477730
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 953731
enp130s0f0_tx_bytes_phy: 3242869825
enp130s0f1_tx_bytes_phy: 3246856446
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6489726271
enp130s0f0_rx_packets: 673932
enp130s0f1_rx_packets: 624037
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1297969
enp130s0f0_tx_bytes: 3237327458
enp130s0f1_tx_bytes: 3241364889
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6478692347
enp130s0f0_rx_bytes: 5394569582
enp130s0f1_rx_bytes: 4909256795
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10303826377


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.59        Core1: 41.27        
Core2: 44.93        Core3: 20.07        
Core4: 42.46        Core5: 46.88        
Core6: 30.36        Core7: 20.43        
Core8: 55.91        Core9: 56.76        
Core10: 53.91        Core11: 45.46        
Core12: 30.84        Core13: 28.00        
Core14: 49.26        Core15: 60.32        
Core16: 61.66        Core17: 21.43        
Core18: 20.42        Core19: 33.83        
Core20: 21.20        Core21: 25.35        
Core22: 61.32        Core23: 56.93        
Core24: 35.08        Core25: 19.76        
Core26: 68.22        Core27: 22.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.07
Socket1: 26.97
DDR read Latency(ns)
Socket0: 164.23
Socket1: 173.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 38.53        
Core2: 45.33        Core3: 23.83        
Core4: 30.79        Core5: 51.94        
Core6: 28.67        Core7: 23.29        
Core8: 59.41        Core9: 52.49        
Core10: 58.36        Core11: 43.65        
Core12: 31.16        Core13: 27.47        
Core14: 56.45        Core15: 54.23        
Core16: 62.35        Core17: 23.04        
Core18: 22.23        Core19: 32.20        
Core20: 23.92        Core21: 24.30        
Core22: 62.67        Core23: 52.19        
Core24: 60.48        Core25: 17.13        
Core26: 75.17        Core27: 22.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.48
Socket1: 26.80
DDR read Latency(ns)
Socket0: 154.14
Socket1: 184.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.99        Core1: 39.21        
Core2: 49.25        Core3: 26.27        
Core4: 33.17        Core5: 39.12        
Core6: 28.78        Core7: 24.52        
Core8: 57.59        Core9: 56.20        
Core10: 58.24        Core11: 41.54        
Core12: 31.82        Core13: 36.61        
Core14: 54.92        Core15: 56.46        
Core16: 64.27        Core17: 24.52        
Core18: 23.52        Core19: 33.65        
Core20: 25.63        Core21: 33.56        
Core22: 64.88        Core23: 53.98        
Core24: 62.93        Core25: 17.73        
Core26: 85.73        Core27: 23.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.74
Socket1: 31.11
DDR read Latency(ns)
Socket0: 157.23
Socket1: 172.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.09        Core1: 39.98        
Core2: 45.78        Core3: 23.83        
Core4: 44.61        Core5: 46.34        
Core6: 29.31        Core7: 23.15        
Core8: 56.15        Core9: 63.78        
Core10: 52.97        Core11: 52.42        
Core12: 27.00        Core13: 44.13        
Core14: 47.33        Core15: 57.03        
Core16: 63.18        Core17: 23.50        
Core18: 22.01        Core19: 38.11        
Core20: 22.30        Core21: 40.50        
Core22: 62.67        Core23: 49.94        
Core24: 55.40        Core25: 21.18        
Core26: 72.45        Core27: 23.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.67
Socket1: 33.29
DDR read Latency(ns)
Socket0: 168.21
Socket1: 164.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24620
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419418910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419432610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209723412; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209723412; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209938502; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209938502; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008243668; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5510849; Consumed Joules: 336.36; Watts: 55.98; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1540638; Consumed DRAM Joules: 23.57; DRAM Watts: 3.92
S1P0; QPIClocks: 14419613466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419618366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209912110; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209912110; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209827138; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209827138; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008290894; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5342418; Consumed Joules: 326.08; Watts: 54.27; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1586905; Consumed DRAM Joules: 24.28; DRAM Watts: 4.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6163
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.28   0.48    0.99      31 M     38 M    0.17    0.31    0.02    0.03     3136     3522      285     65
   1    1     0.02   0.44   0.04    0.60    1033 K   2274 K    0.55    0.15    0.01    0.01      168       27       26     62
   2    0     0.06   0.60   0.09    0.64    3071 K   3554 K    0.14    0.32    0.01    0.01      336       59      170     64
   3    1     0.24   0.35   0.69    1.20      25 M     36 M    0.30    0.44    0.01    0.01     4872     1710      426     62
   4    0     0.08   0.32   0.25    0.69      26 M     32 M    0.17    0.29    0.03    0.04     2128     3531      110     65
   5    1     0.00   0.65   0.01    0.61     218 K    347 K    0.37    0.17    0.01    0.01       56       11        5     62
   6    0     0.12   0.64   0.18    0.63    4738 K   8279 K    0.43    0.45    0.00    0.01      168      290      105     65
   7    1     0.05   0.25   0.21    0.65      14 M     20 M    0.30    0.54    0.03    0.04     4424     1533        5     62
   8    0     0.10   0.63   0.15    0.62    6693 K   7289 K    0.08    0.32    0.01    0.01      392      229      149     64
   9    1     0.04   0.40   0.09    0.68    2685 K   2895 K    0.07    0.08    0.01    0.01        0       18       63     61
  10    0     0.09   0.14   0.60    1.12      88 M    102 M    0.14    0.21    0.10    0.12     4368    13368        1     63
  11    1     0.02   1.60   0.01    0.74     338 K    455 K    0.26    0.29    0.00    0.00        0        6       13     61
  12    0     0.07   0.67   0.11    0.63    2092 K   3630 K    0.42    0.33    0.00    0.01      112       65       28     64
  13    1     0.12   0.17   0.69    1.20      38 M     52 M    0.28    0.42    0.03    0.04     3584      336     2165     60
  14    0     0.05   0.54   0.09    0.60    3821 K   4177 K    0.09    0.20    0.01    0.01      336      249       16     64
  15    1     0.05   0.49   0.10    0.65    3563 K   3962 K    0.10    0.14    0.01    0.01       56       46        6     61
  16    0     0.08   0.08   1.07    1.20     147 M    167 M    0.12    0.16    0.18    0.20     7280       46    16212     62
  17    1     0.04   0.24   0.18    0.61      13 M     19 M    0.32    0.55    0.03    0.05     4256     1362        8     62
  18    0     0.09   0.25   0.38    0.88      22 M     30 M    0.27    0.46    0.02    0.03     6160     4706      457     64
  19    1     0.14   0.69   0.20    0.62    6810 K   9520 K    0.28    0.44    0.00    0.01      224      169       49     62
  20    0     0.04   0.18   0.22    0.65      17 M     24 M    0.28    0.50    0.05    0.06     5936     4547       32     64
  21    1     0.18   0.22   0.82    1.20      40 M     60 M    0.32    0.43    0.02    0.03     5320     1532     1495     61
  22    0     0.09   0.11   0.85    1.20     100 M    114 M    0.12    0.20    0.11    0.12     4872        6    16224     64
  23    1     0.11   0.34   0.34    0.81      45 M     54 M    0.16    0.22    0.04    0.05     1792     2934        0     62
  24    0     0.03   0.43   0.06    0.60    1997 K   2308 K    0.13    0.07    0.01    0.01       56        4       13     65
  25    1     0.03   0.20   0.17    0.61      11 M     16 M    0.32    0.61    0.03    0.05     3696     1502        7     61
  26    0     0.06   0.48   0.12    0.66    4768 K   5086 K    0.06    0.20    0.01    0.01      112       31      220     65
  27    1     0.16   0.25   0.65    1.19      21 M     39 M    0.46    0.56    0.01    0.02     1288       52      845     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.23   0.33    0.93     462 M    543 M    0.15    0.25    0.04    0.05    35392    30653    34022     57
 SKT    1     0.09   0.29   0.30    0.95     224 M    319 M    0.30    0.45    0.02    0.03    29736    11238     5113     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.26   0.32    0.94     687 M    863 M    0.20    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   89 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.70 %

 C1 core residency: 50.33 %; C3 core residency: 2.25 %; C6 core residency: 13.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       32 G     32 G   |   33%    33%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  144 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.70    36.83     277.18      19.14         233.14
 SKT   1    35.04    35.77     278.02      20.99         279.21
---------------------------------------------------------------------------------------------------------------
       *    67.74    72.60     555.20      40.13         246.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6337
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2689.66 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  2575.63 --|
|-- Mem Ch  2: Reads (MB/s):  7643.53 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7879.35 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7643.53 --||-- NODE 1 Mem Read (MB/s) :  2689.66 --|
|-- NODE 0 Mem Write(MB/s) :  7879.35 --||-- NODE 1 Mem Write(MB/s) :  2575.63 --|
|-- NODE 0 P. Write (T/s):     112551 --||-- NODE 1 P. Write (T/s):      41607 --|
|-- NODE 0 Memory (MB/s):    15522.88 --||-- NODE 1 Memory (MB/s):     5265.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10333.19                --|
            |--                System Write Throughput(MB/s):      10454.98                --|
            |--               System Memory Throughput(MB/s):      20788.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6470
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8136          60      17 M   118 M   2028       0     543 K
 1      91 M       269 K    19 M   137 M    121 M     0     409 K
-----------------------------------------------------------------------
 *      91 M       269 K    36 M   256 M    121 M     0     952 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.56        Core1: 28.94        
Core2: 49.29        Core3: 19.20        
Core4: 36.39        Core5: 35.33        
Core6: 64.68        Core7: 20.44        
Core8: 45.48        Core9: 43.71        
Core10: 82.98        Core11: 43.75        
Core12: 35.99        Core13: 42.82        
Core14: 38.65        Core15: 38.68        
Core16: 74.49        Core17: 20.07        
Core18: 19.31        Core19: 20.91        
Core20: 18.94        Core21: 31.84        
Core22: 91.05        Core23: 62.16        
Core24: 76.38        Core25: 24.07        
Core26: 74.30        Core27: 33.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.56
Socket1: 36.36
DDR read Latency(ns)
Socket0: 172.33
Socket1: 644.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.75        Core1: 28.72        
Core2: 66.62        Core3: 18.86        
Core4: 35.63        Core5: 44.12        
Core6: 58.63        Core7: 20.30        
Core8: 44.06        Core9: 48.19        
Core10: 81.97        Core11: 59.35        
Core12: 33.41        Core13: 42.12        
Core14: 38.93        Core15: 39.18        
Core16: 74.31        Core17: 20.55        
Core18: 19.18        Core19: 20.40        
Core20: 18.13        Core21: 31.46        
Core22: 90.63        Core23: 62.10        
Core24: 78.15        Core25: 24.28        
Core26: 78.89        Core27: 34.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.91
Socket1: 36.43
DDR read Latency(ns)
Socket0: 171.70
Socket1: 632.58
irq_total: 213638.309588192
cpu_total: 22.88
cpu_0: 30.63
cpu_1: 3.99
cpu_2: 9.97
cpu_3: 18.47
cpu_4: 26.91
cpu_5: 1.46
cpu_6: 6.64
cpu_7: 19.00
cpu_8: 34.55
cpu_9: 5.32
cpu_10: 58.74
cpu_11: 1.06
cpu_12: 1.79
cpu_13: 44.32
cpu_14: 7.64
cpu_15: 8.17
cpu_16: 69.24
cpu_17: 16.48
cpu_18: 26.11
cpu_19: 7.64
cpu_20: 26.31
cpu_21: 47.97
cpu_22: 40.07
cpu_23: 43.65
cpu_24: 15.35
cpu_25: 26.51
cpu_26: 7.24
cpu_27: 35.08
enp130s0f0_rx_packets: 475669
enp130s0f1_rx_packets: 435449
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 911118
enp130s0f0_tx_packets_phy: 393903
enp130s0f1_tx_packets_phy: 399304
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 793207
enp130s0f0_tx_bytes_phy: 2845314723
enp130s0f1_tx_bytes_phy: 2843974090
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5689288813
enp130s0f0_rx_bytes: 3972236835
enp130s0f1_rx_bytes: 3454082580
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7426319415
enp130s0f0_rx_bytes_phy: 3998003553
enp130s0f1_rx_bytes_phy: 3470846669
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7468850222
enp130s0f0_rx_packets_phy: 475644
enp130s0f1_rx_packets_phy: 435467
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 911111
enp130s0f0_tx_packets: 340311
enp130s0f1_tx_packets: 349834
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 690145
enp130s0f0_tx_bytes: 2840534924
enp130s0f1_tx_bytes: 2839358705
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5679893629


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.04        Core1: 29.34        
Core2: 68.04        Core3: 19.32        
Core4: 36.02        Core5: 39.81        
Core6: 53.08        Core7: 20.04        
Core8: 43.76        Core9: 44.12        
Core10: 81.10        Core11: 41.37        
Core12: 37.25        Core13: 33.61        
Core14: 38.96        Core15: 38.54        
Core16: 74.03        Core17: 19.88        
Core18: 19.66        Core19: 18.33        
Core20: 18.59        Core21: 40.17        
Core22: 91.80        Core23: 63.05        
Core24: 80.54        Core25: 23.19        
Core26: 41.01        Core27: 35.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.38
Socket1: 36.21
DDR read Latency(ns)
Socket0: 169.19
Socket1: 660.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.98        Core1: 29.14        
Core2: 76.01        Core3: 21.51        
Core4: 36.39        Core5: 38.66        
Core6: 62.01        Core7: 21.38        
Core8: 48.70        Core9: 51.57        
Core10: 87.59        Core11: 43.64        
Core12: 38.62        Core13: 41.55        
Core14: 38.18        Core15: 36.95        
Core16: 79.24        Core17: 21.41        
Core18: 25.85        Core19: 22.90        
Core20: 25.53        Core21: 62.06        
Core22: 89.76        Core23: 75.96        
Core24: 92.24        Core25: 20.37        
Core26: 41.45        Core27: 37.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.53
Socket1: 42.95
DDR read Latency(ns)
Socket0: 183.07
Socket1: 663.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 30.70        
Core2: 44.84        Core3: 20.98        
Core4: 34.56        Core5: 41.43        
Core6: 60.18        Core7: 21.95        
Core8: 46.63        Core9: 48.43        
Core10: 84.83        Core11: 42.21        
Core12: 38.44        Core13: 37.39        
Core14: 31.92        Core15: 36.95        
Core16: 78.40        Core17: 21.95        
Core18: 25.49        Core19: 18.51        
Core20: 25.22        Core21: 61.13        
Core22: 90.46        Core23: 75.16        
Core24: 92.97        Core25: 20.06        
Core26: 83.25        Core27: 37.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.56
Socket1: 41.82
DDR read Latency(ns)
Socket0: 177.69
Socket1: 663.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.75        Core1: 30.47        
Core2: 77.18        Core3: 21.75        
Core4: 34.54        Core5: 35.90        
Core6: 61.08        Core7: 21.31        
Core8: 46.66        Core9: 47.04        
Core10: 84.97        Core11: 41.12        
Core12: 35.69        Core13: 37.84        
Core14: 41.10        Core15: 36.77        
Core16: 78.38        Core17: 21.56        
Core18: 26.02        Core19: 20.87        
Core20: 24.54        Core21: 60.65        
Core22: 90.57        Core23: 75.44        
Core24: 94.02        Core25: 20.43        
Core26: 82.01        Core27: 37.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.97
Socket1: 41.99
DDR read Latency(ns)
Socket0: 175.84
Socket1: 667.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26325
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420252014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420278194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210145228; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210145228; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210236569; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210236569; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008551424; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5092386; Consumed Joules: 310.81; Watts: 51.73; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1570517; Consumed DRAM Joules: 24.03; DRAM Watts: 4.00
S1P0; QPIClocks: 14420318110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420326438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210277940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210277940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210173506; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210173506; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008563214; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4891955; Consumed Joules: 298.58; Watts: 49.70; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1192840; Consumed DRAM Joules: 18.25; DRAM Watts: 3.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67fa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.27   0.24    0.68      18 M     24 M    0.23    0.41    0.03    0.04     5432     2329      149     66
   1    1     0.04   0.69   0.06    0.65    1181 K   2329 K    0.49    0.28    0.00    0.01      168       34       20     63
   2    0     0.04   0.50   0.09    0.61    3011 K   3139 K    0.04    0.25    0.01    0.01        0       86       69     64
   3    1     0.06   0.45   0.14    0.64      17 M     21 M    0.20    0.43    0.03    0.03     4256     1828       19     64
   4    0     0.05   0.28   0.18    0.61      15 M     20 M    0.23    0.44    0.03    0.04     4760     2290       22     65
   5    1     0.00   0.73   0.00    0.60     176 K    295 K    0.40    0.17    0.01    0.01       56       10        5     64
   6    0     0.05   0.59   0.08    0.67    1778 K   2279 K    0.22    0.32    0.00    0.00      112       72       15     65
   7    1     0.04   0.33   0.13    0.60      17 M     21 M    0.22    0.44    0.04    0.05     5208     1857        5     62
   8    0     0.23   0.70   0.32    0.79    9010 K     13 M    0.34    0.32    0.00    0.01      168      204       33     64
   9    1     0.03   0.48   0.06    0.61    2121 K   2354 K    0.10    0.07    0.01    0.01        0       11       46     62
  10    0     0.09   0.12   0.73    1.20      65 M     77 M    0.16    0.19    0.07    0.09     4648     9465      171     63
  11    1     0.05   0.58   0.08    0.63    4122 K   4377 K    0.06    0.22    0.01    0.01       56       32      165     61
  12    0     0.01   0.39   0.02    0.60     316 K    858 K    0.63    0.09    0.00    0.01       56       13        5     65
  13    1     0.09   0.21   0.42    0.91      25 M     36 M    0.29    0.46    0.03    0.04     2184      192     1058     61
  14    0     0.00   0.35   0.00    0.60     132 K    179 K    0.26    0.17    0.01    0.02       56        8        2     65
  15    1     0.06   0.52   0.11    0.67    3214 K   4086 K    0.21    0.29    0.01    0.01      112       30       45     61
  16    0     0.13   0.15   0.89    1.20      92 M    107 M    0.15    0.16    0.07    0.08     7504    10298       18     63
  17    1     0.03   0.28   0.11    0.61      17 M     21 M    0.16    0.42    0.06    0.07     3976     1856        6     62
  18    0     0.02   0.16   0.15    0.60      11 M     15 M    0.28    0.57    0.05    0.07     6160     2452        9     65
  19    1     0.07   0.94   0.08    0.61    1705 K   2609 K    0.35    0.51    0.00    0.00      168      110        3     63
  20    0     0.03   0.17   0.16    0.60      11 M     16 M    0.31    0.56    0.04    0.06     5376     2485        9     65
  21    1     0.10   0.17   0.62    1.11      45 M     59 M    0.24    0.35    0.04    0.06     7560     2051     1515     62
  22    0     0.04   0.12   0.34    0.81      48 M     56 M    0.15    0.15    0.12    0.14       56       27        4     65
  23    1     0.05   0.11   0.49    1.00      41 M     51 M    0.19    0.26    0.08    0.10      560        7      431     63
  24    0     0.06   0.56   0.11    0.63    3962 K   4581 K    0.14    0.23    0.01    0.01      168       86      130     66
  25    1     0.08   0.43   0.19    0.61      16 M     22 M    0.29    0.51    0.02    0.03     4816     2051       84     62
  26    0     0.05   0.63   0.07    0.66    2596 K   2880 K    0.10    0.28    0.01    0.01       56       39      183     66
  27    1     0.15   0.49   0.31    0.78      55 M     63 M    0.13    0.31    0.04    0.04     2296     2697      140     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.26   0.24    0.86     284 M    347 M    0.18    0.28    0.03    0.04    34552    29854      819     58
 SKT    1     0.06   0.31   0.20    0.81     249 M    314 M    0.21    0.37    0.03    0.04    31416    12766     3542     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.28   0.22    0.84     533 M    662 M    0.19    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.46 %

 C1 core residency: 54.23 %; C3 core residency: 3.65 %; C6 core residency: 15.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   96 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.40    38.83     256.59      20.06         309.83
 SKT   1    18.50    14.44     253.35      15.33         212.31
---------------------------------------------------------------------------------------------------------------
       *    57.90    53.27     509.94      35.39         264.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69df
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2852.88 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1629.33 --|
|-- Mem Ch  2: Reads (MB/s):  8023.85 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7358.73 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8023.85 --||-- NODE 1 Mem Read (MB/s) :  2852.88 --|
|-- NODE 0 Mem Write(MB/s) :  7358.73 --||-- NODE 1 Mem Write(MB/s) :  1629.33 --|
|-- NODE 0 P. Write (T/s):     100806 --||-- NODE 1 P. Write (T/s):      40943 --|
|-- NODE 0 Memory (MB/s):    15382.58 --||-- NODE 1 Memory (MB/s):     4482.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10876.73                --|
            |--                System Write Throughput(MB/s):       8988.06                --|
            |--               System Memory Throughput(MB/s):      19864.79                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b0c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100         180      18 M   112 M    516       0     537 K
 1      86 M       267 K    21 M   136 M    110 M     0     394 K
-----------------------------------------------------------------------
 *      86 M       267 K    40 M   248 M    110 M     0     931 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 32.03        
Core2: 54.78        Core3: 20.25        
Core4: 32.08        Core5: 39.16        
Core6: 42.46        Core7: 23.54        
Core8: 46.67        Core9: 50.35        
Core10: 85.80        Core11: 29.56        
Core12: 41.29        Core13: 31.94        
Core14: 67.79        Core15: 41.83        
Core16: 81.23        Core17: 19.83        
Core18: 25.14        Core19: 30.42        
Core20: 26.58        Core21: 22.40        
Core22: 79.26        Core23: 102.56        
Core24: 41.23        Core25: 20.44        
Core26: 65.52        Core27: 75.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.61
Socket1: 37.68
DDR read Latency(ns)
Socket0: 169.67
Socket1: 1019.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.48        Core1: 32.28        
Core2: 54.72        Core3: 21.10        
Core4: 32.76        Core5: 31.43        
Core6: 42.86        Core7: 24.27        
Core8: 49.08        Core9: 31.46        
Core10: 87.17        Core11: 52.51        
Core12: 40.29        Core13: 43.31        
Core14: 65.55        Core15: 45.14        
Core16: 85.21        Core17: 20.54        
Core18: 26.97        Core19: 29.50        
Core20: 26.94        Core21: 57.92        
Core22: 80.86        Core23: 108.91        
Core24: 54.38        Core25: 19.96        
Core26: 63.06        Core27: 76.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.08
Socket1: 50.59
DDR read Latency(ns)
Socket0: 181.36
Socket1: 975.37
irq_total: 201346.545269025
cpu_total: 25.69
cpu_0: 21.26
cpu_1: 3.46
cpu_2: 7.18
cpu_3: 18.80
cpu_4: 40.47
cpu_5: 1.33
cpu_6: 7.91
cpu_7: 25.71
cpu_8: 23.26
cpu_9: 5.45
cpu_10: 53.16
cpu_11: 1.06
cpu_12: 4.65
cpu_13: 66.58
cpu_14: 8.84
cpu_15: 15.02
cpu_16: 63.39
cpu_17: 19.34
cpu_18: 24.92
cpu_19: 3.79
cpu_20: 29.30
cpu_21: 65.85
cpu_22: 56.15
cpu_23: 36.28
cpu_24: 21.99
cpu_25: 20.66
cpu_26: 20.53
cpu_27: 52.96
enp130s0f0_rx_bytes_phy: 3693599588
enp130s0f1_rx_bytes_phy: 3320270829
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7013870417
enp130s0f0_tx_packets_phy: 402848
enp130s0f1_tx_packets_phy: 384678
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 787526
enp130s0f0_rx_packets_phy: 448039
enp130s0f1_rx_packets_phy: 415707
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 863746
enp130s0f0_tx_packets: 350394
enp130s0f1_tx_packets: 335419
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 685813
enp130s0f0_tx_bytes: 2785728633
enp130s0f1_tx_bytes: 2785024802
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5570753435
enp130s0f0_rx_bytes: 3683450483
enp130s0f1_rx_bytes: 3305533467
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6988983950
enp130s0f0_tx_bytes_phy: 2790513425
enp130s0f1_tx_bytes_phy: 2789464152
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5579977577
enp130s0f0_rx_packets: 448038
enp130s0f1_rx_packets: 415718
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 863756


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.26        Core1: 33.95        
Core2: 54.78        Core3: 19.39        
Core4: 33.26        Core5: 42.79        
Core6: 41.25        Core7: 24.67        
Core8: 48.65        Core9: 51.86        
Core10: 87.62        Core11: 42.04        
Core12: 29.20        Core13: 46.45        
Core14: 61.10        Core15: 46.05        
Core16: 85.72        Core17: 20.68        
Core18: 26.88        Core19: 27.45        
Core20: 27.89        Core21: 62.64        
Core22: 81.70        Core23: 110.99        
Core24: 56.14        Core25: 20.16        
Core26: 63.35        Core27: 78.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.47
Socket1: 52.77
DDR read Latency(ns)
Socket0: 182.84
Socket1: 978.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 31.05        
Core2: 56.65        Core3: 21.06        
Core4: 33.06        Core5: 39.71        
Core6: 40.98        Core7: 24.27        
Core8: 48.04        Core9: 53.87        
Core10: 87.28        Core11: 53.12        
Core12: 42.05        Core13: 43.09        
Core14: 63.89        Core15: 45.50        
Core16: 83.63        Core17: 20.69        
Core18: 26.47        Core19: 26.81        
Core20: 27.29        Core21: 62.49        
Core22: 76.20        Core23: 110.09        
Core24: 56.06        Core25: 19.74        
Core26: 62.42        Core27: 78.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.48
Socket1: 51.95
DDR read Latency(ns)
Socket0: 181.49
Socket1: 985.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.21        Core1: 34.82        
Core2: 54.37        Core3: 21.60        
Core4: 34.12        Core5: 46.82        
Core6: 31.94        Core7: 23.94        
Core8: 52.71        Core9: 53.91        
Core10: 87.92        Core11: 43.50        
Core12: 42.34        Core13: 40.14        
Core14: 65.18        Core15: 44.04        
Core16: 84.02        Core17: 20.91        
Core18: 26.92        Core19: 29.85        
Core20: 27.12        Core21: 62.62        
Core22: 76.66        Core23: 111.68        
Core24: 57.98        Core25: 20.32        
Core26: 62.19        Core27: 78.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.98
Socket1: 51.81
DDR read Latency(ns)
Socket0: 181.19
Socket1: 944.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.64        Core1: 33.32        
Core2: 52.55        Core3: 19.97        
Core4: 34.69        Core5: 18.19        
Core6: 43.09        Core7: 23.89        
Core8: 53.13        Core9: 52.87        
Core10: 87.86        Core11: 36.39        
Core12: 40.74        Core13: 41.75        
Core14: 64.30        Core15: 44.88        
Core16: 84.87        Core17: 20.39        
Core18: 27.23        Core19: 28.41        
Core20: 26.37        Core21: 63.10        
Core22: 77.91        Core23: 111.81        
Core24: 57.30        Core25: 19.74        
Core26: 60.78        Core27: 78.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.22
Socket1: 51.87
DDR read Latency(ns)
Socket0: 182.85
Socket1: 943.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28020
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416612554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416618870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208313222; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208313222; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208400667; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208400667; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007018255; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5204379; Consumed Joules: 317.65; Watts: 52.89; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1563596; Consumed DRAM Joules: 23.92; DRAM Watts: 3.98
S1P0; QPIClocks: 14416597882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416602638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208430820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208430820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208325518; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208325518; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007058139; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4987918; Consumed Joules: 304.44; Watts: 50.69; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1080509; Consumed DRAM Joules: 16.53; DRAM Watts: 2.75
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ea9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.16   0.15    0.60      12 M     17 M    0.24    0.48    0.05    0.07     5096      997       25     65
   1    1     0.02   0.49   0.05    0.62     907 K   2143 K    0.58    0.15    0.00    0.01       56       27       18     63
   2    0     0.04   0.58   0.07    0.61    2354 K   2651 K    0.11    0.29    0.01    0.01      448       41      127     64
   3    1     0.06   0.46   0.13    0.64      16 M     20 M    0.19    0.43    0.03    0.03     4312     1491        9     63
   4    0     0.14   0.41   0.35    0.81      17 M     24 M    0.26    0.42    0.01    0.02     3920      865        8     65
   5    1     0.02   1.62   0.01    0.70     379 K    540 K    0.30    0.27    0.00    0.00       56       16        9     64
   6    0     0.05   0.54   0.09    0.65    1061 K   1585 K    0.33    0.39    0.00    0.00      112       42       16     65
   7    1     0.08   0.42   0.20    0.63      20 M     26 M    0.22    0.42    0.02    0.03     4256     1563      130     62
   8    0     0.11   0.72   0.15    0.67    5888 K   7852 K    0.25    0.29    0.01    0.01      448       32       99     64
   9    1     0.04   0.62   0.07    0.68    2134 K   2624 K    0.19    0.25    0.00    0.01       56       37       45     62
  10    0     0.05   0.07   0.65    1.20      67 M     79 M    0.15    0.17    0.14    0.17     7896     9356        1     63
  11    1     0.01   1.39   0.00    0.64     147 K    211 K    0.31    0.22    0.00    0.00        0        8        1     61
  12    0     0.03   0.53   0.06    0.61     780 K   1442 K    0.46    0.15    0.00    0.00      112        8       13     65
  13    1     0.16   0.20   0.80    1.20      38 M     57 M    0.34    0.37    0.02    0.04      504      104      178     61
  14    0     0.05   0.48   0.10    0.66    2910 K   3210 K    0.09    0.22    0.01    0.01      112      134       13     65
  15    1     0.07   0.58   0.12    0.61    5022 K   6047 K    0.17    0.30    0.01    0.01      168       63       99     61
  16    0     0.11   0.14   0.78    1.20      71 M     89 M    0.19    0.17    0.07    0.08      224       35        9     64
  17    1     0.02   0.22   0.10    0.61      16 M     19 M    0.15    0.44    0.07    0.09     4816     1497        3     62
  18    0     0.02   0.16   0.15    0.60      11 M     15 M    0.27    0.57    0.05    0.06     4312     1008        1     65
  19    1     0.03   0.77   0.04    0.60    1008 K   1324 K    0.24    0.32    0.00    0.00      112       79        3     63
  20    0     0.05   0.26   0.19    0.61      12 M     18 M    0.35    0.54    0.02    0.04     6216     1034       64     65
  21    1     0.08   0.10   0.82    1.20      65 M     81 M    0.19    0.28    0.08    0.10     9856     1741     3474     62
  22    0     0.26   0.38   0.68    1.20      38 M     49 M    0.23    0.22    0.01    0.02     4312     4255       29     65
  23    1     0.03   0.11   0.28    0.72      31 M     37 M    0.15    0.15    0.10    0.12      392       19       51     63
  24    0     0.10   0.67   0.15    0.62    5215 K   6805 K    0.23    0.27    0.01    0.01      280      107      140     66
  25    1     0.05   0.32   0.16    0.60      16 M     21 M    0.23    0.49    0.03    0.04     5488     1809       74     63
  26    0     0.09   0.55   0.16    0.64    6118 K   6543 K    0.06    0.38    0.01    0.01      448       76      157     65
  27    1     0.05   0.07   0.65    1.20      47 M     57 M    0.18    0.23    0.10    0.12      728       44      639     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.30   0.27    0.88     256 M    324 M    0.21    0.30    0.02    0.03    33936    17990      702     58
 SKT    1     0.05   0.21   0.25    0.93     262 M    335 M    0.22    0.33    0.04    0.05    30800     8498     4733     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.26   0.26    0.91     519 M    659 M    0.21    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.30 %

 C1 core residency: 52.98 %; C3 core residency: 4.53 %; C6 core residency: 14.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  100 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.72    37.36     263.36      19.98         328.22
 SKT   1    14.96     8.88     257.28      13.75         271.77
---------------------------------------------------------------------------------------------------------------
       *    55.68    46.24     520.65      33.73         299.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 707f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7687.32 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7017.59 --|
|-- Mem Ch  2: Reads (MB/s):  7286.34 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6835.65 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7286.34 --||-- NODE 1 Mem Read (MB/s) :  7687.32 --|
|-- NODE 0 Mem Write(MB/s) :  6835.65 --||-- NODE 1 Mem Write(MB/s) :  7017.59 --|
|-- NODE 0 P. Write (T/s):     113125 --||-- NODE 1 P. Write (T/s):     115016 --|
|-- NODE 0 Memory (MB/s):    14121.99 --||-- NODE 1 Memory (MB/s):    14704.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14973.66                --|
            |--                System Write Throughput(MB/s):      13853.23                --|
            |--               System Memory Throughput(MB/s):      28826.90                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71ba
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8292           0      17 M   144 M    504       0     683 K
 1      86 M       412 K    21 M   146 M    152 M     0     546 K
-----------------------------------------------------------------------
 *      86 M       412 K    39 M   290 M    152 M     0    1230 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 45.03        
Core2: 64.65        Core3: 40.01        
Core4: 29.32        Core5: 46.64        
Core6: 42.90        Core7: 42.13        
Core8: 31.78        Core9: 51.22        
Core10: 79.93        Core11: 88.67        
Core12: 28.22        Core13: 35.91        
Core14: 34.57        Core15: 57.12        
Core16: 76.62        Core17: 41.47        
Core18: 20.83        Core19: 57.06        
Core20: 20.29        Core21: 57.68        
Core22: 59.07        Core23: 75.25        
Core24: 51.77        Core25: 28.97        
Core26: 72.02        Core27: 54.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.01
Socket1: 48.90
DDR read Latency(ns)
Socket0: 188.04
Socket1: 192.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.08        Core1: 45.22        
Core2: 66.36        Core3: 42.33        
Core4: 36.81        Core5: 30.45        
Core6: 47.36        Core7: 42.24        
Core8: 32.95        Core9: 63.55        
Core10: 80.38        Core11: 62.32        
Core12: 27.87        Core13: 52.70        
Core14: 27.46        Core15: 65.95        
Core16: 64.20        Core17: 41.23        
Core18: 24.35        Core19: 56.72        
Core20: 24.96        Core21: 65.90        
Core22: 61.36        Core23: 63.03        
Core24: 53.36        Core25: 29.89        
Core26: 73.97        Core27: 89.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.76
Socket1: 58.58
DDR read Latency(ns)
Socket0: 183.34
Socket1: 179.10
irq_total: 267560.347373355
cpu_total: 28.99
cpu_0: 36.41
cpu_1: 11.69
cpu_2: 9.70
cpu_3: 31.03
cpu_4: 34.88
cpu_5: 2.59
cpu_6: 7.44
cpu_7: 39.27
cpu_8: 10.10
cpu_9: 5.71
cpu_10: 81.93
cpu_11: 1.66
cpu_12: 4.92
cpu_13: 59.34
cpu_14: 6.45
cpu_15: 12.03
cpu_16: 70.23
cpu_17: 37.41
cpu_18: 40.73
cpu_19: 6.05
cpu_20: 26.84
cpu_21: 76.41
cpu_22: 38.67
cpu_23: 41.20
cpu_24: 5.98
cpu_25: 39.27
cpu_26: 7.71
cpu_27: 66.05
enp130s0f0_rx_packets_phy: 600014
enp130s0f1_rx_packets_phy: 550179
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1150193
enp130s0f0_tx_bytes: 2954098332
enp130s0f1_tx_bytes: 2958433504
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5912531836
enp130s0f0_tx_packets: 373378
enp130s0f1_tx_packets: 357226
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 730604
enp130s0f0_tx_bytes_phy: 2959539691
enp130s0f1_tx_bytes_phy: 2963500444
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5923040135
enp130s0f0_rx_packets: 600013
enp130s0f1_rx_packets: 550171
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1150184
enp130s0f0_tx_packets_phy: 433799
enp130s0f1_tx_packets_phy: 415158
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 848957
enp130s0f0_rx_bytes_phy: 5116133804
enp130s0f1_rx_bytes_phy: 4445177521
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9561311325
enp130s0f0_rx_bytes: 5082365635
enp130s0f1_rx_bytes: 4417924930
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9500290565


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 41.82        
Core2: 65.48        Core3: 32.64        
Core4: 33.94        Core5: 51.00        
Core6: 45.91        Core7: 34.87        
Core8: 31.55        Core9: 70.15        
Core10: 70.32        Core11: 65.49        
Core12: 30.33        Core13: 47.51        
Core14: 34.51        Core15: 66.76        
Core16: 64.11        Core17: 35.40        
Core18: 24.82        Core19: 54.76        
Core20: 24.03        Core21: 64.67        
Core22: 58.39        Core23: 45.40        
Core24: 52.26        Core25: 24.73        
Core26: 43.34        Core27: 62.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.39
Socket1: 48.71
DDR read Latency(ns)
Socket0: 179.74
Socket1: 173.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.07        Core1: 37.03        
Core2: 48.89        Core3: 34.94        
Core4: 33.00        Core5: 41.75        
Core6: 42.73        Core7: 36.35        
Core8: 31.66        Core9: 51.85        
Core10: 75.48        Core11: 27.66        
Core12: 28.21        Core13: 35.30        
Core14: 35.83        Core15: 56.32        
Core16: 67.73        Core17: 36.68        
Core18: 21.80        Core19: 48.66        
Core20: 21.47        Core21: 60.80        
Core22: 58.99        Core23: 39.96        
Core24: 48.18        Core25: 24.76        
Core26: 68.87        Core27: 71.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.30
Socket1: 45.43
DDR read Latency(ns)
Socket0: 180.21
Socket1: 185.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 34.69        
Core2: 61.95        Core3: 35.83        
Core4: 28.43        Core5: 53.32        
Core6: 41.90        Core7: 38.01        
Core8: 28.43        Core9: 54.64        
Core10: 74.49        Core11: 48.00        
Core12: 26.87        Core13: 40.47        
Core14: 31.44        Core15: 56.16        
Core16: 76.22        Core17: 40.70        
Core18: 20.76        Core19: 52.65        
Core20: 20.22        Core21: 52.86        
Core22: 52.59        Core23: 57.62        
Core24: 50.85        Core25: 26.61        
Core26: 66.72        Core27: 38.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.90
Socket1: 43.28
DDR read Latency(ns)
Socket0: 188.76
Socket1: 188.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.83        Core1: 45.83        
Core2: 61.05        Core3: 41.65        
Core4: 33.44        Core5: 48.80        
Core6: 46.75        Core7: 42.50        
Core8: 31.58        Core9: 54.71        
Core10: 83.76        Core11: 57.67        
Core12: 30.47        Core13: 41.50        
Core14: 35.09        Core15: 57.90        
Core16: 72.51        Core17: 41.87        
Core18: 23.21        Core19: 55.06        
Core20: 23.93        Core21: 64.13        
Core22: 59.60        Core23: 79.10        
Core24: 52.42        Core25: 29.85        
Core26: 78.61        Core27: 67.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.03
Socket1: 54.43
DDR read Latency(ns)
Socket0: 186.24
Socket1: 189.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29711
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417170514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417180958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208596563; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208596563; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208691567; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208691567; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007248110; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5167703; Consumed Joules: 315.41; Watts: 52.51; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1499754; Consumed DRAM Joules: 22.95; DRAM Watts: 3.82
S1P0; QPIClocks: 14417237478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417242902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208726613; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208726613; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208637144; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208637144; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007294543; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5489539; Consumed Joules: 335.05; Watts: 55.78; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1639185; Consumed DRAM Joules: 25.08; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7544
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.27   0.31    0.77      25 M     31 M    0.21    0.36    0.03    0.04     5432     3899      425     65
   1    1     0.07   0.58   0.13    0.67    3341 K   5668 K    0.41    0.32    0.00    0.01      168      175       31     63
   2    0     0.05   0.48   0.10    0.64    4102 K   4289 K    0.04    0.20    0.01    0.01      392       37      163     64
   3    1     0.07   0.30   0.23    0.69      21 M     26 M    0.21    0.36    0.03    0.04     4200     4089       41     62
   4    0     0.09   0.32   0.29    0.76      24 M     30 M    0.21    0.36    0.03    0.03     3192     3796     1307     65
   5    1     0.03   1.14   0.03    0.73     518 K    970 K    0.47    0.32    0.00    0.00      112       37       10     62
   6    0     0.04   0.58   0.07    0.60    2051 K   2545 K    0.19    0.27    0.00    0.01        0      106       18     65
   7    1     0.09   0.27   0.35    0.83      25 M     31 M    0.19    0.35    0.03    0.03     3472     4036       10     62
   8    0     0.06   0.79   0.08    0.61    1845 K   3641 K    0.49    0.35    0.00    0.01      224       94      131     64
   9    1     0.03   0.39   0.07    0.61    1935 K   2433 K    0.20    0.09    0.01    0.01      112       15       61     61
  10    0     0.18   0.18   1.00    1.20      97 M    114 M    0.14    0.17    0.05    0.06    10416      261    15450     62
  11    1     0.01   0.77   0.01    0.84     299 K    496 K    0.40    0.42    0.00    0.00      112       19        3     60
  12    0     0.03   0.53   0.06    0.60     840 K   1739 K    0.52    0.11    0.00    0.01       56       38       14     64
  13    1     0.13   0.17   0.76    1.20      44 M     60 M    0.26    0.41    0.03    0.05      616      386     2902     59
  14    0     0.05   0.58   0.08    0.62    1595 K   1980 K    0.19    0.30    0.00    0.00      112      186       12     64
  15    1     0.05   0.51   0.10    0.63    4073 K   4867 K    0.16    0.24    0.01    0.01      168       20      103     60
  16    0     0.07   0.08   0.82    1.19     102 M    116 M    0.12    0.18    0.15    0.17     3752       32    12571     64
  17    1     0.08   0.27   0.31    0.78      24 M     30 M    0.21    0.36    0.03    0.04     3696     4515       60     61
  18    0     0.12   0.31   0.40    0.91      22 M     30 M    0.26    0.45    0.02    0.02     3304     3905      533     64
  19    1     0.04   0.51   0.08    0.65    1802 K   2110 K    0.15    0.23    0.00    0.01        0      114        3     62
  20    0     0.03   0.18   0.17    0.60      14 M     19 M    0.27    0.53    0.05    0.07     5656     4071       15     65
  21    1     0.09   0.09   0.93    1.20      71 M     89 M    0.20    0.26    0.08    0.10     8624     4509     4154     60
  22    0     0.05   0.16   0.33    0.81      62 M     70 M    0.12    0.20    0.12    0.13     3248     6825        5     64
  23    1     0.07   0.18   0.37    0.87      43 M     52 M    0.17    0.34    0.07    0.08     3248     3835        0     62
  24    0     0.03   0.42   0.08    0.62    2258 K   2554 K    0.12    0.08    0.01    0.01      112        6       17     65
  25    1     0.09   0.27   0.34    0.81      19 M     28 M    0.33    0.44    0.02    0.03     5768     4760        2     61
  26    0     0.04   0.45   0.09    0.70    2471 K   2603 K    0.05    0.18    0.01    0.01      112       16      189     65
  27    1     0.13   0.16   0.81    1.20      62 M     74 M    0.16    0.24    0.05    0.06     2744     1313     5353     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.24   0.28    0.90     364 M    432 M    0.16    0.26    0.04    0.05    36008    23272    30850     58
 SKT    1     0.07   0.22   0.32    0.96     324 M    410 M    0.21    0.33    0.03    0.04    33040    27823    12732     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.23   0.30    0.93     688 M    843 M    0.18    0.30    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.23 %

 C1 core residency: 49.95 %; C3 core residency: 4.27 %; C6 core residency: 13.56 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       31 G     31 G   |   32%    32%   
 SKT    1       36 G     35 G   |   37%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  135 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.41    34.38     267.16      19.29         265.65
 SKT   1    38.49    35.04     282.75      20.99         284.71
---------------------------------------------------------------------------------------------------------------
       *    75.90    69.43     549.92      40.28         274.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 771a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6967.63 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8356.88 --|
|-- Mem Ch  2: Reads (MB/s):  4390.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2411.27 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4390.81 --||-- NODE 1 Mem Read (MB/s) :  6967.63 --|
|-- NODE 0 Mem Write(MB/s) :  2411.27 --||-- NODE 1 Mem Write(MB/s) :  8356.88 --|
|-- NODE 0 P. Write (T/s):      57663 --||-- NODE 1 P. Write (T/s):     101473 --|
|-- NODE 0 Memory (MB/s):     6802.08 --||-- NODE 1 Memory (MB/s):    15324.51 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11358.44                --|
            |--                System Write Throughput(MB/s):      10768.15                --|
            |--               System Memory Throughput(MB/s):      22126.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7854
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100          36      16 M   107 M    420       0     497 K
 1      80 M       249 K    19 M   136 M    114 M     0     461 K
-----------------------------------------------------------------------
 *      80 M       250 K    35 M   243 M    114 M     0     959 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.53        Core1: 43.12        
Core2: 49.77        Core3: 37.19        
Core4: 23.69        Core5: 53.56        
Core6: 31.85        Core7: 40.53        
Core8: 35.15        Core9: 74.69        
Core10: 59.49        Core11: 66.47        
Core12: 27.87        Core13: 59.59        
Core14: 33.96        Core15: 42.05        
Core16: 61.72        Core17: 43.03        
Core18: 20.58        Core19: 43.61        
Core20: 19.23        Core21: 29.74        
Core22: 86.32        Core23: 65.94        
Core24: 36.62        Core25: 28.90        
Core26: 47.99        Core27: 19.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.19
Socket1: 43.53
DDR read Latency(ns)
Socket0: 577.66
Socket1: 169.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.47        Core1: 42.88        
Core2: 50.46        Core3: 37.40        
Core4: 24.01        Core5: 50.21        
Core6: 31.93        Core7: 39.78        
Core8: 44.39        Core9: 71.21        
Core10: 60.12        Core11: 57.30        
Core12: 26.03        Core13: 60.55        
Core14: 29.05        Core15: 56.90        
Core16: 58.81        Core17: 43.96        
Core18: 20.93        Core19: 44.90        
Core20: 19.62        Core21: 29.05        
Core22: 86.79        Core23: 66.87        
Core24: 37.42        Core25: 28.32        
Core26: 47.95        Core27: 19.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.44
Socket1: 43.74
DDR read Latency(ns)
Socket0: 585.22
Socket1: 170.01
irq_total: 219056.606865027
cpu_total: 25.40
cpu_0: 27.97
cpu_1: 13.02
cpu_2: 7.71
cpu_3: 47.97
cpu_4: 22.79
cpu_5: 2.59
cpu_6: 5.05
cpu_7: 33.55
cpu_8: 1.33
cpu_9: 11.56
cpu_10: 54.88
cpu_11: 0.73
cpu_12: 2.72
cpu_13: 76.08
cpu_14: 6.51
cpu_15: 9.44
cpu_16: 43.26
cpu_17: 43.19
cpu_18: 28.04
cpu_19: 6.91
cpu_20: 26.31
cpu_21: 54.29
cpu_22: 57.87
cpu_23: 52.49
cpu_24: 3.39
cpu_25: 32.43
cpu_26: 6.05
cpu_27: 32.89
enp130s0f0_tx_packets: 328087
enp130s0f1_tx_packets: 327854
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 655941
enp130s0f0_tx_packets_phy: 382479
enp130s0f1_tx_packets_phy: 379387
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 761866
enp130s0f0_rx_bytes_phy: 3882999270
enp130s0f1_rx_bytes_phy: 3524935490
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7407934760
enp130s0f0_rx_packets: 465091
enp130s0f1_rx_packets: 424861
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 889952
enp130s0f0_rx_packets_phy: 465085
enp130s0f1_rx_packets_phy: 424861
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 889946
enp130s0f0_tx_bytes_phy: 2680797911
enp130s0f1_tx_bytes_phy: 2682360728
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5363158639
enp130s0f0_rx_bytes: 3857869778
enp130s0f1_rx_bytes: 3503571729
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7361441507
enp130s0f0_tx_bytes: 2675902165
enp130s0f1_tx_bytes: 2677656029
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5353558194


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.03        Core1: 45.39        
Core2: 48.46        Core3: 36.86        
Core4: 25.77        Core5: 52.68        
Core6: 33.50        Core7: 39.36        
Core8: 38.88        Core9: 61.71        
Core10: 62.00        Core11: 55.10        
Core12: 25.69        Core13: 66.00        
Core14: 31.43        Core15: 62.12        
Core16: 59.54        Core17: 43.26        
Core18: 21.23        Core19: 44.67        
Core20: 19.77        Core21: 33.22        
Core22: 90.67        Core23: 72.31        
Core24: 37.75        Core25: 33.69        
Core26: 48.21        Core27: 21.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.17
Socket1: 47.23
DDR read Latency(ns)
Socket0: 627.49
Socket1: 168.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 42.96        
Core2: 44.31        Core3: 31.28        
Core4: 28.51        Core5: 40.05        
Core6: 31.61        Core7: 32.06        
Core8: 32.15        Core9: 74.81        
Core10: 57.13        Core11: 55.16        
Core12: 27.14        Core13: 58.55        
Core14: 28.14        Core15: 41.50        
Core16: 60.39        Core17: 35.29        
Core18: 19.83        Core19: 42.20        
Core20: 17.97        Core21: 33.90        
Core22: 85.27        Core23: 66.58        
Core24: 34.71        Core25: 35.11        
Core26: 48.44        Core27: 20.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.21
Socket1: 42.72
DDR read Latency(ns)
Socket0: 671.60
Socket1: 170.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 43.25        
Core2: 45.92        Core3: 36.31        
Core4: 24.16        Core5: 47.27        
Core6: 31.82        Core7: 39.64        
Core8: 38.68        Core9: 64.64        
Core10: 63.19        Core11: 61.90        
Core12: 28.15        Core13: 64.78        
Core14: 31.41        Core15: 54.30        
Core16: 75.52        Core17: 42.86        
Core18: 20.10        Core19: 32.89        
Core20: 18.72        Core21: 34.58        
Core22: 88.23        Core23: 64.57        
Core24: 36.72        Core25: 31.54        
Core26: 44.82        Core27: 21.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.82
Socket1: 45.34
DDR read Latency(ns)
Socket0: 582.31
Socket1: 183.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.86        Core1: 43.44        
Core2: 44.30        Core3: 36.94        
Core4: 23.68        Core5: 55.99        
Core6: 29.69        Core7: 41.42        
Core8: 34.67        Core9: 68.44        
Core10: 56.91        Core11: 51.36        
Core12: 25.53        Core13: 58.59        
Core14: 30.21        Core15: 40.98        
Core16: 63.68        Core17: 43.67        
Core18: 20.80        Core19: 42.69        
Core20: 19.60        Core21: 32.77        
Core22: 86.53        Core23: 66.45        
Core24: 34.69        Core25: 28.67        
Core26: 44.89        Core27: 19.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.21
Socket1: 43.98
DDR read Latency(ns)
Socket0: 575.49
Socket1: 170.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31421
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420554914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420583526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210294300; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210294300; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210384271; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210384271; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008625719; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4890416; Consumed Joules: 298.49; Watts: 49.68; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1141361; Consumed DRAM Joules: 17.46; DRAM Watts: 2.91
S1P0; QPIClocks: 14420599078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420594754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210390064; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210390064; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210312222; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210312222; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008701268; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5433171; Consumed Joules: 331.61; Watts: 55.20; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1697460; Consumed DRAM Joules: 25.97; DRAM Watts: 4.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7be2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.32   0.20    0.64      17 M     22 M    0.21    0.42    0.03    0.04     4816     1972      224     66
   1    1     0.08   0.64   0.12    0.63    2279 K   5067 K    0.55    0.27    0.00    0.01      168      110       46     62
   2    0     0.04   0.53   0.08    0.60    2761 K   2908 K    0.05    0.25    0.01    0.01        0       49      115     65
   3    1     0.16   0.28   0.55    1.08      18 M     28 M    0.34    0.40    0.01    0.02     3696     4170       10     62
   4    0     0.05   0.33   0.15    0.60      16 M     21 M    0.21    0.42    0.03    0.04     3808     1807       20     66
   5    1     0.03   1.47   0.02    0.70     412 K    639 K    0.35    0.27    0.00    0.00       56       19       15     62
   6    0     0.03   0.69   0.04    0.60    1023 K   1510 K    0.32    0.30    0.00    0.01      224       39       10     66
   7    1     0.04   0.18   0.24    0.68      16 M     22 M    0.25    0.39    0.04    0.05     4816     4019        5     61
   8    0     0.01   1.51   0.01    0.60     165 K    240 K    0.31    0.18    0.00    0.00        0        4        2     66
   9    1     0.05   0.42   0.13    0.70    3956 K   4549 K    0.13    0.23    0.01    0.01        0       36      124     61
  10    0     0.13   0.19   0.71    1.20      66 M     77 M    0.15    0.23    0.05    0.06     3192      131     4647     64
  11    1     0.00   0.37   0.00    0.60     133 K    218 K    0.39    0.17    0.01    0.02        0        5        5     60
  12    0     0.03   0.51   0.05    0.61     575 K   1369 K    0.58    0.10    0.00    0.01       56       25       10     65
  13    1     0.08   0.09   0.94    1.20      71 M     88 M    0.19    0.27    0.09    0.11     5936     8875       25     59
  14    0     0.05   0.63   0.07    0.61    2356 K   2737 K    0.14    0.35    0.00    0.01      168      165       13     65
  15    1     0.03   0.42   0.08    0.61    2592 K   3576 K    0.28    0.24    0.01    0.01      280       94       11     60
  16    0     0.06   0.14   0.45    0.96      63 M     70 M    0.10    0.22    0.10    0.11     4928       25     6779     65
  17    1     0.08   0.21   0.40    0.89      20 M     26 M    0.21    0.34    0.02    0.03     4368     4401       30     61
  18    0     0.05   0.29   0.19    0.61      13 M     20 M    0.33    0.52    0.02    0.04     5208     1974      130     66
  19    1     0.05   0.56   0.09    0.69    1096 K   1814 K    0.40    0.37    0.00    0.00       56       57        6     62
  20    0     0.06   0.33   0.17    0.60      11 M     18 M    0.36    0.54    0.02    0.03     5600     2088      104     65
  21    1     0.09   0.13   0.69    1.19      30 M     44 M    0.32    0.43    0.03    0.05     4592     5212        4     61
  22    0     0.08   0.10   0.73    1.19      67 M     76 M    0.12    0.16    0.09    0.10     6104       81     6289     65
  23    1     0.13   0.19   0.69    1.18      48 M     58 M    0.18    0.30    0.04    0.05     2688       99     3114     61
  24    0     0.02   0.50   0.05    0.65    1170 K   1972 K    0.41    0.19    0.00    0.01        0       17        8     66
  25    1     0.02   0.11   0.21    0.64      13 M     18 M    0.26    0.50    0.06    0.07     5768     4423        1     62
  26    0     0.04   0.65   0.07    0.65    1766 K   2202 K    0.20    0.31    0.00    0.00      224       21      120     66
  27    1     0.13   0.41   0.31    0.77    9395 K     19 M    0.53    0.63    0.01    0.02      504      414        1     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.24   0.21    0.87     266 M    319 M    0.17    0.30    0.04    0.04    34328     8398    18471     59
 SKT    1     0.07   0.22   0.32    0.96     239 M    322 M    0.26    0.38    0.02    0.03    32928    31934     3397     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.23   0.27    0.92     505 M    642 M    0.21    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.87 %

 C1 core residency: 52.44 %; C3 core residency: 3.90 %; C6 core residency: 14.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   22%    22%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   85 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    21.19    12.04     252.30      14.56         240.73
 SKT   1    36.04    41.65     281.26      21.85         260.90
---------------------------------------------------------------------------------------------------------------
       *    57.24    53.69     533.56      36.40         249.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",

	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LANG = "en_US.UTF-8"
 ($Format:%ci ID=%h$)    are supported and installed on your system.


perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7dc0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  3718.25 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  3584.77 --|
|-- Mem Ch  2: Reads (MB/s):  7574.41 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7862.48 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7574.41 --||-- NODE 1 Mem Read (MB/s) :  3718.25 --|
|-- NODE 0 Mem Write(MB/s) :  7862.48 --||-- NODE 1 Mem Write(MB/s) :  3584.77 --|
|-- NODE 0 P. Write (T/s):     113416 --||-- NODE 1 P. Write (T/s):      49884 --|
|-- NODE 0 Memory (MB/s):    15436.89 --||-- NODE 1 Memory (MB/s):     7303.02 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11292.66                --|
            |--                System Write Throughput(MB/s):      11447.25                --|
            |--               System Memory Throughput(MB/s):      22739.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7eeb
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8148         336      30 M   136 M    288     384     702 K
 1      94 M       297 K    18 M   126 M    125 M    36     525 K
-----------------------------------------------------------------------
 *      94 M       297 K    49 M   263 M    125 M   420    1228 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.21        Core1: 27.74        
Core2: 64.76        Core3: 21.09        
Core4: 36.21        Core5: 34.34        
Core6: 58.11        Core7: 21.04        
Core8: 93.29        Core9: 44.02        
Core10: 92.08        Core11: 42.09        
Core12: 45.16        Core13: 35.21        
Core14: 48.23        Core15: 28.44        
Core16: 82.58        Core17: 21.07        
Core18: 29.81        Core19: 34.29        
Core20: 26.06        Core21: 57.95        
Core22: 86.72        Core23: 29.89        
Core24: 46.51        Core25: 17.34        
Core26: 43.42        Core27: 17.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.45
Socket1: 33.05
DDR read Latency(ns)
Socket0: 154.97
Socket1: 603.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.42        Core1: 26.18        
Core2: 64.95        Core3: 20.35        
Core4: 35.40        Core5: 40.83        
Core6: 52.87        Core7: 20.20        
Core8: 89.25        Core9: 47.65        
Core10: 91.15        Core11: 51.89        
Core12: 60.29        Core13: 34.92        
Core14: 43.31        Core15: 28.47        
Core16: 81.77        Core17: 20.41        
Core18: 34.28        Core19: 31.40        
Core20: 21.79        Core21: 56.50        
Core22: 84.24        Core23: 32.02        
Core24: 36.15        Core25: 16.69        
Core26: 43.35        Core27: 15.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.19
Socket1: 31.67
DDR read Latency(ns)
Socket0: 155.68
Socket1: 650.83
irq_total: 256755.621283088
cpu_total: 26.64
cpu_0: 28.97
cpu_1: 12.96
cpu_2: 9.30
cpu_3: 24.92
cpu_4: 32.09
cpu_5: 1.26
cpu_6: 26.11
cpu_7: 27.64
cpu_8: 14.62
cpu_9: 4.78
cpu_10: 54.88
cpu_11: 1.59
cpu_12: 13.95
cpu_13: 42.06
cpu_14: 7.57
cpu_15: 7.57
cpu_16: 85.78
cpu_17: 21.99
cpu_18: 48.24
cpu_19: 5.05
cpu_20: 35.22
cpu_21: 65.85
cpu_22: 58.34
cpu_23: 28.70
cpu_24: 14.35
cpu_25: 21.66
cpu_26: 28.97
cpu_27: 21.53
enp130s0f0_tx_bytes_phy: 2969381975
enp130s0f1_tx_bytes_phy: 2972169029
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5941551004
enp130s0f0_tx_packets_phy: 432344
enp130s0f1_tx_packets_phy: 422502
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 854846
enp130s0f0_tx_packets: 376147
enp130s0f1_tx_packets: 370443
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 746590
enp130s0f0_rx_bytes_phy: 4297643559
enp130s0f1_rx_bytes_phy: 3639931309
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7937574868
enp130s0f0_rx_bytes: 4269713131
enp130s0f1_rx_bytes: 3618184394
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7887897525
enp130s0f0_tx_bytes: 2964337967
enp130s0f1_tx_bytes: 2967393555
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5931731522
enp130s0f0_rx_packets_phy: 508911
enp130s0f1_rx_packets_phy: 456016
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 964927
enp130s0f0_rx_packets: 508914
enp130s0f1_rx_packets: 456019
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 964933


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.03        Core1: 26.73        
Core2: 61.35        Core3: 21.14        
Core4: 36.49        Core5: 39.10        
Core6: 51.97        Core7: 22.81        
Core8: 90.45        Core9: 47.54        
Core10: 90.04        Core11: 51.32        
Core12: 62.45        Core13: 54.32        
Core14: 41.15        Core15: 29.90        
Core16: 80.48        Core17: 21.79        
Core18: 50.16        Core19: 33.55        
Core20: 16.68        Core21: 71.22        
Core22: 86.04        Core23: 59.57        
Core24: 44.89        Core25: 17.13        
Core26: 42.34        Core27: 26.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.06
Socket1: 41.77
DDR read Latency(ns)
Socket0: 166.56
Socket1: 526.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.81        Core1: 46.53        
Core2: 60.93        Core3: 27.99        
Core4: 41.29        Core5: 61.47        
Core6: 58.01        Core7: 29.88        
Core8: 93.32        Core9: 55.68        
Core10: 94.46        Core11: 64.09        
Core12: 70.71        Core13: 105.34        
Core14: 42.34        Core15: 32.90        
Core16: 81.03        Core17: 28.54        
Core18: 52.07        Core19: 40.45        
Core20: 18.35        Core21: 83.44        
Core22: 94.06        Core23: 114.41        
Core24: 45.21        Core25: 18.23        
Core26: 42.39        Core27: 48.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.96
Socket1: 65.77
DDR read Latency(ns)
Socket0: 200.13
Socket1: 388.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.99        Core1: 47.06        
Core2: 64.23        Core3: 30.02        
Core4: 39.09        Core5: 34.10        
Core6: 54.97        Core7: 29.95        
Core8: 90.39        Core9: 53.93        
Core10: 95.91        Core11: 21.53        
Core12: 70.95        Core13: 106.68        
Core14: 46.26        Core15: 32.88        
Core16: 81.85        Core17: 29.73        
Core18: 54.14        Core19: 38.76        
Core20: 18.38        Core21: 84.32        
Core22: 93.97        Core23: 114.84        
Core24: 48.32        Core25: 18.31        
Core26: 42.23        Core27: 47.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.84
Socket1: 66.72
DDR read Latency(ns)
Socket0: 201.97
Socket1: 391.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.02        Core1: 46.92        
Core2: 58.95        Core3: 29.17        
Core4: 38.39        Core5: 41.21        
Core6: 55.69        Core7: 30.18        
Core8: 90.59        Core9: 26.04        
Core10: 96.41        Core11: 38.00        
Core12: 69.32        Core13: 106.88        
Core14: 42.83        Core15: 33.54        
Core16: 81.47        Core17: 29.33        
Core18: 54.48        Core19: 33.68        
Core20: 18.11        Core21: 85.34        
Core22: 93.26        Core23: 115.52        
Core24: 48.54        Core25: 18.58        
Core26: 42.16        Core27: 47.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.60
Socket1: 67.14
DDR read Latency(ns)
Socket0: 202.89
Socket1: 392.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 650
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421202490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421212938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210612047; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210612047; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210689167; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210689167; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008906754; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5133857; Consumed Joules: 313.35; Watts: 52.15; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1557579; Consumed DRAM Joules: 23.83; DRAM Watts: 3.97
S1P0; QPIClocks: 14421257214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421263302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210856103; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210856103; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210653506; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210653506; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009101427; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5033968; Consumed Joules: 307.25; Watts: 51.13; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1331612; Consumed DRAM Joules: 20.37; DRAM Watts: 3.39
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.24   0.26    0.71      20 M     26 M    0.23    0.38    0.03    0.04     4816     3136      225     65
   1    1     0.10   0.70   0.14    0.64    2231 K   6771 K    0.67    0.39    0.00    0.01      168       97       14     63
   2    0     0.05   0.58   0.09    0.64    2794 K   3294 K    0.15    0.32    0.01    0.01      224       67      145     64
   3    1     0.09   0.45   0.20    0.65      18 M     23 M    0.24    0.44    0.02    0.03     3976     1359       40     63
   4    0     0.05   0.27   0.20    0.63      18 M     24 M    0.23    0.40    0.03    0.04     4088     2753       25     65
   5    1     0.03   1.54   0.02    0.69     430 K    668 K    0.36    0.24    0.00    0.00      112       21       15     63
   6    0     0.11   0.47   0.24    0.72    6983 K   8489 K    0.18    0.37    0.01    0.01      168      126       32     65
   7    1     0.07   0.38   0.17    0.61      18 M     23 M    0.19    0.42    0.03    0.04     3808     1395       28     62
   8    0     0.05   0.58   0.09    0.63    3716 K   4646 K    0.20    0.15    0.01    0.01      112      134       12     65
   9    1     0.02   0.47   0.05    0.61    1811 K   2059 K    0.12    0.09    0.01    0.01       56       16       39     62
  10    0     0.06   0.08   0.71    1.20      69 M     82 M    0.15    0.18    0.12    0.14     2576     8344        8     63
  11    1     0.01   1.64   0.01    0.69     232 K    314 K    0.26    0.29    0.00    0.00        0        6        7     61
  12    0     0.08   0.55   0.15    0.63    4200 K   5121 K    0.18    0.25    0.01    0.01       56       14     1817     64
  13    1     0.07   0.09   0.73    1.17      57 M     69 M    0.16    0.20    0.08    0.10     2800      120     4534     61
  14    0     0.04   0.59   0.08    0.61    1504 K   2110 K    0.29    0.29    0.00    0.00      224      182       18     64
  15    1     0.04   0.60   0.06    0.61    1896 K   3147 K    0.40    0.29    0.01    0.01      224       33      140     61
  16    0     0.08   0.09   0.87    1.20      91 M    108 M    0.16    0.18    0.12    0.14     7784    15560        2     63
  17    1     0.05   0.35   0.15    0.61      18 M     22 M    0.19    0.43    0.03    0.04     4424     1550       56     62
  18    0     0.12   0.26   0.45    0.95      21 M     30 M    0.30    0.45    0.02    0.03     3976     3058      441     64
  19    1     0.04   0.73   0.06    0.65    1893 K   2357 K    0.20    0.30    0.00    0.01      280       96        6     63
  20    0     0.07   0.28   0.24    0.69      15 M     22 M    0.32    0.50    0.02    0.03     4760     3108       35     64
  21    1     0.10   0.15   0.69    1.16      47 M     63 M    0.25    0.38    0.05    0.06     9856     3911     2614     62
  22    0     0.07   0.14   0.55    1.07      55 M     65 M    0.15    0.17    0.08    0.09     4200      201     6611     64
  23    1     0.10   0.33   0.30    0.78      18 M     25 M    0.25    0.59    0.02    0.03     1008       25      801     63
  24    0     0.06   0.67   0.09    0.61    1902 K   3735 K    0.49    0.34    0.00    0.01      112       32       57     65
  25    1     0.03   0.20   0.13    0.60      12 M     16 M    0.26    0.56    0.05    0.06     4368     1453        2     62
  26    0     0.13   0.66   0.20    0.65    5549 K   8781 K    0.37    0.48    0.00    0.01      448       92      345     65
  27    1     0.09   0.45   0.19    0.65      15 M     23 M    0.35    0.61    0.02    0.03      392      657        1     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.25   0.30    0.88     318 M    395 M    0.19    0.28    0.03    0.04    33544    36807     9773     58
 SKT    1     0.06   0.29   0.21    0.83     216 M    283 M    0.24    0.43    0.03    0.03    31472    10739     8297     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.27   0.25    0.86     535 M    678 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.60 %

 C1 core residency: 54.76 %; C3 core residency: 3.03 %; C6 core residency: 12.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       29 G     29 G   |   31%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  106 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.77    38.78     269.77      20.17         314.74
 SKT   1    21.19    19.26     256.02      16.73         245.67
---------------------------------------------------------------------------------------------------------------
       *    59.96    58.03     525.80      36.89         287.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5bc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5476.27 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5928.30 --|
|-- Mem Ch  2: Reads (MB/s):  8161.92 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6798.13 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8161.92 --||-- NODE 1 Mem Read (MB/s) :  5476.27 --|
|-- NODE 0 Mem Write(MB/s) :  6798.13 --||-- NODE 1 Mem Write(MB/s) :  5928.30 --|
|-- NODE 0 P. Write (T/s):     118407 --||-- NODE 1 P. Write (T/s):      70116 --|
|-- NODE 0 Memory (MB/s):    14960.05 --||-- NODE 1 Memory (MB/s):    11404.57 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13638.19                --|
            |--                System Write Throughput(MB/s):      12726.43                --|
            |--               System Memory Throughput(MB/s):      26364.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      12 K         0      18 M   174 M    252      12     867 K
 1     132 M       535 K    24 M   201 M    169 M     0     676 K
-----------------------------------------------------------------------
 *     132 M       535 K    42 M   375 M    169 M    12    1544 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 34.28        
Core2: 45.91        Core3: 24.57        
Core4: 25.87        Core5: 41.22        
Core6: 36.30        Core7: 27.08        
Core8: 57.35        Core9: 43.82        
Core10: 54.69        Core11: 48.36        
Core12: 28.84        Core13: 14.61        
Core14: 37.71        Core15: 49.30        
Core16: 54.04        Core17: 27.85        
Core18: 20.01        Core19: 27.28        
Core20: 20.63        Core21: 22.32        
Core22: 59.48        Core23: 53.47        
Core24: 50.10        Core25: 20.77        
Core26: 51.71        Core27: 20.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.91
Socket1: 25.13
DDR read Latency(ns)
Socket0: 164.78
Socket1: 201.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.66        Core1: 37.47        
Core2: 46.06        Core3: 24.19        
Core4: 26.94        Core5: 41.13        
Core6: 25.94        Core7: 26.85        
Core8: 38.26        Core9: 45.25        
Core10: 55.70        Core11: 47.04        
Core12: 24.62        Core13: 14.83        
Core14: 38.67        Core15: 55.45        
Core16: 51.41        Core17: 28.62        
Core18: 20.41        Core19: 32.37        
Core20: 20.81        Core21: 22.20        
Core22: 63.80        Core23: 55.94        
Core24: 49.94        Core25: 21.12        
Core26: 52.64        Core27: 20.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.26
Socket1: 25.40
DDR read Latency(ns)
Socket0: 166.46
Socket1: 199.89
irq_total: 294502.074744726
cpu_total: 27.53
cpu_0: 37.63
cpu_1: 20.08
cpu_2: 22.74
cpu_3: 42.22
cpu_4: 32.11
cpu_5: 6.18
cpu_6: 7.25
cpu_7: 26.46
cpu_8: 1.26
cpu_9: 7.78
cpu_10: 61.10
cpu_11: 10.64
cpu_12: 3.72
cpu_13: 47.87
cpu_14: 45.68
cpu_15: 2.93
cpu_16: 57.38
cpu_17: 33.58
cpu_18: 42.29
cpu_19: 7.51
cpu_20: 32.85
cpu_21: 51.26
cpu_22: 51.00
cpu_23: 29.65
cpu_24: 8.44
cpu_25: 32.11
cpu_26: 9.11
cpu_27: 39.83
enp130s0f0_rx_bytes: 5444674255
enp130s0f1_rx_bytes: 5032433178
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10477107433
enp130s0f0_tx_bytes_phy: 4181024523
enp130s0f1_tx_bytes_phy: 4193843171
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 8374867694
enp130s0f0_rx_bytes_phy: 5458773073
enp130s0f1_rx_bytes_phy: 5064676312
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10523449385
enp130s0f0_rx_packets_phy: 682585
enp130s0f1_rx_packets_phy: 646200
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1328785
enp130s0f0_tx_packets: 527171
enp130s0f1_tx_packets: 516564
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1043735
enp130s0f0_tx_bytes: 4175046755
enp130s0f1_tx_bytes: 4188085651
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8363132406
enp130s0f0_rx_packets: 682579
enp130s0f1_rx_packets: 646211
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1328790
enp130s0f0_tx_packets_phy: 588882
enp130s0f1_tx_packets_phy: 575813
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1164695


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.49        Core1: 37.36        
Core2: 44.33        Core3: 24.32        
Core4: 26.35        Core5: 38.76        
Core6: 34.79        Core7: 26.10        
Core8: 44.58        Core9: 32.00        
Core10: 56.60        Core11: 44.50        
Core12: 31.73        Core13: 14.74        
Core14: 39.24        Core15: 50.12        
Core16: 57.01        Core17: 27.29        
Core18: 20.52        Core19: 31.21        
Core20: 20.71        Core21: 21.98        
Core22: 63.85        Core23: 48.37        
Core24: 54.85        Core25: 20.55        
Core26: 48.88        Core27: 20.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.54
Socket1: 24.24
DDR read Latency(ns)
Socket0: 166.55
Socket1: 229.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.88        Core1: 35.39        
Core2: 38.29        Core3: 21.70        
Core4: 27.34        Core5: 38.15        
Core6: 36.91        Core7: 23.28        
Core8: 41.60        Core9: 43.33        
Core10: 59.73        Core11: 43.95        
Core12: 32.97        Core13: 14.09        
Core14: 41.46        Core15: 49.19        
Core16: 55.50        Core17: 23.23        
Core18: 20.92        Core19: 28.10        
Core20: 21.29        Core21: 18.39        
Core22: 66.02        Core23: 32.76        
Core24: 51.60        Core25: 19.22        
Core26: 53.97        Core27: 18.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.85
Socket1: 20.51
DDR read Latency(ns)
Socket0: 164.93
Socket1: 293.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.56        Core1: 41.19        
Core2: 43.97        Core3: 24.48        
Core4: 25.77        Core5: 43.18        
Core6: 35.37        Core7: 27.42        
Core8: 42.97        Core9: 40.50        
Core10: 55.24        Core11: 49.61        
Core12: 26.37        Core13: 14.99        
Core14: 38.07        Core15: 54.42        
Core16: 47.79        Core17: 28.74        
Core18: 20.44        Core19: 27.13        
Core20: 20.99        Core21: 22.75        
Core22: 63.14        Core23: 58.62        
Core24: 51.61        Core25: 20.88        
Core26: 54.36        Core27: 20.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.51
Socket1: 25.92
DDR read Latency(ns)
Socket0: 166.70
Socket1: 196.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.42        Core1: 38.18        
Core2: 44.53        Core3: 23.50        
Core4: 27.14        Core5: 40.33        
Core6: 35.80        Core7: 25.82        
Core8: 41.46        Core9: 45.00        
Core10: 55.81        Core11: 45.83        
Core12: 27.24        Core13: 14.67        
Core14: 38.81        Core15: 53.63        
Core16: 48.30        Core17: 27.01        
Core18: 20.44        Core19: 31.01        
Core20: 20.78        Core21: 22.53        
Core22: 63.95        Core23: 49.27        
Core24: 53.42        Core25: 21.07        
Core26: 51.64        Core27: 20.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.98
Socket1: 24.47
DDR read Latency(ns)
Socket0: 167.96
Socket1: 215.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2404
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416578974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416531998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208267398; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208267398; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208371195; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208371195; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006959629; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5186825; Consumed Joules: 316.58; Watts: 52.71; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1478977; Consumed DRAM Joules: 22.63; DRAM Watts: 3.77
S1P0; QPIClocks: 14416541290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416548558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208369291; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208369291; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208281078; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208281078; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007019315; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5346737; Consumed Joules: 326.34; Watts: 54.34; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1565862; Consumed DRAM Joules: 23.96; DRAM Watts: 3.99
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a97
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.36   0.32    0.78      20 M     29 M    0.32    0.48    0.02    0.03     5712      780      333     65
   1    1     0.12   0.75   0.16    0.64    7299 K     10 M    0.27    0.32    0.01    0.01      392      126      101     62
   2    0     0.11   0.62   0.18    0.62    7999 K   8494 K    0.06    0.37    0.01    0.01      336       87      174     65
   3    1     0.18   0.41   0.44    0.95      26 M     37 M    0.31    0.42    0.01    0.02     3416      997       18     62
   4    0     0.07   0.33   0.22    0.65      16 M     23 M    0.30    0.51    0.02    0.03     4312      900       22     65
   5    1     0.03   0.63   0.05    0.62    1497 K   2061 K    0.27    0.12    0.00    0.01      168       23       34     63
   6    0     0.05   0.64   0.08    0.61    1465 K   1965 K    0.25    0.32    0.00    0.00      112       43       17     65
   7    1     0.03   0.18   0.18    0.61      22 M     28 M    0.19    0.45    0.07    0.08     4480      714        1     62
   8    0     0.00   1.05   0.00    0.62     187 K    273 K    0.31    0.20    0.00    0.01        0        4        3     66
   9    1     0.06   0.50   0.12    0.70    3987 K   4388 K    0.09    0.14    0.01    0.01       56       32       81     62
  10    0     0.10   0.13   0.72    1.20     121 M    141 M    0.14    0.15    0.13    0.15      392      100        1     63
  11    1     0.06   0.73   0.09    0.62    4602 K   5178 K    0.11    0.22    0.01    0.01      112       25      160     60
  12    0     0.02   0.41   0.05    0.70     599 K   1234 K    0.51    0.13    0.00    0.01      112       14       10     65
  13    1     0.16   0.25   0.62    1.20      26 M     53 M    0.51    0.49    0.02    0.03      616       81       21     60
  14    0     0.40   0.88   0.46    0.94      15 M     20 M    0.25    0.27    0.00    0.01      168      118       22     64
  15    1     0.02   0.57   0.04    0.66    1285 K   1604 K    0.20    0.20    0.01    0.01       56       19        9     61
  16    0     0.12   0.20   0.61    1.09      90 M    102 M    0.12    0.17    0.07    0.08     5880       39     5723     64
  17    1     0.09   0.32   0.29    0.75      24 M     33 M    0.26    0.43    0.03    0.04     3304      877        8     61
  18    0     0.14   0.41   0.34    0.80      18 M     27 M    0.33    0.55    0.01    0.02     4144      836      327     65
  19    1     0.07   0.68   0.11    0.68    1841 K   2791 K    0.34    0.37    0.00    0.00      224       53        4     62
  20    0     0.05   0.22   0.21    0.64      14 M     21 M    0.33    0.61    0.03    0.05     6160      932       18     65
  21    1     0.14   0.19   0.74    1.20      49 M     73 M    0.33    0.44    0.04    0.05     6328     2533       15     61
  22    0     0.09   0.22   0.44    0.92      76 M     86 M    0.12    0.14    0.08    0.09     5712     6561       82     65
  23    1     0.05   0.19   0.27    0.72      43 M     52 M    0.17    0.35    0.09    0.10     4760     3168        0     63
  24    0     0.05   0.46   0.12    0.66    3939 K   4052 K    0.03    0.08    0.01    0.01        0        4       19     66
  25    1     0.05   0.20   0.24    0.68      21 M     27 M    0.24    0.52    0.04    0.06     3696      887       10     62
  26    0     0.06   0.58   0.10    0.62    3138 K   3274 K    0.04    0.23    0.01    0.01      168       15      131     65
  27    1     0.16   0.46   0.35    0.82      15 M     26 M    0.40    0.63    0.01    0.02     1680      130      233     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.36   0.27    0.86     390 M    473 M    0.17    0.29    0.03    0.03    33208    10433     6882     58
 SKT    1     0.09   0.33   0.26    0.86     250 M    359 M    0.30    0.45    0.02    0.03    29288     9665      694     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.35   0.27    0.86     641 M    832 M    0.23    0.37    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.20 %

 C1 core residency: 52.92 %; C3 core residency: 2.93 %; C6 core residency: 12.95 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.33 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       29 G     28 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  107 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.65    31.29     262.43      18.76         212.38
 SKT   1    32.74    33.73     274.82      20.12         205.19
---------------------------------------------------------------------------------------------------------------
       *    72.39    65.02     537.26      38.88         209.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c6f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7081.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7160.45 --|
|-- Mem Ch  2: Reads (MB/s):  7846.58 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5574.76 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7846.58 --||-- NODE 1 Mem Read (MB/s) :  7081.61 --|
|-- NODE 0 Mem Write(MB/s) :  5574.76 --||-- NODE 1 Mem Write(MB/s) :  7160.45 --|
|-- NODE 0 P. Write (T/s):     102233 --||-- NODE 1 P. Write (T/s):     106529 --|
|-- NODE 0 Memory (MB/s):    13421.34 --||-- NODE 1 Memory (MB/s):    14242.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14928.19                --|
            |--                System Write Throughput(MB/s):      12735.22                --|
            |--               System Memory Throughput(MB/s):      27663.41                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: da4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8136          12      24 M   151 M    540      12     634 K
 1     105 M       476 K    26 M   155 M    142 M     0     386 K
-----------------------------------------------------------------------
 *     105 M       476 K    50 M   306 M    142 M    12    1021 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.46        Core1: 37.15        
Core2: 53.10        Core3: 37.91        
Core4: 25.34        Core5: 50.50        
Core6: 43.97        Core7: 38.11        
Core8: 59.67        Core9: 32.11        
Core10: 56.07        Core11: 49.65        
Core12: 26.98        Core13: 25.23        
Core14: 33.57        Core15: 43.74        
Core16: 54.67        Core17: 38.37        
Core18: 23.63        Core19: 28.76        
Core20: 22.93        Core21: 47.38        
Core22: 47.90        Core23: 73.37        
Core24: 51.14        Core25: 24.68        
Core26: 49.20        Core27: 75.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.32
Socket1: 44.90
DDR read Latency(ns)
Socket0: 175.38
Socket1: 193.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.99        Core1: 35.37        
Core2: 53.12        Core3: 37.01        
Core4: 25.29        Core5: 40.12        
Core6: 43.69        Core7: 36.14        
Core8: 39.13        Core9: 35.66        
Core10: 54.71        Core11: 50.77        
Core12: 21.89        Core13: 24.35        
Core14: 30.99        Core15: 42.25        
Core16: 54.87        Core17: 37.06        
Core18: 24.52        Core19: 29.90        
Core20: 23.62        Core21: 45.75        
Core22: 48.09        Core23: 66.00        
Core24: 48.50        Core25: 22.43        
Core26: 53.91        Core27: 72.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.11
Socket1: 42.63
DDR read Latency(ns)
Socket0: 170.61
Socket1: 194.20
irq_total: 213785.464757963
cpu_total: 26.15
cpu_0: 39.14
cpu_1: 7.64
cpu_2: 9.50
cpu_3: 31.96
cpu_4: 26.91
cpu_5: 2.13
cpu_6: 6.51
cpu_7: 30.76
cpu_8: 0.86
cpu_9: 14.75
cpu_10: 83.72
cpu_11: 7.57
cpu_12: 4.72
cpu_13: 57.48
cpu_14: 6.84
cpu_15: 6.98
cpu_16: 53.36
cpu_17: 30.30
cpu_18: 26.25
cpu_19: 6.18
cpu_20: 24.78
cpu_21: 69.50
cpu_22: 45.71
cpu_23: 45.12
cpu_24: 5.18
cpu_25: 38.41
cpu_26: 7.04
cpu_27: 43.06
enp130s0f0_tx_bytes: 3326235686
enp130s0f1_tx_bytes: 3332413390
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6658649076
enp130s0f0_rx_packets_phy: 568374
enp130s0f1_rx_packets_phy: 520172
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1088546
enp130s0f0_rx_bytes: 4854901462
enp130s0f1_rx_bytes: 4187060151
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9041961613
enp130s0f0_rx_packets: 568375
enp130s0f1_rx_packets: 520185
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1088560
enp130s0f0_tx_packets_phy: 475246
enp130s0f1_tx_packets_phy: 456409
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 931655
enp130s0f0_tx_packets: 414722
enp130s0f1_tx_packets: 399268
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 813990
enp130s0f0_tx_bytes_phy: 3331757657
enp130s0f1_tx_bytes_phy: 3337648378
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6669406035
enp130s0f0_rx_bytes_phy: 4868501021
enp130s0f1_rx_bytes_phy: 4212334596
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9080835617


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.22        Core1: 33.72        
Core2: 38.60        Core3: 34.31        
Core4: 25.55        Core5: 36.14        
Core6: 45.27        Core7: 33.93        
Core8: 50.24        Core9: 35.02        
Core10: 56.12        Core11: 49.01        
Core12: 25.86        Core13: 23.53        
Core14: 30.66        Core15: 42.24        
Core16: 55.23        Core17: 35.19        
Core18: 24.03        Core19: 36.19        
Core20: 22.62        Core21: 44.33        
Core22: 47.93        Core23: 56.00        
Core24: 50.12        Core25: 21.45        
Core26: 52.44        Core27: 70.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.19
Socket1: 40.06
DDR read Latency(ns)
Socket0: 167.95
Socket1: 195.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.93        Core1: 29.79        
Core2: 50.35        Core3: 31.51        
Core4: 25.16        Core5: 41.04        
Core6: 46.58        Core7: 31.96        
Core8: 44.23        Core9: 33.53        
Core10: 57.27        Core11: 46.04        
Core12: 26.59        Core13: 22.58        
Core14: 32.17        Core15: 40.77        
Core16: 56.24        Core17: 32.29        
Core18: 24.19        Core19: 36.82        
Core20: 23.43        Core21: 41.12        
Core22: 48.96        Core23: 38.64        
Core24: 50.81        Core25: 20.06        
Core26: 55.75        Core27: 66.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.89
Socket1: 35.59
DDR read Latency(ns)
Socket0: 164.53
Socket1: 201.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.63        Core1: 26.46        
Core2: 50.09        Core3: 28.56        
Core4: 25.92        Core5: 34.61        
Core6: 43.25        Core7: 28.51        
Core8: 19.40        Core9: 32.22        
Core10: 57.81        Core11: 44.69        
Core12: 27.28        Core13: 20.99        
Core14: 24.94        Core15: 40.77        
Core16: 57.02        Core17: 27.77        
Core18: 24.90        Core19: 31.60        
Core20: 23.41        Core21: 31.06        
Core22: 48.94        Core23: 24.45        
Core24: 50.17        Core25: 17.47        
Core26: 48.61        Core27: 61.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.14
Socket1: 29.30
DDR read Latency(ns)
Socket0: 163.41
Socket1: 215.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 34.40        
Core2: 52.51        Core3: 36.39        
Core4: 25.64        Core5: 42.95        
Core6: 40.88        Core7: 34.03        
Core8: 52.72        Core9: 30.55        
Core10: 56.89        Core11: 33.85        
Core12: 26.60        Core13: 23.85        
Core14: 30.78        Core15: 40.68        
Core16: 55.50        Core17: 34.87        
Core18: 24.18        Core19: 35.83        
Core20: 24.25        Core21: 38.27        
Core22: 47.68        Core23: 66.34        
Core24: 50.71        Core25: 21.98        
Core26: 54.32        Core27: 70.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.64
Socket1: 40.11
DDR read Latency(ns)
Socket0: 170.92
Socket1: 195.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4126
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419471778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419486754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209746830; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209746830; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209832677; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209832677; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008215119; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5087033; Consumed Joules: 310.49; Watts: 51.68; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1423407; Consumed DRAM Joules: 21.78; DRAM Watts: 3.62
S1P0; QPIClocks: 14419631446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419638182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209903948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209903948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209822141; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209822141; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008304102; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5224943; Consumed Joules: 318.91; Watts: 53.08; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1591392; Consumed DRAM Joules: 24.35; DRAM Watts: 4.05
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1170
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.16   0.47   0.34    0.80      15 M     27 M    0.44    0.49    0.01    0.02     4984      289      135     66
   1    1     0.04   0.56   0.07    0.60    1788 K   4007 K    0.55    0.24    0.00    0.01       56       64       33     63
   2    0     0.06   0.59   0.09    0.64    4442 K   4765 K    0.07    0.24    0.01    0.01      392       35       98     64
   3    1     0.04   0.18   0.22    0.65      22 M     28 M    0.19    0.37    0.06    0.07     3864     2547        5     63
   4    0     0.07   0.37   0.19    0.60      11 M     18 M    0.35    0.54    0.02    0.03     3976      279       28     66
   5    1     0.04   1.65   0.02    0.71     547 K    809 K    0.32    0.27    0.00    0.00       56       21       22     63
   6    0     0.04   0.64   0.06    0.61    1777 K   2090 K    0.15    0.27    0.00    0.01      224       42       15     66
   7    1     0.03   0.12   0.21    0.65      22 M     27 M    0.18    0.37    0.09    0.11     3976     2454        2     62
   8    0     0.01   1.72   0.01    0.60     177 K    233 K    0.24    0.19    0.00    0.00        0        2        4     65
   9    1     0.09   0.70   0.13    0.65    3516 K   5559 K    0.37    0.36    0.00    0.01       56       39       37     61
  10    0     0.42   0.41   1.02    1.20     109 M    133 M    0.18    0.16    0.03    0.03      336       95       91     63
  11    1     0.04   0.75   0.05    0.60    1483 K   2530 K    0.41    0.14    0.00    0.01      224       21      124     60
  12    0     0.04   0.62   0.06    0.60     793 K   1520 K    0.48    0.14    0.00    0.00      112       17       13     64
  13    1     0.18   0.25   0.72    1.22      32 M     54 M    0.40    0.44    0.02    0.03     1008      866       86     60
  14    0     0.05   0.73   0.08    0.63    1555 K   2160 K    0.28    0.37    0.00    0.00      280       77       15     65
  15    1     0.06   0.50   0.11    0.71    3446 K   3831 K    0.10    0.14    0.01    0.01       56       47        4     61
  16    0     0.11   0.17   0.65    1.20     100 M    119 M    0.16    0.15    0.09    0.11      672       45        6     64
  17    1     0.02   0.12   0.19    0.62      23 M     28 M    0.17    0.37    0.10    0.12     3696     2848        4     62
  18    0     0.03   0.21   0.16    0.60      12 M     18 M    0.33    0.57    0.04    0.06     4592      353        1     66
  19    1     0.05   0.63   0.07    0.65    1341 K   1797 K    0.25    0.31    0.00    0.00      224       99        3     62
  20    0     0.03   0.19   0.16    0.60      11 M     17 M    0.33    0.60    0.04    0.06     5600      313        1     65
  21    1     0.13   0.15   0.82    1.22      67 M     84 M    0.20    0.27    0.05    0.07     8120     6865      183     61
  22    0     0.10   0.21   0.47    0.96      79 M     91 M    0.13    0.24    0.08    0.09    11144    10308       40     65
  23    1     0.05   0.12   0.43    0.92      58 M     67 M    0.14    0.16    0.11    0.13     2800     4985        3     62
  24    0     0.03   0.45   0.07    0.65    2429 K   2524 K    0.04    0.07    0.01    0.01      168        5       14     66
  25    1     0.07   0.23   0.31    0.77      18 M     26 M    0.31    0.47    0.03    0.04     4648     2939       11     62
  26    0     0.05   0.52   0.09    0.65    2503 K   2614 K    0.04    0.21    0.01    0.01      168       27       84     65
  27    1     0.03   0.07   0.38    0.86      60 M     67 M    0.11    0.16    0.22    0.25     2520     4487        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.35   0.25    0.89     354 M    441 M    0.20    0.29    0.03    0.04    32648    11887      545     58
 SKT    1     0.06   0.23   0.27    0.88     318 M    404 M    0.21    0.31    0.04    0.05    31304    28282      520     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.29   0.26    0.88     673 M    846 M    0.20    0.30    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.04 %

 C1 core residency: 46.84 %; C3 core residency: 2.50 %; C6 core residency: 21.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       23 G     23 G   |   24%    24%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   84 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.01    27.74     258.79      18.06         215.79
 SKT   1    35.74    35.55     267.73      20.30         227.34
---------------------------------------------------------------------------------------------------------------
       *    74.75    63.28     526.52      38.36         221.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1350
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5657.17 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6577.30 --|
|-- Mem Ch  2: Reads (MB/s):  7990.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7288.48 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7990.90 --||-- NODE 1 Mem Read (MB/s) :  5657.17 --|
|-- NODE 0 Mem Write(MB/s) :  7288.48 --||-- NODE 1 Mem Write(MB/s) :  6577.30 --|
|-- NODE 0 P. Write (T/s):     125471 --||-- NODE 1 P. Write (T/s):      79857 --|
|-- NODE 0 Memory (MB/s):    15279.38 --||-- NODE 1 Memory (MB/s):    12234.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13648.07                --|
            |--                System Write Throughput(MB/s):      13865.78                --|
            |--               System Memory Throughput(MB/s):      27513.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14a5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8268          48      18 M   140 M    504       0     595 K
 1     111 M       653 K    25 M   182 M    155 M     0     719 K
-----------------------------------------------------------------------
 *     111 M       653 K    44 M   322 M    155 M     0    1314 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.91        Core1: 28.06        
Core2: 46.57        Core3: 22.29        
Core4: 48.05        Core5: 46.15        
Core6: 30.96        Core7: 23.05        
Core8: 48.03        Core9: 42.65        
Core10: 57.38        Core11: 42.36        
Core12: 49.21        Core13: 16.86        
Core14: 46.49        Core15: 46.50        
Core16: 74.75        Core17: 22.83        
Core18: 20.28        Core19: 23.92        
Core20: 19.64        Core21: 52.47        
Core22: 69.66        Core23: 31.38        
Core24: 44.65        Core25: 21.62        
Core26: 69.12        Core27: 29.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.84
Socket1: 30.41
DDR read Latency(ns)
Socket0: 173.17
Socket1: 231.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.55        Core1: 27.38        
Core2: 44.78        Core3: 21.92        
Core4: 46.71        Core5: 44.27        
Core6: 32.28        Core7: 23.30        
Core8: 62.58        Core9: 41.85        
Core10: 59.41        Core11: 41.59        
Core12: 54.59        Core13: 16.90        
Core14: 50.63        Core15: 44.64        
Core16: 74.31        Core17: 23.98        
Core18: 20.49        Core19: 22.01        
Core20: 20.59        Core21: 53.77        
Core22: 71.95        Core23: 21.39        
Core24: 51.64        Core25: 21.83        
Core26: 67.22        Core27: 26.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.63
Socket1: 29.35
DDR read Latency(ns)
Socket0: 176.79
Socket1: 238.24
irq_total: 272350.735453487
cpu_total: 27.47
cpu_0: 32.62
cpu_1: 14.35
cpu_2: 8.97
cpu_3: 40.66
cpu_4: 25.32
cpu_5: 9.83
cpu_6: 27.31
cpu_7: 29.77
cpu_8: 1.20
cpu_9: 7.31
cpu_10: 57.87
cpu_11: 1.53
cpu_12: 11.16
cpu_13: 42.33
cpu_14: 8.64
cpu_15: 2.39
cpu_16: 74.88
cpu_17: 39.47
cpu_18: 31.63
cpu_19: 16.68
cpu_20: 29.90
cpu_21: 82.72
cpu_22: 50.37
cpu_23: 35.75
cpu_24: 12.76
cpu_25: 28.57
cpu_26: 8.97
cpu_27: 36.15
enp130s0f0_tx_bytes: 3447482685
enp130s0f1_tx_bytes: 3451878456
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6899361141
enp130s0f0_rx_packets: 630682
enp130s0f1_rx_packets: 576174
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1206856
enp130s0f0_tx_packets_phy: 498245
enp130s0f1_tx_packets_phy: 478362
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 976607
enp130s0f0_tx_packets: 437873
enp130s0f1_tx_packets: 419142
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 857015
enp130s0f0_rx_bytes: 5003165131
enp130s0f1_rx_bytes: 4758202927
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9761368058
enp130s0f0_rx_packets_phy: 630680
enp130s0f1_rx_packets_phy: 576169
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1206849
enp130s0f0_rx_bytes_phy: 5035274396
enp130s0f1_rx_bytes_phy: 4788816405
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9824090801
enp130s0f0_tx_bytes_phy: 3453017696
enp130s0f1_tx_bytes_phy: 3457316385
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6910334081


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.18        Core1: 27.10        
Core2: 34.83        Core3: 24.71        
Core4: 34.82        Core5: 44.70        
Core6: 32.94        Core7: 26.56        
Core8: 48.93        Core9: 36.82        
Core10: 65.33        Core11: 39.43        
Core12: 60.19        Core13: 18.10        
Core14: 50.72        Core15: 43.79        
Core16: 77.18        Core17: 26.91        
Core18: 25.16        Core19: 23.32        
Core20: 24.84        Core21: 49.98        
Core22: 75.18        Core23: 26.77        
Core24: 54.08        Core25: 18.56        
Core26: 68.99        Core27: 23.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.98
Socket1: 29.89
DDR read Latency(ns)
Socket0: 174.31
Socket1: 276.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.71        Core1: 27.39        
Core2: 41.83        Core3: 25.01        
Core4: 35.26        Core5: 45.59        
Core6: 32.50        Core7: 25.90        
Core8: 53.70        Core9: 40.64        
Core10: 64.44        Core11: 35.15        
Core12: 62.44        Core13: 18.19        
Core14: 52.58        Core15: 22.07        
Core16: 75.36        Core17: 25.77        
Core18: 24.48        Core19: 23.37        
Core20: 23.78        Core21: 47.55        
Core22: 74.16        Core23: 20.97        
Core24: 54.59        Core25: 18.33        
Core26: 76.80        Core27: 21.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.02
Socket1: 28.12
DDR read Latency(ns)
Socket0: 173.05
Socket1: 279.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.02        Core1: 29.06        
Core2: 47.80        Core3: 28.53        
Core4: 35.47        Core5: 48.80        
Core6: 32.94        Core7: 28.89        
Core8: 54.26        Core9: 42.84        
Core10: 64.73        Core11: 19.45        
Core12: 51.13        Core13: 19.52        
Core14: 53.64        Core15: 44.76        
Core16: 78.55        Core17: 28.16        
Core18: 24.31        Core19: 24.80        
Core20: 24.37        Core21: 54.85        
Core22: 74.35        Core23: 34.18        
Core24: 49.30        Core25: 19.90        
Core26: 71.58        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.78
Socket1: 34.20
DDR read Latency(ns)
Socket0: 177.95
Socket1: 252.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.64        Core1: 28.70        
Core2: 53.52        Core3: 26.25        
Core4: 35.78        Core5: 49.91        
Core6: 33.98        Core7: 26.77        
Core8: 51.29        Core9: 42.51        
Core10: 67.66        Core11: 55.65        
Core12: 52.67        Core13: 18.54        
Core14: 56.14        Core15: 43.36        
Core16: 78.97        Core17: 27.20        
Core18: 24.03        Core19: 24.01        
Core20: 24.37        Core21: 52.02        
Core22: 65.82        Core23: 32.04        
Core24: 35.97        Core25: 19.03        
Core26: 78.15        Core27: 37.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.36
Socket1: 32.65
DDR read Latency(ns)
Socket0: 160.70
Socket1: 262.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5885
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425882642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425893566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212950351; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212950351; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213054494; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213054494; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010904185; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5209713; Consumed Joules: 317.98; Watts: 52.91; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1549806; Consumed DRAM Joules: 23.71; DRAM Watts: 3.95
S1P0; QPIClocks: 14426007530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426015594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213106851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213106851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213010494; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213010494; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010746610; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5282993; Consumed Joules: 322.45; Watts: 53.65; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1540052; Consumed DRAM Joules: 23.56; DRAM Watts: 3.92
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1832
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.30   0.22    0.65      24 M     29 M    0.17    0.30    0.04    0.04     2072     2930      817     66
   1    1     0.10   0.70   0.15    0.64    2695 K   5576 K    0.52    0.40    0.00    0.01        0      102       12     62
   2    0     0.05   0.59   0.08    0.60    3130 K   3410 K    0.08    0.27    0.01    0.01      224       49      168     65
   3    1     0.18   0.48   0.38    0.86      25 M     34 M    0.27    0.43    0.01    0.02     4200     2159       24     62
   4    0     0.02   0.16   0.13    0.61      21 M     24 M    0.15    0.30    0.10    0.12     3416     2738        7     66
   5    1     0.07   0.75   0.10    0.68    3431 K   4956 K    0.31    0.29    0.00    0.01       56       55       90     62
   6    0     0.15   0.67   0.22    0.65    6984 K     11 M    0.38    0.47    0.00    0.01      336      291      218     65
   7    1     0.06   0.24   0.24    0.67      20 M     28 M    0.27    0.47    0.04    0.05     3528     1979       13     62
   8    0     0.01   1.00   0.01    0.60     229 K    380 K    0.40    0.16    0.00    0.01        0        6        5     65
   9    1     0.04   0.52   0.08    0.60    3454 K   3799 K    0.09    0.09    0.01    0.01      168       20      751     61
  10    0     0.09   0.13   0.72    1.20      95 M    111 M    0.14    0.21    0.10    0.12     5824    16950        1     63
  11    1     0.01   0.93   0.01    0.83     312 K    506 K    0.38    0.41    0.00    0.00        0       20        3     61
  12    0     0.06   0.71   0.08    0.61    3473 K   4341 K    0.20    0.19    0.01    0.01       56       51       10     65
  13    1     0.14   0.32   0.44    0.91      18 M     39 M    0.54    0.58    0.01    0.03     1064      781       73     61
  14    0     0.05   0.60   0.08    0.61    2610 K   2948 K    0.11    0.24    0.01    0.01      112      179       15     64
  15    1     0.01   0.41   0.02    0.61     634 K   1009 K    0.37    0.11    0.01    0.01        0       11        3     61
  16    0     0.12   0.13   0.92    1.20     101 M    118 M    0.14    0.16    0.09    0.10     3640      115     4969     63
  17    1     0.13   0.34   0.38    0.86      26 M     35 M    0.25    0.45    0.02    0.03     5432     2083      406     61
  18    0     0.04   0.19   0.21    0.64      14 M     20 M    0.30    0.57    0.04    0.05     5712     3858       20     66
  19    1     0.12   0.85   0.14    0.61    2129 K   6187 K    0.66    0.53    0.00    0.01      504      109        8     62
  20    0     0.03   0.18   0.19    0.61      13 M     19 M    0.30    0.59    0.04    0.06     6888     3761        8     65
  21    1     0.09   0.09   1.02    1.20      93 M    116 M    0.20    0.27    0.10    0.12    10640     2666     7161     61
  22    0     0.06   0.10   0.60    1.15      75 M     88 M    0.14    0.14    0.12    0.14     6328     7164      127     65
  23    1     0.15   0.44   0.34    0.80      15 M     26 M    0.41    0.60    0.01    0.02      168       84      431     62
  24    0     0.08   0.62   0.13    0.63    4194 K   4969 K    0.16    0.17    0.01    0.01      224       81      202     66
  25    1     0.03   0.18   0.19    0.62      17 M     23 M    0.25    0.53    0.05    0.07     3920     2011        4     62
  26    0     0.05   0.55   0.10    0.64    4092 K   4233 K    0.03    0.18    0.01    0.01      112      109      147     65
  27    1     0.15   0.44   0.33    0.79      20 M     33 M    0.37    0.49    0.01    0.02      728      949      113     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.24   0.26    0.88     370 M    443 M    0.16    0.26    0.04    0.05    34944    38282     6714     58
 SKT    1     0.09   0.34   0.27    0.85     251 M    360 M    0.30    0.45    0.02    0.03    30408    13029     9092     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.29   0.27    0.86     622 M    803 M    0.23    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.00 %

 C1 core residency: 51.47 %; C3 core residency: 1.95 %; C6 core residency: 15.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.24 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  110 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.61    36.13     263.41      19.74         263.74
 SKT   1    29.81    35.26     276.80      20.22         226.53
---------------------------------------------------------------------------------------------------------------
       *    69.41    71.39     540.21      39.97         249.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a07
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7455.88 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7928.10 --|
|-- Mem Ch  2: Reads (MB/s):  4657.51 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2006.81 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  4657.51 --||-- NODE 1 Mem Read (MB/s) :  7455.88 --|
|-- NODE 0 Mem Write(MB/s) :  2006.81 --||-- NODE 1 Mem Write(MB/s) :  7928.10 --|
|-- NODE 0 P. Write (T/s):      60082 --||-- NODE 1 P. Write (T/s):      95872 --|
|-- NODE 0 Memory (MB/s):     6664.33 --||-- NODE 1 Memory (MB/s):    15383.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12113.40                --|
            |--                System Write Throughput(MB/s):       9934.92                --|
            |--               System Memory Throughput(MB/s):      22048.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b45
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          60      16 M   113 M    252       0     584 K
 1     120 M       336 K    19 M   122 M    104 M     0     323 K
-----------------------------------------------------------------------
 *     120 M       336 K    35 M   236 M    104 M     0     908 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.04        Core1: 60.70        
Core2: 42.75        Core3: 47.59        
Core4: 19.48        Core5: 38.85        
Core6: 36.58        Core7: 47.52        
Core8: 37.04        Core9: 51.02        
Core10: 88.20        Core11: 55.02        
Core12: 25.71        Core13: 32.76        
Core14: 28.61        Core15: 49.64        
Core16: 76.01        Core17: 45.97        
Core18: 19.17        Core19: 41.56        
Core20: 18.58        Core21: 68.14        
Core22: 38.89        Core23: 108.00        
Core24: 36.05        Core25: 31.09        
Core26: 21.39        Core27: 107.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.57
Socket1: 62.98
DDR read Latency(ns)
Socket0: 606.40
Socket1: 203.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.87        Core1: 55.06        
Core2: 39.50        Core3: 42.81        
Core4: 19.85        Core5: 37.09        
Core6: 24.19        Core7: 43.74        
Core8: 28.79        Core9: 50.49        
Core10: 83.31        Core11: 45.22        
Core12: 24.83        Core13: 30.57        
Core14: 25.67        Core15: 42.15        
Core16: 72.32        Core17: 41.80        
Core18: 19.36        Core19: 39.95        
Core20: 18.30        Core21: 57.94        
Core22: 38.75        Core23: 88.47        
Core24: 38.97        Core25: 28.38        
Core26: 24.41        Core27: 95.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.43
Socket1: 55.15
DDR read Latency(ns)
Socket0: 553.43
Socket1: 198.49
irq_total: 227772.441679848
cpu_total: 26.09
cpu_0: 25.78
cpu_1: 44.92
cpu_2: 7.44
cpu_3: 40.13
cpu_4: 25.18
cpu_5: 12.96
cpu_6: 6.25
cpu_7: 33.82
cpu_8: 1.26
cpu_9: 4.92
cpu_10: 47.44
cpu_11: 0.80
cpu_12: 3.59
cpu_13: 37.34
cpu_14: 6.05
cpu_15: 10.50
cpu_16: 75.68
cpu_17: 45.85
cpu_18: 28.44
cpu_19: 6.91
cpu_20: 22.33
cpu_21: 67.31
cpu_22: 35.55
cpu_23: 45.98
cpu_24: 3.99
cpu_25: 36.21
cpu_26: 11.36
cpu_27: 42.39
enp130s0f0_tx_bytes_phy: 3213040173
enp130s0f1_tx_bytes_phy: 3220101738
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6433141911
enp130s0f0_rx_packets: 474643
enp130s0f1_rx_packets: 428296
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 902939
enp130s0f0_tx_bytes: 3208065187
enp130s0f1_tx_bytes: 3215411063
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6423476250
enp130s0f0_rx_packets_phy: 474649
enp130s0f1_rx_packets_phy: 428273
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 902922
enp130s0f0_rx_bytes: 3626626614
enp130s0f1_rx_bytes: 3460583799
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7087210413
enp130s0f0_tx_packets_phy: 448724
enp130s0f1_tx_packets_phy: 432995
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 881719
enp130s0f0_rx_bytes_phy: 3639898036
enp130s0f1_rx_bytes_phy: 3480341284
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7120239320
enp130s0f0_tx_packets: 396811
enp130s0f1_tx_packets: 382903
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 779714


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.27        Core1: 44.05        
Core2: 36.98        Core3: 32.93        
Core4: 19.13        Core5: 33.78        
Core6: 34.29        Core7: 34.71        
Core8: 40.50        Core9: 49.25        
Core10: 76.59        Core11: 45.00        
Core12: 23.99        Core13: 29.20        
Core14: 27.99        Core15: 30.70        
Core16: 66.97        Core17: 35.24        
Core18: 18.35        Core19: 33.60        
Core20: 18.66        Core21: 43.48        
Core22: 38.33        Core23: 60.58        
Core24: 30.67        Core25: 25.04        
Core26: 23.70        Core27: 58.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.47
Socket1: 41.48
DDR read Latency(ns)
Socket0: 520.16
Socket1: 193.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 62.65        
Core2: 42.01        Core3: 47.52        
Core4: 19.53        Core5: 38.04        
Core6: 36.45        Core7: 49.11        
Core8: 34.71        Core9: 50.52        
Core10: 87.81        Core11: 45.07        
Core12: 24.55        Core13: 31.84        
Core14: 20.46        Core15: 51.67        
Core16: 76.54        Core17: 46.07        
Core18: 19.71        Core19: 45.17        
Core20: 18.59        Core21: 67.04        
Core22: 39.19        Core23: 107.40        
Core24: 39.57        Core25: 31.02        
Core26: 25.64        Core27: 106.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.76
Socket1: 62.67
DDR read Latency(ns)
Socket0: 609.31
Socket1: 202.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.65        Core1: 54.82        
Core2: 40.24        Core3: 41.91        
Core4: 19.62        Core5: 31.85        
Core6: 35.01        Core7: 42.88        
Core8: 35.19        Core9: 51.63        
Core10: 82.61        Core11: 60.57        
Core12: 25.31        Core13: 22.47        
Core14: 26.57        Core15: 35.32        
Core16: 71.76        Core17: 40.67        
Core18: 19.01        Core19: 39.55        
Core20: 18.27        Core21: 57.28        
Core22: 38.65        Core23: 86.35        
Core24: 35.34        Core25: 27.84        
Core26: 24.27        Core27: 93.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.00
Socket1: 52.37
DDR read Latency(ns)
Socket0: 551.27
Socket1: 197.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.20        Core1: 37.84        
Core2: 33.33        Core3: 25.93        
Core4: 18.76        Core5: 32.96        
Core6: 34.08        Core7: 26.14        
Core8: 36.73        Core9: 43.86        
Core10: 66.90        Core11: 49.91        
Core12: 25.26        Core13: 29.81        
Core14: 26.29        Core15: 28.71        
Core16: 59.07        Core17: 26.29        
Core18: 17.94        Core19: 29.24        
Core20: 18.26        Core21: 19.90        
Core22: 37.05        Core23: 32.37        
Core24: 36.30        Core25: 19.00        
Core26: 22.68        Core27: 28.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.10
Socket1: 26.52
DDR read Latency(ns)
Socket0: 378.48
Socket1: 179.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7602
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415480026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415489498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207747896; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207747896; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207838305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207838305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006535759; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4808234; Consumed Joules: 293.47; Watts: 48.86; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1072078; Consumed DRAM Joules: 16.40; DRAM Watts: 2.73
S1P0; QPIClocks: 14415493178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415499650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207856326; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207856326; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207757900; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207757900; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006625092; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5383852; Consumed Joules: 328.60; Watts: 54.71; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1671426; Consumed DRAM Joules: 25.57; DRAM Watts: 4.26
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1eec
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.37   0.18    0.62      15 M     20 M    0.27    0.50    0.02    0.03     4480      666      235     66
   1    1     0.28   0.61   0.46    0.95      11 M     16 M    0.32    0.27    0.00    0.01      280     1200       32     61
   2    0     0.04   0.62   0.07    0.60    2929 K   3342 K    0.12    0.23    0.01    0.01     1344       29      147     65
   3    1     0.10   0.29   0.34    0.82      17 M     25 M    0.30    0.41    0.02    0.03     4480     1448       13     61
   4    0     0.08   0.47   0.17    0.62      12 M     18 M    0.33    0.54    0.01    0.02     3752      767       33     66
   5    1     0.10   0.84   0.12    0.67    1881 K   4489 K    0.58    0.36    0.00    0.00       56       33       17     63
   6    0     0.05   0.75   0.06    0.64    2189 K   2680 K    0.18    0.28    0.00    0.01      280       52       15     66
   7    1     0.03   0.12   0.24    0.69      16 M     21 M    0.23    0.44    0.06    0.07     3752     1394        2     62
   8    0     0.00   1.29   0.00    0.61     120 K    174 K    0.31    0.15    0.00    0.00        0        1        3     65
   9    1     0.03   0.44   0.07    0.65    2183 K   2456 K    0.11    0.10    0.01    0.01      616       15       52     61
  10    0     0.08   0.18   0.46    0.94      62 M     71 M    0.13    0.17    0.07    0.08      392       97      161     64
  11    1     0.01   0.82   0.01    0.85     264 K    461 K    0.43    0.43    0.00    0.00     1960       14        4     59
  12    0     0.03   0.60   0.05    0.62     901 K   1505 K    0.40    0.14    0.00    0.00       56       28       18     65
  13    1     0.10   0.30   0.34    0.80      15 M     26 M    0.41    0.55    0.01    0.03     2072      338       58     60
  14    0     0.05   0.64   0.08    0.65    1421 K   1913 K    0.26    0.32    0.00    0.00      336       82       14     66
  15    1     0.06   0.68   0.09    0.63    1897 K   4016 K    0.53    0.34    0.00    0.01        0       24       25     60
  16    0     0.14   0.16   0.92    1.20     111 M    128 M    0.13    0.16    0.08    0.09     7504       34    11065     64
  17    1     0.11   0.23   0.49    1.01      22 M     30 M    0.25    0.39    0.02    0.03     4760     1581      314     61
  18    0     0.07   0.38   0.19    0.61      13 M     20 M    0.34    0.55    0.02    0.03     6104      708      147     65
  19    1     0.04   0.59   0.07    0.65    1100 K   1880 K    0.41    0.40    0.00    0.00      112       66        5     62
  20    0     0.03   0.23   0.15    0.60      11 M     17 M    0.35    0.58    0.03    0.05     5432      713       29     65
  21    1     0.09   0.10   0.85    1.21      45 M     61 M    0.26    0.35    0.05    0.07     6216     2813        4     61
  22    0     0.09   0.34   0.26    0.71      67 M     74 M    0.10    0.16    0.08    0.08     3360     4822       76     66
  23    1     0.05   0.09   0.50    1.05      34 M     42 M    0.19    0.32    0.07    0.09      392     1775        1     62
  24    0     0.02   0.46   0.05    0.62    1679 K   2104 K    0.20    0.08    0.01    0.01        0       10       13     66
  25    1     0.04   0.13   0.28    0.75      14 M     21 M    0.32    0.50    0.04    0.06     5488     1753       56     62
  26    0     0.07   0.71   0.10    0.61    2533 K   4031 K    0.37    0.49    0.00    0.01      336       41      195     66
  27    1     0.05   0.11   0.49    1.05      32 M     40 M    0.19    0.33    0.06    0.07      112     1641        1     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.31   0.20    0.80     305 M    367 M    0.17    0.29    0.04    0.04    33376     8050    12151     59
 SKT    1     0.08   0.25   0.31    0.92     218 M    299 M    0.27    0.39    0.02    0.03    30296    14095      584     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.27   0.25    0.87     523 M    667 M    0.22    0.34    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.19 %

 C1 core residency: 54.46 %; C3 core residency: 2.72 %; C6 core residency: 13.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   76 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    23.48    10.00     249.22      14.13         225.24
 SKT   1    37.54    40.05     276.90      21.48         283.80
---------------------------------------------------------------------------------------------------------------
       *    61.02    50.04     526.11      35.61         247.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
