// Seed: 4092438983
module module_0 (
    input wand id_0,
    input tri module_0,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    output wire id_5
);
  wand id_7 = id_2;
  module_2 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_7
  );
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  assign id_1 = id_2;
  wire id_4;
  nor primCall (id_1, id_0, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.type_10 = 0;
endmodule
module module_2 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  id_5(
      id_1
  );
  assign module_0.id_7 = 0;
  wire id_6;
  always @(posedge 1) begin : LABEL_0
    id_3 = 1;
  end
endmodule
