#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000296975ce450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000296975ce5e0 .scope module, "Falling2En" "Falling2En" 3 17;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "en";
    .port_info 3 /OUTPUT 1 "out";
P_00000296976124c0 .param/l "SYNC_STG" 0 3 17, +C4<00000000000000000000000000000001>;
v000002969760cd80_0 .net *"_ivl_1", 1 0, L_0000029697674c80;  1 drivers
v000002969760cec0_0 .net *"_ivl_2", 2 0, L_0000029697675ea0;  1 drivers
L_0000029697676068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002969760d960_0 .net *"_ivl_5", 0 0, L_0000029697676068;  1 drivers
L_00000296976760b0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002969760d640_0 .net/2u *"_ivl_6", 2 0, L_00000296976760b0;  1 drivers
o0000029697621058 .functor BUFZ 1, C4<z>; HiZ drive
v000002969760d8c0_0 .net "clk", 0 0, o0000029697621058;  0 drivers
v000002969760d140_0 .var "dly", 1 0;
v000002969760cf60_0 .net "en", 0 0, L_00000296976741e0;  1 drivers
o00000296976210e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002969760db40_0 .net "in", 0 0, o00000296976210e8;  0 drivers
v000002969760d1e0_0 .net "out", 0 0, L_00000296976759a0;  1 drivers
E_0000029697611700 .event posedge, v000002969760d8c0_0;
L_0000029697674c80 .part v000002969760d140_0, 0, 2;
L_0000029697675ea0 .concat [ 2 1 0 0], L_0000029697674c80, L_0000029697676068;
L_00000296976741e0 .cmp/eq 3, L_0000029697675ea0, L_00000296976760b0;
L_00000296976759a0 .part v000002969760d140_0, 1, 1;
S_0000029697618c70 .scope module, "TestEdge2En" "TestEdge2En" 4 3;
 .timescale -9 -9;
v00000296976752c0_0 .var "clk", 0 0;
v0000029697674fa0_0 .net "en1", 0 0, L_0000029697674a00;  1 drivers
v0000029697675360_0 .net "en2", 0 0, L_0000029697674d20;  1 drivers
v0000029697674640_0 .net "enF", 0 0, L_0000029697675c20;  1 drivers
v0000029697675400_0 .net "enR", 0 0, L_0000029697675a40;  1 drivers
v0000029697675900_0 .var "in", 0 0;
v0000029697674aa0_0 .net "out1", 0 0, L_0000029697674280;  1 drivers
v0000029697674780_0 .net "out2", 0 0, L_00000296976755e0;  1 drivers
v0000029697675540_0 .net "outRF", 0 0, L_0000029697675cc0;  1 drivers
S_0000029697618e00 .scope module, "theEd2E" "Edge2En" 4 26, 3 29 0, S_0000029697618c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "rising";
    .port_info 3 /OUTPUT 1 "falling";
    .port_info 4 /OUTPUT 1 "out";
P_0000029697611ec0 .param/l "SYNC_STG" 0 3 29, +C4<00000000000000000000000000000001>;
v000002969760da00_0 .net *"_ivl_1", 1 0, L_0000029697674dc0;  1 drivers
v000002969760d320_0 .net *"_ivl_11", 1 0, L_0000029697675ae0;  1 drivers
v000002969760d3c0_0 .net *"_ivl_12", 2 0, L_0000029697675b80;  1 drivers
L_00000296976762a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002969760d460_0 .net *"_ivl_15", 0 0, L_00000296976762a8;  1 drivers
L_00000296976762f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002969760daa0_0 .net/2u *"_ivl_16", 2 0, L_00000296976762f0;  1 drivers
v000002969760d780_0 .net *"_ivl_2", 2 0, L_0000029697675860;  1 drivers
L_0000029697676218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002969760d5a0_0 .net *"_ivl_5", 0 0, L_0000029697676218;  1 drivers
L_0000029697676260 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002969760d820_0 .net/2u *"_ivl_6", 2 0, L_0000029697676260;  1 drivers
v000002969760dbe0_0 .net "clk", 0 0, v00000296976752c0_0;  1 drivers
v000002969760dc80_0 .var "dly", 1 0;
v00000296976743c0_0 .net "falling", 0 0, L_0000029697675c20;  alias, 1 drivers
v0000029697674960_0 .net "in", 0 0, v0000029697675900_0;  1 drivers
v00000296976746e0_0 .net "out", 0 0, L_0000029697675cc0;  alias, 1 drivers
v0000029697674f00_0 .net "rising", 0 0, L_0000029697675a40;  alias, 1 drivers
E_0000029697612180 .event posedge, v000002969760dbe0_0;
L_0000029697674dc0 .part v000002969760dc80_0, 0, 2;
L_0000029697675860 .concat [ 2 1 0 0], L_0000029697674dc0, L_0000029697676218;
L_0000029697675a40 .cmp/eq 3, L_0000029697675860, L_0000029697676260;
L_0000029697675ae0 .part v000002969760dc80_0, 0, 2;
L_0000029697675b80 .concat [ 2 1 0 0], L_0000029697675ae0, L_00000296976762a8;
L_0000029697675c20 .cmp/eq 3, L_0000029697675b80, L_00000296976762f0;
L_0000029697675cc0 .part v000002969760dc80_0, 1, 1;
S_00000296975e2ce0 .scope module, "theR2E1" "Rising2En" 4 24, 3 5 0, S_0000029697618c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "en";
    .port_info 3 /OUTPUT 1 "out";
P_0000029697611c80 .param/l "SYNC_STG" 0 3 5, +C4<00000000000000000000000000000001>;
v00000296976754a0_0 .net *"_ivl_1", 1 0, L_0000029697675720;  1 drivers
v0000029697674320_0 .net *"_ivl_2", 2 0, L_0000029697675f40;  1 drivers
L_00000296976760f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029697675680_0 .net *"_ivl_5", 0 0, L_00000296976760f8;  1 drivers
L_0000029697676140 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000029697674460_0 .net/2u *"_ivl_6", 2 0, L_0000029697676140;  1 drivers
v00000296976750e0_0 .net "clk", 0 0, v00000296976752c0_0;  alias, 1 drivers
v0000029697674820_0 .var "dly", 1 0;
v0000029697675d60_0 .net "en", 0 0, L_0000029697674a00;  alias, 1 drivers
v0000029697675180_0 .net "in", 0 0, v0000029697675900_0;  alias, 1 drivers
v0000029697675e00_0 .net "out", 0 0, L_0000029697674280;  alias, 1 drivers
L_0000029697675720 .part v0000029697674820_0, 0, 2;
L_0000029697675f40 .concat [ 2 1 0 0], L_0000029697675720, L_00000296976760f8;
L_0000029697674a00 .cmp/eq 3, L_0000029697675f40, L_0000029697676140;
L_0000029697674280 .part v0000029697674820_0, 1, 1;
S_00000296975e2e70 .scope module, "theR2E2" "Rising2En" 4 25, 3 5 0, S_0000029697618c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "en";
    .port_info 3 /OUTPUT 1 "out";
P_00000296976120c0 .param/l "SYNC_STG" 0 3 5, +C4<00000000000000000000000000000010>;
v0000029697674b40_0 .net *"_ivl_1", 1 0, L_00000296976757c0;  1 drivers
v0000029697674140_0 .net *"_ivl_2", 3 0, L_0000029697674be0;  1 drivers
L_0000029697676188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029697674500_0 .net *"_ivl_5", 1 0, L_0000029697676188;  1 drivers
L_00000296976761d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000296976748c0_0 .net/2u *"_ivl_6", 3 0, L_00000296976761d0;  1 drivers
v0000029697674e60_0 .net "clk", 0 0, v00000296976752c0_0;  alias, 1 drivers
v00000296976740a0_0 .var "dly", 2 0;
v0000029697675040_0 .net "en", 0 0, L_0000029697674d20;  alias, 1 drivers
v00000296976745a0_0 .net "in", 0 0, v0000029697675900_0;  alias, 1 drivers
v0000029697675220_0 .net "out", 0 0, L_00000296976755e0;  alias, 1 drivers
L_00000296976757c0 .part v00000296976740a0_0, 1, 2;
L_0000029697674be0 .concat [ 2 2 0 0], L_00000296976757c0, L_0000029697676188;
L_0000029697674d20 .cmp/eq 4, L_0000029697674be0, L_00000296976761d0;
L_00000296976755e0 .part v00000296976740a0_0, 2, 1;
    .scope S_00000296975ce5e0;
T_0 ;
    %wait E_0000029697611700;
    %load/vec4 v000002969760d140_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002969760db40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002969760d140_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000296975e2ce0;
T_1 ;
    %wait E_0000029697612180;
    %load/vec4 v0000029697674820_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000029697675180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000029697674820_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000296975e2e70;
T_2 ;
    %wait E_0000029697612180;
    %load/vec4 v00000296976740a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000296976745a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000296976740a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029697618e00;
T_3 ;
    %wait E_0000029697612180;
    %load/vec4 v000002969760dc80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000029697674960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002969760dc80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029697618c70;
T_4 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000296976752c0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v00000296976752c0_0;
    %inv;
    %store/vec4 v00000296976752c0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000029697618c70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029697675900_0, 0, 1;
    %delay 44, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029697675900_0, 0, 1;
    %delay 56, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029697675900_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000029697618c70;
T_6 ;
    %vpi_call/w 4 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029697618c70 {0 0 0};
    %delay 150, 0;
    %vpi_call/w 4 19 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "template.sv";
    "tb_template.sv";
