// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/dts-v1/;

#include "dt-bindings/interrupt-controller/arm-gic.h"
#include "dt-bindings/gpio/gpio.h"

&{/} {
    #address-cells = <2>;
    #size-cells = <2>;
    interrupt-parent = <&gic>;
};

soc: soc@0 {
    compatible = "simple-bus";
    #address-cells = <2>;
    #size-cells = <2>;
    ranges;

    gic: interrupt-controller@c000000 {
        compatible = "arm,gic-v3";
        reg = <0x0 0x0c000000 0x0 0x200000>,
              <0x0 0x0c080000 0x0 0x200000>;
        #interrupt-cells = <3>;
        interrupt-controller;
    };

    pio: pinctrl@1000f000 {
        compatible = "mediatek,mt7981-pinctrl";
        reg = <0x0 0x1000f000 0x0 0x1000>;
        #gpio-cells = <2>;
        gpio-controller;
    };

    uart0: serial@11002000 {
        compatible = "mediatek,mt7986-uart";
        reg = <0x0 0x11002000 0x0 0x400>;
        interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
        status = "okay";
    };

    mmc0: mmc@11230000 {
        compatible = "mediatek,mt7981-mmc";
        reg = <0x0 0x11230000 0x0 0x1000>;
        interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
        bus-width = <8>;
        cap-mmc-highspeed;
        max-frequency = <200000000>;
        status = "okay";
    };

    eth: ethernet@15100000 {
        compatible = "mediatek,mt7981-eth";
        reg = <0x0 0x15100000 0x0 0x80000>;
        interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
        status = "okay";
    };

    topckgen: clock-controller@10000000 {
        compatible = "mediatek,mt7981-topckgen";
        reg = <0x0 0x10000000 0x0 0x1000>;
        #clock-cells = <1>;
    };

    pericfg: syscon@10003000 {
        compatible = "mediatek,mt7981-pericfg", "syscon";
        reg = <0x0 0x10003000 0x0 0x1000>;
    };

    resetc: reset-controller@10001000 {
        compatible = "mediatek,mt7981-reset";
        reg = <0x0 0x10001000 0x0 0x1000>;
        #reset-cells = <1>;
    };
};
