ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB149:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.</center></h2>
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****  * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****  * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****  *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****  *
  17:Core/Src/main.c ****  ******************************************************************************
  18:Core/Src/main.c ****  */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** UART_HandleTypeDef huart1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** int fputc(int ch, FILE *f)
  61:Core/Src/main.c **** {
  62:Core/Src/main.c ****   /* 发送一个字节数据到串口 USARTx */
  63:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
  64:Core/Src/main.c ****   return (ch);
  65:Core/Src/main.c **** }
  66:Core/Src/main.c **** void Usart_SendString(uint8_t *str)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   unsigned int k = 0;
  69:Core/Src/main.c ****   do
  70:Core/Src/main.c ****   {
  71:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)(str + k), 1, 1000);
  72:Core/Src/main.c ****     k++;
  73:Core/Src/main.c ****   } while (*(str + k) != '\0');
  74:Core/Src/main.c **** }
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****  * @brief  The application entry point.
  80:Core/Src/main.c ****  * @retval int
  81:Core/Src/main.c ****  */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c ****   char *date = "biubiu";
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  89:Core/Src/main.c **** 
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 3


  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_USART1_UART_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****   while (1)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)date, 7, 1000);
 116:Core/Src/main.c ****     HAL_Delay(1000);
 117:Core/Src/main.c ****     printf("你是傻子\n");
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     /* USER CODE END WHILE */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 122:Core/Src/main.c ****   }
 123:Core/Src/main.c ****   /* USER CODE END 3 */
 124:Core/Src/main.c **** }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****  * @brief System Clock Configuration
 128:Core/Src/main.c ****  * @retval None
 129:Core/Src/main.c ****  */
 130:Core/Src/main.c **** void SystemClock_Config(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 134:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /** Supply configuration update enable
 137:Core/Src/main.c ****    */
 138:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 139:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 140:Core/Src/main.c ****    */
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 4


 147:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 148:Core/Src/main.c ****    */
 149:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 35;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 162:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     Error_Handler();
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 167:Core/Src/main.c ****    */
 168:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART16;
 182:Core/Src/main.c ****   PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 183:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****  * @brief USART1 Initialization Function
 191:Core/Src/main.c ****  * @param None
 192:Core/Src/main.c ****  * @retval None
 193:Core/Src/main.c ****  */
 194:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 195:Core/Src/main.c **** {
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 5


 204:Core/Src/main.c ****   huart1.Instance = USART1;
 205:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 206:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 207:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 208:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 209:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 210:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 211:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 212:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 213:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 214:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 215:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****     Error_Handler();
 218:Core/Src/main.c ****   }
 219:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     Error_Handler();
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     Error_Handler();
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** /**
 237:Core/Src/main.c ****  * @brief GPIO Initialization Function
 238:Core/Src/main.c ****  * @param None
 239:Core/Src/main.c ****  * @retval None
 240:Core/Src/main.c ****  */
 241:Core/Src/main.c **** static void MX_GPIO_Init(void)
 242:Core/Src/main.c **** {
  27              		.loc 1 242 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
 243:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 243 3 view .LVU1
  42              		.loc 1 243 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 6


  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 246:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 246 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 246 3 view .LVU4
  52              		.loc 1 246 3 view .LVU5
  53 0010 244B     		ldr	r3, .L3
  54 0012 D3F84021 		ldr	r2, [r3, #320]
  55 0016 42F00402 		orr	r2, r2, #4
  56 001a C3F84021 		str	r2, [r3, #320]
  57              		.loc 1 246 3 view .LVU6
  58 001e D3F84021 		ldr	r2, [r3, #320]
  59 0022 02F00402 		and	r2, r2, #4
  60 0026 0092     		str	r2, [sp]
  61              		.loc 1 246 3 view .LVU7
  62 0028 009A     		ldr	r2, [sp]
  63              	.LBE4:
  64              		.loc 1 246 3 view .LVU8
 247:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  65              		.loc 1 247 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 247 3 view .LVU10
  68              		.loc 1 247 3 view .LVU11
  69 002a D3F84021 		ldr	r2, [r3, #320]
  70 002e 42F08002 		orr	r2, r2, #128
  71 0032 C3F84021 		str	r2, [r3, #320]
  72              		.loc 1 247 3 view .LVU12
  73 0036 D3F84021 		ldr	r2, [r3, #320]
  74 003a 02F08002 		and	r2, r2, #128
  75 003e 0192     		str	r2, [sp, #4]
  76              		.loc 1 247 3 view .LVU13
  77 0040 019A     		ldr	r2, [sp, #4]
  78              	.LBE5:
  79              		.loc 1 247 3 view .LVU14
 248:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 248 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 248 3 view .LVU16
  83              		.loc 1 248 3 view .LVU17
  84 0042 D3F84021 		ldr	r2, [r3, #320]
  85 0046 42F00102 		orr	r2, r2, #1
  86 004a C3F84021 		str	r2, [r3, #320]
  87              		.loc 1 248 3 view .LVU18
  88 004e D3F84031 		ldr	r3, [r3, #320]
  89 0052 03F00103 		and	r3, r3, #1
  90 0056 0293     		str	r3, [sp, #8]
  91              		.loc 1 248 3 view .LVU19
  92 0058 029B     		ldr	r3, [sp, #8]
  93              	.LBE6:
  94              		.loc 1 248 3 view .LVU20
 249:Core/Src/main.c **** 
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 7


 250:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 251:Core/Src/main.c ****   HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
  95              		.loc 1 251 3 view .LVU21
  96 005a 134E     		ldr	r6, .L3+4
  97 005c 2246     		mov	r2, r4
  98 005e 0221     		movs	r1, #2
  99 0060 3046     		mov	r0, r6
 100 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL0:
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /*Configure GPIO pin : key_Pin */
 254:Core/Src/main.c ****   GPIO_InitStruct.Pin = key_Pin;
 102              		.loc 1 254 3 view .LVU22
 103              		.loc 1 254 23 is_stmt 0 view .LVU23
 104 0066 4FF40053 		mov	r3, #8192
 105 006a 0393     		str	r3, [sp, #12]
 255:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 106              		.loc 1 255 3 is_stmt 1 view .LVU24
 107              		.loc 1 255 24 is_stmt 0 view .LVU25
 108 006c 0F4B     		ldr	r3, .L3+8
 109 006e 0493     		str	r3, [sp, #16]
 256:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 110              		.loc 1 256 3 is_stmt 1 view .LVU26
 111              		.loc 1 256 24 is_stmt 0 view .LVU27
 112 0070 0125     		movs	r5, #1
 113 0072 0595     		str	r5, [sp, #20]
 257:Core/Src/main.c ****   HAL_GPIO_Init(key_GPIO_Port, &GPIO_InitStruct);
 114              		.loc 1 257 3 is_stmt 1 view .LVU28
 115 0074 03A9     		add	r1, sp, #12
 116 0076 3046     		mov	r0, r6
 117 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 118              	.LVL1:
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /*Configure GPIO pin : led_Pin */
 260:Core/Src/main.c ****   GPIO_InitStruct.Pin = led_Pin;
 119              		.loc 1 260 3 view .LVU29
 120              		.loc 1 260 23 is_stmt 0 view .LVU30
 121 007c 0223     		movs	r3, #2
 122 007e 0393     		str	r3, [sp, #12]
 261:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 123              		.loc 1 261 3 is_stmt 1 view .LVU31
 124              		.loc 1 261 24 is_stmt 0 view .LVU32
 125 0080 0495     		str	r5, [sp, #16]
 262:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 126              		.loc 1 262 3 is_stmt 1 view .LVU33
 127              		.loc 1 262 24 is_stmt 0 view .LVU34
 128 0082 0594     		str	r4, [sp, #20]
 263:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 129              		.loc 1 263 3 is_stmt 1 view .LVU35
 130              		.loc 1 263 25 is_stmt 0 view .LVU36
 131 0084 0693     		str	r3, [sp, #24]
 264:Core/Src/main.c ****   HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 264 3 is_stmt 1 view .LVU37
 133 0086 03A9     		add	r1, sp, #12
 134 0088 3046     		mov	r0, r6
 135 008a FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL2:
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 8


 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* EXTI interrupt init*/
 267:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 1);
 137              		.loc 1 267 3 view .LVU38
 138 008e 2A46     		mov	r2, r5
 139 0090 2946     		mov	r1, r5
 140 0092 2820     		movs	r0, #40
 141 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 142              	.LVL3:
 268:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 143              		.loc 1 268 3 view .LVU39
 144 0098 2820     		movs	r0, #40
 145 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 146              	.LVL4:
 269:Core/Src/main.c **** }
 147              		.loc 1 269 1 is_stmt 0 view .LVU40
 148 009e 08B0     		add	sp, sp, #32
 149              	.LCFI2:
 150              		.cfi_def_cfa_offset 16
 151              		@ sp needed
 152 00a0 70BD     		pop	{r4, r5, r6, pc}
 153              	.L4:
 154 00a2 00BF     		.align	2
 155              	.L3:
 156 00a4 00440258 		.word	1476543488
 157 00a8 00080258 		.word	1476528128
 158 00ac 00002111 		.word	287375360
 159              		.cfi_endproc
 160              	.LFE149:
 162              		.section	.text.fputc,"ax",%progbits
 163              		.align	1
 164              		.global	fputc
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu fpv5-d16
 170              	fputc:
 171              	.LVL5:
 172              	.LFB144:
  61:Core/Src/main.c ****   /* 发送一个字节数据到串口 USARTx */
 173              		.loc 1 61 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 8
 176              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Core/Src/main.c ****   /* 发送一个字节数据到串口 USARTx */
 177              		.loc 1 61 1 is_stmt 0 view .LVU42
 178 0000 00B5     		push	{lr}
 179              	.LCFI3:
 180              		.cfi_def_cfa_offset 4
 181              		.cfi_offset 14, -4
 182 0002 83B0     		sub	sp, sp, #12
 183              	.LCFI4:
 184              		.cfi_def_cfa_offset 16
 185 0004 0190     		str	r0, [sp, #4]
  63:Core/Src/main.c ****   return (ch);
 186              		.loc 1 63 3 is_stmt 1 view .LVU43
 187 0006 4FF6FF73 		movw	r3, #65535
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 9


 188 000a 0122     		movs	r2, #1
 189 000c 01A9     		add	r1, sp, #4
 190              	.LVL6:
  63:Core/Src/main.c ****   return (ch);
 191              		.loc 1 63 3 is_stmt 0 view .LVU44
 192 000e 0348     		ldr	r0, .L7
 193              	.LVL7:
  63:Core/Src/main.c ****   return (ch);
 194              		.loc 1 63 3 view .LVU45
 195 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 196              	.LVL8:
  64:Core/Src/main.c **** }
 197              		.loc 1 64 3 is_stmt 1 view .LVU46
  65:Core/Src/main.c **** void Usart_SendString(uint8_t *str)
 198              		.loc 1 65 1 is_stmt 0 view .LVU47
 199 0014 0198     		ldr	r0, [sp, #4]
 200 0016 03B0     		add	sp, sp, #12
 201              	.LCFI5:
 202              		.cfi_def_cfa_offset 4
 203              		@ sp needed
 204 0018 5DF804FB 		ldr	pc, [sp], #4
 205              	.L8:
 206              		.align	2
 207              	.L7:
 208 001c 00000000 		.word	.LANCHOR0
 209              		.cfi_endproc
 210              	.LFE144:
 212              		.section	.text.Usart_SendString,"ax",%progbits
 213              		.align	1
 214              		.global	Usart_SendString
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu fpv5-d16
 220              	Usart_SendString:
 221              	.LVL9:
 222              	.LFB145:
  67:Core/Src/main.c ****   unsigned int k = 0;
 223              		.loc 1 67 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
  67:Core/Src/main.c ****   unsigned int k = 0;
 227              		.loc 1 67 1 is_stmt 0 view .LVU49
 228 0000 38B5     		push	{r3, r4, r5, lr}
 229              	.LCFI6:
 230              		.cfi_def_cfa_offset 16
 231              		.cfi_offset 3, -16
 232              		.cfi_offset 4, -12
 233              		.cfi_offset 5, -8
 234              		.cfi_offset 14, -4
 235 0002 0546     		mov	r5, r0
  68:Core/Src/main.c ****   do
 236              		.loc 1 68 3 is_stmt 1 view .LVU50
 237              	.LVL10:
  68:Core/Src/main.c ****   do
 238              		.loc 1 68 16 is_stmt 0 view .LVU51
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 10


 239 0004 0024     		movs	r4, #0
 240              	.LVL11:
 241              	.L10:
  69:Core/Src/main.c ****   {
 242              		.loc 1 69 3 is_stmt 1 discriminator 1 view .LVU52
  71:Core/Src/main.c ****     k++;
 243              		.loc 1 71 5 discriminator 1 view .LVU53
 244 0006 4FF47A73 		mov	r3, #1000
 245 000a 0122     		movs	r2, #1
 246 000c 2919     		adds	r1, r5, r4
 247 000e 0448     		ldr	r0, .L12
 248 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 249              	.LVL12:
  72:Core/Src/main.c ****   } while (*(str + k) != '\0');
 250              		.loc 1 72 5 discriminator 1 view .LVU54
  72:Core/Src/main.c ****   } while (*(str + k) != '\0');
 251              		.loc 1 72 6 is_stmt 0 discriminator 1 view .LVU55
 252 0014 0134     		adds	r4, r4, #1
 253              	.LVL13:
  73:Core/Src/main.c **** }
 254              		.loc 1 73 11 is_stmt 1 discriminator 1 view .LVU56
  73:Core/Src/main.c **** }
 255              		.loc 1 73 12 is_stmt 0 discriminator 1 view .LVU57
 256 0016 2B5D     		ldrb	r3, [r5, r4]	@ zero_extendqisi2
  73:Core/Src/main.c **** }
 257              		.loc 1 73 3 discriminator 1 view .LVU58
 258 0018 002B     		cmp	r3, #0
 259 001a F4D1     		bne	.L10
  74:Core/Src/main.c **** 
 260              		.loc 1 74 1 view .LVU59
 261 001c 38BD     		pop	{r3, r4, r5, pc}
 262              	.LVL14:
 263              	.L13:
  74:Core/Src/main.c **** 
 264              		.loc 1 74 1 view .LVU60
 265 001e 00BF     		.align	2
 266              	.L12:
 267 0020 00000000 		.word	.LANCHOR0
 268              		.cfi_endproc
 269              	.LFE145:
 271              		.section	.text.Error_Handler,"ax",%progbits
 272              		.align	1
 273              		.global	Error_Handler
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu fpv5-d16
 279              	Error_Handler:
 280              	.LFB150:
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** /* USER CODE END 4 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 277:Core/Src/main.c ****  * @retval None
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 11


 278:Core/Src/main.c ****  */
 279:Core/Src/main.c **** void Error_Handler(void)
 280:Core/Src/main.c **** {
 281              		.loc 1 280 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ Volatile: function does not return.
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 281:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 282:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 283:Core/Src/main.c ****   __disable_irq();
 287              		.loc 1 283 3 view .LVU62
 288              	.LBB7:
 289              	.LBI7:
 290              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 12


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 13


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 291              		.loc 2 140 27 view .LVU63
 292              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 293              		.loc 2 142 3 view .LVU64
 294              		.syntax unified
 295              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 296 0000 72B6     		cpsid i
 297              	@ 0 "" 2
 298              		.thumb
 299              		.syntax unified
 300              	.L15:
 301              	.LBE8:
 302              	.LBE7:
 284:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 14


 303              		.loc 1 284 3 discriminator 1 view .LVU65
 285:Core/Src/main.c ****   {
 286:Core/Src/main.c ****   }
 304              		.loc 1 286 3 discriminator 1 view .LVU66
 284:Core/Src/main.c ****   while (1)
 305              		.loc 1 284 9 discriminator 1 view .LVU67
 306 0002 FEE7     		b	.L15
 307              		.cfi_endproc
 308              	.LFE150:
 310              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 311              		.align	1
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu fpv5-d16
 317              	MX_USART1_UART_Init:
 318              	.LFB148:
 195:Core/Src/main.c **** 
 319              		.loc 1 195 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323 0000 08B5     		push	{r3, lr}
 324              	.LCFI7:
 325              		.cfi_def_cfa_offset 8
 326              		.cfi_offset 3, -8
 327              		.cfi_offset 14, -4
 204:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 328              		.loc 1 204 3 view .LVU69
 204:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 329              		.loc 1 204 19 is_stmt 0 view .LVU70
 330 0002 1548     		ldr	r0, .L26
 331 0004 154B     		ldr	r3, .L26+4
 332 0006 0360     		str	r3, [r0]
 205:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 333              		.loc 1 205 3 is_stmt 1 view .LVU71
 205:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 334              		.loc 1 205 24 is_stmt 0 view .LVU72
 335 0008 4FF4E133 		mov	r3, #115200
 336 000c 4360     		str	r3, [r0, #4]
 206:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 337              		.loc 1 206 3 is_stmt 1 view .LVU73
 206:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 338              		.loc 1 206 26 is_stmt 0 view .LVU74
 339 000e 0023     		movs	r3, #0
 340 0010 8360     		str	r3, [r0, #8]
 207:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 341              		.loc 1 207 3 is_stmt 1 view .LVU75
 207:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 342              		.loc 1 207 24 is_stmt 0 view .LVU76
 343 0012 C360     		str	r3, [r0, #12]
 208:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 344              		.loc 1 208 3 is_stmt 1 view .LVU77
 208:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 345              		.loc 1 208 22 is_stmt 0 view .LVU78
 346 0014 0361     		str	r3, [r0, #16]
 209:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 15


 347              		.loc 1 209 3 is_stmt 1 view .LVU79
 209:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 348              		.loc 1 209 20 is_stmt 0 view .LVU80
 349 0016 0C22     		movs	r2, #12
 350 0018 4261     		str	r2, [r0, #20]
 210:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 351              		.loc 1 210 3 is_stmt 1 view .LVU81
 210:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 352              		.loc 1 210 25 is_stmt 0 view .LVU82
 353 001a 8361     		str	r3, [r0, #24]
 211:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 354              		.loc 1 211 3 is_stmt 1 view .LVU83
 211:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 355              		.loc 1 211 28 is_stmt 0 view .LVU84
 356 001c C361     		str	r3, [r0, #28]
 212:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 357              		.loc 1 212 3 is_stmt 1 view .LVU85
 212:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 358              		.loc 1 212 30 is_stmt 0 view .LVU86
 359 001e 0362     		str	r3, [r0, #32]
 213:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 360              		.loc 1 213 3 is_stmt 1 view .LVU87
 213:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 361              		.loc 1 213 30 is_stmt 0 view .LVU88
 362 0020 4362     		str	r3, [r0, #36]
 214:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 363              		.loc 1 214 3 is_stmt 1 view .LVU89
 214:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 364              		.loc 1 214 38 is_stmt 0 view .LVU90
 365 0022 8362     		str	r3, [r0, #40]
 215:Core/Src/main.c ****   {
 366              		.loc 1 215 3 is_stmt 1 view .LVU91
 215:Core/Src/main.c ****   {
 367              		.loc 1 215 7 is_stmt 0 view .LVU92
 368 0024 FFF7FEFF 		bl	HAL_UART_Init
 369              	.LVL15:
 215:Core/Src/main.c ****   {
 370              		.loc 1 215 6 view .LVU93
 371 0028 70B9     		cbnz	r0, .L22
 219:Core/Src/main.c ****   {
 372              		.loc 1 219 3 is_stmt 1 view .LVU94
 219:Core/Src/main.c ****   {
 373              		.loc 1 219 7 is_stmt 0 view .LVU95
 374 002a 0021     		movs	r1, #0
 375 002c 0A48     		ldr	r0, .L26
 376 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 377              	.LVL16:
 219:Core/Src/main.c ****   {
 378              		.loc 1 219 6 view .LVU96
 379 0032 58B9     		cbnz	r0, .L23
 223:Core/Src/main.c ****   {
 380              		.loc 1 223 3 is_stmt 1 view .LVU97
 223:Core/Src/main.c ****   {
 381              		.loc 1 223 7 is_stmt 0 view .LVU98
 382 0034 0021     		movs	r1, #0
 383 0036 0848     		ldr	r0, .L26
 384 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 16


 385              	.LVL17:
 223:Core/Src/main.c ****   {
 386              		.loc 1 223 6 view .LVU99
 387 003c 40B9     		cbnz	r0, .L24
 227:Core/Src/main.c ****   {
 388              		.loc 1 227 3 is_stmt 1 view .LVU100
 227:Core/Src/main.c ****   {
 389              		.loc 1 227 7 is_stmt 0 view .LVU101
 390 003e 0648     		ldr	r0, .L26
 391 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 392              	.LVL18:
 227:Core/Src/main.c ****   {
 393              		.loc 1 227 6 view .LVU102
 394 0044 30B9     		cbnz	r0, .L25
 234:Core/Src/main.c **** 
 395              		.loc 1 234 1 view .LVU103
 396 0046 08BD     		pop	{r3, pc}
 397              	.L22:
 217:Core/Src/main.c ****   }
 398              		.loc 1 217 5 is_stmt 1 view .LVU104
 399 0048 FFF7FEFF 		bl	Error_Handler
 400              	.LVL19:
 401              	.L23:
 221:Core/Src/main.c ****   }
 402              		.loc 1 221 5 view .LVU105
 403 004c FFF7FEFF 		bl	Error_Handler
 404              	.LVL20:
 405              	.L24:
 225:Core/Src/main.c ****   }
 406              		.loc 1 225 5 view .LVU106
 407 0050 FFF7FEFF 		bl	Error_Handler
 408              	.LVL21:
 409              	.L25:
 229:Core/Src/main.c ****   }
 410              		.loc 1 229 5 view .LVU107
 411 0054 FFF7FEFF 		bl	Error_Handler
 412              	.LVL22:
 413              	.L27:
 414              		.align	2
 415              	.L26:
 416 0058 00000000 		.word	.LANCHOR0
 417 005c 00100140 		.word	1073811456
 418              		.cfi_endproc
 419              	.LFE148:
 421              		.section	.text.SystemClock_Config,"ax",%progbits
 422              		.align	1
 423              		.global	SystemClock_Config
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 427              		.fpu fpv5-d16
 429              	SystemClock_Config:
 430              	.LFB147:
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 431              		.loc 1 131 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 296
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 17


 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435 0000 00B5     		push	{lr}
 436              	.LCFI8:
 437              		.cfi_def_cfa_offset 4
 438              		.cfi_offset 14, -4
 439 0002 CBB0     		sub	sp, sp, #300
 440              	.LCFI9:
 441              		.cfi_def_cfa_offset 304
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 442              		.loc 1 132 3 view .LVU109
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 443              		.loc 1 132 22 is_stmt 0 view .LVU110
 444 0004 4C22     		movs	r2, #76
 445 0006 0021     		movs	r1, #0
 446 0008 37A8     		add	r0, sp, #220
 447 000a FFF7FEFF 		bl	memset
 448              	.LVL23:
 133:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 449              		.loc 1 133 3 is_stmt 1 view .LVU111
 133:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 450              		.loc 1 133 22 is_stmt 0 view .LVU112
 451 000e 2022     		movs	r2, #32
 452 0010 0021     		movs	r1, #0
 453 0012 2FA8     		add	r0, sp, #188
 454 0014 FFF7FEFF 		bl	memset
 455              	.LVL24:
 134:Core/Src/main.c **** 
 456              		.loc 1 134 3 is_stmt 1 view .LVU113
 134:Core/Src/main.c **** 
 457              		.loc 1 134 28 is_stmt 0 view .LVU114
 458 0018 B822     		movs	r2, #184
 459 001a 0021     		movs	r1, #0
 460 001c 01A8     		add	r0, sp, #4
 461 001e FFF7FEFF 		bl	memset
 462              	.LVL25:
 138:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 463              		.loc 1 138 3 is_stmt 1 view .LVU115
 464 0022 0220     		movs	r0, #2
 465 0024 FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 466              	.LVL26:
 141:Core/Src/main.c **** 
 467              		.loc 1 141 3 view .LVU116
 468              	.LBB9:
 141:Core/Src/main.c **** 
 469              		.loc 1 141 3 view .LVU117
 470 0028 0023     		movs	r3, #0
 471 002a 0093     		str	r3, [sp]
 141:Core/Src/main.c **** 
 472              		.loc 1 141 3 view .LVU118
 473 002c 254B     		ldr	r3, .L37
 474 002e 9A69     		ldr	r2, [r3, #24]
 475 0030 42F44042 		orr	r2, r2, #49152
 476 0034 9A61     		str	r2, [r3, #24]
 141:Core/Src/main.c **** 
 477              		.loc 1 141 3 view .LVU119
 478 0036 9B69     		ldr	r3, [r3, #24]
 479 0038 03F44043 		and	r3, r3, #49152
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 18


 480 003c 0093     		str	r3, [sp]
 141:Core/Src/main.c **** 
 481              		.loc 1 141 3 view .LVU120
 482 003e 009B     		ldr	r3, [sp]
 483              	.LBE9:
 141:Core/Src/main.c **** 
 484              		.loc 1 141 3 view .LVU121
 143:Core/Src/main.c ****   {
 485              		.loc 1 143 3 view .LVU122
 486              	.L29:
 145:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 487              		.loc 1 145 3 discriminator 1 view .LVU123
 143:Core/Src/main.c ****   {
 488              		.loc 1 143 9 discriminator 1 view .LVU124
 143:Core/Src/main.c ****   {
 489              		.loc 1 143 11 is_stmt 0 discriminator 1 view .LVU125
 490 0040 204B     		ldr	r3, .L37
 491 0042 9B69     		ldr	r3, [r3, #24]
 143:Core/Src/main.c ****   {
 492              		.loc 1 143 9 discriminator 1 view .LVU126
 493 0044 13F4005F 		tst	r3, #8192
 494 0048 FAD0     		beq	.L29
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 495              		.loc 1 149 3 is_stmt 1 view .LVU127
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 496              		.loc 1 149 36 is_stmt 0 view .LVU128
 497 004a 0223     		movs	r3, #2
 498 004c 3793     		str	r3, [sp, #220]
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 499              		.loc 1 150 3 is_stmt 1 view .LVU129
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 500              		.loc 1 150 30 is_stmt 0 view .LVU130
 501 004e 0122     		movs	r2, #1
 502 0050 3A92     		str	r2, [sp, #232]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 503              		.loc 1 151 3 is_stmt 1 view .LVU131
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 504              		.loc 1 151 41 is_stmt 0 view .LVU132
 505 0052 4022     		movs	r2, #64
 506 0054 3B92     		str	r2, [sp, #236]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 507              		.loc 1 152 3 is_stmt 1 view .LVU133
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 508              		.loc 1 152 34 is_stmt 0 view .LVU134
 509 0056 4093     		str	r3, [sp, #256]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 510              		.loc 1 153 3 is_stmt 1 view .LVU135
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 511              		.loc 1 153 35 is_stmt 0 view .LVU136
 512 0058 0022     		movs	r2, #0
 513 005a 4192     		str	r2, [sp, #260]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 35;
 514              		.loc 1 154 3 is_stmt 1 view .LVU137
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 35;
 515              		.loc 1 154 30 is_stmt 0 view .LVU138
 516 005c 0421     		movs	r1, #4
 517 005e 4291     		str	r1, [sp, #264]
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 19


 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 518              		.loc 1 155 3 is_stmt 1 view .LVU139
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 519              		.loc 1 155 30 is_stmt 0 view .LVU140
 520 0060 2321     		movs	r1, #35
 521 0062 4391     		str	r1, [sp, #268]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 522              		.loc 1 156 3 is_stmt 1 view .LVU141
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 523              		.loc 1 156 30 is_stmt 0 view .LVU142
 524 0064 4493     		str	r3, [sp, #272]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 525              		.loc 1 157 3 is_stmt 1 view .LVU143
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 526              		.loc 1 157 30 is_stmt 0 view .LVU144
 527 0066 4593     		str	r3, [sp, #276]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 528              		.loc 1 158 3 is_stmt 1 view .LVU145
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 529              		.loc 1 158 30 is_stmt 0 view .LVU146
 530 0068 4693     		str	r3, [sp, #280]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 531              		.loc 1 159 3 is_stmt 1 view .LVU147
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 532              		.loc 1 159 32 is_stmt 0 view .LVU148
 533 006a 0C23     		movs	r3, #12
 534 006c 4793     		str	r3, [sp, #284]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 535              		.loc 1 160 3 is_stmt 1 view .LVU149
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 536              		.loc 1 160 35 is_stmt 0 view .LVU150
 537 006e 4892     		str	r2, [sp, #288]
 161:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 538              		.loc 1 161 3 is_stmt 1 view .LVU151
 161:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 539              		.loc 1 161 34 is_stmt 0 view .LVU152
 540 0070 4992     		str	r2, [sp, #292]
 162:Core/Src/main.c ****   {
 541              		.loc 1 162 3 is_stmt 1 view .LVU153
 162:Core/Src/main.c ****   {
 542              		.loc 1 162 7 is_stmt 0 view .LVU154
 543 0072 37A8     		add	r0, sp, #220
 544 0074 FFF7FEFF 		bl	HAL_RCC_OscConfig
 545              	.LVL27:
 162:Core/Src/main.c ****   {
 546              		.loc 1 162 6 view .LVU155
 547 0078 E8B9     		cbnz	r0, .L34
 168:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 548              		.loc 1 168 3 is_stmt 1 view .LVU156
 168:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 549              		.loc 1 168 31 is_stmt 0 view .LVU157
 550 007a 3F23     		movs	r3, #63
 551 007c 2F93     		str	r3, [sp, #188]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 552              		.loc 1 169 3 is_stmt 1 view .LVU158
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 553              		.loc 1 169 34 is_stmt 0 view .LVU159
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 20


 554 007e 0323     		movs	r3, #3
 555 0080 3093     		str	r3, [sp, #192]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 556              		.loc 1 170 3 is_stmt 1 view .LVU160
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 557              		.loc 1 170 35 is_stmt 0 view .LVU161
 558 0082 0023     		movs	r3, #0
 559 0084 3193     		str	r3, [sp, #196]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 560              		.loc 1 171 3 is_stmt 1 view .LVU162
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 561              		.loc 1 171 35 is_stmt 0 view .LVU163
 562 0086 3293     		str	r3, [sp, #200]
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 563              		.loc 1 172 3 is_stmt 1 view .LVU164
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 564              		.loc 1 172 36 is_stmt 0 view .LVU165
 565 0088 4023     		movs	r3, #64
 566 008a 3393     		str	r3, [sp, #204]
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 567              		.loc 1 173 3 is_stmt 1 view .LVU166
 173:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 568              		.loc 1 173 36 is_stmt 0 view .LVU167
 569 008c 3493     		str	r3, [sp, #208]
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 570              		.loc 1 174 3 is_stmt 1 view .LVU168
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 571              		.loc 1 174 36 is_stmt 0 view .LVU169
 572 008e 4FF48062 		mov	r2, #1024
 573 0092 3592     		str	r2, [sp, #212]
 175:Core/Src/main.c **** 
 574              		.loc 1 175 3 is_stmt 1 view .LVU170
 175:Core/Src/main.c **** 
 575              		.loc 1 175 36 is_stmt 0 view .LVU171
 576 0094 3693     		str	r3, [sp, #216]
 177:Core/Src/main.c ****   {
 577              		.loc 1 177 3 is_stmt 1 view .LVU172
 177:Core/Src/main.c ****   {
 578              		.loc 1 177 7 is_stmt 0 view .LVU173
 579 0096 0721     		movs	r1, #7
 580 0098 2FA8     		add	r0, sp, #188
 581 009a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 582              	.LVL28:
 177:Core/Src/main.c ****   {
 583              		.loc 1 177 6 view .LVU174
 584 009e 60B9     		cbnz	r0, .L35
 181:Core/Src/main.c ****   PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 585              		.loc 1 181 3 is_stmt 1 view .LVU175
 181:Core/Src/main.c ****   PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 586              		.loc 1 181 44 is_stmt 0 view .LVU176
 587 00a0 0123     		movs	r3, #1
 588 00a2 0193     		str	r3, [sp, #4]
 182:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 589              		.loc 1 182 3 is_stmt 1 view .LVU177
 182:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 590              		.loc 1 182 45 is_stmt 0 view .LVU178
 591 00a4 0023     		movs	r3, #0
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 21


 592 00a6 2193     		str	r3, [sp, #132]
 183:Core/Src/main.c ****   {
 593              		.loc 1 183 3 is_stmt 1 view .LVU179
 183:Core/Src/main.c ****   {
 594              		.loc 1 183 7 is_stmt 0 view .LVU180
 595 00a8 01A8     		add	r0, sp, #4
 596 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 597              	.LVL29:
 183:Core/Src/main.c ****   {
 598              		.loc 1 183 6 view .LVU181
 599 00ae 30B9     		cbnz	r0, .L36
 187:Core/Src/main.c **** 
 600              		.loc 1 187 1 view .LVU182
 601 00b0 4BB0     		add	sp, sp, #300
 602              	.LCFI10:
 603              		.cfi_remember_state
 604              		.cfi_def_cfa_offset 4
 605              		@ sp needed
 606 00b2 5DF804FB 		ldr	pc, [sp], #4
 607              	.L34:
 608              	.LCFI11:
 609              		.cfi_restore_state
 164:Core/Src/main.c ****   }
 610              		.loc 1 164 5 is_stmt 1 view .LVU183
 611 00b6 FFF7FEFF 		bl	Error_Handler
 612              	.LVL30:
 613              	.L35:
 179:Core/Src/main.c ****   }
 614              		.loc 1 179 5 view .LVU184
 615 00ba FFF7FEFF 		bl	Error_Handler
 616              	.LVL31:
 617              	.L36:
 185:Core/Src/main.c ****   }
 618              		.loc 1 185 5 view .LVU185
 619 00be FFF7FEFF 		bl	Error_Handler
 620              	.LVL32:
 621              	.L38:
 622 00c2 00BF     		.align	2
 623              	.L37:
 624 00c4 00480258 		.word	1476544512
 625              		.cfi_endproc
 626              	.LFE147:
 628              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 629              		.align	2
 630              	.LC0:
 631 0000 62697562 		.ascii	"biubiu\000"
 631      697500
 632 0007 00       		.align	2
 633              	.LC1:
 634 0008 E4BDA0E6 		.ascii	"\344\275\240\346\230\257\345\202\273\345\255\220\000"
 634      98AFE582 
 634      BBE5AD90 
 634      00
 635              		.section	.text.main,"ax",%progbits
 636              		.align	1
 637              		.global	main
 638              		.syntax unified
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 22


 639              		.thumb
 640              		.thumb_func
 641              		.fpu fpv5-d16
 643              	main:
 644              	.LFB146:
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 645              		.loc 1 83 1 view -0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649 0000 08B5     		push	{r3, lr}
 650              	.LCFI12:
 651              		.cfi_def_cfa_offset 8
 652              		.cfi_offset 3, -8
 653              		.cfi_offset 14, -4
  85:Core/Src/main.c ****   /* USER CODE END 1 */
 654              		.loc 1 85 3 view .LVU187
 655              	.LVL33:
  91:Core/Src/main.c **** 
 656              		.loc 1 91 3 view .LVU188
 657 0002 FFF7FEFF 		bl	HAL_Init
 658              	.LVL34:
  98:Core/Src/main.c **** 
 659              		.loc 1 98 3 view .LVU189
 660 0006 FFF7FEFF 		bl	SystemClock_Config
 661              	.LVL35:
 105:Core/Src/main.c ****   MX_USART1_UART_Init();
 662              		.loc 1 105 3 view .LVU190
 663 000a FFF7FEFF 		bl	MX_GPIO_Init
 664              	.LVL36:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 665              		.loc 1 106 3 view .LVU191
 666 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 667              	.LVL37:
 668              	.L40:
 113:Core/Src/main.c ****   {
 669              		.loc 1 113 3 discriminator 1 view .LVU192
 115:Core/Src/main.c ****     HAL_Delay(1000);
 670              		.loc 1 115 5 discriminator 1 view .LVU193
 671 0012 4FF47A73 		mov	r3, #1000
 672 0016 0722     		movs	r2, #7
 673 0018 0549     		ldr	r1, .L42
 674 001a 0648     		ldr	r0, .L42+4
 675 001c FFF7FEFF 		bl	HAL_UART_Transmit
 676              	.LVL38:
 116:Core/Src/main.c ****     printf("你是傻子\n");
 677              		.loc 1 116 5 discriminator 1 view .LVU194
 678 0020 4FF47A70 		mov	r0, #1000
 679 0024 FFF7FEFF 		bl	HAL_Delay
 680              	.LVL39:
 117:Core/Src/main.c **** 
 681              		.loc 1 117 5 discriminator 1 view .LVU195
 682 0028 0348     		ldr	r0, .L42+8
 683 002a FFF7FEFF 		bl	puts
 684              	.LVL40:
 113:Core/Src/main.c ****   {
 685              		.loc 1 113 9 discriminator 1 view .LVU196
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 23


 686 002e F0E7     		b	.L40
 687              	.L43:
 688              		.align	2
 689              	.L42:
 690 0030 00000000 		.word	.LC0
 691 0034 00000000 		.word	.LANCHOR0
 692 0038 08000000 		.word	.LC1
 693              		.cfi_endproc
 694              	.LFE146:
 696              		.global	huart1
 697              		.section	.bss.huart1,"aw",%nobits
 698              		.align	2
 699              		.set	.LANCHOR0,. + 0
 702              	huart1:
 703 0000 00000000 		.space	140
 703      00000000 
 703      00000000 
 703      00000000 
 703      00000000 
 704              		.text
 705              	.Letext0:
 706              		.file 3 "d:\\10 2021.07\\arm-none-eabi\\include\\machine\\_default_types.h"
 707              		.file 4 "d:\\10 2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 708              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b0xx.h"
 709              		.file 6 "d:\\10 2021.07\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\\stddef.h"
 710              		.file 7 "d:\\10 2021.07\\arm-none-eabi\\include\\sys\\_types.h"
 711              		.file 8 "d:\\10 2021.07\\arm-none-eabi\\include\\sys\\reent.h"
 712              		.file 9 "d:\\10 2021.07\\arm-none-eabi\\include\\sys\\lock.h"
 713              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 714              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 715              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 716              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 717              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 718              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 719              		.file 16 "d:\\10 2021.07\\arm-none-eabi\\include\\stdio.h"
 720              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 721              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 722              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 723              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 724              		.file 21 "<built-in>"
ARM GAS  C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:17     .text.MX_GPIO_Init:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:156    .text.MX_GPIO_Init:000000a4 $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:163    .text.fputc:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:170    .text.fputc:00000000 fputc
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:208    .text.fputc:0000001c $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:213    .text.Usart_SendString:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:220    .text.Usart_SendString:00000000 Usart_SendString
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:267    .text.Usart_SendString:00000020 $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:272    .text.Error_Handler:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:279    .text.Error_Handler:00000000 Error_Handler
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:311    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:317    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:416    .text.MX_USART1_UART_Init:00000058 $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:422    .text.SystemClock_Config:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:429    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:624    .text.SystemClock_Config:000000c4 $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:629    .rodata.main.str1.4:00000000 $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:636    .text.main:00000000 $t
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:643    .text.main:00000000 main
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:690    .text.main:00000030 $d
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:702    .bss.huart1:00000000 huart1
C:\Users\20614\AppData\Local\Temp\ccEDr3dc.s:698    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_Delay
puts
