#include "common.cuh"
#include "fattn-qsa.cuh"
#include "fattn-common.cuh"
#include <vector>

// QSA sparse flash attention for qwen4exp: attend only over the cells the
// indexer's top-k names, instead of the whole KV cache.  The K/V cache is
// F16/BF16, Q8_0 or one of the q4_0/q4_1/q5_0/q5_1 nibble types (those are
// dequantized to F16 while the tile is staged into shared memory); the mask is
// the base kq_mask and is gathered at the idx positions.
//
// Layouts (after the same permutes the dense FA path applies):
//   q    [n_embd_head_q, n_tps, n_head_q, n_stream]  F32
//   k    [n_embd_head_k, n_kv,   n_head_kv, n_stream] F16/BF16
//   v    [n_embd_head_v, n_kv,   n_head_v,  n_stream] F16/BF16
//   idx  [n_top_k, n_tps, 1, n_stream] I32
//   mask [n_kv, n_tps, 1, n_stream] F16
//   dst  [n_embd_head_v, n_head_q, n_tps, n_stream] F32
//
// Each block handles ONE token column for up to QSA_MAX_HEADS q-heads of a
// stream (one warp per head); a layer with more heads is split into one
// launch per QSA_MAX_HEADS-head group, each re-gathering the shared K/V
// cells from L2.  All heads read the same idx list and the same K/V cells
// (gqa: same kv-head), so the gathers hit the same L1 lines and the L2
// fetch is shared - the dense tile FA reads each K/V cell once for all
// heads, this kernel must too or the 12x re-gather saturates L2.
// Each warp walks the column's top-k list in TILES of WARP_SIZE cells.
// Within a tile the 32 cells are processed in 4 groups of 8 lanes
// (NTHREADS_KQ per cell): the 4 cells of a group-step are in flight at
// once (independent K gathers), each dot is reduced with a cheap 3-step
// shuffle, and the online-softmax max/sum/VKQ rescale happens once per
// tile.  This is the same structure as the vec FA kernel and breaks the
// per-cell serial dependency chain.

// One warp per head; a block covers up to this many heads.  The launch
// bounds and the per-warp KQ_w smem staging are sized for it, and the host
// chunks larger head counts into one launch per group (see
// ggml_cuda_flash_attn_qsa_case below).
static constexpr int QSA_MAX_HEADS = 16;

static constexpr __device__ int ggml_cuda_fattn_qsa_get_nthreads_device() {
    return QSA_MAX_HEADS*WARP_SIZE;
}

template<int D, ggml_type type_KV, bool use_logit_softcap> // D == head size
__launch_bounds__(ggml_cuda_fattn_qsa_get_nthreads_device(), 1)
static __global__ void flash_attn_qsa(
        const char * Q_ptr,
        const char * K_ptr,
        const char * V_ptr,
        const int  * idx_ptr,
        const char * mask_ptr,
        float      * dst_ptr,
        float      * parts_ptr,
        float2     * meta_ptr,
        const int    n_slices,
        const int    n_slice_cells,
        const float scale,
        const float logit_softcap,
        const bool   identity,
        const int    head_base,
        const int32_t ne00, const uint3   ne01, const int32_t ne02, const int32_t ne03,
                            const int32_t nb01, const int32_t nb02, const int32_t nb03,
        const int32_t ne10, const int32_t ne11, const int32_t ne12, const int32_t ne13,
                            const int32_t nb11, const int32_t nb12, const int64_t nb13,
                            const int32_t nb21, const int32_t nb22, const int64_t nb23,
        const int32_t ne30, const int32_t ne31, const int32_t ne33,
                            const int32_t nb31, const int64_t nb33,
        const int32_t ne40, const int32_t ne41, const int32_t ne43,
                            const int32_t nb41, const int64_t nb43) {
    ggml_cuda_pdl_lc();
#ifdef FLASH_ATTN_AVAILABLE
    const char * GGML_CUDA_RESTRICT Q    = Q_ptr;
    const char * GGML_CUDA_RESTRICT K    = K_ptr;
    const char * GGML_CUDA_RESTRICT V    = V_ptr;
    const int  * GGML_CUDA_RESTRICT idx  = idx_ptr;
    const char * GGML_CUDA_RESTRICT mask = mask_ptr;
    float      * GGML_CUDA_RESTRICT dst   = dst_ptr;
    float      * GGML_CUDA_RESTRICT parts = parts_ptr;
    float2     * GGML_CUDA_RESTRICT meta  = meta_ptr;

    if constexpr (use_logit_softcap) {
        GGML_UNUSED_VARS(Q, K, V, idx, mask, dst, parts, meta, n_slices, n_slice_cells, scale, logit_softcap,
            head_base,
            ne00, ne01, ne02, ne03, nb01, nb02, nb03,
            ne10, ne11, ne12, ne13, nb11, nb12, nb13,
            nb21, nb22, nb23, ne30, ne31, ne33, nb31, nb33,
            ne40, ne41, ne43, nb41, nb43);
        NO_DEVICE_CODE;
        return;
    }

    // One block per (column, top-k slice, stream, head chunk); warp w works
    // on head head_base + w.  Layers with more than QSA_MAX_HEADS heads are
    // chunked by the host into one launch per group.  With n_slices == 1 the
    // block walks the whole top-k list and writes the final result; sliced,
    // each block walks its slice of the list and writes an unnormalized
    // partial plus (max, sum) that a combine kernel merges.
    const int col = blockIdx.x;
    const int tid = threadIdx.x;
    const int slice = blockIdx.y;

    const int sequence = blockIdx.z;
    const int head     = head_base + threadIdx.y;
    const int gqa_ratio = ne02 / ne12;

    if (col >= int(ne01.z) || head >= ne02) {
        return;
    }

    Q += nb03*sequence + nb02*head + nb01*col;
    K += nb13*sequence + nb12*(head / gqa_ratio);
    V += nb23*sequence + nb22*(head / gqa_ratio);
    idx += col*ne40 + sequence*ne40*ne41; // [n_top_k, n_tps, 1, n_stream]
    const half * maskh = (const half *) (mask + nb33*(sequence % ne33) + nb31*col);

    const int row  = (sequence*int(ne01.z) + col)*ne02 + head;
    const int k0   = slice*n_slice_cells;
    const int k1   = min(ne40, k0 + n_slice_cells);

    // Per-warp tile exp weights, staged in shared.  Indexed by the local
    // warp id, not the chunked global head, to stay within the block's
    // QSA_MAX_HEADS rows.
    __shared__ float KQ_w[QSA_MAX_HEADS][WARP_SIZE];
    float * KQ_warp = KQ_w[threadIdx.y];

    // K tile staged in shared memory. All heads read the same cells (gqa),
    // so one cooperative gather per tile serves the whole block instead of
    // 12 redundant L2 gathers per warp. Rows are padded by one half2 so the
    // four cells in flight per score step land on disjoint LDS banks. V is
    // read directly from L2 in the VKQ pass (4 half2 per lane per cell,
    // L1-absorbed across the heads) to keep the smem footprint small enough
    // for 3 blocks per CU.
    // smem holds F16 for F16 and every quantized input (the load dequantizes
    // them); BF16 keeps its native type.  Every supported type therefore lands
    // in one of these two arms, and the score/VKQ arithmetic below is shared.
    using kv2_t = std::conditional_t<type_KV == GGML_TYPE_BF16, nv_bfloat162, half2>;

    // The quantized types whose rows are dequantized to F16 on load.
    constexpr bool kv_dequant_f16 = type_KV == GGML_TYPE_Q8_0 || type_KV == GGML_TYPE_Q4_0 ||
                                    type_KV == GGML_TYPE_Q4_1 || type_KV == GGML_TYPE_Q5_0 ||
                                    type_KV == GGML_TYPE_Q5_1 || type_KV == GGML_TYPE_IQ4_NL;
    __shared__ kv2_t K_smem[WARP_SIZE][D/2 + 1];
    __shared__ kv2_t V_smem[WARP_SIZE][D/2 + 1];
    __shared__ half  M_smem[WARP_SIZE];  // per-cell mask, staged with K

    // 8 lanes per cell -> 4 cells in flight per warp per group-step.
    constexpr int NTHREADS_KQ = 8;
    constexpr int NCELLS      = WARP_SIZE / NTHREADS_KQ;          // 4 cells per step
    constexpr int NSTEPS      = NTHREADS_KQ;                      // steps per tile
    static_assert(NSTEPS*NCELLS == WARP_SIZE, "tile must cover WARP_SIZE cells");
    constexpr int nchunks_KQ = (D/2)/NTHREADS_KQ;                 // half2 per lane per cell
    constexpr int NSTEPS_Q   = nchunks_KQ/4;                      // Q stride steps (D/64)
    static_assert(nchunks_KQ == 4*NSTEPS_Q, "D/2 must be divisible by 4*NTHREADS_KQ");
    const int lane_in_group = tid & (NTHREADS_KQ - 1);            // 0..7

    if constexpr (type_KV != GGML_TYPE_BF16) {
        // Q replicated per lane, strided to match the smem K layout:
        //   lane p holds Q half2 at (p + 8*k) + 32*j for j in 0..3, k in 0..3
        half2 Q_h2[nchunks_KQ];
        const float2 * Q_col = (const float2 *) Q;
#pragma unroll
        for (int j = 0; j < NSTEPS_Q; ++j) {
#pragma unroll
            for (int k = 0; k < 4; ++k) {
                const float2 qf = Q_col[lane_in_group + 8*k + 32*j];
                Q_h2[j*4 + k] = __float22half2_rn(make_float2(qf.x*scale, qf.y*scale));
            }
        }

        float KQ_max = -FLT_MAX/2.0f;
        float KQ_sum = 0.0f;
        float2 VKQ[D/(2*WARP_SIZE)] = {};

        const int n_top_k = ne40;
        for (int tile0 = k0; tile0 < k1; tile0 += WARP_SIZE) {
            const int tile_len = min(WARP_SIZE, n_top_k - tile0);

            // Cooperative gather of the tile's K/V cells into shared memory.
            // All heads read the same cells (gqa), so one L2 fetch serves the
            // whole block instead of 12 redundant per-warp gathers.  8B loads
            // keep 4B alignment on the padded rows; loads issue back to back.
            // Q8_0 and the q4_0/q4_1/q5_0/q5_1 nibble types are dequantized to
            // F16 here, once per tile; F16 is copied as is.
            {
                const int flat = threadIdx.y*WARP_SIZE + tid;
                if constexpr (type_KV == GGML_TYPE_Q8_0) {
                    // one thread per (cell, 32-element block): D/32 blocks per
                    // cell, each block {half d, int8 qs[32]} dequantized to
                    // 16 half2s of F16 in the smem row.
                    const int nblk = tile_len*(D/32);
                    for (int i = flat; i < nblk; i += blockDim.x*blockDim.y) {
                        const int cell = i / (D/32);
                        const int blk  = i % (D/32);
                        const int cell_g = identity ? tile0 + cell : idx[tile0 + cell];
                        const block_q8_0 * Kb = (const block_q8_0 *) (K + (int64_t) cell_g*nb11);
                        const block_q8_0 * Vb = (const block_q8_0 *) (V + (int64_t) cell_g*nb21);
                        const float dk = __half2float(Kb[blk].d);
                        const float dv = __half2float(Vb[blk].d);
#pragma unroll
                        for (int j = 0; j < 16; ++j) {
                            const half2 kh = __floats2half2_rn(dk*Kb[blk].qs[2*j], dk*Kb[blk].qs[2*j+1]);
                            const half2 vh = __floats2half2_rn(dv*Vb[blk].qs[2*j], dv*Vb[blk].qs[2*j+1]);
                            K_smem[cell][blk*16 + j] = kh;
                            V_smem[cell][blk*16 + j] = vh;
                        }
                    }
                } else if constexpr (kv_dequant_f16) {
                    // q4_0/q4_1/q5_0/q5_1/iq4_nl: one thread per (cell, 32-element block),
                    // the block dequantized to F16 in 4-element (2 half2) steps via
                    // the shared dequantize_V_* helpers - the same ones the vec FA
                    // kernel and the lightning indexer stage through, whose multiply
                    // is done in F16 (the block scale is broadcast as a half2).
                    constexpr dequantize_V_t dequantize_kv = get_dequantize_V<type_KV, half, 4>();
                    const int nblk = tile_len*(D/32);
                    for (int i = flat; i < nblk; i += blockDim.x*blockDim.y) {
                        const int cell = i / (D/32);
                        const int blk  = i % (D/32);
                        const int cell_g = identity ? tile0 + cell : idx[tile0 + cell];
                        const void * Kb = K + (int64_t) cell_g*nb11;
                        const void * Vb = V + (int64_t) cell_g*nb21;
#pragma unroll
                        for (int j = 0; j < 8; ++j) {
                            const int64_t e = blk*32 + 4*j; // element index within the row
                            dequantize_kv(Kb, &K_smem[cell][blk*16 + 2*j], e);
                            dequantize_kv(Vb, &V_smem[cell][blk*16 + 2*j], e);
                        }
                    }
                } else {
                    const int nv2  = tile_len*(D/4);        // 8B vectors per tensor
                    const int shift = (D == 256) ? 6 : (D == 128) ? 5 : 4;
                    const int mask  = (1 << shift) - 1;
                    for (int i = flat; i < nv2; i += blockDim.x*blockDim.y) {
                        const int cell = i >> shift;
                        const int off  = i & mask;
                        const int cell_g = identity ? tile0 + cell : idx[tile0 + cell];
                        const uint2 k = ((const uint2 *) (K + (int64_t) cell_g*nb11))[off];
                        const uint2 v = ((const uint2 *) (V + (int64_t) cell_g*nb21))[off];
                        *((uint2 *) &K_smem[cell][off*2]) = k;
                        *((uint2 *) &V_smem[cell][off*2]) = v;
                    }
                }
                if (flat < tile_len) {
                    M_smem[flat] = maskh[identity ? tile0 + flat : idx[tile0 + flat]];
                }
            }
            __syncthreads();

            // Score pass: all NSTEPS partials accumulate in registers first
            // (the steps are independent), then one batched shuffle reduce at
            // the end.  This breaks the per-step serial reduce chain.
            float KQ_max_new = KQ_max;
            float partial[NSTEPS] = {};
            // Process the steps in pairs: prefetch 2 cells' K into registers,
            // then run both mad chains.  Bounds register pressure to 2*16 K
            // half2 while keeping the loads and accumulators independent.
#pragma unroll
            for (int i = 0; i < NSTEPS; i += 2) {
                half2 Kreg[2][nchunks_KQ];
#pragma unroll
                for (int c = 0; c < 2; ++c) {
                    const int cell_in_tile = (tid/NTHREADS_KQ)*NSTEPS + i + c;
                    if (cell_in_tile < tile_len) {
                        const half2 * K_cell = K_smem[cell_in_tile];
#pragma unroll
                        for (int j = 0; j < NSTEPS_Q; ++j) {
#pragma unroll
                            for (int k = 0; k < 4; ++k) {
                                Kreg[c][j*4 + k] = K_cell[lane_in_group + 8*k + 32*j];
                            }
                        }
                    }
                }
#pragma unroll
                for (int c = 0; c < 2; ++c) {
                    const int cell_in_tile = (tid/NTHREADS_KQ)*NSTEPS + i + c;
                    if (cell_in_tile < tile_len) {
#pragma unroll
                        for (int j = 0; j < NSTEPS_Q; ++j) {
#pragma unroll
                            for (int k = 0; k < 4; ++k) {
                                ggml_cuda_mad(partial[i + c], Kreg[c][j*4 + k], Q_h2[j*4 + k]);
                            }
                        }
                    }
                }
            }
#pragma unroll
            for (int i = 0; i < NSTEPS; ++i) {
                const int cell_in_tile = (tid/NTHREADS_KQ)*NSTEPS + i;
                const float red = warp_reduce_sum<NTHREADS_KQ>(partial[i]);
                const float score = (cell_in_tile < tile_len) ? red + __half2float(M_smem[cell_in_tile]) : -FLT_MAX/2.0f;
                KQ_max_new = fmaxf(KQ_max_new, score + FATTN_KQ_MAX_OFFSET);
                KQ_warp[cell_in_tile] = score;
            }

            // Cross-group max reduction, then one softmax update per tile:
#pragma unroll
            for (int offset = NTHREADS_KQ; offset < WARP_SIZE; offset <<= 1) {
                KQ_max_new = fmaxf(KQ_max_new, __shfl_xor_sync(0xFFFFFFFF, KQ_max_new, offset, WARP_SIZE));
            }
            const float KQ_max_scale = expf(KQ_max - KQ_max_new);
            KQ_max = KQ_max_new;
            KQ_sum *= KQ_max_scale;
#pragma unroll
            for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                VKQ[k].x *= KQ_max_scale;
                VKQ[k].y *= KQ_max_scale;
            }

            // Exp weights per cell (lane tid rewrites its own cell's score):
            const float KQ_reg = (tid < tile_len) ? expf(KQ_warp[tid] - KQ_max) : 0.0f;
            KQ_warp[tid] = KQ_reg;
            KQ_sum += warp_reduce_sum(KQ_reg);

            // VKQ pass: for each cell of the tile, all lanes accumulate their
            // D chunk, weighted by the (broadcast) exp weight.  Unrolled so
            // the independent V gathers pipeline.
#pragma unroll 4
            for (int c = 0; c < WARP_SIZE; ++c) {
                const float w = (c < tile_len) ? KQ_warp[c] : 0.0f;
                if (w != 0.0f) {
                    const half2 * V_cell = V_smem[c];
#pragma unroll
                    for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                        const half2 v = V_cell[tid + k*WARP_SIZE];
                        VKQ[k].x += __half2float(v.x)*w;
                        VKQ[k].y += __half2float(v.y)*w;
                    }
                }
            }
            __syncthreads();
        }

        float * dst_out = dst + row*D;
        if (n_slices == 1) {
            float2 * dst2 = (float2 *) dst_out;
#pragma unroll
            for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                dst2[tid + k*WARP_SIZE] = make_float2(VKQ[k].x / KQ_sum, VKQ[k].y / KQ_sum);
            }
        } else {
            float2 * dst2 = (float2 *) (parts + (row*n_slices + slice)*D);
#pragma unroll
            for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                dst2[tid + k*WARP_SIZE] = make_float2(VKQ[k].x, VKQ[k].y);
            }
            if (tid == 0) {
                meta[row*n_slices + slice] = make_float2(KQ_max, KQ_sum);
            }
        }
    } else {
        // BF16 K/V
        nv_bfloat162 Q_bf16[nchunks_KQ];
        const float2 * Q_col = (const float2 *) Q;
#pragma unroll
        for (int j = 0; j < NSTEPS_Q; ++j) {
#pragma unroll
            for (int k = 0; k < 4; ++k) {
                const float2 qf = Q_col[lane_in_group + 8*k + 32*j];
                Q_bf16[j*4 + k] = __float22bfloat162_rn(make_float2(qf.x*scale, qf.y*scale));
            }
        }

        float KQ_max = -FLT_MAX/2.0f;
        float KQ_sum = 0.0f;
        float2 VKQ[D/(2*WARP_SIZE)] = {};

        const int n_top_k = ne40;
        for (int tile0 = k0; tile0 < k1; tile0 += WARP_SIZE) {
            const int tile_len = min(WARP_SIZE, n_top_k - tile0);

            // Cooperative gather of the tile's K/V cells into shared memory.
            // V must be staged here too, like the F16/Q8_0 gather does: the
            // VKQ pass below would otherwise re-read every cell's V from L2
            // once per head-warp (gqa makes the cells shared), and the
            // redundant traffic grows with the cache spread.
            {
                const int flat  = threadIdx.y*WARP_SIZE + tid;
                const int nload = tile_len*(D/2);
                for (int i = flat; i < nload; i += blockDim.x*blockDim.y) {
                    const int cell = i/(D/2);
                    const int off  = i%(D/2);
                    const int cell_g = identity ? tile0 + cell : idx[tile0 + cell];
                    K_smem[cell][off] = ((const nv_bfloat162 *) (K + (int64_t) cell_g*nb11))[off];
                    V_smem[cell][off] = ((const nv_bfloat162 *) (V + (int64_t) cell_g*nb21))[off];
                }
                // the per-cell mask must be staged here too - the score pass
                // reads M_smem for every K/V type, but only the F16/Q8_0
                // gather wrote it (uninitialized smem otherwise)
                if (flat < tile_len) {
                    M_smem[flat] = maskh[identity ? tile0 + flat : idx[tile0 + flat]];
                }
            }
            __syncthreads();

            float KQ_max_new = KQ_max;
            float partial[NSTEPS] = {};
            for (int i = 0; i < NSTEPS; ++i) {
                const int cell_in_tile = (tid/NTHREADS_KQ)*NSTEPS + i;
                if (cell_in_tile < tile_len) {
                    const nv_bfloat162 * K_cell = K_smem[cell_in_tile];
#pragma unroll
                    for (int j = 0; j < NSTEPS_Q; ++j) {
#pragma unroll
                        for (int k = 0; k < 4; ++k) {
                            ggml_cuda_mad(partial[i], K_cell[lane_in_group + 8*k + 32*j], Q_bf16[j*4 + k]);
                        }
                    }
                }
            }
#pragma unroll
            for (int i = 0; i < NSTEPS; ++i) {
                const int cell_in_tile = (tid/NTHREADS_KQ)*NSTEPS + i;
                const float red = warp_reduce_sum<NTHREADS_KQ>(partial[i]);
                const float score = (cell_in_tile < tile_len) ? red + __half2float(M_smem[cell_in_tile]) : -FLT_MAX/2.0f;
                KQ_max_new = fmaxf(KQ_max_new, score + FATTN_KQ_MAX_OFFSET);
                KQ_warp[cell_in_tile] = score;
            }

#pragma unroll
            for (int offset = NTHREADS_KQ; offset < WARP_SIZE; offset <<= 1) {
                KQ_max_new = fmaxf(KQ_max_new, __shfl_xor_sync(0xFFFFFFFF, KQ_max_new, offset, WARP_SIZE));
            }
            const float KQ_max_scale = expf(KQ_max - KQ_max_new);
            KQ_max = KQ_max_new;
            KQ_sum *= KQ_max_scale;
#pragma unroll
            for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                VKQ[k].x *= KQ_max_scale;
                VKQ[k].y *= KQ_max_scale;
            }

            const float KQ_reg = (tid < tile_len) ? expf(KQ_warp[tid] - KQ_max) : 0.0f;
            KQ_warp[tid] = KQ_reg;
            KQ_sum += warp_reduce_sum(KQ_reg);

#pragma unroll 4
            for (int c = 0; c < WARP_SIZE; ++c) {
                const float w = (c < tile_len) ? KQ_warp[c] : 0.0f;
                if (w != 0.0f) {
                    const nv_bfloat162 * V_cell = V_smem[c];
#pragma unroll
                    for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                        const nv_bfloat162 v = V_cell[tid + k*WARP_SIZE];
                        VKQ[k].x += __bfloat162float(__low2bfloat16(v))*w;
                        VKQ[k].y += __bfloat162float(__high2bfloat16(v))*w;
                    }
                }
            }
            __syncthreads();
        }

        float * dst_out = dst + row*D;
        if (n_slices == 1) {
            float2 * dst2 = (float2 *) dst_out;
#pragma unroll
            for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                dst2[tid + k*WARP_SIZE] = make_float2(VKQ[k].x / KQ_sum, VKQ[k].y / KQ_sum);
            }
        } else {
            float2 * dst2 = (float2 *) (parts + (row*n_slices + slice)*D);
#pragma unroll
            for (int k = 0; k < D/(2*WARP_SIZE); ++k) {
                dst2[tid + k*WARP_SIZE] = make_float2(VKQ[k].x, VKQ[k].y);
            }
            if (tid == 0) {
                meta[row*n_slices + slice] = make_float2(KQ_max, KQ_sum);
            }
        }
    }
#else
    GGML_UNUSED_VARS(Q_ptr, K_ptr, V_ptr, idx_ptr, mask_ptr, dst_ptr, parts_ptr, meta_ptr, n_slices, n_slice_cells,
        scale, logit_softcap, identity, head_base,
        ne00, ne01, ne02, ne03, nb01, nb02, nb03,
        ne10, ne11, ne12, ne13, nb11, nb12, nb13,
        nb21, nb22, nb23, ne30, ne31, ne33, nb31, nb33,
        ne40, ne41, ne43, nb41, nb43);
    NO_DEVICE_CODE;
#endif // FLASH_ATTN_AVAILABLE
}

template <int D, ggml_type type_KV>
static void ggml_cuda_flash_attn_qsa_case(ggml_backend_cuda_context & ctx, ggml_tensor * dst, const bool identity) {
    const ggml_tensor * Q   = dst->src[0];
    const ggml_tensor * K   = dst->src[1];
    const ggml_tensor * V   = dst->src[2];
    const ggml_tensor * idx = dst->src[3];
    const ggml_tensor * mask = dst->src[4];

    cudaStream_t main_stream = ctx.stream();

    float scale = 1.0f;
    float logit_softcap = 0.0f;
    memcpy(&scale,         (const float *) dst->op_params + 0, sizeof(float));
    memcpy(&logit_softcap, (const float *) dst->op_params + 1, sizeof(float));

    if (logit_softcap != 0.0f) {
        scale /= logit_softcap;
    }

    // Slice the top-k list across gridDim.y when the base grid (tokens x
    // streams) under-uses the GPU, mirroring the dense FA's KV slicing: each
    // block walks one slice of the list with its own online softmax and
    // writes an unnormalized partial + (max, sum); a combine kernel merges.
    // Decode (base grid 1) is the target: a single block cannot leave one
    // CU, so the full-list walk would serialize there.
    const int64_t n_top_k     = idx->ne[0];
    const int     base_blocks = Q->ne[1]*Q->ne[3];
    const int     nsm         = ggml_cuda_info().devices[ggml_cuda_get_device()].nsm;

    int n_slices      = 1;
    int n_slice_cells = (int) n_top_k;
    const char * qsa_slices_env = getenv("GGML_CUDA_QSA_SLICES");
    if (qsa_slices_env != nullptr) {
        n_slices = std::max(1, std::atoi(qsa_slices_env)); // debug override
        n_slice_cells = (n_slices > 1) ? (int) ((n_top_k + n_slices - 1) / n_slices + WARP_SIZE - 1) / WARP_SIZE * WARP_SIZE : (int) n_top_k;
    } else if (base_blocks < nsm && n_top_k > 0) {
        constexpr int slice_cells = 64;  // cells per slice (multiple of WARP_SIZE)
        n_slices      = (int) ((n_top_k + slice_cells - 1) / slice_cells);
        n_slice_cells = slice_cells;
    }

    ggml_cuda_pool & pool = ctx.pool();
    ggml_cuda_pool_alloc<float>  parts(pool);
    ggml_cuda_pool_alloc<float2> meta(pool);
    float * dst_data = (float *) dst->data;
    if (n_slices > 1) {
        parts.alloc((size_t) n_slices * ggml_nelements(dst));
        meta.alloc((size_t) n_slices * ggml_nrows(dst));
        dst_data = parts.ptr;
    }

    const dim3 blocks_num(Q->ne[1], n_slices, Q->ne[3]);

    // Chunk the heads: one block covers up to QSA_MAX_HEADS of them (one warp per
    // head), and every head in a block must map to the SAME K/V head - the block
    // stages ONE K/V tile into shared memory and all its warps read that tile, so
    // a block spanning two K/V heads would mix their rows (each staging thread adds
    // its own head's offset to K/V before the cooperative gather).  A block is
    // therefore at most min(QSA_MAX_HEADS, gqa_ratio) wide, which is a no-op for
    // gqa_ratio >= QSA_MAX_HEADS and the correct chunking below it (qwen4exp: 24
    // q-heads / 2 kv-heads = gqa 12, i.e. two blocks of 12 heads instead of 16 + 8).
    const int n_head_q  = (int) Q->ne[2];
    const int n_head_kv = std::max(1, (int) K->ne[2]);
    GGML_ASSERT(n_head_q % n_head_kv == 0);
    const int heads_per_block = std::min<int>(QSA_MAX_HEADS, n_head_q / n_head_kv);

    static const bool qsa_debug = []() {
        const char * env = getenv("GGML_CUDA_QSA_DEBUG");
        return env != nullptr;
    }();
    if (qsa_debug) {
        fprintf(stderr, "QSA_DEBUG dev %d layer-D%d kv %d n_kv=%d n_top_k=%d n_tps=%d n_stream=%d n_head=%d gqa=%d slices=%d head_groups=%d grid=(%d,%d,%d)\n",
                ctx.device, D, (int) K->type, (int) K->ne[1], (int) n_top_k,
                (int) Q->ne[1], (int) Q->ne[3], (int) Q->ne[2],
                (int) (n_head_q / n_head_kv),
                n_slices,
                (int) ((n_head_q + heads_per_block - 1) / heads_per_block),
                blocks_num.x, blocks_num.y, blocks_num.z);
    }

    const uint3 ne01 = init_fastdiv_values(Q->ne[1]);

    // One block per head chunk; each launch re-walks the same top-k list and
    // re-gathers the K/V tiles from L2, writing a disjoint head range.
    for (int head_base = 0; head_base < n_head_q; head_base += heads_per_block) {
        const dim3 block_dim(WARP_SIZE, std::min(heads_per_block, n_head_q - head_base), 1);
        const ggml_cuda_kernel_launch_params launch_params(blocks_num, block_dim, 0, main_stream);
        if (logit_softcap == 0.0f) {
            constexpr bool use_logit_softcap = false;
            ggml_cuda_kernel_launch(flash_attn_qsa<D, type_KV, use_logit_softcap>, launch_params,
                (const char *) Q->data,
                (const char *) K->data,
                (const char *) V->data,
                (const int  *) idx->data,
                (const char *) mask->data,
                (float *) dst->data,
                dst_data, meta.ptr, n_slices, n_slice_cells,
                scale, logit_softcap, identity, head_base,
                Q->ne[0], ne01,     Q->ne[2], Q->ne[3], Q->nb[1], Q->nb[2], Q->nb[3],
                K->ne[0], K->ne[1], K->ne[2], K->ne[3], K->nb[1], K->nb[2], K->nb[3],
                V->nb[1], V->nb[2], V->nb[3],
                mask->ne[0], mask->ne[1], mask->ne[3], mask->nb[1], mask->nb[3],
                idx->ne[0], idx->ne[1], idx->ne[3], idx->nb[1], idx->nb[3]);
        } else {
            constexpr bool use_logit_softcap = true;
            ggml_cuda_kernel_launch(flash_attn_qsa<D, type_KV, use_logit_softcap>, launch_params,
                (const char *) Q->data,
                (const char *) K->data,
                (const char *) V->data,
                (const int  *) idx->data,
                (const char *) mask->data,
                (float *) dst->data,
                dst_data, meta.ptr, n_slices, n_slice_cells,
                scale, logit_softcap, identity, head_base,
                Q->ne[0], ne01,     Q->ne[2], Q->ne[3], Q->nb[1], Q->nb[2], Q->nb[3],
                K->ne[0], K->ne[1], K->ne[2], K->ne[3], K->nb[1], K->nb[2], K->nb[3],
                V->nb[1], V->nb[2], V->nb[3],
                mask->ne[0], mask->ne[1], mask->ne[3], mask->nb[1], mask->nb[3],
                idx->ne[0], idx->ne[1], idx->ne[3], idx->nb[1], idx->nb[3]);
        }
    }

    if (n_slices > 1) {
        const dim3 block_dim_combine(D, 1, 1);
        const dim3 blocks_num_combine(Q->ne[1], Q->ne[2], Q->ne[3]);
        const size_t nbytes_shared_combine = n_slices*sizeof(float2);
        const ggml_cuda_kernel_launch_params launch_params_combine(blocks_num_combine, block_dim_combine, nbytes_shared_combine, main_stream);
        ggml_cuda_kernel_launch(flash_attn_combine_results<D>, launch_params_combine,
            parts.ptr, meta.ptr, (float *) dst->data, n_slices);
    }
    CUDA_CHECK(cudaGetLastError());
}

// Instantiate the head sizes for one K/V type.  Keep the type list in sync with
// ggml_cuda_flash_attn_qsa_supported() below and with the qsa_kv_native gate in
// src/models/qwen4exp.cpp (which decides whether the graph builds this op at all -
// an unsupported qsa op is not split across the tensor-parallel devices, so the
// two lists drifting apart aborts in the meta splitter).
template <ggml_type type_KV>
static void ggml_cuda_flash_attn_qsa_dispatch(ggml_backend_cuda_context & ctx, ggml_tensor * dst,
        const bool identity, const int D) {
    switch (D) {
        case 64:  ggml_cuda_flash_attn_qsa_case< 64, type_KV>(ctx, dst, identity); break;
        case 128: ggml_cuda_flash_attn_qsa_case<128, type_KV>(ctx, dst, identity); break;
        case 256: ggml_cuda_flash_attn_qsa_case<256, type_KV>(ctx, dst, identity); break;
        default: GGML_ABORT("unsupported head size");
    }
}

void ggml_cuda_flash_attn_qsa(ggml_backend_cuda_context & ctx, ggml_tensor * dst) {
    ggml_cuda_set_device(ctx.device);

    const ggml_tensor * Q   = dst->src[0];
    const ggml_tensor * K   = dst->src[1];
    const ggml_tensor * V   = dst->src[2];
    const ggml_tensor * idx = dst->src[3];
    const ggml_tensor * mask = dst->src[4];

    // GGML_CUDA_QSA_IDENTITY=1 forces idx = 0..n_top_k-1 (dense-equivalent) for validation.
    GGML_ASSERT(Q->type   == GGML_TYPE_F32);
    GGML_ASSERT(Q->nb[0]  == ggml_element_size(Q));
    GGML_ASSERT(K->nb[0]  == ggml_element_size(K));
    GGML_ASSERT(V->nb[0]  == ggml_element_size(V));
    GGML_ASSERT(idx->type == GGML_TYPE_I32);

    const int D = (int) Q->ne[0];

    // K and V share the cache type (mixed K/V is a rejected configuration, and the
    // kernel is templated on a single type_KV).
    GGML_ASSERT(K->type == V->type);

    const bool identity = getenv("GGML_CUDA_QSA_IDENTITY") != nullptr;

    switch (K->type) {
        case GGML_TYPE_F16:  ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_F16 >(ctx, dst, identity, D); break;
        case GGML_TYPE_BF16: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_BF16>(ctx, dst, identity, D); break;
        case GGML_TYPE_Q8_0: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_Q8_0>(ctx, dst, identity, D); break;
        case GGML_TYPE_Q4_0: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_Q4_0>(ctx, dst, identity, D); break;
        case GGML_TYPE_Q4_1: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_Q4_1>(ctx, dst, identity, D); break;
        case GGML_TYPE_Q5_0: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_Q5_0>(ctx, dst, identity, D); break;
        case GGML_TYPE_Q5_1: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_Q5_1>(ctx, dst, identity, D); break;
        case GGML_TYPE_IQ4_NL: ggml_cuda_flash_attn_qsa_dispatch<GGML_TYPE_IQ4_NL>(ctx, dst, identity, D); break;
        default: GGML_ABORT("unsupported K/V type");
    }
}

// K/V cache types the kernel above can read: the native F16/BF16 caches, plus
// every quantized type the delivery enables for plain flash attention (Q8_0,
// the q4_0/q4_1/q5_0/q5_1 nibble types and iq4_nl, which the kernel dequantizes
// while staging a tile).  Keep in sync with the dispatch above, with
// ggml_cuda_flash_attn_qsa_supported() and with the qsa_kv_native gate in
// src/models/qwen4exp.cpp.
static bool ggml_cuda_flash_attn_qsa_kv_type_supported(ggml_type type) {
    switch (type) {
        case GGML_TYPE_F16:
        case GGML_TYPE_BF16:
        case GGML_TYPE_Q8_0:
        case GGML_TYPE_Q4_0:
        case GGML_TYPE_Q4_1:
        case GGML_TYPE_Q5_0:
        case GGML_TYPE_Q5_1:
        case GGML_TYPE_IQ4_NL:
            return true;
        default:
            return false;
    }
}

bool ggml_cuda_flash_attn_qsa_supported(int device, const ggml_tensor * dst) {
    GGML_ASSERT(dst->op == GGML_OP_FLASH_ATTN_QSA);

    const ggml_tensor * Q   = dst->src[0];
    const ggml_tensor * K   = dst->src[1];
    const ggml_tensor * V   = dst->src[2];
    const ggml_tensor * idx = dst->src[3];

    GGML_UNUSED(device);

    const bool kv_ok = K->type == V->type && ggml_cuda_flash_attn_qsa_kv_type_supported(K->type);

    return Q->type == GGML_TYPE_F32 && idx->type == GGML_TYPE_I32 && kv_ok &&
        (Q->ne[0] == 64 || Q->ne[0] == 128 || Q->ne[0] == 256);
}
