// Seed: 660482650
module module_0 #(
    parameter id_2 = 32'd79,
    parameter id_3 = 32'd61,
    parameter id_5 = 32'd28
);
  wire id_1;
  logic _id_2, _id_3;
  class id_4;
  endclass : SymbolIdentifier
  wire _id_5;
  wire [!  id_3  ==  -1  &&  id_5 : id_2] id_6;
  uwire id_7 = -1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output reg id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_3 = id_1;
  always @(negedge id_1[id_4]) id_3 = id_4 == -1;
  module_0 modCall_1 ();
endmodule
