vhdl xil_defaultlib "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd"
vhdl xil_defaultlib "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd"
vhdl xil_defaultlib "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd"
vhdl xil_defaultlib "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd"
vhdl xil_defaultlib "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd"
vhdl xil_defaultlib "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sim_1/new/tb_multi_stopwatch_ckt.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
