5 17 1fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (wait1.vcd) 2 -o (wait1.cdd) 2 -v (wait1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 wait1.v 1 25 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 wait1.v 5 10 1 
2 3 6 6 6 20002 1 0 1008 0 0 32 48 5 0
2 4 6 6 6 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 7 7 7 c000f 1 0 21004 0 0 1 16 0 0
2 6 7 7 7 80008 0 1 1410 0 0 1 1 b
2 7 7 7 7 8000f 1 37 16 5 6
2 8 8 8 8 c000f 1 0 21008 0 0 1 16 1 0
2 9 8 8 8 70007 1 1 1004 0 0 1 1 a
2 10 8 8 8 7000f 1 11 1004 8 9 1 18 0 1 1 0 0 0
2 11 8 8 8 10011 1 59 1002 10 0 1 18 0 1 0 0 0 0
2 12 9 9 9 c000f 0 0 21010 0 0 1 16 1 0
2 13 9 9 9 80008 0 1 1410 0 0 1 1 b
2 14 9 9 9 8000f 0 37 32 12 13
4 4 11 7 0 4
4 7 0 11 11 4
4 11 0 14 0 4
4 14 0 0 0 4
3 1 main.u$1 "main.u$1" 0 wait1.v 12 14 1 
2 15 13 13 13 50008 1 0 21004 0 0 1 16 0 0
2 16 13 13 13 10001 0 1 1410 0 0 1 1 a
2 17 13 13 13 10008 1 37 16 15 16
4 17 11 0 0 17
3 1 main.u$2 "main.u$2" 0 wait1.v 16 23 1 
