{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602246192557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602246192566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 15:23:12 2020 " "Processing started: Fri Oct 09 15:23:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602246192566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246192566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246192566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602246194727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602246194728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_4 " "Found entity 1: Counter_4" {  } { { "Counter_4.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246210939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246210939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/spi_slave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246210952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246210952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_m_module/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_m_module/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "freq_m_module/Counter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246210955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246210955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_m_module/freq_m_module.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_m_module/freq_m_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_m_module " "Found entity 1: freq_m_module" {  } { { "freq_m_module/freq_m_module.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/freq_m_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246210967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246210967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/nios_display_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/nios_display_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system " "Found entity 1: Nios_display_system" {  } { { "Nios_display_system/synthesis/Nios_display_system.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/Nios_display_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246210982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246210982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_display_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246210995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246210995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_display_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_irq_mapper " "Found entity 1: Nios_display_system_irq_mapper" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_irq_mapper.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0 " "Found entity 1: Nios_display_system_mm_interconnect_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_display_system_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211226 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_display_system_mm_interconnect_0_rsp_mux" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_display_system_mm_interconnect_0_rsp_demux_001" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_display_system_mm_interconnect_0_rsp_demux" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_display_system_mm_interconnect_0_cmd_mux_001" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_display_system_mm_interconnect_0_cmd_mux" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_display_system_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_display_system_mm_interconnect_0_cmd_demux" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211361 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211361 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211361 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211361 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Nios_display_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Nios_display_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211487 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_display_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_display_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: Nios_display_system_mm_interconnect_0_router_006_default_decode" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211527 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_mm_interconnect_0_router_006 " "Found entity 2: Nios_display_system_mm_interconnect_0_router_006" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_display_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_display_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_display_system_mm_interconnect_0_router_003_default_decode" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211540 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_mm_interconnect_0_router_003 " "Found entity 2: Nios_display_system_mm_interconnect_0_router_003" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_display_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_display_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_display_system_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211554 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_mm_interconnect_0_router_002 " "Found entity 2: Nios_display_system_mm_interconnect_0_router_002" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_display_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_display_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_display_system_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211569 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_mm_interconnect_0_router_001 " "Found entity 2: Nios_display_system_mm_interconnect_0_router_001" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_display_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_display_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_display_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602246211581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_display_system_mm_interconnect_0_router_default_decode" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211582 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_mm_interconnect_0_router " "Found entity 2: Nios_display_system_mm_interconnect_0_router" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_display_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_timer_0 " "Found entity 1: Nios_display_system_timer_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_timer_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_sysid_qsys_0 " "Found entity 1: Nios_display_system_sysid_qsys_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sysid_qsys_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_sys_sdram_pll_0 " "Found entity 1: Nios_display_system_sys_sdram_pll_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sys_sdram_pll_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Nios_display_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_sys_sdram_pll_0_sys_pll " "Found entity 1: Nios_display_system_sys_sdram_pll_0_sys_pll" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_sw " "Found entity 1: Nios_display_system_sw" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sw.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_sdram_input_efifo_module " "Found entity 1: Nios_display_system_sdram_input_efifo_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211741 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_sdram " "Found entity 2: Nios_display_system_sdram" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_onchip_memory2_0 " "Found entity 1: Nios_display_system_onchip_memory2_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_onchip_memory2_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0 " "Found entity 1: Nios_display_system_nios2_gen2_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246211763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246211763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Nios_display_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Nios_display_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_display_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: Nios_display_system_nios2_gen2_0_cpu_bht_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_display_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Nios_display_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_display_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Nios_display_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_display_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Nios_display_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_display_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Nios_display_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_display_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Nios_display_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_display_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_display_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Nios_display_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "23 Nios_display_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Nios_display_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "24 Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "25 Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "26 Nios_display_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Nios_display_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""} { "Info" "ISGN_ENTITY_NAME" "27 Nios_display_system_nios2_gen2_0_cpu " "Found entity 27: Nios_display_system_nios2_gen2_0_cpu" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Nios_display_system_nios2_gen2_0_cpu_mult_cell" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: Nios_display_system_nios2_gen2_0_cpu_test_bench" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_led " "Found entity 1: Nios_display_system_led" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_led.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_lcd_e.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_lcd_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_lcd_e " "Found entity 1: Nios_display_system_lcd_e" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_lcd_e.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_lcd_e.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_lcd_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_lcd_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_lcd_data " "Found entity 1: Nios_display_system_lcd_data" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_lcd_data.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_lcd_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_key " "Found entity 1: Nios_display_system_key" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_key.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: Nios_display_system_jtag_uart_0_sim_scfifo_w" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212988 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_display_system_jtag_uart_0_scfifo_w " "Found entity 2: Nios_display_system_jtag_uart_0_scfifo_w" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212988 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_display_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: Nios_display_system_jtag_uart_0_sim_scfifo_r" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212988 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_display_system_jtag_uart_0_scfifo_r " "Found entity 4: Nios_display_system_jtag_uart_0_scfifo_r" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212988 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_display_system_jtag_uart_0 " "Found entity 5: Nios_display_system_jtag_uart_0" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246212988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246212988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_freq_en.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_freq_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_freq_en " "Found entity 1: Nios_display_system_freq_en" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_freq_en.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_freq_en.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_display_system/synthesis/submodules/nios_display_system_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_display_system_freq " "Found entity 1: Nios_display_system_freq" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_freq.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213012 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_meter_Nios_display.v(118) " "Verilog HDL Module Instantiation warning at frequency_meter_Nios_display.v(118): ignored dangling comma in List of Port Connections" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1602246213015 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_meter_Nios_display.v(237) " "Verilog HDL Module Instantiation warning at frequency_meter_Nios_display.v(237): ignored dangling comma in List of Port Connections" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 237 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1602246213015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_meter_nios_display.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_meter_nios_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_meter_Nios_display " "Found entity 1: frequency_meter_Nios_display" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_base " "Found entity 1: PLL_base" {  } { { "PLL_base.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_base/pll_base_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_base/pll_base_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_base_0002 " "Found entity 1: PLL_base_0002" {  } { { "PLL_base/PLL_base_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_temp " "Found entity 1: PLL_temp" {  } { { "PLL_temp.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_temp/pll_temp_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_temp/pll_temp_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_temp_0002 " "Found entity 1: PLL_temp_0002" {  } { { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246213053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246213053 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_display_system_sdram.v(316) " "Verilog HDL or VHDL warning at Nios_display_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1602246213121 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_display_system_sdram.v(326) " "Verilog HDL or VHDL warning at Nios_display_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1602246213122 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_display_system_sdram.v(336) " "Verilog HDL or VHDL warning at Nios_display_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1602246213122 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_display_system_sdram.v(680) " "Verilog HDL or VHDL warning at Nios_display_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1602246213124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_meter_Nios_display " "Elaborating entity \"frequency_meter_Nios_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602246213381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq_en frequency_meter_Nios_display.v(63) " "Verilog HDL or VHDL warning at frequency_meter_Nios_display.v(63): object \"freq_en\" assigned a value but never read" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602246213387 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_en frequency_meter_Nios_display.v(63) " "Verilog HDL or VHDL warning at frequency_meter_Nios_display.v(63): object \"count_en\" assigned a value but never read" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602246213387 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR frequency_meter_Nios_display.v(15) " "Output port \"DRAM_ADDR\" at frequency_meter_Nios_display.v(15) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA frequency_meter_Nios_display.v(16) " "Output port \"DRAM_BA\" at frequency_meter_Nios_display.v(16) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 frequency_meter_Nios_display.v(28) " "Output port \"HEX0\" at frequency_meter_Nios_display.v(28) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 frequency_meter_Nios_display.v(29) " "Output port \"HEX1\" at frequency_meter_Nios_display.v(29) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 frequency_meter_Nios_display.v(30) " "Output port \"HEX2\" at frequency_meter_Nios_display.v(30) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 frequency_meter_Nios_display.v(31) " "Output port \"HEX3\" at frequency_meter_Nios_display.v(31) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 frequency_meter_Nios_display.v(32) " "Output port \"HEX4\" at frequency_meter_Nios_display.v(32) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 frequency_meter_Nios_display.v(33) " "Output port \"HEX5\" at frequency_meter_Nios_display.v(33) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213391 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] frequency_meter_Nios_display.v(39) " "Output port \"LEDR\[9..3\]\" at frequency_meter_Nios_display.v(39) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N frequency_meter_Nios_display.v(17) " "Output port \"DRAM_CAS_N\" at frequency_meter_Nios_display.v(17) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE frequency_meter_Nios_display.v(18) " "Output port \"DRAM_CKE\" at frequency_meter_Nios_display.v(18) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK frequency_meter_Nios_display.v(19) " "Output port \"DRAM_CLK\" at frequency_meter_Nios_display.v(19) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N frequency_meter_Nios_display.v(20) " "Output port \"DRAM_CS_N\" at frequency_meter_Nios_display.v(20) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM frequency_meter_Nios_display.v(22) " "Output port \"DRAM_LDQM\" at frequency_meter_Nios_display.v(22) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N frequency_meter_Nios_display.v(23) " "Output port \"DRAM_RAS_N\" at frequency_meter_Nios_display.v(23) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM frequency_meter_Nios_display.v(24) " "Output port \"DRAM_UDQM\" at frequency_meter_Nios_display.v(24) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N frequency_meter_Nios_display.v(25) " "Output port \"DRAM_WE_N\" at frequency_meter_Nios_display.v(25) has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602246213392 "|frequency_meter_Nios_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_base PLL_base:pll_base " "Elaborating entity \"PLL_base\" for hierarchy \"PLL_base:pll_base\"" {  } { { "frequency_meter_Nios_display.v" "pll_base" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_base_0002 PLL_base:pll_base\|PLL_base_0002:pll_base_inst " "Elaborating entity \"PLL_base_0002\" for hierarchy \"PLL_base:pll_base\|PLL_base_0002:pll_base_inst\"" {  } { { "PLL_base.v" "pll_base_inst" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_base/PLL_base_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213585 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1602246213610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_base/PLL_base_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 106.666666 MHz " "Parameter \"output_clock_frequency1\" = \"106.666666 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213665 ""}  } { { "PLL_base/PLL_base_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602246213665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_temp PLL_temp:pll_temp " "Elaborating entity \"PLL_temp\" for hierarchy \"PLL_temp:pll_temp\"" {  } { { "frequency_meter_Nios_display.v" "pll_temp" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_temp_0002 PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst " "Elaborating entity \"PLL_temp_0002\" for hierarchy \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\"" {  } { { "PLL_temp.v" "pll_temp_inst" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_temp/PLL_temp_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213719 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1602246213763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 150.000000 MHz " "Parameter \"output_clock_frequency1\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 300.000000 MHz " "Parameter \"output_clock_frequency2\" = \"300.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 450.000000 MHz " "Parameter \"output_clock_frequency3\" = \"450.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246213810 ""}  } { { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602246213810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_m_module freq_m_module:freq_meter " "Elaborating entity \"freq_m_module\" for hierarchy \"freq_m_module:freq_meter\"" {  } { { "frequency_meter_Nios_display.v" "freq_meter" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter freq_m_module:freq_meter\|Counter:b_c " "Elaborating entity \"Counter\" for hierarchy \"freq_m_module:freq_meter\|Counter:b_c\"" {  } { { "freq_m_module/freq_m_module.v" "b_c" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/freq_m_module.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246213858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "freq_m_module/Counter.v" "LPM_COUNTER_component" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "freq_m_module/Counter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214139 ""}  } { { "freq_m_module/Counter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602246214139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uui " "Found entity 1: cntr_uui" {  } { { "db/cntr_uui.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_uui.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246214236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246214236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uui freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated " "Elaborating entity \"cntr_uui\" for hierarchy \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_4 Counter_4:count_n_freq " "Elaborating entity \"Counter_4\" for hierarchy \"Counter_4:count_n_freq\"" {  } { { "frequency_meter_Nios_display.v" "count_n_freq" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter_4.v" "LPM_COUNTER_component" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter_4.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 1 " "Parameter \"lpm_avalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602246214369 ""}  } { { "Counter_4.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602246214369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r5j " "Found entity 1: cntr_r5j" {  } { { "db/cntr_r5j.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_r5j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246214432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246214432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r5j Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated " "Elaborating entity \"cntr_r5j\" for hierarchy \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi\"" {  } { { "frequency_meter_Nios_display.v" "spi" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246214460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_slave.v(74) " "Verilog HDL assignment warning at spi_slave.v(74): truncated value with size 32 to match size of target (4)" {  } { { "spi_slave.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/spi_slave.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602246214461 "|frequency_meter_Nios_display|spi_slave:spi"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4884 " "Found entity 1: altsyncram_4884" {  } { { "db/altsyncram_4884.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/altsyncram_4884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246218771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246218771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246219291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246219291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246219475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246219475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oai " "Found entity 1: cntr_oai" {  } { { "db/cntr_oai.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_oai.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246219671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246219671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246219819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246219819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246220046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246220046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246220166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246220166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246220303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246220303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246220394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246220394 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246221337 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1602246221780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.09.16:23:48 Progress: Loading sld1b87f5b5/alt_sld_fab_wrapper_hw.tcl " "2020.10.09.16:23:48 Progress: Loading sld1b87f5b5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246228778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246233660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246233916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246239261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246239413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246239564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246239768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246239787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246239788 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1602246240587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b87f5b5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1b87f5b5/alt_sld_fab.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246240953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246240953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246241075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246241075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246241092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246241092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246241183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246241183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246241325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246241325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246241325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602246241417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246241417 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v" 94 0 0 } } { "PLL_temp.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v" 26 0 0 } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246243227 "|frequency_meter_Nios_display|PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v" 94 0 0 } } { "PLL_temp.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v" 26 0 0 } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246243227 "|frequency_meter_Nios_display|PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL_base/PLL_base_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v" 88 0 0 } } { "PLL_base.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base.v" 21 0 0 } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246243227 "|frequency_meter_Nios_display|PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1602246243227 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1602246243227 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602246244213 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1602246244411 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1602246244411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602246244575 "|frequency_meter_Nios_display|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602246244575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246244761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system 19 " "Ignored 19 assignments for entity \"Nios_display_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245293 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_freq 23 " "Ignored 23 assignments for entity \"Nios_display_system_freq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_freq_en 23 " "Ignored 23 assignments for entity \"Nios_display_system_freq_en\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_irq_mapper 14 " "Ignored 14 assignments for entity \"Nios_display_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_jtag_uart_0 24 " "Ignored 24 assignments for entity \"Nios_display_system_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_key 23 " "Ignored 23 assignments for entity \"Nios_display_system_key\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_lcd_data 25 " "Ignored 25 assignments for entity \"Nios_display_system_lcd_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_lcd_e 22 " "Ignored 22 assignments for entity \"Nios_display_system_lcd_e\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_led 22 " "Ignored 22 assignments for entity \"Nios_display_system_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"Nios_display_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter_004 32 " "Ignored 32 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_006 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_nios2_gen2_0 171 " "Ignored 171 assignments for entity \"Nios_display_system_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_nios2_gen2_0_cpu 178 " "Ignored 178 assignments for entity \"Nios_display_system_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_onchip_memory2_0 33 " "Ignored 33 assignments for entity \"Nios_display_system_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sdram 34 " "Ignored 34 assignments for entity \"Nios_display_system_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sw 23 " "Ignored 23 assignments for entity \"Nios_display_system_sw\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sys_sdram_pll_0_sys_pll 317 " "Ignored 317 assignments for entity \"Nios_display_system_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"Nios_display_system_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_timer_0 26 " "Ignored 26 assignments for entity \"Nios_display_system_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245297 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245298 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1602246245298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.map.smsg " "Generated suppressed messages file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246245688 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 162 290 0 0 128 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 162 of its 290 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 128 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1602246249430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602246249565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602246249565 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1602246250266 ""}  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1602246250266 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "No output dependent on input pin \"SPI_DIN\"" {  } { { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602246250612 "|frequency_meter_Nios_display|SPI_DIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602246250612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2837 " "Implemented 2837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602246250629 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602246250629 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1602246250629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2551 " "Implemented 2551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602246250629 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602246250629 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1602246250629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602246250629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602246250774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 15:24:10 2020 " "Processing ended: Fri Oct 09 15:24:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602246250774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602246250774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602246250774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602246250774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602246253533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602246253543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 15:24:12 2020 " "Processing started: Fri Oct 09 15:24:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602246253543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602246253543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602246253545 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602246255228 ""}
{ "Info" "0" "" "Project  = frequency_meter_Nios_display" {  } {  } 0 0 "Project  = frequency_meter_Nios_display" 0 0 "Fitter" 0 0 1602246255229 ""}
{ "Info" "0" "" "Revision = frequency_meter_Nios_display" {  } {  } 0 0 "Revision = frequency_meter_Nios_display" 0 0 "Fitter" 0 0 1602246255229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602246255537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602246255539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_meter_Nios_display 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"frequency_meter_Nios_display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602246255607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602246255701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602246255701 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1602246255886 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1602246255931 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602246256541 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602246257391 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602246257526 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "lvds_freq lvds_freq(n) " "differential I/O pin \"lvds_freq\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"lvds_freq(n)\"." {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_freq } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_freq" } { 0 "lvds_freq(n)" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 213 14046 14942 0 0 ""} { 0 { 0 ""} 0 503 14046 14942 0 0 ""}  }  } } { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_freq(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1602246274866 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1602246274866 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602246275298 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 33 global CLKCTRL_G7 " "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 33 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602246276043 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1567 global CLKCTRL_G0 " "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1567 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602246276043 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602246276043 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SPI_SCK~inputCLKENA0 13 global CLKCTRL_G5 " "SPI_SCK~inputCLKENA0 with 13 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1602246276044 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602246276044 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602246276044 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SPI_SCK~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SPI_SCK~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SPI_SCK PIN_Y17 " "Refclk input I/O pad SPI_SCK is placed onto PIN_Y17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1602246276048 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1602246276048 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1602246276048 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602246276050 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602246278832 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602246278832 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602246278832 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1602246278832 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1602246278832 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602246278867 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602246278877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 46 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(46): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 46 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(46): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278885 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 47 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(47): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 47 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(47): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278886 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 48 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(48): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 48 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(48): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278887 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 49 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(49): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 49 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(49): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278888 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 50 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(50): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278889 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 51 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(51): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 51 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(51): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278894 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 52 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(52): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278895 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 53 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(53): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602246278896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246278897 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602246278897 ""}
{ "Info" "ISTA_SDC_FOUND" "frequency_meter_Nios_display.SDC " "Reading SDC File: 'frequency_meter_Nios_display.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602246278897 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1602246278900 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246278903 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246278903 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246278903 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246278903 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1602246278903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1602246278904 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[7\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[7\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246278917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602246278917 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|done " "Node: spi_slave:spi\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 spi_slave:spi\|done " "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 is being clocked by spi_slave:spi\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246278917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602246278917 "|frequency_meter_Nios_display|spi_slave:spi|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi\|done SPI_SCK " "Register spi_slave:spi\|done is being clocked by SPI_SCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246278917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602246278917 "|frequency_meter_Nios_display|SPI_SCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246278926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246278926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246278926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246278926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246278926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246278926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602246278926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602246278949 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602246278953 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.500 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   5.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602246278954 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602246278954 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602246279100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602246279108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602246279130 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602246279144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602246279147 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602246279155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602246279516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602246279525 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602246279525 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602246279854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602246289862 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602246291426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602246308679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602246336979 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602246342407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602246342408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602246346358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602246358570 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602246358570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602246366342 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602246366342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602246366346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.43 " "Total time spent on timing analysis during the Fitter is 9.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602246374361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602246374475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602246377770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602246377772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602246380823 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602246396332 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602246396999 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 89 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 93 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 94 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 95 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 96 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 97 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 98 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 165 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 166 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 168 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 169 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 170 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 171 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 172 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 173 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 174 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 175 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 179 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 181 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 182 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 183 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 184 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 185 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 186 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 187 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 188 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 189 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 190 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 191 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 192 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 193 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 195 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 199 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 200 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602246397054 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602246397054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.fit.smsg " "Generated suppressed messages file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602246397534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6538 " "Peak virtual memory: 6538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602246400053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 15:26:40 2020 " "Processing ended: Fri Oct 09 15:26:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602246400053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602246400053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602246400053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602246400053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602246401935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602246401943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 15:26:41 2020 " "Processing started: Fri Oct 09 15:26:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602246401943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602246401943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602246401944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1602246403761 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602246416958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602246417610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 15:26:57 2020 " "Processing ended: Fri Oct 09 15:26:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602246417610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602246417610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602246417610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602246417610 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602246418364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602246419728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602246419738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 15:26:58 2020 " "Processing started: Fri Oct 09 15:26:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602246419738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246419738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_meter_Nios_display -c frequency_meter_Nios_display " "Command: quartus_sta frequency_meter_Nios_display -c frequency_meter_Nios_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246419739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1602246420047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system 19 " "Ignored 19 assignments for entity \"Nios_display_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_freq 23 " "Ignored 23 assignments for entity \"Nios_display_system_freq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_freq_en 23 " "Ignored 23 assignments for entity \"Nios_display_system_freq_en\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_irq_mapper 14 " "Ignored 14 assignments for entity \"Nios_display_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_jtag_uart_0 24 " "Ignored 24 assignments for entity \"Nios_display_system_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_key 23 " "Ignored 23 assignments for entity \"Nios_display_system_key\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_lcd_data 25 " "Ignored 25 assignments for entity \"Nios_display_system_lcd_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_lcd_e 22 " "Ignored 22 assignments for entity \"Nios_display_system_lcd_e\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_led 22 " "Ignored 22 assignments for entity \"Nios_display_system_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"Nios_display_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter_004 32 " "Ignored 32 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_router_006 36 " "Ignored 36 assignments for entity \"Nios_display_system_mm_interconnect_0_router_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"Nios_display_system_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_nios2_gen2_0 171 " "Ignored 171 assignments for entity \"Nios_display_system_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_nios2_gen2_0_cpu 178 " "Ignored 178 assignments for entity \"Nios_display_system_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_onchip_memory2_0 33 " "Ignored 33 assignments for entity \"Nios_display_system_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sdram 34 " "Ignored 34 assignments for entity \"Nios_display_system_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sw 23 " "Ignored 23 assignments for entity \"Nios_display_system_sw\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sys_sdram_pll_0_sys_pll 317 " "Ignored 317 assignments for entity \"Nios_display_system_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"Nios_display_system_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Nios_display_system_timer_0 26 " "Ignored 26 assignments for entity \"Nios_display_system_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246421955 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602246423023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602246423023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602246423023 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1602246423023 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423023 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423054 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 46 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(46): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 46 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(46): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423086 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 47 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(47): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 47 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(47): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423087 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 48 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(48): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 48 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(48): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423087 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 49 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(49): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 49 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(49): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423088 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 50 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(50): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423089 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 51 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(51): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 51 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(51): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423093 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 52 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(52): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423095 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 53 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(53): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602246423097 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423097 ""}
{ "Info" "ISTA_SDC_FOUND" "frequency_meter_Nios_display.SDC " "Reading SDC File: 'frequency_meter_Nios_display.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423111 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423115 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246423120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246423120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246423120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602246423120 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423123 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[7\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[7\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246423163 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423163 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|done " "Node: spi_slave:spi\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 spi_slave:spi\|done " "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 is being clocked by spi_slave:spi\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246423163 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423163 "|frequency_meter_Nios_display|spi_slave:spi|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi\|done SPI_SCK " "Register spi_slave:spi\|done is being clocked by SPI_SCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246423163 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423163 "|frequency_meter_Nios_display|SPI_SCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246423174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246423174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246423174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246423174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246423174 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246423174 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246423174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426451 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602246426457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602246426502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602246426644 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.580 " "Worst-case setup slack is -2.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580            -151.217 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.580            -151.217 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.799               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.017 " "Worst-case hold slack is 0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 altera_reserved_tck  " "    0.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.274               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.376               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.751 " "Worst-case recovery slack is -2.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.751             -87.488 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.751             -87.488 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.367               0.000 altera_reserved_tck  " "   36.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.221 " "Worst-case removal slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 altera_reserved_tck  " "    0.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.737               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.960 " "Worst-case minimum pulse width slack is 0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.960               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.261               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.421               0.000 altera_reserved_tck  " "   18.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246426774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246426854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246426854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246426854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246426854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.656 ns " "Worst Case Available Settling Time: 6.656 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246426854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246426854 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426854 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602246426914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246426983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246431852 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[7\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[7\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246432158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246432158 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|done " "Node: spi_slave:spi\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 spi_slave:spi\|done " "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 is being clocked by spi_slave:spi\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246432158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246432158 "|frequency_meter_Nios_display|spi_slave:spi|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi\|done SPI_SCK " "Register spi_slave:spi\|done is being clocked by SPI_SCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246432158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246432158 "|frequency_meter_Nios_display|SPI_SCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246432165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246432165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246432165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246432165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246432165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246432165 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246432165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602246435410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.408 " "Worst-case setup slack is -2.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408            -140.483 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.408            -140.483 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.671               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 altera_reserved_tck  " "    0.076               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.258               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.375               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.537 " "Worst-case recovery slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537             -80.780 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.537             -80.780 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.503               0.000 altera_reserved_tck  " "   36.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.192 " "Worst-case removal slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 altera_reserved_tck  " "    0.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.689               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.912 " "Worst-case minimum pulse width slack is 0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.912               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.243               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.427               0.000 altera_reserved_tck  " "   18.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246435559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435559 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246435603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246435603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246435603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246435603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.759 ns " "Worst Case Available Settling Time: 6.759 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246435603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246435603 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435603 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602246435618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246435896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246440400 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[7\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[7\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246440689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246440689 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|done " "Node: spi_slave:spi\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 spi_slave:spi\|done " "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 is being clocked by spi_slave:spi\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246440689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246440689 "|frequency_meter_Nios_display|spi_slave:spi|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi\|done SPI_SCK " "Register spi_slave:spi\|done is being clocked by SPI_SCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246440690 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246440690 "|frequency_meter_Nios_display|SPI_SCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246440697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246440697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246440697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246440697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246440697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246440697 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246440697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246443970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602246443993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246443993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.955 " "Worst-case setup slack is -0.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955             -51.370 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.955             -51.370 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.991               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.991               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.064 " "Worst-case hold slack is -0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.124 altera_reserved_tck  " "   -0.064              -0.124 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.199               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.218 " "Worst-case recovery slack is -1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218             -38.348 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.218             -38.348 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.474               0.000 altera_reserved_tck  " "   37.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.009 " "Worst-case removal slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.101 altera_reserved_tck  " "   -0.009              -0.101 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.502               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.219 " "Worst-case minimum pulse width slack is 1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.219               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.384               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.101               0.000 altera_reserved_tck  " "   18.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246444151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444151 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246444212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246444212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246444212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246444212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.062 ns " "Worst Case Available Settling Time: 8.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246444212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246444212 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444212 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602246444226 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[7\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[7\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246444573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444573 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|done " "Node: spi_slave:spi\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 spi_slave:spi\|done " "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 is being clocked by spi_slave:spi\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246444574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444574 "|frequency_meter_Nios_display|spi_slave:spi|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi\|done SPI_SCK " "Register spi_slave:spi\|done is being clocked by SPI_SCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602246444574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444574 "|frequency_meter_Nios_display|SPI_SCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246444581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246444581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246444581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246444581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246444581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602246444581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246444581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246447862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602246447885 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246447885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.736 " "Worst-case setup slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736             -38.847 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.736             -38.847 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.003               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246447897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.045 " "Worst-case hold slack is -0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.083 altera_reserved_tck  " "   -0.045              -0.083 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.144               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.189               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246447940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.914 " "Worst-case recovery slack is -0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914             -28.776 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.914             -28.776 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.748               0.000 altera_reserved_tck  " "   37.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246447959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.019 " "Worst-case removal slack is -0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.232 altera_reserved_tck  " "   -0.019              -0.232 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.376               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246447988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246447988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.207 " "Worst-case minimum pulse width slack is 1.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.207               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.383               0.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.102               0.000 altera_reserved_tck  " "   18.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602246448003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246448003 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246448066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246448066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246448066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246448066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.236 ns " "Worst Case Available Settling Time: 8.236 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246448066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602246448066 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246448066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246451951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246451952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 89 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5433 " "Peak virtual memory: 5433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602246452218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 15:27:32 2020 " "Processing ended: Fri Oct 09 15:27:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602246452218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602246452218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602246452218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246452218 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 348 s " "Quartus Prime Full Compilation was successful. 0 errors, 348 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602246453204 ""}
