{
  "module_name": "sdma0_4_0_sh_mask.h",
  "hash_id": "08f31979c4c95aec6fa61296d63a75970da2718d8f78b0178bcd99c6e358c4ca",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/sdma0/sdma0_4_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _sdma0_4_0_SH_MASK_HEADER\n#define _sdma0_4_0_SH_MASK_HEADER\n\n\n\n\n#define SDMA0_UCODE_ADDR__VALUE__SHIFT\t0x0\n#define SDMA0_UCODE_ADDR__VALUE_MASK\t0x00001FFFL\n\n#define SDMA0_UCODE_DATA__VALUE__SHIFT\t0x0\n#define SDMA0_UCODE_DATA__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_VM_CNTL__CMD__SHIFT\t0x0\n#define SDMA0_VM_CNTL__CMD_MASK\t0x0000000FL\n\n#define SDMA0_VM_CTX_LO__ADDR__SHIFT\t0x2\n#define SDMA0_VM_CTX_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_VM_CTX_HI__ADDR__SHIFT\t0x0\n#define SDMA0_VM_CTX_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_ACTIVE_FCN_ID__VFID__SHIFT\t0x0\n#define SDMA0_ACTIVE_FCN_ID__RESERVED__SHIFT\t0x4\n#define SDMA0_ACTIVE_FCN_ID__VF__SHIFT\t0x1f\n#define SDMA0_ACTIVE_FCN_ID__VFID_MASK\t0x0000000FL\n#define SDMA0_ACTIVE_FCN_ID__RESERVED_MASK\t0x7FFFFFF0L\n#define SDMA0_ACTIVE_FCN_ID__VF_MASK\t0x80000000L\n\n#define SDMA0_VM_CTX_CNTL__PRIV__SHIFT\t0x0\n#define SDMA0_VM_CTX_CNTL__VMID__SHIFT\t0x4\n#define SDMA0_VM_CTX_CNTL__PRIV_MASK\t0x00000001L\n#define SDMA0_VM_CTX_CNTL__VMID_MASK\t0x000000F0L\n\n#define SDMA0_VIRT_RESET_REQ__VF__SHIFT\t0x0\n#define SDMA0_VIRT_RESET_REQ__PF__SHIFT\t0x1f\n#define SDMA0_VIRT_RESET_REQ__VF_MASK\t0x0000FFFFL\n#define SDMA0_VIRT_RESET_REQ__PF_MASK\t0x80000000L\n\n#define SDMA0_VF_ENABLE__VF_ENABLE__SHIFT\t0x0\n#define SDMA0_VF_ENABLE__VF_ENABLE_MASK\t0x00000001L\n\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL__SHIFT\t0x0\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE__SHIFT\t0x1\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI__SHIFT\t0x2\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR__SHIFT\t0x3\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_HI__SHIFT\t0x4\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR__SHIFT\t0x5\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_HI__SHIFT\t0x6\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL__SHIFT\t0x7\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI__SHIFT\t0x8\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO__SHIFT\t0x9\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL__SHIFT\t0xa\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR__SHIFT\t0xb\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET__SHIFT\t0xc\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO__SHIFT\t0xd\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI__SHIFT\t0xe\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE__SHIFT\t0xf\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL__SHIFT\t0x10\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS__SHIFT\t0x11\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL__SHIFT\t0x12\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL__SHIFT\t0x13\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL_MASK\t0x00000001L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_MASK\t0x00000002L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI_MASK\t0x00000004L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_MASK\t0x00000008L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_HI_MASK\t0x00000010L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_MASK\t0x00000020L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_HI_MASK\t0x00000040L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL_MASK\t0x00000080L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI_MASK\t0x00000100L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO_MASK\t0x00000200L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL_MASK\t0x00000400L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR_MASK\t0x00000800L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET_MASK\t0x00001000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO_MASK\t0x00002000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI_MASK\t0x00004000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE_MASK\t0x00008000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL_MASK\t0x00010000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS_MASK\t0x00020000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL_MASK\t0x00040000L\n#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL_MASK\t0x00080000L\n\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_STATUS__SHIFT\t0x8\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG__SHIFT\t0x9\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK__SHIFT\t0xa\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_OFFSET__SHIFT\t0xb\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO__SHIFT\t0xc\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI__SHIFT\t0xd\n#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2__SHIFT\t0xe\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN__SHIFT\t0xf\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT__SHIFT\t0x10\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG__SHIFT\t0x11\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__SHIFT\t0x12\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__SHIFT\t0x13\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_AQL_CNTL__SHIFT\t0x14\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_MINOR_PTR_UPDATE__SHIFT\t0x15\n#define SDMA0_CONTEXT_REG_TYPE1__RESERVED__SHIFT\t0x16\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_STATUS_MASK\t0x00000100L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG_MASK\t0x00000200L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK_MASK\t0x00000400L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_OFFSET_MASK\t0x00000800L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO_MASK\t0x00001000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI_MASK\t0x00002000L\n#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2_MASK\t0x00004000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN_MASK\t0x00008000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT_MASK\t0x00010000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG_MASK\t0x00020000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI_MASK\t0x00040000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO_MASK\t0x00080000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_AQL_CNTL_MASK\t0x00100000L\n#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_MINOR_PTR_UPDATE_MASK\t0x00200000L\n#define SDMA0_CONTEXT_REG_TYPE1__RESERVED_MASK\t0xFFC00000L\n\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0__SHIFT\t0x0\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1__SHIFT\t0x1\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2__SHIFT\t0x2\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3__SHIFT\t0x3\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4__SHIFT\t0x4\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5__SHIFT\t0x5\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA6__SHIFT\t0x6\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA7__SHIFT\t0x7\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA8__SHIFT\t0x8\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL__SHIFT\t0x9\n#define SDMA0_CONTEXT_REG_TYPE2__RESERVED__SHIFT\t0xa\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0_MASK\t0x00000001L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1_MASK\t0x00000002L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2_MASK\t0x00000004L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3_MASK\t0x00000008L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4_MASK\t0x00000010L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5_MASK\t0x00000020L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA6_MASK\t0x00000040L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA7_MASK\t0x00000080L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA8_MASK\t0x00000100L\n#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL_MASK\t0x00000200L\n#define SDMA0_CONTEXT_REG_TYPE2__RESERVED_MASK\t0xFFFFFC00L\n\n#define SDMA0_CONTEXT_REG_TYPE3__RESERVED__SHIFT\t0x0\n#define SDMA0_CONTEXT_REG_TYPE3__RESERVED_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR__SHIFT\t0x0\n#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA__SHIFT\t0x1\n#define SDMA0_PUB_REG_TYPE0__RESERVED3__SHIFT\t0x3\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CNTL__SHIFT\t0x4\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_LO__SHIFT\t0x5\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_HI__SHIFT\t0x6\n#define SDMA0_PUB_REG_TYPE0__SDMA0_ACTIVE_FCN_ID__SHIFT\t0x7\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_CNTL__SHIFT\t0x8\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VIRT_RESET_REQ__SHIFT\t0x9\n#define SDMA0_PUB_REG_TYPE0__RESERVED10__SHIFT\t0xa\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE0__SHIFT\t0xb\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE1__SHIFT\t0xc\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE2__SHIFT\t0xd\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE3__SHIFT\t0xe\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE0__SHIFT\t0xf\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE1__SHIFT\t0x10\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE2__SHIFT\t0x11\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE3__SHIFT\t0x12\n#define SDMA0_PUB_REG_TYPE0__SDMA0_MMHUB_CNTL__SHIFT\t0x13\n#define SDMA0_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY__SHIFT\t0x14\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_GROUP_BOUNDARY__SHIFT\t0x19\n#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL__SHIFT\t0x1a\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL__SHIFT\t0x1b\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL__SHIFT\t0x1c\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS__SHIFT\t0x1d\n#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG__SHIFT\t0x1e\n#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_READ__SHIFT\t0x1f\n#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR_MASK\t0x00000001L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA_MASK\t0x00000002L\n#define SDMA0_PUB_REG_TYPE0__RESERVED3_MASK\t0x00000008L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CNTL_MASK\t0x00000010L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_LO_MASK\t0x00000020L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_HI_MASK\t0x00000040L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_ACTIVE_FCN_ID_MASK\t0x00000080L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_CNTL_MASK\t0x00000100L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_VIRT_RESET_REQ_MASK\t0x00000200L\n#define SDMA0_PUB_REG_TYPE0__RESERVED10_MASK\t0x00000400L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE0_MASK\t0x00000800L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE1_MASK\t0x00001000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE2_MASK\t0x00002000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE3_MASK\t0x00004000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE0_MASK\t0x00008000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE1_MASK\t0x00010000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE2_MASK\t0x00020000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE3_MASK\t0x00040000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_MMHUB_CNTL_MASK\t0x00080000L\n#define SDMA0_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY_MASK\t0x01F00000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_GROUP_BOUNDARY_MASK\t0x02000000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL_MASK\t0x04000000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL_MASK\t0x08000000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL_MASK\t0x10000000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS_MASK\t0x20000000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_MASK\t0x40000000L\n#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_READ_MASK\t0x80000000L\n\n#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_HI__SHIFT\t0x0\n#define SDMA0_PUB_REG_TYPE1__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__SHIFT\t0x1\n#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH__SHIFT\t0x2\n#define SDMA0_PUB_REG_TYPE1__SDMA0_IB_OFFSET_FETCH__SHIFT\t0x3\n#define SDMA0_PUB_REG_TYPE1__SDMA0_PROGRAM__SHIFT\t0x4\n#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS_REG__SHIFT\t0x5\n#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS1_REG__SHIFT\t0x6\n#define SDMA0_PUB_REG_TYPE1__SDMA0_RD_BURST_CNTL__SHIFT\t0x7\n#define SDMA0_PUB_REG_TYPE1__SDMA0_HBM_PAGE_CONFIG__SHIFT\t0x8\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UCODE_CHECKSUM__SHIFT\t0x9\n#define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT\t0xa\n#define SDMA0_PUB_REG_TYPE1__SDMA0_FREEZE__SHIFT\t0xb\n#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE0_QUANTUM__SHIFT\t0xc\n#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE1_QUANTUM__SHIFT\t0xd\n#define SDMA0_PUB_REG_TYPE1__SDMA_POWER_GATING__SHIFT\t0xe\n#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG__SHIFT\t0xf\n#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_WRITE__SHIFT\t0x10\n#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_READ__SHIFT\t0x11\n#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_CONFIG__SHIFT\t0x12\n#define SDMA0_PUB_REG_TYPE1__SDMA0_BA_THRESHOLD__SHIFT\t0x13\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ID__SHIFT\t0x14\n#define SDMA0_PUB_REG_TYPE1__SDMA0_VERSION__SHIFT\t0x15\n#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER__SHIFT\t0x16\n#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_CLEAR__SHIFT\t0x17\n#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG__SHIFT\t0x18\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL__SHIFT\t0x19\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO__SHIFT\t0x1a\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI__SHIFT\t0x1b\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_CNTL__SHIFT\t0x1c\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WATERMK__SHIFT\t0x1d\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_RD_STATUS__SHIFT\t0x1e\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WR_STATUS__SHIFT\t0x1f\n#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_HI_MASK\t0x00000001L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL_MASK\t0x00000002L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_MASK\t0x00000004L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_IB_OFFSET_FETCH_MASK\t0x00000008L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_PROGRAM_MASK\t0x00000010L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS_REG_MASK\t0x00000020L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS1_REG_MASK\t0x00000040L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_RD_BURST_CNTL_MASK\t0x00000080L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_HBM_PAGE_CONFIG_MASK\t0x00000100L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UCODE_CHECKSUM_MASK\t0x00000200L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL_MASK\t0x00000400L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_FREEZE_MASK\t0x00000800L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE0_QUANTUM_MASK\t0x00001000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE1_QUANTUM_MASK\t0x00002000L\n#define SDMA0_PUB_REG_TYPE1__SDMA_POWER_GATING_MASK\t0x00004000L\n#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG_MASK\t0x00008000L\n#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_WRITE_MASK\t0x00010000L\n#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_READ_MASK\t0x00020000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_CONFIG_MASK\t0x00040000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_BA_THRESHOLD_MASK\t0x00080000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ID_MASK\t0x00100000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_VERSION_MASK\t0x00200000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_MASK\t0x00400000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_CLEAR_MASK\t0x00800000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG_MASK\t0x01000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL_MASK\t0x02000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO_MASK\t0x04000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI_MASK\t0x08000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_CNTL_MASK\t0x10000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WATERMK_MASK\t0x20000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_RD_STATUS_MASK\t0x40000000L\n#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WR_STATUS_MASK\t0x80000000L\n\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV0__SHIFT\t0x0\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV1__SHIFT\t0x1\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV2__SHIFT\t0x2\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK0__SHIFT\t0x3\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK1__SHIFT\t0x4\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK0__SHIFT\t0x5\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK1__SHIFT\t0x6\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_TIMEOUT__SHIFT\t0x7\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_PAGE__SHIFT\t0x8\n#define SDMA0_PUB_REG_TYPE2__SDMA0_POWER_CNTL_IDLE__SHIFT\t0x9\n#define SDMA0_PUB_REG_TYPE2__SDMA0_RELAX_ORDERING_LUT__SHIFT\t0xa\n#define SDMA0_PUB_REG_TYPE2__SDMA0_CHICKEN_BITS_2__SHIFT\t0xb\n#define SDMA0_PUB_REG_TYPE2__SDMA0_STATUS3_REG__SHIFT\t0xc\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_LO__SHIFT\t0xd\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_HI__SHIFT\t0xe\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PHASE2_QUANTUM__SHIFT\t0xf\n#define SDMA0_PUB_REG_TYPE2__SDMA0_ERROR_LOG__SHIFT\t0x10\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG0__SHIFT\t0x11\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG1__SHIFT\t0x12\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG2__SHIFT\t0x13\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG3__SHIFT\t0x14\n#define SDMA0_PUB_REG_TYPE2__SDMA0_F32_COUNTER__SHIFT\t0x15\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UNBREAKABLE__SHIFT\t0x16\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFMON_CNTL__SHIFT\t0x17\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER0_RESULT__SHIFT\t0x18\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER1_RESULT__SHIFT\t0x19\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SHIFT\t0x1a\n#define SDMA0_PUB_REG_TYPE2__SDMA0_CRD_CNTL__SHIFT\t0x1b\n#define SDMA0_PUB_REG_TYPE2__SDMA0_MMHUB_TRUSTLVL__SHIFT\t0x1c\n#define SDMA0_PUB_REG_TYPE2__SDMA0_GPU_IOV_VIOLATION_LOG__SHIFT\t0x1d\n#define SDMA0_PUB_REG_TYPE2__SDMA0_ULV_CNTL__SHIFT\t0x1e\n#define SDMA0_PUB_REG_TYPE2__RESERVED__SHIFT\t0x1f\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV0_MASK\t0x00000001L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV1_MASK\t0x00000002L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV2_MASK\t0x00000004L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK0_MASK\t0x00000008L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK1_MASK\t0x00000010L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK0_MASK\t0x00000020L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK1_MASK\t0x00000040L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_TIMEOUT_MASK\t0x00000080L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_PAGE_MASK\t0x00000100L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_POWER_CNTL_IDLE_MASK\t0x00000200L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_RELAX_ORDERING_LUT_MASK\t0x00000400L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_CHICKEN_BITS_2_MASK\t0x00000800L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_STATUS3_REG_MASK\t0x00001000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_LO_MASK\t0x00002000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_HI_MASK\t0x00004000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PHASE2_QUANTUM_MASK\t0x00008000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_ERROR_LOG_MASK\t0x00010000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG0_MASK\t0x00020000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG1_MASK\t0x00040000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG2_MASK\t0x00080000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG3_MASK\t0x00100000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_F32_COUNTER_MASK\t0x00200000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_UNBREAKABLE_MASK\t0x00400000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFMON_CNTL_MASK\t0x00800000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER0_RESULT_MASK\t0x01000000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER1_RESULT_MASK\t0x02000000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER_TAG_DELAY_RANGE_MASK\t0x04000000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_CRD_CNTL_MASK\t0x08000000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_MMHUB_TRUSTLVL_MASK\t0x10000000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_GPU_IOV_VIOLATION_LOG_MASK\t0x20000000L\n#define SDMA0_PUB_REG_TYPE2__SDMA0_ULV_CNTL_MASK\t0x40000000L\n#define SDMA0_PUB_REG_TYPE2__RESERVED_MASK\t0x80000000L\n\n#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_DATA__SHIFT\t0x0\n#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_INDEX__SHIFT\t0x1\n#define SDMA0_PUB_REG_TYPE3__RESERVED__SHIFT\t0x2\n#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_DATA_MASK\t0x00000001L\n#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_INDEX_MASK\t0x00000002L\n#define SDMA0_PUB_REG_TYPE3__RESERVED_MASK\t0xFFFFFFFCL\n\n#define SDMA0_MMHUB_CNTL__UNIT_ID__SHIFT\t0x0\n#define SDMA0_MMHUB_CNTL__UNIT_ID_MASK\t0x0000003FL\n\n#define SDMA0_CONTEXT_GROUP_BOUNDARY__RESERVED__SHIFT\t0x0\n#define SDMA0_CONTEXT_GROUP_BOUNDARY__RESERVED_MASK\t0xFFFFFFFFL\n\n#define SDMA0_POWER_CNTL__PG_CNTL_ENABLE__SHIFT\t0x0\n#define SDMA0_POWER_CNTL__EXT_PG_POWER_ON_REQ__SHIFT\t0x1\n#define SDMA0_POWER_CNTL__EXT_PG_POWER_OFF_REQ__SHIFT\t0x2\n#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE__SHIFT\t0x8\n#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN__SHIFT\t0x9\n#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN__SHIFT\t0xa\n#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN__SHIFT\t0xb\n#define SDMA0_POWER_CNTL__MEM_POWER_DELAY__SHIFT\t0xc\n#define SDMA0_POWER_CNTL__PG_CNTL_ENABLE_MASK\t0x00000001L\n#define SDMA0_POWER_CNTL__EXT_PG_POWER_ON_REQ_MASK\t0x00000002L\n#define SDMA0_POWER_CNTL__EXT_PG_POWER_OFF_REQ_MASK\t0x00000004L\n#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK\t0x00000100L\n#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN_MASK\t0x00000200L\n#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN_MASK\t0x00000400L\n#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN_MASK\t0x00000800L\n#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_MASK\t0x003FF000L\n\n#define SDMA0_CLK_CTRL__ON_DELAY__SHIFT\t0x0\n#define SDMA0_CLK_CTRL__OFF_HYSTERESIS__SHIFT\t0x4\n#define SDMA0_CLK_CTRL__RESERVED__SHIFT\t0xc\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7__SHIFT\t0x18\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6__SHIFT\t0x19\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5__SHIFT\t0x1a\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4__SHIFT\t0x1b\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3__SHIFT\t0x1c\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2__SHIFT\t0x1d\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1__SHIFT\t0x1e\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0__SHIFT\t0x1f\n#define SDMA0_CLK_CTRL__ON_DELAY_MASK\t0x0000000FL\n#define SDMA0_CLK_CTRL__OFF_HYSTERESIS_MASK\t0x00000FF0L\n#define SDMA0_CLK_CTRL__RESERVED_MASK\t0x00FFF000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK\t0x01000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK\t0x02000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK\t0x04000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK\t0x08000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK\t0x10000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK\t0x20000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK\t0x40000000L\n#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK\t0x80000000L\n\n#define SDMA0_CNTL__TRAP_ENABLE__SHIFT\t0x0\n#define SDMA0_CNTL__UTC_L1_ENABLE__SHIFT\t0x1\n#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE__SHIFT\t0x2\n#define SDMA0_CNTL__DATA_SWAP_ENABLE__SHIFT\t0x3\n#define SDMA0_CNTL__FENCE_SWAP_ENABLE__SHIFT\t0x4\n#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE__SHIFT\t0x5\n#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE__SHIFT\t0x11\n#define SDMA0_CNTL__AUTO_CTXSW_ENABLE__SHIFT\t0x12\n#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE__SHIFT\t0x1c\n#define SDMA0_CNTL__FROZEN_INT_ENABLE__SHIFT\t0x1d\n#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT\t0x1e\n#define SDMA0_CNTL__TRAP_ENABLE_MASK\t0x00000001L\n#define SDMA0_CNTL__UTC_L1_ENABLE_MASK\t0x00000002L\n#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE_MASK\t0x00000004L\n#define SDMA0_CNTL__DATA_SWAP_ENABLE_MASK\t0x00000008L\n#define SDMA0_CNTL__FENCE_SWAP_ENABLE_MASK\t0x00000010L\n#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE_MASK\t0x00000020L\n#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK\t0x00020000L\n#define SDMA0_CNTL__AUTO_CTXSW_ENABLE_MASK\t0x00040000L\n#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK\t0x10000000L\n#define SDMA0_CNTL__FROZEN_INT_ENABLE_MASK\t0x20000000L\n#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE_MASK\t0x40000000L\n\n#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE__SHIFT\t0x0\n#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE__SHIFT\t0x1\n#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE__SHIFT\t0x2\n#define SDMA0_CHICKEN_BITS__WRITE_BURST_LENGTH__SHIFT\t0x8\n#define SDMA0_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE__SHIFT\t0xa\n#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE__SHIFT\t0x10\n#define SDMA0_CHICKEN_BITS__RAW_CHECK_ENABLE__SHIFT\t0x11\n#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING__SHIFT\t0x14\n#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT\t0x17\n#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS__SHIFT\t0x19\n#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK__SHIFT\t0x1a\n#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK__SHIFT\t0x1c\n#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK__SHIFT\t0x1e\n#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK\t0x00000001L\n#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK\t0x00000002L\n#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK\t0x00000004L\n#define SDMA0_CHICKEN_BITS__WRITE_BURST_LENGTH_MASK\t0x00000300L\n#define SDMA0_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE_MASK\t0x00001C00L\n#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK\t0x00010000L\n#define SDMA0_CHICKEN_BITS__RAW_CHECK_ENABLE_MASK\t0x00020000L\n#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK\t0x00100000L\n#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK\t0x00800000L\n#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS_MASK\t0x02000000L\n#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK\t0x0C000000L\n#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK\t0x30000000L\n#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK\t0xC0000000L\n\n#define SDMA0_GB_ADDR_CONFIG__NUM_PIPES__SHIFT\t0x0\n#define SDMA0_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT\t0x3\n#define SDMA0_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT\t0x8\n#define SDMA0_GB_ADDR_CONFIG__NUM_BANKS__SHIFT\t0xc\n#define SDMA0_GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT\t0x13\n#define SDMA0_GB_ADDR_CONFIG__NUM_PIPES_MASK\t0x00000007L\n#define SDMA0_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK\t0x00000038L\n#define SDMA0_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK\t0x00000700L\n#define SDMA0_GB_ADDR_CONFIG__NUM_BANKS_MASK\t0x00007000L\n#define SDMA0_GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK\t0x00180000L\n\n#define SDMA0_GB_ADDR_CONFIG_READ__NUM_PIPES__SHIFT\t0x0\n#define SDMA0_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE__SHIFT\t0x3\n#define SDMA0_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE__SHIFT\t0x8\n#define SDMA0_GB_ADDR_CONFIG_READ__NUM_BANKS__SHIFT\t0xc\n#define SDMA0_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES__SHIFT\t0x13\n#define SDMA0_GB_ADDR_CONFIG_READ__NUM_PIPES_MASK\t0x00000007L\n#define SDMA0_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK\t0x00000038L\n#define SDMA0_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK\t0x00000700L\n#define SDMA0_GB_ADDR_CONFIG_READ__NUM_BANKS_MASK\t0x00007000L\n#define SDMA0_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK\t0x00180000L\n\n#define SDMA0_RB_RPTR_FETCH_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_RB_RPTR_FETCH_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER__SHIFT\t0x0\n#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RB_RPTR_FETCH__OFFSET__SHIFT\t0x2\n#define SDMA0_RB_RPTR_FETCH__OFFSET_MASK\t0xFFFFFFFCL\n\n#define SDMA0_IB_OFFSET_FETCH__OFFSET__SHIFT\t0x2\n#define SDMA0_IB_OFFSET_FETCH__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_PROGRAM__STREAM__SHIFT\t0x0\n#define SDMA0_PROGRAM__STREAM_MASK\t0xFFFFFFFFL\n\n#define SDMA0_STATUS_REG__IDLE__SHIFT\t0x0\n#define SDMA0_STATUS_REG__REG_IDLE__SHIFT\t0x1\n#define SDMA0_STATUS_REG__RB_EMPTY__SHIFT\t0x2\n#define SDMA0_STATUS_REG__RB_FULL__SHIFT\t0x3\n#define SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT\t0x4\n#define SDMA0_STATUS_REG__RB_CMD_FULL__SHIFT\t0x5\n#define SDMA0_STATUS_REG__IB_CMD_IDLE__SHIFT\t0x6\n#define SDMA0_STATUS_REG__IB_CMD_FULL__SHIFT\t0x7\n#define SDMA0_STATUS_REG__BLOCK_IDLE__SHIFT\t0x8\n#define SDMA0_STATUS_REG__INSIDE_IB__SHIFT\t0x9\n#define SDMA0_STATUS_REG__EX_IDLE__SHIFT\t0xa\n#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE__SHIFT\t0xb\n#define SDMA0_STATUS_REG__PACKET_READY__SHIFT\t0xc\n#define SDMA0_STATUS_REG__MC_WR_IDLE__SHIFT\t0xd\n#define SDMA0_STATUS_REG__SRBM_IDLE__SHIFT\t0xe\n#define SDMA0_STATUS_REG__CONTEXT_EMPTY__SHIFT\t0xf\n#define SDMA0_STATUS_REG__DELTA_RPTR_FULL__SHIFT\t0x10\n#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE__SHIFT\t0x11\n#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE__SHIFT\t0x12\n#define SDMA0_STATUS_REG__MC_RD_IDLE__SHIFT\t0x13\n#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY__SHIFT\t0x14\n#define SDMA0_STATUS_REG__MC_RD_RET_STALL__SHIFT\t0x15\n#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE__SHIFT\t0x16\n#define SDMA0_STATUS_REG__PREV_CMD_IDLE__SHIFT\t0x19\n#define SDMA0_STATUS_REG__SEM_IDLE__SHIFT\t0x1a\n#define SDMA0_STATUS_REG__SEM_REQ_STALL__SHIFT\t0x1b\n#define SDMA0_STATUS_REG__SEM_RESP_STATE__SHIFT\t0x1c\n#define SDMA0_STATUS_REG__INT_IDLE__SHIFT\t0x1e\n#define SDMA0_STATUS_REG__INT_REQ_STALL__SHIFT\t0x1f\n#define SDMA0_STATUS_REG__IDLE_MASK\t0x00000001L\n#define SDMA0_STATUS_REG__REG_IDLE_MASK\t0x00000002L\n#define SDMA0_STATUS_REG__RB_EMPTY_MASK\t0x00000004L\n#define SDMA0_STATUS_REG__RB_FULL_MASK\t0x00000008L\n#define SDMA0_STATUS_REG__RB_CMD_IDLE_MASK\t0x00000010L\n#define SDMA0_STATUS_REG__RB_CMD_FULL_MASK\t0x00000020L\n#define SDMA0_STATUS_REG__IB_CMD_IDLE_MASK\t0x00000040L\n#define SDMA0_STATUS_REG__IB_CMD_FULL_MASK\t0x00000080L\n#define SDMA0_STATUS_REG__BLOCK_IDLE_MASK\t0x00000100L\n#define SDMA0_STATUS_REG__INSIDE_IB_MASK\t0x00000200L\n#define SDMA0_STATUS_REG__EX_IDLE_MASK\t0x00000400L\n#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK\t0x00000800L\n#define SDMA0_STATUS_REG__PACKET_READY_MASK\t0x00001000L\n#define SDMA0_STATUS_REG__MC_WR_IDLE_MASK\t0x00002000L\n#define SDMA0_STATUS_REG__SRBM_IDLE_MASK\t0x00004000L\n#define SDMA0_STATUS_REG__CONTEXT_EMPTY_MASK\t0x00008000L\n#define SDMA0_STATUS_REG__DELTA_RPTR_FULL_MASK\t0x00010000L\n#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE_MASK\t0x00020000L\n#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE_MASK\t0x00040000L\n#define SDMA0_STATUS_REG__MC_RD_IDLE_MASK\t0x00080000L\n#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY_MASK\t0x00100000L\n#define SDMA0_STATUS_REG__MC_RD_RET_STALL_MASK\t0x00200000L\n#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK\t0x00400000L\n#define SDMA0_STATUS_REG__PREV_CMD_IDLE_MASK\t0x02000000L\n#define SDMA0_STATUS_REG__SEM_IDLE_MASK\t0x04000000L\n#define SDMA0_STATUS_REG__SEM_REQ_STALL_MASK\t0x08000000L\n#define SDMA0_STATUS_REG__SEM_RESP_STATE_MASK\t0x30000000L\n#define SDMA0_STATUS_REG__INT_IDLE_MASK\t0x40000000L\n#define SDMA0_STATUS_REG__INT_REQ_STALL_MASK\t0x80000000L\n\n#define SDMA0_STATUS1_REG__CE_WREQ_IDLE__SHIFT\t0x0\n#define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT\t0x1\n#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE__SHIFT\t0x2\n#define SDMA0_STATUS1_REG__CE_RREQ_IDLE__SHIFT\t0x3\n#define SDMA0_STATUS1_REG__CE_OUT_IDLE__SHIFT\t0x4\n#define SDMA0_STATUS1_REG__CE_IN_IDLE__SHIFT\t0x5\n#define SDMA0_STATUS1_REG__CE_DST_IDLE__SHIFT\t0x6\n#define SDMA0_STATUS1_REG__CE_CMD_IDLE__SHIFT\t0x9\n#define SDMA0_STATUS1_REG__CE_AFIFO_FULL__SHIFT\t0xa\n#define SDMA0_STATUS1_REG__CE_INFO_FULL__SHIFT\t0xd\n#define SDMA0_STATUS1_REG__CE_INFO1_FULL__SHIFT\t0xe\n#define SDMA0_STATUS1_REG__EX_START__SHIFT\t0xf\n#define SDMA0_STATUS1_REG__CE_RD_STALL__SHIFT\t0x11\n#define SDMA0_STATUS1_REG__CE_WR_STALL__SHIFT\t0x12\n#define SDMA0_STATUS1_REG__CE_WREQ_IDLE_MASK\t0x00000001L\n#define SDMA0_STATUS1_REG__CE_WR_IDLE_MASK\t0x00000002L\n#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE_MASK\t0x00000004L\n#define SDMA0_STATUS1_REG__CE_RREQ_IDLE_MASK\t0x00000008L\n#define SDMA0_STATUS1_REG__CE_OUT_IDLE_MASK\t0x00000010L\n#define SDMA0_STATUS1_REG__CE_IN_IDLE_MASK\t0x00000020L\n#define SDMA0_STATUS1_REG__CE_DST_IDLE_MASK\t0x00000040L\n#define SDMA0_STATUS1_REG__CE_CMD_IDLE_MASK\t0x00000200L\n#define SDMA0_STATUS1_REG__CE_AFIFO_FULL_MASK\t0x00000400L\n#define SDMA0_STATUS1_REG__CE_INFO_FULL_MASK\t0x00002000L\n#define SDMA0_STATUS1_REG__CE_INFO1_FULL_MASK\t0x00004000L\n#define SDMA0_STATUS1_REG__EX_START_MASK\t0x00008000L\n#define SDMA0_STATUS1_REG__CE_RD_STALL_MASK\t0x00020000L\n#define SDMA0_STATUS1_REG__CE_WR_STALL_MASK\t0x00040000L\n\n#define SDMA0_RD_BURST_CNTL__RD_BURST__SHIFT\t0x0\n#define SDMA0_RD_BURST_CNTL__RD_BURST_MASK\t0x00000003L\n\n#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT\t0x0\n#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK\t0x00000003L\n\n#define SDMA0_UCODE_CHECKSUM__DATA__SHIFT\t0x0\n#define SDMA0_UCODE_CHECKSUM__DATA_MASK\t0xFFFFFFFFL\n\n#define SDMA0_F32_CNTL__HALT__SHIFT\t0x0\n#define SDMA0_F32_CNTL__STEP__SHIFT\t0x1\n#define SDMA0_F32_CNTL__HALT_MASK\t0x00000001L\n#define SDMA0_F32_CNTL__STEP_MASK\t0x00000002L\n\n#define SDMA0_FREEZE__PREEMPT__SHIFT\t0x0\n#define SDMA0_FREEZE__FREEZE__SHIFT\t0x4\n#define SDMA0_FREEZE__FROZEN__SHIFT\t0x5\n#define SDMA0_FREEZE__F32_FREEZE__SHIFT\t0x6\n#define SDMA0_FREEZE__PREEMPT_MASK\t0x00000001L\n#define SDMA0_FREEZE__FREEZE_MASK\t0x00000010L\n#define SDMA0_FREEZE__FROZEN_MASK\t0x00000020L\n#define SDMA0_FREEZE__F32_FREEZE_MASK\t0x00000040L\n\n#define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT\t0x0\n#define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT\t0x8\n#define SDMA0_PHASE0_QUANTUM__PREFER__SHIFT\t0x1e\n#define SDMA0_PHASE0_QUANTUM__UNIT_MASK\t0x0000000FL\n#define SDMA0_PHASE0_QUANTUM__VALUE_MASK\t0x00FFFF00L\n#define SDMA0_PHASE0_QUANTUM__PREFER_MASK\t0x40000000L\n\n#define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT\t0x0\n#define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT\t0x8\n#define SDMA0_PHASE1_QUANTUM__PREFER__SHIFT\t0x1e\n#define SDMA0_PHASE1_QUANTUM__UNIT_MASK\t0x0000000FL\n#define SDMA0_PHASE1_QUANTUM__VALUE_MASK\t0x00FFFF00L\n#define SDMA0_PHASE1_QUANTUM__PREFER_MASK\t0x40000000L\n\n#define SDMA_POWER_GATING__SDMA0_POWER_OFF_CONDITION__SHIFT\t0x0\n#define SDMA_POWER_GATING__SDMA0_POWER_ON_CONDITION__SHIFT\t0x1\n#define SDMA_POWER_GATING__SDMA0_POWER_OFF_REQ__SHIFT\t0x2\n#define SDMA_POWER_GATING__SDMA0_POWER_ON_REQ__SHIFT\t0x3\n#define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT\t0x4\n#define SDMA_POWER_GATING__SDMA0_POWER_OFF_CONDITION_MASK\t0x00000001L\n#define SDMA_POWER_GATING__SDMA0_POWER_ON_CONDITION_MASK\t0x00000002L\n#define SDMA_POWER_GATING__SDMA0_POWER_OFF_REQ_MASK\t0x00000004L\n#define SDMA_POWER_GATING__SDMA0_POWER_ON_REQ_MASK\t0x00000008L\n#define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK\t0x00000030L\n\n#define SDMA_PGFSM_CONFIG__FSM_ADDR__SHIFT\t0x0\n#define SDMA_PGFSM_CONFIG__POWER_DOWN__SHIFT\t0x8\n#define SDMA_PGFSM_CONFIG__POWER_UP__SHIFT\t0x9\n#define SDMA_PGFSM_CONFIG__P1_SELECT__SHIFT\t0xa\n#define SDMA_PGFSM_CONFIG__P2_SELECT__SHIFT\t0xb\n#define SDMA_PGFSM_CONFIG__WRITE__SHIFT\t0xc\n#define SDMA_PGFSM_CONFIG__READ__SHIFT\t0xd\n#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE__SHIFT\t0x1b\n#define SDMA_PGFSM_CONFIG__REG_ADDR__SHIFT\t0x1c\n#define SDMA_PGFSM_CONFIG__FSM_ADDR_MASK\t0x000000FFL\n#define SDMA_PGFSM_CONFIG__POWER_DOWN_MASK\t0x00000100L\n#define SDMA_PGFSM_CONFIG__POWER_UP_MASK\t0x00000200L\n#define SDMA_PGFSM_CONFIG__P1_SELECT_MASK\t0x00000400L\n#define SDMA_PGFSM_CONFIG__P2_SELECT_MASK\t0x00000800L\n#define SDMA_PGFSM_CONFIG__WRITE_MASK\t0x00001000L\n#define SDMA_PGFSM_CONFIG__READ_MASK\t0x00002000L\n#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE_MASK\t0x08000000L\n#define SDMA_PGFSM_CONFIG__REG_ADDR_MASK\t0xF0000000L\n\n#define SDMA_PGFSM_WRITE__VALUE__SHIFT\t0x0\n#define SDMA_PGFSM_WRITE__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA_PGFSM_READ__VALUE__SHIFT\t0x0\n#define SDMA_PGFSM_READ__VALUE_MASK\t0x00FFFFFFL\n\n#define SDMA0_EDC_CONFIG__DIS_EDC__SHIFT\t0x1\n#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE__SHIFT\t0x2\n#define SDMA0_EDC_CONFIG__DIS_EDC_MASK\t0x00000002L\n#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK\t0x00000004L\n\n#define SDMA0_BA_THRESHOLD__READ_THRES__SHIFT\t0x0\n#define SDMA0_BA_THRESHOLD__WRITE_THRES__SHIFT\t0x10\n#define SDMA0_BA_THRESHOLD__READ_THRES_MASK\t0x000003FFL\n#define SDMA0_BA_THRESHOLD__WRITE_THRES_MASK\t0x03FF0000L\n\n#define SDMA0_ID__DEVICE_ID__SHIFT\t0x0\n#define SDMA0_ID__DEVICE_ID_MASK\t0x000000FFL\n\n#define SDMA0_VERSION__MINVER__SHIFT\t0x0\n#define SDMA0_VERSION__MAJVER__SHIFT\t0x8\n#define SDMA0_VERSION__REV__SHIFT\t0x10\n#define SDMA0_VERSION__MINVER_MASK\t0x0000007FL\n#define SDMA0_VERSION__MAJVER_MASK\t0x00007F00L\n#define SDMA0_VERSION__REV_MASK\t0x003F0000L\n\n#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_DED__SHIFT\t0x0\n#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_SEC__SHIFT\t0x1\n#define SDMA0_EDC_COUNTER__SDMA_RB_CMD_BUF_SED__SHIFT\t0x2\n#define SDMA0_EDC_COUNTER__SDMA_IB_CMD_BUF_SED__SHIFT\t0x3\n#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED__SHIFT\t0x4\n#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED__SHIFT\t0x5\n#define SDMA0_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED__SHIFT\t0x6\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED__SHIFT\t0x7\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED__SHIFT\t0x8\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED__SHIFT\t0x9\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED__SHIFT\t0xa\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED__SHIFT\t0xb\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED__SHIFT\t0xc\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED__SHIFT\t0xd\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED__SHIFT\t0xe\n#define SDMA0_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED__SHIFT\t0xf\n#define SDMA0_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED__SHIFT\t0x10\n#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_DED_MASK\t0x00000001L\n#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_SEC_MASK\t0x00000002L\n#define SDMA0_EDC_COUNTER__SDMA_RB_CMD_BUF_SED_MASK\t0x00000004L\n#define SDMA0_EDC_COUNTER__SDMA_IB_CMD_BUF_SED_MASK\t0x00000008L\n#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED_MASK\t0x00000010L\n#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED_MASK\t0x00000020L\n#define SDMA0_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED_MASK\t0x00000040L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED_MASK\t0x00000080L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED_MASK\t0x00000100L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED_MASK\t0x00000200L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED_MASK\t0x00000400L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED_MASK\t0x00000800L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED_MASK\t0x00001000L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED_MASK\t0x00002000L\n#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED_MASK\t0x00004000L\n#define SDMA0_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED_MASK\t0x00008000L\n#define SDMA0_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED_MASK\t0x00010000L\n\n#define SDMA0_EDC_COUNTER_CLEAR__DUMMY__SHIFT\t0x0\n#define SDMA0_EDC_COUNTER_CLEAR__DUMMY_MASK\t0x00000001L\n\n#define SDMA0_STATUS2_REG__ID__SHIFT\t0x0\n#define SDMA0_STATUS2_REG__F32_INSTR_PTR__SHIFT\t0x2\n#define SDMA0_STATUS2_REG__CMD_OP__SHIFT\t0x10\n#define SDMA0_STATUS2_REG__ID_MASK\t0x00000003L\n#define SDMA0_STATUS2_REG__F32_INSTR_PTR_MASK\t0x00000FFCL\n#define SDMA0_STATUS2_REG__CMD_OP_MASK\t0xFFFF0000L\n\n#define SDMA0_ATOMIC_CNTL__LOOP_TIMER__SHIFT\t0x0\n#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE__SHIFT\t0x1f\n#define SDMA0_ATOMIC_CNTL__LOOP_TIMER_MASK\t0x7FFFFFFFL\n#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK\t0x80000000L\n\n#define SDMA0_ATOMIC_PREOP_LO__DATA__SHIFT\t0x0\n#define SDMA0_ATOMIC_PREOP_LO__DATA_MASK\t0xFFFFFFFFL\n\n#define SDMA0_ATOMIC_PREOP_HI__DATA__SHIFT\t0x0\n#define SDMA0_ATOMIC_PREOP_HI__DATA_MASK\t0xFFFFFFFFL\n\n#define SDMA0_UTCL1_CNTL__REDO_ENABLE__SHIFT\t0x0\n#define SDMA0_UTCL1_CNTL__REDO_DELAY__SHIFT\t0x1\n#define SDMA0_UTCL1_CNTL__REDO_WATERMK__SHIFT\t0xb\n#define SDMA0_UTCL1_CNTL__INVACK_DELAY__SHIFT\t0xe\n#define SDMA0_UTCL1_CNTL__REQL2_CREDIT__SHIFT\t0x18\n#define SDMA0_UTCL1_CNTL__VADDR_WATERMK__SHIFT\t0x1d\n#define SDMA0_UTCL1_CNTL__REDO_ENABLE_MASK\t0x00000001L\n#define SDMA0_UTCL1_CNTL__REDO_DELAY_MASK\t0x000007FEL\n#define SDMA0_UTCL1_CNTL__REDO_WATERMK_MASK\t0x00003800L\n#define SDMA0_UTCL1_CNTL__INVACK_DELAY_MASK\t0x00FFC000L\n#define SDMA0_UTCL1_CNTL__REQL2_CREDIT_MASK\t0x1F000000L\n#define SDMA0_UTCL1_CNTL__VADDR_WATERMK_MASK\t0xE0000000L\n\n#define SDMA0_UTCL1_WATERMK__REQMC_WATERMK__SHIFT\t0x0\n#define SDMA0_UTCL1_WATERMK__REQPG_WATERMK__SHIFT\t0xa\n#define SDMA0_UTCL1_WATERMK__INVREQ_WATERMK__SHIFT\t0x12\n#define SDMA0_UTCL1_WATERMK__XNACK_WATERMK__SHIFT\t0x1a\n#define SDMA0_UTCL1_WATERMK__REQMC_WATERMK_MASK\t0x000003FFL\n#define SDMA0_UTCL1_WATERMK__REQPG_WATERMK_MASK\t0x0003FC00L\n#define SDMA0_UTCL1_WATERMK__INVREQ_WATERMK_MASK\t0x03FC0000L\n#define SDMA0_UTCL1_WATERMK__XNACK_WATERMK_MASK\t0xFC000000L\n\n#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT\t0x0\n#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT\t0x1\n#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY__SHIFT\t0x2\n#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT\t0x3\n#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT\t0x4\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT\t0x5\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT\t0x6\n#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT\t0x7\n#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT\t0x8\n#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT\t0x9\n#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL__SHIFT\t0xa\n#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL__SHIFT\t0xb\n#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT\t0xc\n#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT\t0xd\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL__SHIFT\t0xe\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT\t0xf\n#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT\t0x10\n#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT\t0x11\n#define SDMA0_UTCL1_RD_STATUS__PAGE_FAULT__SHIFT\t0x12\n#define SDMA0_UTCL1_RD_STATUS__PAGE_NULL__SHIFT\t0x13\n#define SDMA0_UTCL1_RD_STATUS__REQL2_IDLE__SHIFT\t0x14\n#define SDMA0_UTCL1_RD_STATUS__CE_L1_STALL__SHIFT\t0x15\n#define SDMA0_UTCL1_RD_STATUS__NEXT_RD_VECTOR__SHIFT\t0x16\n#define SDMA0_UTCL1_RD_STATUS__MERGE_STATE__SHIFT\t0x1a\n#define SDMA0_UTCL1_RD_STATUS__ADDR_RD_RTR__SHIFT\t0x1d\n#define SDMA0_UTCL1_RD_STATUS__WPTR_POLLING__SHIFT\t0x1e\n#define SDMA0_UTCL1_RD_STATUS__INVREQ_SIZE__SHIFT\t0x1f\n#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK\t0x00000001L\n#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY_MASK\t0x00000002L\n#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY_MASK\t0x00000004L\n#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK\t0x00000008L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK\t0x00000010L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY_MASK\t0x00000020L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK\t0x00000040L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK\t0x00000080L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK\t0x00000100L\n#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK\t0x00000200L\n#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL_MASK\t0x00000400L\n#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL_MASK\t0x00000800L\n#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL_MASK\t0x00001000L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK\t0x00002000L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL_MASK\t0x00004000L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK\t0x00008000L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL_MASK\t0x00010000L\n#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL_MASK\t0x00020000L\n#define SDMA0_UTCL1_RD_STATUS__PAGE_FAULT_MASK\t0x00040000L\n#define SDMA0_UTCL1_RD_STATUS__PAGE_NULL_MASK\t0x00080000L\n#define SDMA0_UTCL1_RD_STATUS__REQL2_IDLE_MASK\t0x00100000L\n#define SDMA0_UTCL1_RD_STATUS__CE_L1_STALL_MASK\t0x00200000L\n#define SDMA0_UTCL1_RD_STATUS__NEXT_RD_VECTOR_MASK\t0x03C00000L\n#define SDMA0_UTCL1_RD_STATUS__MERGE_STATE_MASK\t0x1C000000L\n#define SDMA0_UTCL1_RD_STATUS__ADDR_RD_RTR_MASK\t0x20000000L\n#define SDMA0_UTCL1_RD_STATUS__WPTR_POLLING_MASK\t0x40000000L\n#define SDMA0_UTCL1_RD_STATUS__INVREQ_SIZE_MASK\t0x80000000L\n\n#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY__SHIFT\t0x0\n#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY__SHIFT\t0x1\n#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY__SHIFT\t0x2\n#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY__SHIFT\t0x3\n#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY__SHIFT\t0x4\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY__SHIFT\t0x5\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY__SHIFT\t0x6\n#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY__SHIFT\t0x7\n#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY__SHIFT\t0x8\n#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL__SHIFT\t0x9\n#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL__SHIFT\t0xa\n#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL__SHIFT\t0xb\n#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL__SHIFT\t0xc\n#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL__SHIFT\t0xd\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL__SHIFT\t0xe\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL__SHIFT\t0xf\n#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL__SHIFT\t0x10\n#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL__SHIFT\t0x11\n#define SDMA0_UTCL1_WR_STATUS__PAGE_FAULT__SHIFT\t0x12\n#define SDMA0_UTCL1_WR_STATUS__PAGE_NULL__SHIFT\t0x13\n#define SDMA0_UTCL1_WR_STATUS__REQL2_IDLE__SHIFT\t0x14\n#define SDMA0_UTCL1_WR_STATUS__F32_WR_RTR__SHIFT\t0x15\n#define SDMA0_UTCL1_WR_STATUS__NEXT_WR_VECTOR__SHIFT\t0x16\n#define SDMA0_UTCL1_WR_STATUS__MERGE_STATE__SHIFT\t0x19\n#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY__SHIFT\t0x1c\n#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL__SHIFT\t0x1d\n#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY__SHIFT\t0x1e\n#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL__SHIFT\t0x1f\n#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK\t0x00000001L\n#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY_MASK\t0x00000002L\n#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY_MASK\t0x00000004L\n#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK\t0x00000008L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK\t0x00000010L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY_MASK\t0x00000020L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK\t0x00000040L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK\t0x00000080L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK\t0x00000100L\n#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK\t0x00000200L\n#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL_MASK\t0x00000400L\n#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL_MASK\t0x00000800L\n#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL_MASK\t0x00001000L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK\t0x00002000L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL_MASK\t0x00004000L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK\t0x00008000L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL_MASK\t0x00010000L\n#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL_MASK\t0x00020000L\n#define SDMA0_UTCL1_WR_STATUS__PAGE_FAULT_MASK\t0x00040000L\n#define SDMA0_UTCL1_WR_STATUS__PAGE_NULL_MASK\t0x00080000L\n#define SDMA0_UTCL1_WR_STATUS__REQL2_IDLE_MASK\t0x00100000L\n#define SDMA0_UTCL1_WR_STATUS__F32_WR_RTR_MASK\t0x00200000L\n#define SDMA0_UTCL1_WR_STATUS__NEXT_WR_VECTOR_MASK\t0x01C00000L\n#define SDMA0_UTCL1_WR_STATUS__MERGE_STATE_MASK\t0x0E000000L\n#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY_MASK\t0x10000000L\n#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL_MASK\t0x20000000L\n#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY_MASK\t0x40000000L\n#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL_MASK\t0x80000000L\n\n#define SDMA0_UTCL1_INV0__INV_MIDDLE__SHIFT\t0x0\n#define SDMA0_UTCL1_INV0__RD_TIMEOUT__SHIFT\t0x1\n#define SDMA0_UTCL1_INV0__WR_TIMEOUT__SHIFT\t0x2\n#define SDMA0_UTCL1_INV0__RD_IN_INVADR__SHIFT\t0x3\n#define SDMA0_UTCL1_INV0__WR_IN_INVADR__SHIFT\t0x4\n#define SDMA0_UTCL1_INV0__PAGE_NULL_SW__SHIFT\t0x5\n#define SDMA0_UTCL1_INV0__XNACK_IS_INVADR__SHIFT\t0x6\n#define SDMA0_UTCL1_INV0__INVREQ_ENABLE__SHIFT\t0x7\n#define SDMA0_UTCL1_INV0__NACK_TIMEOUT_SW__SHIFT\t0x8\n#define SDMA0_UTCL1_INV0__NFLUSH_INV_IDLE__SHIFT\t0x9\n#define SDMA0_UTCL1_INV0__FLUSH_INV_IDLE__SHIFT\t0xa\n#define SDMA0_UTCL1_INV0__INV_FLUSHTYPE__SHIFT\t0xb\n#define SDMA0_UTCL1_INV0__INV_VMID_VEC__SHIFT\t0xc\n#define SDMA0_UTCL1_INV0__INV_ADDR_HI__SHIFT\t0x1c\n#define SDMA0_UTCL1_INV0__INV_MIDDLE_MASK\t0x00000001L\n#define SDMA0_UTCL1_INV0__RD_TIMEOUT_MASK\t0x00000002L\n#define SDMA0_UTCL1_INV0__WR_TIMEOUT_MASK\t0x00000004L\n#define SDMA0_UTCL1_INV0__RD_IN_INVADR_MASK\t0x00000008L\n#define SDMA0_UTCL1_INV0__WR_IN_INVADR_MASK\t0x00000010L\n#define SDMA0_UTCL1_INV0__PAGE_NULL_SW_MASK\t0x00000020L\n#define SDMA0_UTCL1_INV0__XNACK_IS_INVADR_MASK\t0x00000040L\n#define SDMA0_UTCL1_INV0__INVREQ_ENABLE_MASK\t0x00000080L\n#define SDMA0_UTCL1_INV0__NACK_TIMEOUT_SW_MASK\t0x00000100L\n#define SDMA0_UTCL1_INV0__NFLUSH_INV_IDLE_MASK\t0x00000200L\n#define SDMA0_UTCL1_INV0__FLUSH_INV_IDLE_MASK\t0x00000400L\n#define SDMA0_UTCL1_INV0__INV_FLUSHTYPE_MASK\t0x00000800L\n#define SDMA0_UTCL1_INV0__INV_VMID_VEC_MASK\t0x0FFFF000L\n#define SDMA0_UTCL1_INV0__INV_ADDR_HI_MASK\t0xF0000000L\n\n#define SDMA0_UTCL1_INV1__INV_ADDR_LO__SHIFT\t0x0\n#define SDMA0_UTCL1_INV1__INV_ADDR_LO_MASK\t0xFFFFFFFFL\n\n#define SDMA0_UTCL1_INV2__INV_NFLUSH_VMID_VEC__SHIFT\t0x0\n#define SDMA0_UTCL1_INV2__INV_NFLUSH_VMID_VEC_MASK\t0xFFFFFFFFL\n\n#define SDMA0_UTCL1_RD_XNACK0__XNACK_ADDR_LO__SHIFT\t0x0\n#define SDMA0_UTCL1_RD_XNACK0__XNACK_ADDR_LO_MASK\t0xFFFFFFFFL\n\n#define SDMA0_UTCL1_RD_XNACK1__XNACK_ADDR_HI__SHIFT\t0x0\n#define SDMA0_UTCL1_RD_XNACK1__XNACK_VMID__SHIFT\t0x4\n#define SDMA0_UTCL1_RD_XNACK1__XNACK_VECTOR__SHIFT\t0x8\n#define SDMA0_UTCL1_RD_XNACK1__IS_XNACK__SHIFT\t0x1a\n#define SDMA0_UTCL1_RD_XNACK1__XNACK_ADDR_HI_MASK\t0x0000000FL\n#define SDMA0_UTCL1_RD_XNACK1__XNACK_VMID_MASK\t0x000000F0L\n#define SDMA0_UTCL1_RD_XNACK1__XNACK_VECTOR_MASK\t0x03FFFF00L\n#define SDMA0_UTCL1_RD_XNACK1__IS_XNACK_MASK\t0x0C000000L\n\n#define SDMA0_UTCL1_WR_XNACK0__XNACK_ADDR_LO__SHIFT\t0x0\n#define SDMA0_UTCL1_WR_XNACK0__XNACK_ADDR_LO_MASK\t0xFFFFFFFFL\n\n#define SDMA0_UTCL1_WR_XNACK1__XNACK_ADDR_HI__SHIFT\t0x0\n#define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT\t0x4\n#define SDMA0_UTCL1_WR_XNACK1__XNACK_VECTOR__SHIFT\t0x8\n#define SDMA0_UTCL1_WR_XNACK1__IS_XNACK__SHIFT\t0x1a\n#define SDMA0_UTCL1_WR_XNACK1__XNACK_ADDR_HI_MASK\t0x0000000FL\n#define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID_MASK\t0x000000F0L\n#define SDMA0_UTCL1_WR_XNACK1__XNACK_VECTOR_MASK\t0x03FFFF00L\n#define SDMA0_UTCL1_WR_XNACK1__IS_XNACK_MASK\t0x0C000000L\n\n#define SDMA0_UTCL1_TIMEOUT__RD_XNACK_LIMIT__SHIFT\t0x0\n#define SDMA0_UTCL1_TIMEOUT__WR_XNACK_LIMIT__SHIFT\t0x10\n#define SDMA0_UTCL1_TIMEOUT__RD_XNACK_LIMIT_MASK\t0x0000FFFFL\n#define SDMA0_UTCL1_TIMEOUT__WR_XNACK_LIMIT_MASK\t0xFFFF0000L\n\n#define SDMA0_UTCL1_PAGE__VM_HOLE__SHIFT\t0x0\n#define SDMA0_UTCL1_PAGE__REQ_TYPE__SHIFT\t0x1\n#define SDMA0_UTCL1_PAGE__USE_MTYPE__SHIFT\t0x6\n#define SDMA0_UTCL1_PAGE__USE_PT_SNOOP__SHIFT\t0x9\n#define SDMA0_UTCL1_PAGE__VM_HOLE_MASK\t0x00000001L\n#define SDMA0_UTCL1_PAGE__REQ_TYPE_MASK\t0x0000001EL\n#define SDMA0_UTCL1_PAGE__USE_MTYPE_MASK\t0x000001C0L\n#define SDMA0_UTCL1_PAGE__USE_PT_SNOOP_MASK\t0x00000200L\n\n#define SDMA0_POWER_CNTL_IDLE__DELAY0__SHIFT\t0x0\n#define SDMA0_POWER_CNTL_IDLE__DELAY1__SHIFT\t0x10\n#define SDMA0_POWER_CNTL_IDLE__DELAY2__SHIFT\t0x18\n#define SDMA0_POWER_CNTL_IDLE__DELAY0_MASK\t0x0000FFFFL\n#define SDMA0_POWER_CNTL_IDLE__DELAY1_MASK\t0x00FF0000L\n#define SDMA0_POWER_CNTL_IDLE__DELAY2_MASK\t0xFF000000L\n\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED0__SHIFT\t0x0\n#define SDMA0_RELAX_ORDERING_LUT__COPY__SHIFT\t0x1\n#define SDMA0_RELAX_ORDERING_LUT__WRITE__SHIFT\t0x2\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED3__SHIFT\t0x3\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED4__SHIFT\t0x4\n#define SDMA0_RELAX_ORDERING_LUT__FENCE__SHIFT\t0x5\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED76__SHIFT\t0x6\n#define SDMA0_RELAX_ORDERING_LUT__POLL_MEM__SHIFT\t0x8\n#define SDMA0_RELAX_ORDERING_LUT__COND_EXE__SHIFT\t0x9\n#define SDMA0_RELAX_ORDERING_LUT__ATOMIC__SHIFT\t0xa\n#define SDMA0_RELAX_ORDERING_LUT__CONST_FILL__SHIFT\t0xb\n#define SDMA0_RELAX_ORDERING_LUT__PTEPDE__SHIFT\t0xc\n#define SDMA0_RELAX_ORDERING_LUT__TIMESTAMP__SHIFT\t0xd\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED__SHIFT\t0xe\n#define SDMA0_RELAX_ORDERING_LUT__WORLD_SWITCH__SHIFT\t0x1b\n#define SDMA0_RELAX_ORDERING_LUT__RPTR_WRB__SHIFT\t0x1c\n#define SDMA0_RELAX_ORDERING_LUT__WPTR_POLL__SHIFT\t0x1d\n#define SDMA0_RELAX_ORDERING_LUT__IB_FETCH__SHIFT\t0x1e\n#define SDMA0_RELAX_ORDERING_LUT__RB_FETCH__SHIFT\t0x1f\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED0_MASK\t0x00000001L\n#define SDMA0_RELAX_ORDERING_LUT__COPY_MASK\t0x00000002L\n#define SDMA0_RELAX_ORDERING_LUT__WRITE_MASK\t0x00000004L\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED3_MASK\t0x00000008L\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED4_MASK\t0x00000010L\n#define SDMA0_RELAX_ORDERING_LUT__FENCE_MASK\t0x00000020L\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED76_MASK\t0x000000C0L\n#define SDMA0_RELAX_ORDERING_LUT__POLL_MEM_MASK\t0x00000100L\n#define SDMA0_RELAX_ORDERING_LUT__COND_EXE_MASK\t0x00000200L\n#define SDMA0_RELAX_ORDERING_LUT__ATOMIC_MASK\t0x00000400L\n#define SDMA0_RELAX_ORDERING_LUT__CONST_FILL_MASK\t0x00000800L\n#define SDMA0_RELAX_ORDERING_LUT__PTEPDE_MASK\t0x00001000L\n#define SDMA0_RELAX_ORDERING_LUT__TIMESTAMP_MASK\t0x00002000L\n#define SDMA0_RELAX_ORDERING_LUT__RESERVED_MASK\t0x07FFC000L\n#define SDMA0_RELAX_ORDERING_LUT__WORLD_SWITCH_MASK\t0x08000000L\n#define SDMA0_RELAX_ORDERING_LUT__RPTR_WRB_MASK\t0x10000000L\n#define SDMA0_RELAX_ORDERING_LUT__WPTR_POLL_MASK\t0x20000000L\n#define SDMA0_RELAX_ORDERING_LUT__IB_FETCH_MASK\t0x40000000L\n#define SDMA0_RELAX_ORDERING_LUT__RB_FETCH_MASK\t0x80000000L\n\n#define SDMA0_CHICKEN_BITS_2__F32_CMD_PROC_DELAY__SHIFT\t0x0\n#define SDMA0_CHICKEN_BITS_2__F32_CMD_PROC_DELAY_MASK\t0x0000000FL\n\n#define SDMA0_STATUS3_REG__CMD_OP_STATUS__SHIFT\t0x0\n#define SDMA0_STATUS3_REG__PREV_VM_CMD__SHIFT\t0x10\n#define SDMA0_STATUS3_REG__EXCEPTION_IDLE__SHIFT\t0x14\n#define SDMA0_STATUS3_REG__CMD_OP_STATUS_MASK\t0x0000FFFFL\n#define SDMA0_STATUS3_REG__PREV_VM_CMD_MASK\t0x000F0000L\n#define SDMA0_STATUS3_REG__EXCEPTION_IDLE_MASK\t0x00100000L\n\n#define SDMA0_PHYSICAL_ADDR_LO__D_VALID__SHIFT\t0x0\n#define SDMA0_PHYSICAL_ADDR_LO__DIRTY__SHIFT\t0x1\n#define SDMA0_PHYSICAL_ADDR_LO__PHY_VALID__SHIFT\t0x2\n#define SDMA0_PHYSICAL_ADDR_LO__ADDR__SHIFT\t0xc\n#define SDMA0_PHYSICAL_ADDR_LO__D_VALID_MASK\t0x00000001L\n#define SDMA0_PHYSICAL_ADDR_LO__DIRTY_MASK\t0x00000002L\n#define SDMA0_PHYSICAL_ADDR_LO__PHY_VALID_MASK\t0x00000004L\n#define SDMA0_PHYSICAL_ADDR_LO__ADDR_MASK\t0xFFFFF000L\n\n#define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_PHYSICAL_ADDR_HI__ADDR_MASK\t0x0000FFFFL\n\n#define SDMA0_PHASE2_QUANTUM__UNIT__SHIFT\t0x0\n#define SDMA0_PHASE2_QUANTUM__VALUE__SHIFT\t0x8\n#define SDMA0_PHASE2_QUANTUM__PREFER__SHIFT\t0x1e\n#define SDMA0_PHASE2_QUANTUM__UNIT_MASK\t0x0000000FL\n#define SDMA0_PHASE2_QUANTUM__VALUE_MASK\t0x00FFFF00L\n#define SDMA0_PHASE2_QUANTUM__PREFER_MASK\t0x40000000L\n\n#define SDMA0_ERROR_LOG__OVERRIDE__SHIFT\t0x0\n#define SDMA0_ERROR_LOG__STATUS__SHIFT\t0x10\n#define SDMA0_ERROR_LOG__OVERRIDE_MASK\t0x0000FFFFL\n#define SDMA0_ERROR_LOG__STATUS_MASK\t0xFFFF0000L\n\n#define SDMA0_PUB_DUMMY_REG0__VALUE__SHIFT\t0x0\n#define SDMA0_PUB_DUMMY_REG0__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PUB_DUMMY_REG1__VALUE__SHIFT\t0x0\n#define SDMA0_PUB_DUMMY_REG1__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PUB_DUMMY_REG2__VALUE__SHIFT\t0x0\n#define SDMA0_PUB_DUMMY_REG2__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PUB_DUMMY_REG3__VALUE__SHIFT\t0x0\n#define SDMA0_PUB_DUMMY_REG3__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_F32_COUNTER__VALUE__SHIFT\t0x0\n#define SDMA0_F32_COUNTER__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_UNBREAKABLE__VALUE__SHIFT\t0x0\n#define SDMA0_UNBREAKABLE__VALUE_MASK\t0x00000001L\n\n#define SDMA0_PERFMON_CNTL__PERF_ENABLE0__SHIFT\t0x0\n#define SDMA0_PERFMON_CNTL__PERF_CLEAR0__SHIFT\t0x1\n#define SDMA0_PERFMON_CNTL__PERF_SEL0__SHIFT\t0x2\n#define SDMA0_PERFMON_CNTL__PERF_ENABLE1__SHIFT\t0xa\n#define SDMA0_PERFMON_CNTL__PERF_CLEAR1__SHIFT\t0xb\n#define SDMA0_PERFMON_CNTL__PERF_SEL1__SHIFT\t0xc\n#define SDMA0_PERFMON_CNTL__PERF_ENABLE0_MASK\t0x00000001L\n#define SDMA0_PERFMON_CNTL__PERF_CLEAR0_MASK\t0x00000002L\n#define SDMA0_PERFMON_CNTL__PERF_SEL0_MASK\t0x000003FCL\n#define SDMA0_PERFMON_CNTL__PERF_ENABLE1_MASK\t0x00000400L\n#define SDMA0_PERFMON_CNTL__PERF_CLEAR1_MASK\t0x00000800L\n#define SDMA0_PERFMON_CNTL__PERF_SEL1_MASK\t0x000FF000L\n\n#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT__SHIFT\t0x0\n#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT__SHIFT\t0x0\n#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW__SHIFT\t0x0\n#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH__SHIFT\t0xe\n#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW__SHIFT\t0x1c\n#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW_MASK\t0x00003FFFL\n#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH_MASK\t0x0FFFC000L\n#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW_MASK\t0x10000000L\n\n#define SDMA0_CRD_CNTL__MC_WRREQ_CREDIT__SHIFT\t0x7\n#define SDMA0_CRD_CNTL__MC_RDREQ_CREDIT__SHIFT\t0xd\n#define SDMA0_CRD_CNTL__MC_WRREQ_CREDIT_MASK\t0x00001F80L\n#define SDMA0_CRD_CNTL__MC_RDREQ_CREDIT_MASK\t0x0007E000L\n\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG0__SHIFT\t0x0\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG1__SHIFT\t0x3\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG2__SHIFT\t0x6\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG3__SHIFT\t0x9\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG4__SHIFT\t0xc\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG5__SHIFT\t0xf\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG6__SHIFT\t0x12\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG7__SHIFT\t0x15\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG0_MASK\t0x00000007L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG1_MASK\t0x00000038L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG2_MASK\t0x000001C0L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG3_MASK\t0x00000E00L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG4_MASK\t0x00007000L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG5_MASK\t0x00038000L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG6_MASK\t0x001C0000L\n#define SDMA0_MMHUB_TRUSTLVL__SECFLAG7_MASK\t0x00E00000L\n\n#define SDMA0_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS__SHIFT\t0x0\n#define SDMA0_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS__SHIFT\t0x1\n#define SDMA0_GPU_IOV_VIOLATION_LOG__ADDRESS__SHIFT\t0x2\n#define SDMA0_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION__SHIFT\t0x12\n#define SDMA0_GPU_IOV_VIOLATION_LOG__VF__SHIFT\t0x13\n#define SDMA0_GPU_IOV_VIOLATION_LOG__VFID__SHIFT\t0x14\n#define SDMA0_GPU_IOV_VIOLATION_LOG__INITIATOR_ID__SHIFT\t0x18\n#define SDMA0_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK\t0x00000001L\n#define SDMA0_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK\t0x00000002L\n#define SDMA0_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK\t0x0003FFFCL\n#define SDMA0_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION_MASK\t0x00040000L\n#define SDMA0_GPU_IOV_VIOLATION_LOG__VF_MASK\t0x00080000L\n#define SDMA0_GPU_IOV_VIOLATION_LOG__VFID_MASK\t0x00F00000L\n#define SDMA0_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK\t0xFF000000L\n\n#define SDMA0_ULV_CNTL__HYSTERESIS__SHIFT\t0x0\n#define SDMA0_ULV_CNTL__ENTER_ULV_INT__SHIFT\t0x1d\n#define SDMA0_ULV_CNTL__EXIT_ULV_INT__SHIFT\t0x1e\n#define SDMA0_ULV_CNTL__ULV_STATUS__SHIFT\t0x1f\n#define SDMA0_ULV_CNTL__HYSTERESIS_MASK\t0x0000001FL\n#define SDMA0_ULV_CNTL__ENTER_ULV_INT_MASK\t0x20000000L\n#define SDMA0_ULV_CNTL__EXIT_ULV_INT_MASK\t0x40000000L\n#define SDMA0_ULV_CNTL__ULV_STATUS_MASK\t0x80000000L\n\n#define SDMA0_EA_DBIT_ADDR_DATA__VALUE__SHIFT\t0x0\n#define SDMA0_EA_DBIT_ADDR_DATA__VALUE_MASK\t0xFFFFFFFFL\n\n#define SDMA0_EA_DBIT_ADDR_INDEX__VALUE__SHIFT\t0x0\n#define SDMA0_EA_DBIT_ADDR_INDEX__VALUE_MASK\t0x00000007L\n\n#define SDMA0_GFX_RB_CNTL__RB_ENABLE__SHIFT\t0x0\n#define SDMA0_GFX_RB_CNTL__RB_SIZE__SHIFT\t0x1\n#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE__SHIFT\t0x9\n#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT\t0xc\n#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT\t0xd\n#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT\t0x10\n#define SDMA0_GFX_RB_CNTL__RB_PRIV__SHIFT\t0x17\n#define SDMA0_GFX_RB_CNTL__RB_VMID__SHIFT\t0x18\n#define SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK\t0x00000001L\n#define SDMA0_GFX_RB_CNTL__RB_SIZE_MASK\t0x0000007EL\n#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK\t0x00000200L\n#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK\t0x00001000L\n#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK\t0x00002000L\n#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK\t0x001F0000L\n#define SDMA0_GFX_RB_CNTL__RB_PRIV_MASK\t0x00800000L\n#define SDMA0_GFX_RB_CNTL__RB_VMID_MASK\t0x0F000000L\n\n#define SDMA0_GFX_RB_BASE__ADDR__SHIFT\t0x0\n#define SDMA0_GFX_RB_BASE__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_GFX_RB_BASE_HI__ADDR_MASK\t0x00FFFFFFL\n\n#define SDMA0_GFX_RB_RPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_GFX_RB_RPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_RPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_GFX_RB_RPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_WPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_GFX_RB_WPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_WPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_GFX_RB_WPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE__SHIFT\t0x0\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT\t0x1\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT\t0x2\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT\t0x4\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT\t0x10\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK\t0x00000001L\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK\t0x00000002L\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK\t0x00000004L\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK\t0x0000FFF0L\n#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK\t0xFFFF0000L\n\n#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_GFX_IB_CNTL__IB_ENABLE__SHIFT\t0x0\n#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE__SHIFT\t0x4\n#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB__SHIFT\t0x8\n#define SDMA0_GFX_IB_CNTL__CMD_VMID__SHIFT\t0x10\n#define SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK\t0x00000001L\n#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK\t0x00000010L\n#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK\t0x00000100L\n#define SDMA0_GFX_IB_CNTL__CMD_VMID_MASK\t0x000F0000L\n\n#define SDMA0_GFX_IB_RPTR__OFFSET__SHIFT\t0x2\n#define SDMA0_GFX_IB_RPTR__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_GFX_IB_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_GFX_IB_OFFSET__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_GFX_IB_BASE_LO__ADDR__SHIFT\t0x5\n#define SDMA0_GFX_IB_BASE_LO__ADDR_MASK\t0xFFFFFFE0L\n\n#define SDMA0_GFX_IB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_GFX_IB_BASE_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_IB_SIZE__SIZE__SHIFT\t0x0\n#define SDMA0_GFX_IB_SIZE__SIZE_MASK\t0x000FFFFFL\n\n#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT__SHIFT\t0x0\n#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT_MASK\t0x00003FFFL\n\n#define SDMA0_GFX_CONTEXT_STATUS__SELECTED__SHIFT\t0x0\n#define SDMA0_GFX_CONTEXT_STATUS__IDLE__SHIFT\t0x2\n#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED__SHIFT\t0x3\n#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION__SHIFT\t0x4\n#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE__SHIFT\t0x7\n#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY__SHIFT\t0x8\n#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED__SHIFT\t0x9\n#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT\t0xa\n#define SDMA0_GFX_CONTEXT_STATUS__SELECTED_MASK\t0x00000001L\n#define SDMA0_GFX_CONTEXT_STATUS__IDLE_MASK\t0x00000004L\n#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED_MASK\t0x00000008L\n#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK\t0x00000070L\n#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK\t0x00000080L\n#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY_MASK\t0x00000100L\n#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED_MASK\t0x00000200L\n#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK\t0x00000400L\n\n#define SDMA0_GFX_DOORBELL__ENABLE__SHIFT\t0x1c\n#define SDMA0_GFX_DOORBELL__CAPTURED__SHIFT\t0x1e\n#define SDMA0_GFX_DOORBELL__ENABLE_MASK\t0x10000000L\n#define SDMA0_GFX_DOORBELL__CAPTURED_MASK\t0x40000000L\n\n#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX__SHIFT\t0x10\n#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX_MASK\t0x00010000L\n\n#define SDMA0_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT\t0x0\n#define SDMA0_GFX_STATUS__WPTR_UPDATE_PENDING__SHIFT\t0x8\n#define SDMA0_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK\t0x000000FFL\n#define SDMA0_GFX_STATUS__WPTR_UPDATE_PENDING_MASK\t0x00000100L\n\n#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR__SHIFT\t0x0\n#define SDMA0_GFX_DOORBELL_LOG__DATA__SHIFT\t0x2\n#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR_MASK\t0x00000001L\n#define SDMA0_GFX_DOORBELL_LOG__DATA_MASK\t0xFFFFFFFCL\n\n#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING__SHIFT\t0x0\n#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING__SHIFT\t0x10\n#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING_MASK\t0x00000FFFL\n#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING_MASK\t0x03FF0000L\n\n#define SDMA0_GFX_DOORBELL_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_GFX_DOORBELL_OFFSET__OFFSET_MASK\t0x0FFFFFFCL\n\n#define SDMA0_GFX_CSA_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_GFX_CSA_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_GFX_CSA_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_GFX_CSA_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_IB_SUB_REMAIN__SIZE__SHIFT\t0x0\n#define SDMA0_GFX_IB_SUB_REMAIN__SIZE_MASK\t0x00003FFFL\n\n#define SDMA0_GFX_PREEMPT__IB_PREEMPT__SHIFT\t0x0\n#define SDMA0_GFX_PREEMPT__IB_PREEMPT_MASK\t0x00000001L\n\n#define SDMA0_GFX_DUMMY_REG__DUMMY__SHIFT\t0x0\n#define SDMA0_GFX_DUMMY_REG__DUMMY_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_GFX_RB_AQL_CNTL__AQL_ENABLE__SHIFT\t0x0\n#define SDMA0_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT\t0x1\n#define SDMA0_GFX_RB_AQL_CNTL__PACKET_STEP__SHIFT\t0x8\n#define SDMA0_GFX_RB_AQL_CNTL__AQL_ENABLE_MASK\t0x00000001L\n#define SDMA0_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK\t0x000000FEL\n#define SDMA0_GFX_RB_AQL_CNTL__PACKET_STEP_MASK\t0x0000FF00L\n\n#define SDMA0_GFX_MINOR_PTR_UPDATE__ENABLE__SHIFT\t0x0\n#define SDMA0_GFX_MINOR_PTR_UPDATE__ENABLE_MASK\t0x00000001L\n\n#define SDMA0_GFX_MIDCMD_DATA0__DATA0__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA1__DATA1__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA2__DATA2__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA3__DATA3__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA4__DATA4__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA5__DATA5__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA6__DATA6__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA6__DATA6_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA7__DATA7__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA7__DATA7_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_DATA8__DATA8__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_DATA8__DATA8_MASK\t0xFFFFFFFFL\n\n#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID__SHIFT\t0x0\n#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE__SHIFT\t0x1\n#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE__SHIFT\t0x4\n#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT\t0x8\n#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID_MASK\t0x00000001L\n#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE_MASK\t0x00000002L\n#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK\t0x000000F0L\n#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK\t0x00000100L\n\n#define SDMA0_PAGE_RB_CNTL__RB_ENABLE__SHIFT\t0x0\n#define SDMA0_PAGE_RB_CNTL__RB_SIZE__SHIFT\t0x1\n#define SDMA0_PAGE_RB_CNTL__RB_SWAP_ENABLE__SHIFT\t0x9\n#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT\t0xc\n#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT\t0xd\n#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT\t0x10\n#define SDMA0_PAGE_RB_CNTL__RB_PRIV__SHIFT\t0x17\n#define SDMA0_PAGE_RB_CNTL__RB_VMID__SHIFT\t0x18\n#define SDMA0_PAGE_RB_CNTL__RB_ENABLE_MASK\t0x00000001L\n#define SDMA0_PAGE_RB_CNTL__RB_SIZE_MASK\t0x0000007EL\n#define SDMA0_PAGE_RB_CNTL__RB_SWAP_ENABLE_MASK\t0x00000200L\n#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK\t0x00001000L\n#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK\t0x00002000L\n#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK\t0x001F0000L\n#define SDMA0_PAGE_RB_CNTL__RB_PRIV_MASK\t0x00800000L\n#define SDMA0_PAGE_RB_CNTL__RB_VMID_MASK\t0x0F000000L\n\n#define SDMA0_PAGE_RB_BASE__ADDR__SHIFT\t0x0\n#define SDMA0_PAGE_RB_BASE__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_PAGE_RB_BASE_HI__ADDR_MASK\t0x00FFFFFFL\n\n#define SDMA0_PAGE_RB_RPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_PAGE_RB_RPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_RPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_PAGE_RB_RPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_WPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_PAGE_RB_WPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_WPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_PAGE_RB_WPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__ENABLE__SHIFT\t0x0\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT\t0x1\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT\t0x2\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT\t0x4\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT\t0x10\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__ENABLE_MASK\t0x00000001L\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK\t0x00000002L\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK\t0x00000004L\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY_MASK\t0x0000FFF0L\n#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK\t0xFFFF0000L\n\n#define SDMA0_PAGE_RB_RPTR_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_PAGE_RB_RPTR_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_RPTR_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_PAGE_RB_RPTR_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_PAGE_IB_CNTL__IB_ENABLE__SHIFT\t0x0\n#define SDMA0_PAGE_IB_CNTL__IB_SWAP_ENABLE__SHIFT\t0x4\n#define SDMA0_PAGE_IB_CNTL__SWITCH_INSIDE_IB__SHIFT\t0x8\n#define SDMA0_PAGE_IB_CNTL__CMD_VMID__SHIFT\t0x10\n#define SDMA0_PAGE_IB_CNTL__IB_ENABLE_MASK\t0x00000001L\n#define SDMA0_PAGE_IB_CNTL__IB_SWAP_ENABLE_MASK\t0x00000010L\n#define SDMA0_PAGE_IB_CNTL__SWITCH_INSIDE_IB_MASK\t0x00000100L\n#define SDMA0_PAGE_IB_CNTL__CMD_VMID_MASK\t0x000F0000L\n\n#define SDMA0_PAGE_IB_RPTR__OFFSET__SHIFT\t0x2\n#define SDMA0_PAGE_IB_RPTR__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_PAGE_IB_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_PAGE_IB_OFFSET__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_PAGE_IB_BASE_LO__ADDR__SHIFT\t0x5\n#define SDMA0_PAGE_IB_BASE_LO__ADDR_MASK\t0xFFFFFFE0L\n\n#define SDMA0_PAGE_IB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_PAGE_IB_BASE_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_IB_SIZE__SIZE__SHIFT\t0x0\n#define SDMA0_PAGE_IB_SIZE__SIZE_MASK\t0x000FFFFFL\n\n#define SDMA0_PAGE_SKIP_CNTL__SKIP_COUNT__SHIFT\t0x0\n#define SDMA0_PAGE_SKIP_CNTL__SKIP_COUNT_MASK\t0x00003FFFL\n\n#define SDMA0_PAGE_CONTEXT_STATUS__SELECTED__SHIFT\t0x0\n#define SDMA0_PAGE_CONTEXT_STATUS__IDLE__SHIFT\t0x2\n#define SDMA0_PAGE_CONTEXT_STATUS__EXPIRED__SHIFT\t0x3\n#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION__SHIFT\t0x4\n#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABLE__SHIFT\t0x7\n#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_READY__SHIFT\t0x8\n#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPTED__SHIFT\t0x9\n#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT\t0xa\n#define SDMA0_PAGE_CONTEXT_STATUS__SELECTED_MASK\t0x00000001L\n#define SDMA0_PAGE_CONTEXT_STATUS__IDLE_MASK\t0x00000004L\n#define SDMA0_PAGE_CONTEXT_STATUS__EXPIRED_MASK\t0x00000008L\n#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION_MASK\t0x00000070L\n#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABLE_MASK\t0x00000080L\n#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_READY_MASK\t0x00000100L\n#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPTED_MASK\t0x00000200L\n#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE_MASK\t0x00000400L\n\n#define SDMA0_PAGE_DOORBELL__ENABLE__SHIFT\t0x1c\n#define SDMA0_PAGE_DOORBELL__CAPTURED__SHIFT\t0x1e\n#define SDMA0_PAGE_DOORBELL__ENABLE_MASK\t0x10000000L\n#define SDMA0_PAGE_DOORBELL__CAPTURED_MASK\t0x40000000L\n\n#define SDMA0_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT\t0x0\n#define SDMA0_PAGE_STATUS__WPTR_UPDATE_PENDING__SHIFT\t0x8\n#define SDMA0_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK\t0x000000FFL\n#define SDMA0_PAGE_STATUS__WPTR_UPDATE_PENDING_MASK\t0x00000100L\n\n#define SDMA0_PAGE_DOORBELL_LOG__BE_ERROR__SHIFT\t0x0\n#define SDMA0_PAGE_DOORBELL_LOG__DATA__SHIFT\t0x2\n#define SDMA0_PAGE_DOORBELL_LOG__BE_ERROR_MASK\t0x00000001L\n#define SDMA0_PAGE_DOORBELL_LOG__DATA_MASK\t0xFFFFFFFCL\n\n#define SDMA0_PAGE_WATERMARK__RD_OUTSTANDING__SHIFT\t0x0\n#define SDMA0_PAGE_WATERMARK__WR_OUTSTANDING__SHIFT\t0x10\n#define SDMA0_PAGE_WATERMARK__RD_OUTSTANDING_MASK\t0x00000FFFL\n#define SDMA0_PAGE_WATERMARK__WR_OUTSTANDING_MASK\t0x03FF0000L\n\n#define SDMA0_PAGE_DOORBELL_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_PAGE_DOORBELL_OFFSET__OFFSET_MASK\t0x0FFFFFFCL\n\n#define SDMA0_PAGE_CSA_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_PAGE_CSA_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_PAGE_CSA_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_PAGE_CSA_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_IB_SUB_REMAIN__SIZE__SHIFT\t0x0\n#define SDMA0_PAGE_IB_SUB_REMAIN__SIZE_MASK\t0x00003FFFL\n\n#define SDMA0_PAGE_PREEMPT__IB_PREEMPT__SHIFT\t0x0\n#define SDMA0_PAGE_PREEMPT__IB_PREEMPT_MASK\t0x00000001L\n\n#define SDMA0_PAGE_DUMMY_REG__DUMMY__SHIFT\t0x0\n#define SDMA0_PAGE_DUMMY_REG__DUMMY_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_PAGE_RB_AQL_CNTL__AQL_ENABLE__SHIFT\t0x0\n#define SDMA0_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT\t0x1\n#define SDMA0_PAGE_RB_AQL_CNTL__PACKET_STEP__SHIFT\t0x8\n#define SDMA0_PAGE_RB_AQL_CNTL__AQL_ENABLE_MASK\t0x00000001L\n#define SDMA0_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK\t0x000000FEL\n#define SDMA0_PAGE_RB_AQL_CNTL__PACKET_STEP_MASK\t0x0000FF00L\n\n#define SDMA0_PAGE_MINOR_PTR_UPDATE__ENABLE__SHIFT\t0x0\n#define SDMA0_PAGE_MINOR_PTR_UPDATE__ENABLE_MASK\t0x00000001L\n\n#define SDMA0_PAGE_MIDCMD_DATA0__DATA0__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA0__DATA0_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA1__DATA1__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA1__DATA1_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA2__DATA2__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA2__DATA2_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA3__DATA3__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA3__DATA3_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA4__DATA4__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA4__DATA4_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA5__DATA5__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA5__DATA5_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA6__DATA6__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA6__DATA6_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA7__DATA7__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA7__DATA7_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_DATA8__DATA8__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_DATA8__DATA8_MASK\t0xFFFFFFFFL\n\n#define SDMA0_PAGE_MIDCMD_CNTL__DATA_VALID__SHIFT\t0x0\n#define SDMA0_PAGE_MIDCMD_CNTL__COPY_MODE__SHIFT\t0x1\n#define SDMA0_PAGE_MIDCMD_CNTL__SPLIT_STATE__SHIFT\t0x4\n#define SDMA0_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT\t0x8\n#define SDMA0_PAGE_MIDCMD_CNTL__DATA_VALID_MASK\t0x00000001L\n#define SDMA0_PAGE_MIDCMD_CNTL__COPY_MODE_MASK\t0x00000002L\n#define SDMA0_PAGE_MIDCMD_CNTL__SPLIT_STATE_MASK\t0x000000F0L\n#define SDMA0_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT_MASK\t0x00000100L\n\n#define SDMA0_RLC0_RB_CNTL__RB_ENABLE__SHIFT\t0x0\n#define SDMA0_RLC0_RB_CNTL__RB_SIZE__SHIFT\t0x1\n#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE__SHIFT\t0x9\n#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT\t0xc\n#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT\t0xd\n#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT\t0x10\n#define SDMA0_RLC0_RB_CNTL__RB_PRIV__SHIFT\t0x17\n#define SDMA0_RLC0_RB_CNTL__RB_VMID__SHIFT\t0x18\n#define SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC0_RB_CNTL__RB_SIZE_MASK\t0x0000007EL\n#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK\t0x00000200L\n#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK\t0x00001000L\n#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK\t0x00002000L\n#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK\t0x001F0000L\n#define SDMA0_RLC0_RB_CNTL__RB_PRIV_MASK\t0x00800000L\n#define SDMA0_RLC0_RB_CNTL__RB_VMID_MASK\t0x0F000000L\n\n#define SDMA0_RLC0_RB_BASE__ADDR__SHIFT\t0x0\n#define SDMA0_RLC0_RB_BASE__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC0_RB_BASE_HI__ADDR_MASK\t0x00FFFFFFL\n\n#define SDMA0_RLC0_RB_RPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC0_RB_RPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_RPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC0_RB_RPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_WPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC0_RB_WPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_WPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC0_RB_WPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE__SHIFT\t0x0\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT\t0x1\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT\t0x2\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT\t0x4\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT\t0x10\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK\t0x00000002L\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK\t0x00000004L\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK\t0x0000FFF0L\n#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK\t0xFFFF0000L\n\n#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC0_IB_CNTL__IB_ENABLE__SHIFT\t0x0\n#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE__SHIFT\t0x4\n#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB__SHIFT\t0x8\n#define SDMA0_RLC0_IB_CNTL__CMD_VMID__SHIFT\t0x10\n#define SDMA0_RLC0_IB_CNTL__IB_ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK\t0x00000010L\n#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK\t0x00000100L\n#define SDMA0_RLC0_IB_CNTL__CMD_VMID_MASK\t0x000F0000L\n\n#define SDMA0_RLC0_IB_RPTR__OFFSET__SHIFT\t0x2\n#define SDMA0_RLC0_IB_RPTR__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_RLC0_IB_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_RLC0_IB_OFFSET__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_RLC0_IB_BASE_LO__ADDR__SHIFT\t0x5\n#define SDMA0_RLC0_IB_BASE_LO__ADDR_MASK\t0xFFFFFFE0L\n\n#define SDMA0_RLC0_IB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC0_IB_BASE_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_IB_SIZE__SIZE__SHIFT\t0x0\n#define SDMA0_RLC0_IB_SIZE__SIZE_MASK\t0x000FFFFFL\n\n#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT__SHIFT\t0x0\n#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT_MASK\t0x00003FFFL\n\n#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED__SHIFT\t0x0\n#define SDMA0_RLC0_CONTEXT_STATUS__IDLE__SHIFT\t0x2\n#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED__SHIFT\t0x3\n#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION__SHIFT\t0x4\n#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE__SHIFT\t0x7\n#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY__SHIFT\t0x8\n#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED__SHIFT\t0x9\n#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT\t0xa\n#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED_MASK\t0x00000001L\n#define SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK\t0x00000004L\n#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED_MASK\t0x00000008L\n#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION_MASK\t0x00000070L\n#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK\t0x00000080L\n#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK\t0x00000100L\n#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED_MASK\t0x00000200L\n#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK\t0x00000400L\n\n#define SDMA0_RLC0_DOORBELL__ENABLE__SHIFT\t0x1c\n#define SDMA0_RLC0_DOORBELL__CAPTURED__SHIFT\t0x1e\n#define SDMA0_RLC0_DOORBELL__ENABLE_MASK\t0x10000000L\n#define SDMA0_RLC0_DOORBELL__CAPTURED_MASK\t0x40000000L\n\n#define SDMA0_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT\t0x0\n#define SDMA0_RLC0_STATUS__WPTR_UPDATE_PENDING__SHIFT\t0x8\n#define SDMA0_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK\t0x000000FFL\n#define SDMA0_RLC0_STATUS__WPTR_UPDATE_PENDING_MASK\t0x00000100L\n\n#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR__SHIFT\t0x0\n#define SDMA0_RLC0_DOORBELL_LOG__DATA__SHIFT\t0x2\n#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR_MASK\t0x00000001L\n#define SDMA0_RLC0_DOORBELL_LOG__DATA_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING__SHIFT\t0x0\n#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING__SHIFT\t0x10\n#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING_MASK\t0x00000FFFL\n#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING_MASK\t0x03FF0000L\n\n#define SDMA0_RLC0_DOORBELL_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_RLC0_DOORBELL_OFFSET__OFFSET_MASK\t0x0FFFFFFCL\n\n#define SDMA0_RLC0_CSA_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_RLC0_CSA_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC0_CSA_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC0_CSA_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE__SHIFT\t0x0\n#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE_MASK\t0x00003FFFL\n\n#define SDMA0_RLC0_PREEMPT__IB_PREEMPT__SHIFT\t0x0\n#define SDMA0_RLC0_PREEMPT__IB_PREEMPT_MASK\t0x00000001L\n\n#define SDMA0_RLC0_DUMMY_REG__DUMMY__SHIFT\t0x0\n#define SDMA0_RLC0_DUMMY_REG__DUMMY_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC0_RB_AQL_CNTL__AQL_ENABLE__SHIFT\t0x0\n#define SDMA0_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT\t0x1\n#define SDMA0_RLC0_RB_AQL_CNTL__PACKET_STEP__SHIFT\t0x8\n#define SDMA0_RLC0_RB_AQL_CNTL__AQL_ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK\t0x000000FEL\n#define SDMA0_RLC0_RB_AQL_CNTL__PACKET_STEP_MASK\t0x0000FF00L\n\n#define SDMA0_RLC0_MINOR_PTR_UPDATE__ENABLE__SHIFT\t0x0\n#define SDMA0_RLC0_MINOR_PTR_UPDATE__ENABLE_MASK\t0x00000001L\n\n#define SDMA0_RLC0_MIDCMD_DATA0__DATA0__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA0__DATA0_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA1__DATA1__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA1__DATA1_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA2__DATA2__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA2__DATA2_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA3__DATA3__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA3__DATA3_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA4__DATA4__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA4__DATA4_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA5__DATA5__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA5__DATA5_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA6__DATA6__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA6__DATA6_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA7__DATA7__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA7__DATA7_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_DATA8__DATA8__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_DATA8__DATA8_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID__SHIFT\t0x0\n#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE__SHIFT\t0x1\n#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE__SHIFT\t0x4\n#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT\t0x8\n#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID_MASK\t0x00000001L\n#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE_MASK\t0x00000002L\n#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK\t0x000000F0L\n#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK\t0x00000100L\n\n#define SDMA0_RLC1_RB_CNTL__RB_ENABLE__SHIFT\t0x0\n#define SDMA0_RLC1_RB_CNTL__RB_SIZE__SHIFT\t0x1\n#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE__SHIFT\t0x9\n#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE__SHIFT\t0xc\n#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE__SHIFT\t0xd\n#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT\t0x10\n#define SDMA0_RLC1_RB_CNTL__RB_PRIV__SHIFT\t0x17\n#define SDMA0_RLC1_RB_CNTL__RB_VMID__SHIFT\t0x18\n#define SDMA0_RLC1_RB_CNTL__RB_ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC1_RB_CNTL__RB_SIZE_MASK\t0x0000007EL\n#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK\t0x00000200L\n#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK\t0x00001000L\n#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK\t0x00002000L\n#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK\t0x001F0000L\n#define SDMA0_RLC1_RB_CNTL__RB_PRIV_MASK\t0x00800000L\n#define SDMA0_RLC1_RB_CNTL__RB_VMID_MASK\t0x0F000000L\n\n#define SDMA0_RLC1_RB_BASE__ADDR__SHIFT\t0x0\n#define SDMA0_RLC1_RB_BASE__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC1_RB_BASE_HI__ADDR_MASK\t0x00FFFFFFL\n\n#define SDMA0_RLC1_RB_RPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC1_RB_RPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_RPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC1_RB_RPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_WPTR__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC1_RB_WPTR__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_WPTR_HI__OFFSET__SHIFT\t0x0\n#define SDMA0_RLC1_RB_WPTR_HI__OFFSET_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT\t0x0\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE__SHIFT\t0x1\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE__SHIFT\t0x2\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY__SHIFT\t0x4\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT\t0x10\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK\t0x00000002L\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK\t0x00000004L\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK\t0x0000FFF0L\n#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK\t0xFFFF0000L\n\n#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC1_IB_CNTL__IB_ENABLE__SHIFT\t0x0\n#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE__SHIFT\t0x4\n#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB__SHIFT\t0x8\n#define SDMA0_RLC1_IB_CNTL__CMD_VMID__SHIFT\t0x10\n#define SDMA0_RLC1_IB_CNTL__IB_ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK\t0x00000010L\n#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK\t0x00000100L\n#define SDMA0_RLC1_IB_CNTL__CMD_VMID_MASK\t0x000F0000L\n\n#define SDMA0_RLC1_IB_RPTR__OFFSET__SHIFT\t0x2\n#define SDMA0_RLC1_IB_RPTR__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_RLC1_IB_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_RLC1_IB_OFFSET__OFFSET_MASK\t0x003FFFFCL\n\n#define SDMA0_RLC1_IB_BASE_LO__ADDR__SHIFT\t0x5\n#define SDMA0_RLC1_IB_BASE_LO__ADDR_MASK\t0xFFFFFFE0L\n\n#define SDMA0_RLC1_IB_BASE_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC1_IB_BASE_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_IB_SIZE__SIZE__SHIFT\t0x0\n#define SDMA0_RLC1_IB_SIZE__SIZE_MASK\t0x000FFFFFL\n\n#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT__SHIFT\t0x0\n#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT_MASK\t0x00003FFFL\n\n#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED__SHIFT\t0x0\n#define SDMA0_RLC1_CONTEXT_STATUS__IDLE__SHIFT\t0x2\n#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED__SHIFT\t0x3\n#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION__SHIFT\t0x4\n#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE__SHIFT\t0x7\n#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY__SHIFT\t0x8\n#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED__SHIFT\t0x9\n#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE__SHIFT\t0xa\n#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED_MASK\t0x00000001L\n#define SDMA0_RLC1_CONTEXT_STATUS__IDLE_MASK\t0x00000004L\n#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED_MASK\t0x00000008L\n#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION_MASK\t0x00000070L\n#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK\t0x00000080L\n#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK\t0x00000100L\n#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED_MASK\t0x00000200L\n#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK\t0x00000400L\n\n#define SDMA0_RLC1_DOORBELL__ENABLE__SHIFT\t0x1c\n#define SDMA0_RLC1_DOORBELL__CAPTURED__SHIFT\t0x1e\n#define SDMA0_RLC1_DOORBELL__ENABLE_MASK\t0x10000000L\n#define SDMA0_RLC1_DOORBELL__CAPTURED_MASK\t0x40000000L\n\n#define SDMA0_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT__SHIFT\t0x0\n#define SDMA0_RLC1_STATUS__WPTR_UPDATE_PENDING__SHIFT\t0x8\n#define SDMA0_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK\t0x000000FFL\n#define SDMA0_RLC1_STATUS__WPTR_UPDATE_PENDING_MASK\t0x00000100L\n\n#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR__SHIFT\t0x0\n#define SDMA0_RLC1_DOORBELL_LOG__DATA__SHIFT\t0x2\n#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR_MASK\t0x00000001L\n#define SDMA0_RLC1_DOORBELL_LOG__DATA_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING__SHIFT\t0x0\n#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING__SHIFT\t0x10\n#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING_MASK\t0x00000FFFL\n#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING_MASK\t0x03FF0000L\n\n#define SDMA0_RLC1_DOORBELL_OFFSET__OFFSET__SHIFT\t0x2\n#define SDMA0_RLC1_DOORBELL_OFFSET__OFFSET_MASK\t0x0FFFFFFCL\n\n#define SDMA0_RLC1_CSA_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_RLC1_CSA_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC1_CSA_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC1_CSA_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE__SHIFT\t0x0\n#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE_MASK\t0x00003FFFL\n\n#define SDMA0_RLC1_PREEMPT__IB_PREEMPT__SHIFT\t0x0\n#define SDMA0_RLC1_PREEMPT__IB_PREEMPT_MASK\t0x00000001L\n\n#define SDMA0_RLC1_DUMMY_REG__DUMMY__SHIFT\t0x0\n#define SDMA0_RLC1_DUMMY_REG__DUMMY_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR__SHIFT\t0x0\n#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT\t0x2\n#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK\t0xFFFFFFFCL\n\n#define SDMA0_RLC1_RB_AQL_CNTL__AQL_ENABLE__SHIFT\t0x0\n#define SDMA0_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE__SHIFT\t0x1\n#define SDMA0_RLC1_RB_AQL_CNTL__PACKET_STEP__SHIFT\t0x8\n#define SDMA0_RLC1_RB_AQL_CNTL__AQL_ENABLE_MASK\t0x00000001L\n#define SDMA0_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK\t0x000000FEL\n#define SDMA0_RLC1_RB_AQL_CNTL__PACKET_STEP_MASK\t0x0000FF00L\n\n#define SDMA0_RLC1_MINOR_PTR_UPDATE__ENABLE__SHIFT\t0x0\n#define SDMA0_RLC1_MINOR_PTR_UPDATE__ENABLE_MASK\t0x00000001L\n\n#define SDMA0_RLC1_MIDCMD_DATA0__DATA0__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA0__DATA0_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA1__DATA1__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA1__DATA1_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA2__DATA2__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA2__DATA2_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA3__DATA3__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA3__DATA3_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA4__DATA4__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA4__DATA4_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA5__DATA5__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA5__DATA5_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA6__DATA6__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA6__DATA6_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA7__DATA7__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA7__DATA7_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_DATA8__DATA8__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_DATA8__DATA8_MASK\t0xFFFFFFFFL\n\n#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID__SHIFT\t0x0\n#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE__SHIFT\t0x1\n#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE__SHIFT\t0x4\n#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT__SHIFT\t0x8\n#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID_MASK\t0x00000001L\n#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE_MASK\t0x00000002L\n#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK\t0x000000F0L\n#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK\t0x00000100L\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}