#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002103ff29f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000021040190260_0 .net "PC", 31 0, L_000002104020e710;  1 drivers
v000002104018fae0_0 .net "cycles_consumed", 31 0, v0000021040190620_0;  1 drivers
v000002104018fb80_0 .var "input_clk", 0 0;
v000002104018fcc0_0 .var "rst", 0 0;
S_000002103ff396a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002103ff29f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000210400cfae0 .functor NOR 1, v000002104018fb80_0, v000002104017e890_0, C4<0>, C4<0>;
L_00000210400d0f00 .functor AND 1, v0000021040163fb0_0, v0000021040163f10_0, C4<1>, C4<1>;
L_00000210400d0800 .functor AND 1, L_00000210400d0f00, L_0000021040190300, C4<1>, C4<1>;
L_00000210400cfa00 .functor AND 1, v0000021040154d90_0, v0000021040153850_0, C4<1>, C4<1>;
L_00000210400cfe60 .functor AND 1, L_00000210400cfa00, L_0000021040190440, C4<1>, C4<1>;
L_00000210400d0870 .functor AND 1, v000002104017e250_0, v000002104017d030_0, C4<1>, C4<1>;
L_00000210400d12f0 .functor AND 1, L_00000210400d0870, L_0000021040190d00, C4<1>, C4<1>;
L_00000210400d08e0 .functor AND 1, v0000021040163fb0_0, v0000021040163f10_0, C4<1>, C4<1>;
L_00000210400d1280 .functor AND 1, L_00000210400d08e0, L_00000210401908a0, C4<1>, C4<1>;
L_00000210400d0a30 .functor AND 1, v0000021040154d90_0, v0000021040153850_0, C4<1>, C4<1>;
L_00000210400d0f70 .functor AND 1, L_00000210400d0a30, L_0000021040190940, C4<1>, C4<1>;
L_00000210400cfb50 .functor AND 1, v000002104017e250_0, v000002104017d030_0, C4<1>, C4<1>;
L_00000210400d0db0 .functor AND 1, L_00000210400cfb50, L_00000210401909e0, C4<1>, C4<1>;
L_0000021040195cc0 .functor NOT 1, L_00000210400cfae0, C4<0>, C4<0>, C4<0>;
L_0000021040194e50 .functor NOT 1, L_00000210400cfae0, C4<0>, C4<0>, C4<0>;
L_00000210401fb690 .functor NOT 1, L_00000210400cfae0, C4<0>, C4<0>, C4<0>;
L_00000210401fbcb0 .functor NOT 1, L_00000210400cfae0, C4<0>, C4<0>, C4<0>;
L_00000210401fbe00 .functor NOT 1, L_00000210400cfae0, C4<0>, C4<0>, C4<0>;
L_000002104020e710 .functor BUFZ 32, v000002104017ba50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104017e070_0 .net "EX1_ALU_OPER1", 31 0, L_0000021040195fd0;  1 drivers
v000002104017e430_0 .net "EX1_ALU_OPER2", 31 0, L_00000210401fac10;  1 drivers
v000002104017d210_0 .net "EX1_PC", 31 0, v0000021040160c70_0;  1 drivers
v000002104017e610_0 .net "EX1_PFC", 31 0, v0000021040161530_0;  1 drivers
v000002104017c770_0 .net "EX1_PFC_to_IF", 31 0, L_000002104018de20;  1 drivers
v000002104017e750_0 .net "EX1_forward_to_B", 31 0, v0000021040161710_0;  1 drivers
v000002104017e7f0_0 .net "EX1_is_beq", 0 0, v0000021040162cf0_0;  1 drivers
v000002104017c810_0 .net "EX1_is_bne", 0 0, v00000210401618f0_0;  1 drivers
v000002104017fbf0_0 .net "EX1_is_jal", 0 0, v0000021040162250_0;  1 drivers
v000002104017f330_0 .net "EX1_is_jr", 0 0, v0000021040162d90_0;  1 drivers
v000002104017fd30_0 .net "EX1_is_oper2_immed", 0 0, v0000021040161030_0;  1 drivers
v0000021040180b90_0 .net "EX1_memread", 0 0, v0000021040161f30_0;  1 drivers
v000002104017fc90_0 .net "EX1_memwrite", 0 0, v00000210401617b0_0;  1 drivers
v0000021040180cd0_0 .net "EX1_opcode", 11 0, v0000021040161d50_0;  1 drivers
v00000210401800f0_0 .net "EX1_predicted", 0 0, v0000021040161490_0;  1 drivers
v000002104017f510_0 .net "EX1_rd_ind", 4 0, v0000021040162e30_0;  1 drivers
v0000021040180550_0 .net "EX1_rd_indzero", 0 0, v00000210401624d0_0;  1 drivers
v0000021040180230_0 .net "EX1_regwrite", 0 0, v0000021040161170_0;  1 drivers
v0000021040180ff0_0 .net "EX1_rs1", 31 0, v0000021040162750_0;  1 drivers
v000002104017fdd0_0 .net "EX1_rs1_ind", 4 0, v0000021040162110_0;  1 drivers
v000002104017f0b0_0 .net "EX1_rs2", 31 0, v0000021040162ed0_0;  1 drivers
v0000021040181090_0 .net "EX1_rs2_ind", 4 0, v0000021040162890_0;  1 drivers
v0000021040180af0_0 .net "EX1_rs2_out", 31 0, L_00000210401fa890;  1 drivers
v000002104017f5b0_0 .net "EX2_ALU_OPER1", 31 0, v00000210401631f0_0;  1 drivers
v0000021040180f50_0 .net "EX2_ALU_OPER2", 31 0, v0000021040163bf0_0;  1 drivers
v000002104017fe70_0 .net "EX2_ALU_OUT", 31 0, L_000002104018ca20;  1 drivers
v0000021040180d70_0 .net "EX2_PC", 31 0, v0000021040163650_0;  1 drivers
v000002104017f150_0 .net "EX2_PFC_to_IF", 31 0, v0000021040163a10_0;  1 drivers
v000002104017ef70_0 .net "EX2_forward_to_B", 31 0, v0000021040163830_0;  1 drivers
v00000210401802d0_0 .net "EX2_is_beq", 0 0, v0000021040164190_0;  1 drivers
v000002104017ff10_0 .net "EX2_is_bne", 0 0, v0000021040163290_0;  1 drivers
v000002104017ffb0_0 .net "EX2_is_jal", 0 0, v0000021040163330_0;  1 drivers
v000002104017ee30_0 .net "EX2_is_jr", 0 0, v0000021040163dd0_0;  1 drivers
v000002104017f1f0_0 .net "EX2_is_oper2_immed", 0 0, v0000021040163ab0_0;  1 drivers
v0000021040180e10_0 .net "EX2_memread", 0 0, v0000021040162f70_0;  1 drivers
v000002104017f6f0_0 .net "EX2_memwrite", 0 0, v0000021040163010_0;  1 drivers
v0000021040180eb0_0 .net "EX2_opcode", 11 0, v00000210401633d0_0;  1 drivers
v000002104017f650_0 .net "EX2_predicted", 0 0, v0000021040163b50_0;  1 drivers
v0000021040180050_0 .net "EX2_rd_ind", 4 0, v0000021040163c90_0;  1 drivers
v000002104017f3d0_0 .net "EX2_rd_indzero", 0 0, v0000021040163f10_0;  1 drivers
v0000021040180190_0 .net "EX2_regwrite", 0 0, v0000021040163fb0_0;  1 drivers
v000002104017f290_0 .net "EX2_rs1", 31 0, v0000021040163510_0;  1 drivers
v000002104017e930_0 .net "EX2_rs1_ind", 4 0, v0000021040163e70_0;  1 drivers
v0000021040180370_0 .net "EX2_rs2_ind", 4 0, v0000021040164050_0;  1 drivers
v000002104017ed90_0 .net "EX2_rs2_out", 31 0, v00000210401635b0_0;  1 drivers
v0000021040180410_0 .net "ID_INST", 31 0, v0000021040165960_0;  1 drivers
v00000210401804b0_0 .net "ID_PC", 31 0, v0000021040167440_0;  1 drivers
v000002104017e9d0_0 .net "ID_PFC_to_EX", 31 0, L_0000021040191520;  1 drivers
v00000210401805f0_0 .net "ID_PFC_to_IF", 31 0, L_0000021040193280;  1 drivers
v000002104017fb50_0 .net "ID_forward_to_B", 31 0, L_0000021040192ce0;  1 drivers
v000002104017ea70_0 .net "ID_is_beq", 0 0, L_00000210401913e0;  1 drivers
v0000021040180690_0 .net "ID_is_bne", 0 0, L_0000021040191480;  1 drivers
v000002104017fab0_0 .net "ID_is_j", 0 0, L_0000021040193820;  1 drivers
v000002104017f790_0 .net "ID_is_jal", 0 0, L_0000021040193d20;  1 drivers
v000002104017f830_0 .net "ID_is_jr", 0 0, L_00000210401915c0;  1 drivers
v000002104017eb10_0 .net "ID_is_oper2_immed", 0 0, L_0000021040195780;  1 drivers
v000002104017f8d0_0 .net "ID_memread", 0 0, L_0000021040193780;  1 drivers
v000002104017f470_0 .net "ID_memwrite", 0 0, L_00000210401938c0;  1 drivers
v000002104017ebb0_0 .net "ID_opcode", 11 0, v0000021040181450_0;  1 drivers
v0000021040180730_0 .net "ID_predicted", 0 0, v00000210401685c0_0;  1 drivers
v000002104017ec50_0 .net "ID_rd_ind", 4 0, v00000210401811d0_0;  1 drivers
v00000210401807d0_0 .net "ID_regwrite", 0 0, L_00000210401936e0;  1 drivers
v0000021040180870_0 .net "ID_rs1", 31 0, v000002104016cee0_0;  1 drivers
v0000021040180910_0 .net "ID_rs1_ind", 4 0, v00000210401814f0_0;  1 drivers
v00000210401809b0_0 .net "ID_rs2", 31 0, v000002104016d160_0;  1 drivers
v000002104017f970_0 .net "ID_rs2_ind", 4 0, v0000021040181590_0;  1 drivers
v000002104017fa10_0 .net "IF_INST", 31 0, L_0000021040194fa0;  1 drivers
v000002104017ecf0_0 .net "IF_pc", 31 0, v000002104017ba50_0;  1 drivers
v0000021040180a50_0 .net "MEM_ALU_OUT", 31 0, v0000021040153c10_0;  1 drivers
v0000021040180c30_0 .net "MEM_Data_mem_out", 31 0, v000002104017d8f0_0;  1 drivers
v000002104017eed0_0 .net "MEM_memread", 0 0, v0000021040154c50_0;  1 drivers
v000002104017f010_0 .net "MEM_memwrite", 0 0, v0000021040154cf0_0;  1 drivers
v000002104018f220_0 .net "MEM_opcode", 11 0, v0000021040154570_0;  1 drivers
v000002104018e8c0_0 .net "MEM_rd_ind", 4 0, v0000021040153fd0_0;  1 drivers
v000002104018fd60_0 .net "MEM_rd_indzero", 0 0, v0000021040153850_0;  1 drivers
v000002104018ebe0_0 .net "MEM_regwrite", 0 0, v0000021040154d90_0;  1 drivers
v0000021040190da0_0 .net "MEM_rs2", 31 0, v00000210401541b0_0;  1 drivers
v000002104018ed20_0 .net "PC", 31 0, L_000002104020e710;  alias, 1 drivers
v000002104018ff40_0 .net "STALL_ID1_FLUSH", 0 0, v0000021040169c40_0;  1 drivers
v0000021040190e40_0 .net "STALL_ID2_FLUSH", 0 0, v0000021040168020_0;  1 drivers
v000002104018e6e0_0 .net "STALL_IF_FLUSH", 0 0, v000002104016c260_0;  1 drivers
v000002104018f400_0 .net "WB_ALU_OUT", 31 0, v000002104017e4d0_0;  1 drivers
v000002104018f720_0 .net "WB_Data_mem_out", 31 0, v000002104017cbd0_0;  1 drivers
v00000210401904e0_0 .net "WB_memread", 0 0, v000002104017dc10_0;  1 drivers
v000002104018f180_0 .net "WB_rd_ind", 4 0, v000002104017cef0_0;  1 drivers
v000002104018e960_0 .net "WB_rd_indzero", 0 0, v000002104017d030_0;  1 drivers
v0000021040190c60_0 .net "WB_regwrite", 0 0, v000002104017e250_0;  1 drivers
v000002104018edc0_0 .net "Wrong_prediction", 0 0, L_00000210401fbd20;  1 drivers
v000002104018fc20_0 .net *"_ivl_1", 0 0, L_00000210400d0f00;  1 drivers
v000002104018eb40_0 .net *"_ivl_13", 0 0, L_00000210400d0870;  1 drivers
v000002104018ec80_0 .net *"_ivl_14", 0 0, L_0000021040190d00;  1 drivers
v0000021040190760_0 .net *"_ivl_19", 0 0, L_00000210400d08e0;  1 drivers
v000002104018ea00_0 .net *"_ivl_2", 0 0, L_0000021040190300;  1 drivers
v000002104018f540_0 .net *"_ivl_20", 0 0, L_00000210401908a0;  1 drivers
v0000021040190a80_0 .net *"_ivl_25", 0 0, L_00000210400d0a30;  1 drivers
v000002104018f360_0 .net *"_ivl_26", 0 0, L_0000021040190940;  1 drivers
v000002104018ee60_0 .net *"_ivl_31", 0 0, L_00000210400cfb50;  1 drivers
v0000021040190580_0 .net *"_ivl_32", 0 0, L_00000210401909e0;  1 drivers
v000002104018ef00_0 .net *"_ivl_40", 31 0, L_0000021040193960;  1 drivers
L_00000210401b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002104018f860_0 .net *"_ivl_43", 26 0, L_00000210401b0c58;  1 drivers
L_00000210401b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210401903a0_0 .net/2u *"_ivl_44", 31 0, L_00000210401b0ca0;  1 drivers
v000002104018e780_0 .net *"_ivl_52", 31 0, L_00000210401fefd0;  1 drivers
L_00000210401b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021040190b20_0 .net *"_ivl_55", 26 0, L_00000210401b0d30;  1 drivers
L_00000210401b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002104018f900_0 .net/2u *"_ivl_56", 31 0, L_00000210401b0d78;  1 drivers
v000002104018efa0_0 .net *"_ivl_7", 0 0, L_00000210400cfa00;  1 drivers
v000002104018fea0_0 .net *"_ivl_8", 0 0, L_0000021040190440;  1 drivers
v000002104018fe00_0 .net "alu_selA", 1 0, L_0000021040190800;  1 drivers
v000002104018eaa0_0 .net "alu_selB", 1 0, L_0000021040192740;  1 drivers
v00000210401906c0_0 .net "clk", 0 0, L_00000210400cfae0;  1 drivers
v0000021040190620_0 .var "cycles_consumed", 31 0;
v0000021040190120_0 .net "exhaz", 0 0, L_00000210400cfe60;  1 drivers
v000002104018ffe0_0 .net "exhaz2", 0 0, L_00000210400d0f70;  1 drivers
v000002104018f040_0 .net "hlt", 0 0, v000002104017e890_0;  1 drivers
v0000021040190bc0_0 .net "idhaz", 0 0, L_00000210400d0800;  1 drivers
v000002104018f0e0_0 .net "idhaz2", 0 0, L_00000210400d1280;  1 drivers
v000002104018f5e0_0 .net "if_id_write", 0 0, v000002104016c760_0;  1 drivers
v000002104018f2c0_0 .net "input_clk", 0 0, v000002104018fb80_0;  1 drivers
v00000210401901c0_0 .net "is_branch_and_taken", 0 0, L_0000021040195630;  1 drivers
v000002104018f4a0_0 .net "memhaz", 0 0, L_00000210400d12f0;  1 drivers
v000002104018f680_0 .net "memhaz2", 0 0, L_00000210400d0db0;  1 drivers
v000002104018f7c0_0 .net "pc_src", 2 0, L_0000021040192ec0;  1 drivers
v000002104018f9a0_0 .net "pc_write", 0 0, v000002104016b220_0;  1 drivers
v000002104018e820_0 .net "rst", 0 0, v000002104018fcc0_0;  1 drivers
v000002104018fa40_0 .net "store_rs2_forward", 1 0, L_0000021040193320;  1 drivers
v0000021040190080_0 .net "wdata_to_reg_file", 31 0, L_00000210401fbb60;  1 drivers
E_00000210400e9370/0 .event negedge, v0000021040168160_0;
E_00000210400e9370/1 .event posedge, v0000021040153cb0_0;
E_00000210400e9370 .event/or E_00000210400e9370/0, E_00000210400e9370/1;
L_0000021040190300 .cmp/eq 5, v0000021040163c90_0, v0000021040162110_0;
L_0000021040190440 .cmp/eq 5, v0000021040153fd0_0, v0000021040162110_0;
L_0000021040190d00 .cmp/eq 5, v000002104017cef0_0, v0000021040162110_0;
L_00000210401908a0 .cmp/eq 5, v0000021040163c90_0, v0000021040162890_0;
L_0000021040190940 .cmp/eq 5, v0000021040153fd0_0, v0000021040162890_0;
L_00000210401909e0 .cmp/eq 5, v000002104017cef0_0, v0000021040162890_0;
L_0000021040193960 .concat [ 5 27 0 0], v00000210401811d0_0, L_00000210401b0c58;
L_0000021040193a00 .cmp/ne 32, L_0000021040193960, L_00000210401b0ca0;
L_00000210401fefd0 .concat [ 5 27 0 0], v0000021040163c90_0, L_00000210401b0d30;
L_00000210401fdf90 .cmp/ne 32, L_00000210401fefd0, L_00000210401b0d78;
S_000002103fe3d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000210400d09c0 .functor NOT 1, L_00000210400cfe60, C4<0>, C4<0>, C4<0>;
L_00000210400d0410 .functor AND 1, L_00000210400d12f0, L_00000210400d09c0, C4<1>, C4<1>;
L_00000210400d0e20 .functor OR 1, L_00000210400d0800, L_00000210400d0410, C4<0>, C4<0>;
L_00000210400cfa70 .functor OR 1, L_00000210400d0800, L_00000210400cfe60, C4<0>, C4<0>;
v00000210400f6c60_0 .net *"_ivl_12", 0 0, L_00000210400cfa70;  1 drivers
v00000210400f6940_0 .net *"_ivl_2", 0 0, L_00000210400d09c0;  1 drivers
v00000210400f6d00_0 .net *"_ivl_5", 0 0, L_00000210400d0410;  1 drivers
v00000210400f6440_0 .net *"_ivl_7", 0 0, L_00000210400d0e20;  1 drivers
v00000210400f5cc0_0 .net "alu_selA", 1 0, L_0000021040190800;  alias, 1 drivers
v00000210400f64e0_0 .net "exhaz", 0 0, L_00000210400cfe60;  alias, 1 drivers
v00000210400f7020_0 .net "idhaz", 0 0, L_00000210400d0800;  alias, 1 drivers
v00000210400f6e40_0 .net "memhaz", 0 0, L_00000210400d12f0;  alias, 1 drivers
L_0000021040190800 .concat8 [ 1 1 0 0], L_00000210400d0e20, L_00000210400cfa70;
S_000002103fe3d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000210400d0aa0 .functor NOT 1, L_00000210400d0f70, C4<0>, C4<0>, C4<0>;
L_00000210400d0d40 .functor AND 1, L_00000210400d0db0, L_00000210400d0aa0, C4<1>, C4<1>;
L_00000210400cfd80 .functor OR 1, L_00000210400d1280, L_00000210400d0d40, C4<0>, C4<0>;
L_00000210400d1050 .functor NOT 1, v0000021040161030_0, C4<0>, C4<0>, C4<0>;
L_00000210400d10c0 .functor AND 1, L_00000210400cfd80, L_00000210400d1050, C4<1>, C4<1>;
L_00000210400cfbc0 .functor OR 1, L_00000210400d1280, L_00000210400d0f70, C4<0>, C4<0>;
L_00000210400cfc30 .functor NOT 1, v0000021040161030_0, C4<0>, C4<0>, C4<0>;
L_00000210400cfca0 .functor AND 1, L_00000210400cfbc0, L_00000210400cfc30, C4<1>, C4<1>;
v00000210400f70c0_0 .net "EX1_is_oper2_immed", 0 0, v0000021040161030_0;  alias, 1 drivers
v00000210400f7160_0 .net *"_ivl_11", 0 0, L_00000210400d10c0;  1 drivers
v00000210400f5d60_0 .net *"_ivl_16", 0 0, L_00000210400cfbc0;  1 drivers
v00000210400f7200_0 .net *"_ivl_17", 0 0, L_00000210400cfc30;  1 drivers
v00000210400f5b80_0 .net *"_ivl_2", 0 0, L_00000210400d0aa0;  1 drivers
v00000210400f59a0_0 .net *"_ivl_20", 0 0, L_00000210400cfca0;  1 drivers
v00000210400f72a0_0 .net *"_ivl_5", 0 0, L_00000210400d0d40;  1 drivers
v00000210400f7340_0 .net *"_ivl_7", 0 0, L_00000210400cfd80;  1 drivers
v00000210400f73e0_0 .net *"_ivl_8", 0 0, L_00000210400d1050;  1 drivers
v00000210400f7480_0 .net "alu_selB", 1 0, L_0000021040192740;  alias, 1 drivers
v00000210400f75c0_0 .net "exhaz", 0 0, L_00000210400d0f70;  alias, 1 drivers
v00000210400f7660_0 .net "idhaz", 0 0, L_00000210400d1280;  alias, 1 drivers
v00000210400f7700_0 .net "memhaz", 0 0, L_00000210400d0db0;  alias, 1 drivers
L_0000021040192740 .concat8 [ 1 1 0 0], L_00000210400d10c0, L_00000210400cfca0;
S_000002103fe369c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000210400d1670 .functor NOT 1, L_00000210400d0f70, C4<0>, C4<0>, C4<0>;
L_00000210400d1590 .functor AND 1, L_00000210400d0db0, L_00000210400d1670, C4<1>, C4<1>;
L_00000210400d16e0 .functor OR 1, L_00000210400d1280, L_00000210400d1590, C4<0>, C4<0>;
L_00000210400d1520 .functor OR 1, L_00000210400d1280, L_00000210400d0f70, C4<0>, C4<0>;
v00000210400f5900_0 .net *"_ivl_12", 0 0, L_00000210400d1520;  1 drivers
v00000210400f77a0_0 .net *"_ivl_2", 0 0, L_00000210400d1670;  1 drivers
v00000210400f5ae0_0 .net *"_ivl_5", 0 0, L_00000210400d1590;  1 drivers
v00000210400f5fe0_0 .net *"_ivl_7", 0 0, L_00000210400d16e0;  1 drivers
v00000210400f6080_0 .net "exhaz", 0 0, L_00000210400d0f70;  alias, 1 drivers
v00000210400f6120_0 .net "idhaz", 0 0, L_00000210400d1280;  alias, 1 drivers
v00000210400766c0_0 .net "memhaz", 0 0, L_00000210400d0db0;  alias, 1 drivers
v0000021040075ae0_0 .net "store_rs2_forward", 1 0, L_0000021040193320;  alias, 1 drivers
L_0000021040193320 .concat8 [ 1 1 0 0], L_00000210400d16e0, L_00000210400d1520;
S_000002103fe36b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021040075400_0 .net "EX_ALU_OUT", 31 0, L_000002104018ca20;  alias, 1 drivers
v0000021040075f40_0 .net "EX_memread", 0 0, v0000021040162f70_0;  alias, 1 drivers
v000002104005dd70_0 .net "EX_memwrite", 0 0, v0000021040163010_0;  alias, 1 drivers
v000002104005dff0_0 .net "EX_opcode", 11 0, v00000210401633d0_0;  alias, 1 drivers
v0000021040154890_0 .net "EX_rd_ind", 4 0, v0000021040163c90_0;  alias, 1 drivers
v0000021040154b10_0 .net "EX_rd_indzero", 0 0, L_00000210401fdf90;  1 drivers
v0000021040154bb0_0 .net "EX_regwrite", 0 0, v0000021040163fb0_0;  alias, 1 drivers
v0000021040154070_0 .net "EX_rs2_out", 31 0, v00000210401635b0_0;  alias, 1 drivers
v0000021040153c10_0 .var "MEM_ALU_OUT", 31 0;
v0000021040154c50_0 .var "MEM_memread", 0 0;
v0000021040154cf0_0 .var "MEM_memwrite", 0 0;
v0000021040154570_0 .var "MEM_opcode", 11 0;
v0000021040153fd0_0 .var "MEM_rd_ind", 4 0;
v0000021040153850_0 .var "MEM_rd_indzero", 0 0;
v0000021040154d90_0 .var "MEM_regwrite", 0 0;
v00000210401541b0_0 .var "MEM_rs2", 31 0;
v00000210401544d0_0 .net "clk", 0 0, L_00000210401fbcb0;  1 drivers
v0000021040153cb0_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
E_00000210400e90f0 .event posedge, v0000021040153cb0_0, v00000210401544d0_0;
S_000002103ff19ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002103ff01470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002103ff014a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002103ff014e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002103ff01518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002103ff01550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002103ff01588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002103ff015c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002103ff015f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002103ff01630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002103ff01668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002103ff016a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002103ff016d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002103ff01710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002103ff01748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002103ff01780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002103ff017b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002103ff017f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002103ff01828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002103ff01860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002103ff01898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002103ff018d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002103ff01908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002103ff01940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002103ff01978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002103ff019b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210401fa5f0 .functor XOR 1, L_00000210401fa580, v0000021040163b50_0, C4<0>, C4<0>;
L_00000210401fa740 .functor NOT 1, L_00000210401fa5f0, C4<0>, C4<0>, C4<0>;
L_00000210401fbd90 .functor OR 1, v000002104018fcc0_0, L_00000210401fa740, C4<0>, C4<0>;
L_00000210401fbd20 .functor NOT 1, L_00000210401fbd90, C4<0>, C4<0>, C4<0>;
v00000210401565a0_0 .net "ALU_OP", 3 0, v0000021040155920_0;  1 drivers
v0000021040156d20_0 .net "BranchDecision", 0 0, L_00000210401fa580;  1 drivers
v00000210401559c0_0 .net "CF", 0 0, v0000021040155b00_0;  1 drivers
v0000021040155380_0 .net "EX_opcode", 11 0, v00000210401633d0_0;  alias, 1 drivers
v0000021040156320_0 .net "Wrong_prediction", 0 0, L_00000210401fbd20;  alias, 1 drivers
v00000210401560a0_0 .net "ZF", 0 0, L_00000210401fb000;  1 drivers
L_00000210401b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000210401570e0_0 .net/2u *"_ivl_0", 31 0, L_00000210401b0ce8;  1 drivers
v00000210401563c0_0 .net *"_ivl_11", 0 0, L_00000210401fbd90;  1 drivers
v0000021040154f20_0 .net *"_ivl_2", 31 0, L_000002104018c980;  1 drivers
v0000021040157360_0 .net *"_ivl_6", 0 0, L_00000210401fa5f0;  1 drivers
v0000021040155a60_0 .net *"_ivl_8", 0 0, L_00000210401fa740;  1 drivers
v0000021040156fa0_0 .net "alu_out", 31 0, L_000002104018ca20;  alias, 1 drivers
v0000021040155c40_0 .net "alu_outw", 31 0, v00000210401572c0_0;  1 drivers
v0000021040155ce0_0 .net "is_beq", 0 0, v0000021040164190_0;  alias, 1 drivers
v0000021040157400_0 .net "is_bne", 0 0, v0000021040163290_0;  alias, 1 drivers
v0000021040155f60_0 .net "is_jal", 0 0, v0000021040163330_0;  alias, 1 drivers
v0000021040156000_0 .net "oper1", 31 0, v00000210401631f0_0;  alias, 1 drivers
v0000021040156460_0 .net "oper2", 31 0, v0000021040163bf0_0;  alias, 1 drivers
v0000021040155d80_0 .net "pc", 31 0, v0000021040163650_0;  alias, 1 drivers
v0000021040155e20_0 .net "predicted", 0 0, v0000021040163b50_0;  alias, 1 drivers
v00000210401574a0_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
L_000002104018c980 .arith/sum 32, v0000021040163650_0, L_00000210401b0ce8;
L_000002104018ca20 .functor MUXZ 32, v00000210401572c0_0, L_000002104018c980, v0000021040163330_0, C4<>;
S_000002103ff19c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002103ff19ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000210401fa4a0 .functor AND 1, v0000021040164190_0, L_00000210401faeb0, C4<1>, C4<1>;
L_00000210401fa430 .functor NOT 1, L_00000210401faeb0, C4<0>, C4<0>, C4<0>;
L_00000210401fa510 .functor AND 1, v0000021040163290_0, L_00000210401fa430, C4<1>, C4<1>;
L_00000210401fa580 .functor OR 1, L_00000210401fa4a0, L_00000210401fa510, C4<0>, C4<0>;
v0000021040157540_0 .net "BranchDecision", 0 0, L_00000210401fa580;  alias, 1 drivers
v0000021040156960_0 .net *"_ivl_2", 0 0, L_00000210401fa430;  1 drivers
v00000210401561e0_0 .net "is_beq", 0 0, v0000021040164190_0;  alias, 1 drivers
v0000021040155ba0_0 .net "is_beq_taken", 0 0, L_00000210401fa4a0;  1 drivers
v0000021040156aa0_0 .net "is_bne", 0 0, v0000021040163290_0;  alias, 1 drivers
v0000021040156280_0 .net "is_bne_taken", 0 0, L_00000210401fa510;  1 drivers
v0000021040155740_0 .net "is_eq", 0 0, L_00000210401faeb0;  1 drivers
v0000021040157040_0 .net "oper1", 31 0, v00000210401631f0_0;  alias, 1 drivers
v0000021040156b40_0 .net "oper2", 31 0, v0000021040163bf0_0;  alias, 1 drivers
S_000002103ff63170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002103ff19c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000210401fb150 .functor XOR 1, L_000002104018c480, L_000002104018dec0, C4<0>, C4<0>;
L_00000210401fa900 .functor XOR 1, L_000002104018e0a0, L_000002104018c020, C4<0>, C4<0>;
L_00000210401fa6d0 .functor XOR 1, L_000002104018c0c0, L_000002104018cb60, C4<0>, C4<0>;
L_00000210401fa970 .functor XOR 1, L_000002104018cc00, L_000002104018c200, C4<0>, C4<0>;
L_00000210401fa3c0 .functor XOR 1, L_000002104018c2a0, L_000002104018cde0, C4<0>, C4<0>;
L_00000210401fba10 .functor XOR 1, L_000002104018cfc0, L_000002104018d100, C4<0>, C4<0>;
L_00000210401fa120 .functor XOR 1, L_0000021040203c10, L_0000021040203170, C4<0>, C4<0>;
L_00000210401faa50 .functor XOR 1, L_0000021040204b10, L_0000021040203710, C4<0>, C4<0>;
L_00000210401faac0 .functor XOR 1, L_0000021040204110, L_0000021040204a70, C4<0>, C4<0>;
L_00000210401fb380 .functor XOR 1, L_0000021040203f30, L_00000210402041b0, C4<0>, C4<0>;
L_00000210401faf20 .functor XOR 1, L_0000021040203990, L_0000021040204570, C4<0>, C4<0>;
L_00000210401fb1c0 .functor XOR 1, L_0000021040203fd0, L_0000021040204d90, C4<0>, C4<0>;
L_00000210401fb2a0 .functor XOR 1, L_0000021040204bb0, L_0000021040204ed0, C4<0>, C4<0>;
L_00000210401fab30 .functor XOR 1, L_0000021040204610, L_0000021040205330, C4<0>, C4<0>;
L_00000210401f9f60 .functor XOR 1, L_0000021040203ad0, L_0000021040203a30, C4<0>, C4<0>;
L_00000210401fb770 .functor XOR 1, L_0000021040204e30, L_0000021040203b70, C4<0>, C4<0>;
L_00000210401fa350 .functor XOR 1, L_00000210402053d0, L_00000210402046b0, C4<0>, C4<0>;
L_00000210401facf0 .functor XOR 1, L_0000021040204750, L_0000021040205150, C4<0>, C4<0>;
L_00000210401fad60 .functor XOR 1, L_0000021040203850, L_0000021040204c50, C4<0>, C4<0>;
L_00000210401fae40 .functor XOR 1, L_0000021040205010, L_00000210402047f0, C4<0>, C4<0>;
L_00000210401fb0e0 .functor XOR 1, L_0000021040203cb0, L_0000021040204cf0, C4<0>, C4<0>;
L_00000210401fb7e0 .functor XOR 1, L_0000021040204930, L_0000021040203d50, C4<0>, C4<0>;
L_00000210401fb230 .functor XOR 1, L_0000021040204890, L_0000021040203e90, C4<0>, C4<0>;
L_00000210401fb3f0 .functor XOR 1, L_00000210402049d0, L_0000021040203df0, C4<0>, C4<0>;
L_00000210401fb8c0 .functor XOR 1, L_0000021040204f70, L_00000210402035d0, C4<0>, C4<0>;
L_00000210401f9fd0 .functor XOR 1, L_0000021040203210, L_0000021040204070, C4<0>, C4<0>;
L_00000210401fb930 .functor XOR 1, L_00000210402050b0, L_00000210402051f0, C4<0>, C4<0>;
L_00000210401fa0b0 .functor XOR 1, L_0000021040204250, L_0000021040205290, C4<0>, C4<0>;
L_00000210401fb9a0 .functor XOR 1, L_0000021040205470, L_00000210402037b0, C4<0>, C4<0>;
L_00000210401fba80 .functor XOR 1, L_0000021040205510, L_00000210402033f0, C4<0>, C4<0>;
L_00000210401fbaf0 .functor XOR 1, L_00000210402032b0, L_00000210402055b0, C4<0>, C4<0>;
L_00000210401fa040 .functor XOR 1, L_00000210402042f0, L_0000021040204390, C4<0>, C4<0>;
L_00000210401faeb0/0/0 .functor OR 1, L_0000021040203670, L_0000021040205650, L_0000021040204430, L_0000021040203490;
L_00000210401faeb0/0/4 .functor OR 1, L_00000210402044d0, L_00000210402056f0, L_0000021040202f90, L_0000021040203030;
L_00000210401faeb0/0/8 .functor OR 1, L_00000210402030d0, L_0000021040203350, L_0000021040203530, L_0000021040205b50;
L_00000210401faeb0/0/12 .functor OR 1, L_0000021040205790, L_0000021040205a10, L_0000021040205e70, L_0000021040205dd0;
L_00000210401faeb0/0/16 .functor OR 1, L_0000021040205830, L_0000021040205ab0, L_0000021040205bf0, L_00000210402058d0;
L_00000210401faeb0/0/20 .functor OR 1, L_0000021040205c90, L_0000021040205970, L_0000021040205d30, L_00000210401fe3f0;
L_00000210401faeb0/0/24 .functor OR 1, L_00000210402006f0, L_00000210401fec10, L_0000021040200290, L_00000210401ff070;
L_00000210401faeb0/0/28 .functor OR 1, L_00000210401feb70, L_00000210401fe7b0, L_00000210401ffd90, L_00000210402000b0;
L_00000210401faeb0/1/0 .functor OR 1, L_00000210401faeb0/0/0, L_00000210401faeb0/0/4, L_00000210401faeb0/0/8, L_00000210401faeb0/0/12;
L_00000210401faeb0/1/4 .functor OR 1, L_00000210401faeb0/0/16, L_00000210401faeb0/0/20, L_00000210401faeb0/0/24, L_00000210401faeb0/0/28;
L_00000210401faeb0 .functor NOR 1, L_00000210401faeb0/1/0, L_00000210401faeb0/1/4, C4<0>, C4<0>;
v0000021040154430_0 .net *"_ivl_0", 0 0, L_00000210401fb150;  1 drivers
v0000021040154110_0 .net *"_ivl_101", 0 0, L_00000210402046b0;  1 drivers
v0000021040153d50_0 .net *"_ivl_102", 0 0, L_00000210401facf0;  1 drivers
v0000021040154930_0 .net *"_ivl_105", 0 0, L_0000021040204750;  1 drivers
v00000210401537b0_0 .net *"_ivl_107", 0 0, L_0000021040205150;  1 drivers
v0000021040154250_0 .net *"_ivl_108", 0 0, L_00000210401fad60;  1 drivers
v00000210401542f0_0 .net *"_ivl_11", 0 0, L_000002104018c020;  1 drivers
v0000021040153b70_0 .net *"_ivl_111", 0 0, L_0000021040203850;  1 drivers
v0000021040154390_0 .net *"_ivl_113", 0 0, L_0000021040204c50;  1 drivers
v00000210401549d0_0 .net *"_ivl_114", 0 0, L_00000210401fae40;  1 drivers
v0000021040153990_0 .net *"_ivl_117", 0 0, L_0000021040205010;  1 drivers
v0000021040154a70_0 .net *"_ivl_119", 0 0, L_00000210402047f0;  1 drivers
v00000210401547f0_0 .net *"_ivl_12", 0 0, L_00000210401fa6d0;  1 drivers
v00000210401538f0_0 .net *"_ivl_120", 0 0, L_00000210401fb0e0;  1 drivers
v0000021040153a30_0 .net *"_ivl_123", 0 0, L_0000021040203cb0;  1 drivers
v00000210401546b0_0 .net *"_ivl_125", 0 0, L_0000021040204cf0;  1 drivers
v0000021040154610_0 .net *"_ivl_126", 0 0, L_00000210401fb7e0;  1 drivers
v0000021040154750_0 .net *"_ivl_129", 0 0, L_0000021040204930;  1 drivers
v0000021040153ad0_0 .net *"_ivl_131", 0 0, L_0000021040203d50;  1 drivers
v0000021040153df0_0 .net *"_ivl_132", 0 0, L_00000210401fb230;  1 drivers
v0000021040153e90_0 .net *"_ivl_135", 0 0, L_0000021040204890;  1 drivers
v0000021040153f30_0 .net *"_ivl_137", 0 0, L_0000021040203e90;  1 drivers
v0000021040152d10_0 .net *"_ivl_138", 0 0, L_00000210401fb3f0;  1 drivers
v0000021040150fb0_0 .net *"_ivl_141", 0 0, L_00000210402049d0;  1 drivers
v00000210401529f0_0 .net *"_ivl_143", 0 0, L_0000021040203df0;  1 drivers
v0000021040152310_0 .net *"_ivl_144", 0 0, L_00000210401fb8c0;  1 drivers
v0000021040151a50_0 .net *"_ivl_147", 0 0, L_0000021040204f70;  1 drivers
v0000021040153350_0 .net *"_ivl_149", 0 0, L_00000210402035d0;  1 drivers
v0000021040152db0_0 .net *"_ivl_15", 0 0, L_000002104018c0c0;  1 drivers
v00000210401519b0_0 .net *"_ivl_150", 0 0, L_00000210401f9fd0;  1 drivers
v0000021040152630_0 .net *"_ivl_153", 0 0, L_0000021040203210;  1 drivers
v0000021040152c70_0 .net *"_ivl_155", 0 0, L_0000021040204070;  1 drivers
v00000210401535d0_0 .net *"_ivl_156", 0 0, L_00000210401fb930;  1 drivers
v0000021040152590_0 .net *"_ivl_159", 0 0, L_00000210402050b0;  1 drivers
v00000210401526d0_0 .net *"_ivl_161", 0 0, L_00000210402051f0;  1 drivers
v0000021040151730_0 .net *"_ivl_162", 0 0, L_00000210401fa0b0;  1 drivers
v0000021040153170_0 .net *"_ivl_165", 0 0, L_0000021040204250;  1 drivers
v00000210401510f0_0 .net *"_ivl_167", 0 0, L_0000021040205290;  1 drivers
v0000021040151af0_0 .net *"_ivl_168", 0 0, L_00000210401fb9a0;  1 drivers
v0000021040151e10_0 .net *"_ivl_17", 0 0, L_000002104018cb60;  1 drivers
v0000021040152a90_0 .net *"_ivl_171", 0 0, L_0000021040205470;  1 drivers
v00000210401528b0_0 .net *"_ivl_173", 0 0, L_00000210402037b0;  1 drivers
v0000021040151eb0_0 .net *"_ivl_174", 0 0, L_00000210401fba80;  1 drivers
v0000021040151190_0 .net *"_ivl_177", 0 0, L_0000021040205510;  1 drivers
v0000021040152090_0 .net *"_ivl_179", 0 0, L_00000210402033f0;  1 drivers
v0000021040152b30_0 .net *"_ivl_18", 0 0, L_00000210401fa970;  1 drivers
v0000021040152bd0_0 .net *"_ivl_180", 0 0, L_00000210401fbaf0;  1 drivers
v0000021040153670_0 .net *"_ivl_183", 0 0, L_00000210402032b0;  1 drivers
v0000021040153530_0 .net *"_ivl_185", 0 0, L_00000210402055b0;  1 drivers
v0000021040151230_0 .net *"_ivl_186", 0 0, L_00000210401fa040;  1 drivers
v0000021040152770_0 .net *"_ivl_190", 0 0, L_00000210402042f0;  1 drivers
v00000210401512d0_0 .net *"_ivl_192", 0 0, L_0000021040204390;  1 drivers
v0000021040151910_0 .net *"_ivl_194", 0 0, L_0000021040203670;  1 drivers
v00000210401524f0_0 .net *"_ivl_196", 0 0, L_0000021040205650;  1 drivers
v0000021040151370_0 .net *"_ivl_198", 0 0, L_0000021040204430;  1 drivers
v0000021040150f10_0 .net *"_ivl_200", 0 0, L_0000021040203490;  1 drivers
v0000021040153030_0 .net *"_ivl_202", 0 0, L_00000210402044d0;  1 drivers
v00000210401523b0_0 .net *"_ivl_204", 0 0, L_00000210402056f0;  1 drivers
v0000021040151b90_0 .net *"_ivl_206", 0 0, L_0000021040202f90;  1 drivers
v0000021040153210_0 .net *"_ivl_208", 0 0, L_0000021040203030;  1 drivers
v0000021040151690_0 .net *"_ivl_21", 0 0, L_000002104018cc00;  1 drivers
v0000021040152f90_0 .net *"_ivl_210", 0 0, L_00000210402030d0;  1 drivers
v0000021040151c30_0 .net *"_ivl_212", 0 0, L_0000021040203350;  1 drivers
v00000210401517d0_0 .net *"_ivl_214", 0 0, L_0000021040203530;  1 drivers
v0000021040152810_0 .net *"_ivl_216", 0 0, L_0000021040205b50;  1 drivers
v0000021040151f50_0 .net *"_ivl_218", 0 0, L_0000021040205790;  1 drivers
v0000021040152450_0 .net *"_ivl_220", 0 0, L_0000021040205a10;  1 drivers
v0000021040151410_0 .net *"_ivl_222", 0 0, L_0000021040205e70;  1 drivers
v0000021040151cd0_0 .net *"_ivl_224", 0 0, L_0000021040205dd0;  1 drivers
v0000021040151d70_0 .net *"_ivl_226", 0 0, L_0000021040205830;  1 drivers
v00000210401521d0_0 .net *"_ivl_228", 0 0, L_0000021040205ab0;  1 drivers
v0000021040152270_0 .net *"_ivl_23", 0 0, L_000002104018c200;  1 drivers
v0000021040151ff0_0 .net *"_ivl_230", 0 0, L_0000021040205bf0;  1 drivers
v0000021040151870_0 .net *"_ivl_232", 0 0, L_00000210402058d0;  1 drivers
v00000210401532b0_0 .net *"_ivl_234", 0 0, L_0000021040205c90;  1 drivers
v0000021040152950_0 .net *"_ivl_236", 0 0, L_0000021040205970;  1 drivers
v00000210401514b0_0 .net *"_ivl_238", 0 0, L_0000021040205d30;  1 drivers
v0000021040152e50_0 .net *"_ivl_24", 0 0, L_00000210401fa3c0;  1 drivers
v00000210401533f0_0 .net *"_ivl_240", 0 0, L_00000210401fe3f0;  1 drivers
v0000021040151550_0 .net *"_ivl_242", 0 0, L_00000210402006f0;  1 drivers
v0000021040152130_0 .net *"_ivl_244", 0 0, L_00000210401fec10;  1 drivers
v0000021040151050_0 .net *"_ivl_246", 0 0, L_0000021040200290;  1 drivers
v0000021040152ef0_0 .net *"_ivl_248", 0 0, L_00000210401ff070;  1 drivers
v0000021040153490_0 .net *"_ivl_250", 0 0, L_00000210401feb70;  1 drivers
v00000210401530d0_0 .net *"_ivl_252", 0 0, L_00000210401fe7b0;  1 drivers
v00000210401515f0_0 .net *"_ivl_254", 0 0, L_00000210401ffd90;  1 drivers
v00000210400752c0_0 .net *"_ivl_256", 0 0, L_00000210402000b0;  1 drivers
v0000021040157d60_0 .net *"_ivl_27", 0 0, L_000002104018c2a0;  1 drivers
v0000021040157b80_0 .net *"_ivl_29", 0 0, L_000002104018cde0;  1 drivers
v0000021040158580_0 .net *"_ivl_3", 0 0, L_000002104018c480;  1 drivers
v0000021040157e00_0 .net *"_ivl_30", 0 0, L_00000210401fba10;  1 drivers
v0000021040158080_0 .net *"_ivl_33", 0 0, L_000002104018cfc0;  1 drivers
v00000210401588a0_0 .net *"_ivl_35", 0 0, L_000002104018d100;  1 drivers
v00000210401579a0_0 .net *"_ivl_36", 0 0, L_00000210401fa120;  1 drivers
v0000021040158c60_0 .net *"_ivl_39", 0 0, L_0000021040203c10;  1 drivers
v0000021040157720_0 .net *"_ivl_41", 0 0, L_0000021040203170;  1 drivers
v0000021040158800_0 .net *"_ivl_42", 0 0, L_00000210401faa50;  1 drivers
v0000021040157a40_0 .net *"_ivl_45", 0 0, L_0000021040204b10;  1 drivers
v0000021040158440_0 .net *"_ivl_47", 0 0, L_0000021040203710;  1 drivers
v00000210401577c0_0 .net *"_ivl_48", 0 0, L_00000210401faac0;  1 drivers
v0000021040157900_0 .net *"_ivl_5", 0 0, L_000002104018dec0;  1 drivers
v0000021040158940_0 .net *"_ivl_51", 0 0, L_0000021040204110;  1 drivers
v0000021040158620_0 .net *"_ivl_53", 0 0, L_0000021040204a70;  1 drivers
v0000021040157ae0_0 .net *"_ivl_54", 0 0, L_00000210401fb380;  1 drivers
v00000210401586c0_0 .net *"_ivl_57", 0 0, L_0000021040203f30;  1 drivers
v0000021040158d00_0 .net *"_ivl_59", 0 0, L_00000210402041b0;  1 drivers
v0000021040158da0_0 .net *"_ivl_6", 0 0, L_00000210401fa900;  1 drivers
v0000021040157c20_0 .net *"_ivl_60", 0 0, L_00000210401faf20;  1 drivers
v0000021040158760_0 .net *"_ivl_63", 0 0, L_0000021040203990;  1 drivers
v00000210401589e0_0 .net *"_ivl_65", 0 0, L_0000021040204570;  1 drivers
v0000021040158a80_0 .net *"_ivl_66", 0 0, L_00000210401fb1c0;  1 drivers
v00000210401581c0_0 .net *"_ivl_69", 0 0, L_0000021040203fd0;  1 drivers
v0000021040158b20_0 .net *"_ivl_71", 0 0, L_0000021040204d90;  1 drivers
v0000021040158260_0 .net *"_ivl_72", 0 0, L_00000210401fb2a0;  1 drivers
v0000021040157ea0_0 .net *"_ivl_75", 0 0, L_0000021040204bb0;  1 drivers
v0000021040157cc0_0 .net *"_ivl_77", 0 0, L_0000021040204ed0;  1 drivers
v0000021040157860_0 .net *"_ivl_78", 0 0, L_00000210401fab30;  1 drivers
v0000021040158120_0 .net *"_ivl_81", 0 0, L_0000021040204610;  1 drivers
v0000021040157f40_0 .net *"_ivl_83", 0 0, L_0000021040205330;  1 drivers
v0000021040157fe0_0 .net *"_ivl_84", 0 0, L_00000210401f9f60;  1 drivers
v0000021040158300_0 .net *"_ivl_87", 0 0, L_0000021040203ad0;  1 drivers
v00000210401583a0_0 .net *"_ivl_89", 0 0, L_0000021040203a30;  1 drivers
v0000021040158bc0_0 .net *"_ivl_9", 0 0, L_000002104018e0a0;  1 drivers
v00000210401584e0_0 .net *"_ivl_90", 0 0, L_00000210401fb770;  1 drivers
v0000021040155600_0 .net *"_ivl_93", 0 0, L_0000021040204e30;  1 drivers
v0000021040157180_0 .net *"_ivl_95", 0 0, L_0000021040203b70;  1 drivers
v0000021040157220_0 .net *"_ivl_96", 0 0, L_00000210401fa350;  1 drivers
v0000021040156c80_0 .net *"_ivl_99", 0 0, L_00000210402053d0;  1 drivers
v00000210401557e0_0 .net "a", 31 0, v00000210401631f0_0;  alias, 1 drivers
v0000021040155240_0 .net "b", 31 0, v0000021040163bf0_0;  alias, 1 drivers
v0000021040156140_0 .net "out", 0 0, L_00000210401faeb0;  alias, 1 drivers
v0000021040157680_0 .net "temp", 31 0, L_00000210402038f0;  1 drivers
L_000002104018c480 .part v00000210401631f0_0, 0, 1;
L_000002104018dec0 .part v0000021040163bf0_0, 0, 1;
L_000002104018e0a0 .part v00000210401631f0_0, 1, 1;
L_000002104018c020 .part v0000021040163bf0_0, 1, 1;
L_000002104018c0c0 .part v00000210401631f0_0, 2, 1;
L_000002104018cb60 .part v0000021040163bf0_0, 2, 1;
L_000002104018cc00 .part v00000210401631f0_0, 3, 1;
L_000002104018c200 .part v0000021040163bf0_0, 3, 1;
L_000002104018c2a0 .part v00000210401631f0_0, 4, 1;
L_000002104018cde0 .part v0000021040163bf0_0, 4, 1;
L_000002104018cfc0 .part v00000210401631f0_0, 5, 1;
L_000002104018d100 .part v0000021040163bf0_0, 5, 1;
L_0000021040203c10 .part v00000210401631f0_0, 6, 1;
L_0000021040203170 .part v0000021040163bf0_0, 6, 1;
L_0000021040204b10 .part v00000210401631f0_0, 7, 1;
L_0000021040203710 .part v0000021040163bf0_0, 7, 1;
L_0000021040204110 .part v00000210401631f0_0, 8, 1;
L_0000021040204a70 .part v0000021040163bf0_0, 8, 1;
L_0000021040203f30 .part v00000210401631f0_0, 9, 1;
L_00000210402041b0 .part v0000021040163bf0_0, 9, 1;
L_0000021040203990 .part v00000210401631f0_0, 10, 1;
L_0000021040204570 .part v0000021040163bf0_0, 10, 1;
L_0000021040203fd0 .part v00000210401631f0_0, 11, 1;
L_0000021040204d90 .part v0000021040163bf0_0, 11, 1;
L_0000021040204bb0 .part v00000210401631f0_0, 12, 1;
L_0000021040204ed0 .part v0000021040163bf0_0, 12, 1;
L_0000021040204610 .part v00000210401631f0_0, 13, 1;
L_0000021040205330 .part v0000021040163bf0_0, 13, 1;
L_0000021040203ad0 .part v00000210401631f0_0, 14, 1;
L_0000021040203a30 .part v0000021040163bf0_0, 14, 1;
L_0000021040204e30 .part v00000210401631f0_0, 15, 1;
L_0000021040203b70 .part v0000021040163bf0_0, 15, 1;
L_00000210402053d0 .part v00000210401631f0_0, 16, 1;
L_00000210402046b0 .part v0000021040163bf0_0, 16, 1;
L_0000021040204750 .part v00000210401631f0_0, 17, 1;
L_0000021040205150 .part v0000021040163bf0_0, 17, 1;
L_0000021040203850 .part v00000210401631f0_0, 18, 1;
L_0000021040204c50 .part v0000021040163bf0_0, 18, 1;
L_0000021040205010 .part v00000210401631f0_0, 19, 1;
L_00000210402047f0 .part v0000021040163bf0_0, 19, 1;
L_0000021040203cb0 .part v00000210401631f0_0, 20, 1;
L_0000021040204cf0 .part v0000021040163bf0_0, 20, 1;
L_0000021040204930 .part v00000210401631f0_0, 21, 1;
L_0000021040203d50 .part v0000021040163bf0_0, 21, 1;
L_0000021040204890 .part v00000210401631f0_0, 22, 1;
L_0000021040203e90 .part v0000021040163bf0_0, 22, 1;
L_00000210402049d0 .part v00000210401631f0_0, 23, 1;
L_0000021040203df0 .part v0000021040163bf0_0, 23, 1;
L_0000021040204f70 .part v00000210401631f0_0, 24, 1;
L_00000210402035d0 .part v0000021040163bf0_0, 24, 1;
L_0000021040203210 .part v00000210401631f0_0, 25, 1;
L_0000021040204070 .part v0000021040163bf0_0, 25, 1;
L_00000210402050b0 .part v00000210401631f0_0, 26, 1;
L_00000210402051f0 .part v0000021040163bf0_0, 26, 1;
L_0000021040204250 .part v00000210401631f0_0, 27, 1;
L_0000021040205290 .part v0000021040163bf0_0, 27, 1;
L_0000021040205470 .part v00000210401631f0_0, 28, 1;
L_00000210402037b0 .part v0000021040163bf0_0, 28, 1;
L_0000021040205510 .part v00000210401631f0_0, 29, 1;
L_00000210402033f0 .part v0000021040163bf0_0, 29, 1;
L_00000210402032b0 .part v00000210401631f0_0, 30, 1;
L_00000210402055b0 .part v0000021040163bf0_0, 30, 1;
LS_00000210402038f0_0_0 .concat8 [ 1 1 1 1], L_00000210401fb150, L_00000210401fa900, L_00000210401fa6d0, L_00000210401fa970;
LS_00000210402038f0_0_4 .concat8 [ 1 1 1 1], L_00000210401fa3c0, L_00000210401fba10, L_00000210401fa120, L_00000210401faa50;
LS_00000210402038f0_0_8 .concat8 [ 1 1 1 1], L_00000210401faac0, L_00000210401fb380, L_00000210401faf20, L_00000210401fb1c0;
LS_00000210402038f0_0_12 .concat8 [ 1 1 1 1], L_00000210401fb2a0, L_00000210401fab30, L_00000210401f9f60, L_00000210401fb770;
LS_00000210402038f0_0_16 .concat8 [ 1 1 1 1], L_00000210401fa350, L_00000210401facf0, L_00000210401fad60, L_00000210401fae40;
LS_00000210402038f0_0_20 .concat8 [ 1 1 1 1], L_00000210401fb0e0, L_00000210401fb7e0, L_00000210401fb230, L_00000210401fb3f0;
LS_00000210402038f0_0_24 .concat8 [ 1 1 1 1], L_00000210401fb8c0, L_00000210401f9fd0, L_00000210401fb930, L_00000210401fa0b0;
LS_00000210402038f0_0_28 .concat8 [ 1 1 1 1], L_00000210401fb9a0, L_00000210401fba80, L_00000210401fbaf0, L_00000210401fa040;
LS_00000210402038f0_1_0 .concat8 [ 4 4 4 4], LS_00000210402038f0_0_0, LS_00000210402038f0_0_4, LS_00000210402038f0_0_8, LS_00000210402038f0_0_12;
LS_00000210402038f0_1_4 .concat8 [ 4 4 4 4], LS_00000210402038f0_0_16, LS_00000210402038f0_0_20, LS_00000210402038f0_0_24, LS_00000210402038f0_0_28;
L_00000210402038f0 .concat8 [ 16 16 0 0], LS_00000210402038f0_1_0, LS_00000210402038f0_1_4;
L_00000210402042f0 .part v00000210401631f0_0, 31, 1;
L_0000021040204390 .part v0000021040163bf0_0, 31, 1;
L_0000021040203670 .part L_00000210402038f0, 0, 1;
L_0000021040205650 .part L_00000210402038f0, 1, 1;
L_0000021040204430 .part L_00000210402038f0, 2, 1;
L_0000021040203490 .part L_00000210402038f0, 3, 1;
L_00000210402044d0 .part L_00000210402038f0, 4, 1;
L_00000210402056f0 .part L_00000210402038f0, 5, 1;
L_0000021040202f90 .part L_00000210402038f0, 6, 1;
L_0000021040203030 .part L_00000210402038f0, 7, 1;
L_00000210402030d0 .part L_00000210402038f0, 8, 1;
L_0000021040203350 .part L_00000210402038f0, 9, 1;
L_0000021040203530 .part L_00000210402038f0, 10, 1;
L_0000021040205b50 .part L_00000210402038f0, 11, 1;
L_0000021040205790 .part L_00000210402038f0, 12, 1;
L_0000021040205a10 .part L_00000210402038f0, 13, 1;
L_0000021040205e70 .part L_00000210402038f0, 14, 1;
L_0000021040205dd0 .part L_00000210402038f0, 15, 1;
L_0000021040205830 .part L_00000210402038f0, 16, 1;
L_0000021040205ab0 .part L_00000210402038f0, 17, 1;
L_0000021040205bf0 .part L_00000210402038f0, 18, 1;
L_00000210402058d0 .part L_00000210402038f0, 19, 1;
L_0000021040205c90 .part L_00000210402038f0, 20, 1;
L_0000021040205970 .part L_00000210402038f0, 21, 1;
L_0000021040205d30 .part L_00000210402038f0, 22, 1;
L_00000210401fe3f0 .part L_00000210402038f0, 23, 1;
L_00000210402006f0 .part L_00000210402038f0, 24, 1;
L_00000210401fec10 .part L_00000210402038f0, 25, 1;
L_0000021040200290 .part L_00000210402038f0, 26, 1;
L_00000210401ff070 .part L_00000210402038f0, 27, 1;
L_00000210401feb70 .part L_00000210402038f0, 28, 1;
L_00000210401fe7b0 .part L_00000210402038f0, 29, 1;
L_00000210401ffd90 .part L_00000210402038f0, 30, 1;
L_00000210402000b0 .part L_00000210402038f0, 31, 1;
S_000002103ff63300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002103ff19ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000210400e9170 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000210401fb000 .functor NOT 1, L_000002104018df60, C4<0>, C4<0>, C4<0>;
v00000210401566e0_0 .net "A", 31 0, v00000210401631f0_0;  alias, 1 drivers
v00000210401556a0_0 .net "ALUOP", 3 0, v0000021040155920_0;  alias, 1 drivers
v0000021040155880_0 .net "B", 31 0, v0000021040163bf0_0;  alias, 1 drivers
v0000021040155b00_0 .var "CF", 0 0;
v0000021040154fc0_0 .net "ZF", 0 0, L_00000210401fb000;  alias, 1 drivers
v00000210401552e0_0 .net *"_ivl_1", 0 0, L_000002104018df60;  1 drivers
v00000210401572c0_0 .var "res", 31 0;
E_00000210400e96f0 .event anyedge, v00000210401556a0_0, v00000210401557e0_0, v0000021040155240_0, v0000021040155b00_0;
L_000002104018df60 .reduce/or v00000210401572c0_0;
S_000002103ff5c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002103ff19ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002104010bed0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002104010bf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002104010bf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002104010bf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002104010bfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002104010bfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002104010c020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002104010c058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002104010c090 .param/l "j" 0 9 19, C4<000010000000>;
P_000002104010c0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002104010c100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002104010c138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002104010c170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002104010c1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002104010c1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002104010c218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002104010c250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002104010c288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002104010c2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002104010c2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002104010c330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002104010c368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002104010c3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002104010c3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002104010c410 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021040155920_0 .var "ALU_OP", 3 0;
v0000021040155ec0_0 .net "opcode", 11 0, v00000210401633d0_0;  alias, 1 drivers
E_00000210400e9630 .event anyedge, v000002104005dff0_0;
S_000002103ff5ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021040162c50_0 .net "EX1_forward_to_B", 31 0, v0000021040161710_0;  alias, 1 drivers
v0000021040160770_0 .net "EX_PFC", 31 0, v0000021040161530_0;  alias, 1 drivers
v0000021040162a70_0 .net "EX_PFC_to_IF", 31 0, L_000002104018de20;  alias, 1 drivers
v0000021040160950_0 .net "alu_selA", 1 0, L_0000021040190800;  alias, 1 drivers
v0000021040161210_0 .net "alu_selB", 1 0, L_0000021040192740;  alias, 1 drivers
v00000210401613f0_0 .net "ex_haz", 31 0, v0000021040153c10_0;  alias, 1 drivers
v0000021040160a90_0 .net "id_haz", 31 0, L_000002104018ca20;  alias, 1 drivers
v0000021040161850_0 .net "is_jr", 0 0, v0000021040162d90_0;  alias, 1 drivers
v0000021040162570_0 .net "mem_haz", 31 0, L_00000210401fbb60;  alias, 1 drivers
v0000021040161670_0 .net "oper1", 31 0, L_0000021040195fd0;  alias, 1 drivers
v00000210401629d0_0 .net "oper2", 31 0, L_00000210401fac10;  alias, 1 drivers
v0000021040162b10_0 .net "pc", 31 0, v0000021040160c70_0;  alias, 1 drivers
v00000210401627f0_0 .net "rs1", 31 0, v0000021040162750_0;  alias, 1 drivers
v0000021040161c10_0 .net "rs2_in", 31 0, v0000021040162ed0_0;  alias, 1 drivers
v00000210401612b0_0 .net "rs2_out", 31 0, L_00000210401fa890;  alias, 1 drivers
v00000210401610d0_0 .net "store_rs2_forward", 1 0, L_0000021040193320;  alias, 1 drivers
L_000002104018de20 .functor MUXZ 32, v0000021040161530_0, L_0000021040195fd0, v0000021040162d90_0, C4<>;
S_000002103ff18230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002103ff5ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000210400e98b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021040194520 .functor NOT 1, L_000002104018c520, C4<0>, C4<0>, C4<0>;
L_00000210401958d0 .functor NOT 1, L_000002104018e320, C4<0>, C4<0>, C4<0>;
L_0000021040195400 .functor NOT 1, L_000002104018d600, C4<0>, C4<0>, C4<0>;
L_00000210401954e0 .functor NOT 1, L_000002104018ce80, C4<0>, C4<0>, C4<0>;
L_00000210401946e0 .functor AND 32, L_0000021040194440, v0000021040162750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021040194750 .functor AND 32, L_0000021040194600, L_00000210401fbb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401947c0 .functor OR 32, L_00000210401946e0, L_0000021040194750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021040195a20 .functor AND 32, L_0000021040195470, v0000021040153c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021040195a90 .functor OR 32, L_00000210401947c0, L_0000021040195a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021040196040 .functor AND 32, L_0000021040195550, L_000002104018ca20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021040195fd0 .functor OR 32, L_0000021040195a90, L_0000021040196040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021040155100_0 .net *"_ivl_1", 0 0, L_000002104018c520;  1 drivers
v0000021040155420_0 .net *"_ivl_13", 0 0, L_000002104018d600;  1 drivers
v00000210401551a0_0 .net *"_ivl_14", 0 0, L_0000021040195400;  1 drivers
v00000210401554c0_0 .net *"_ivl_19", 0 0, L_000002104018c840;  1 drivers
v0000021040155560_0 .net *"_ivl_2", 0 0, L_0000021040194520;  1 drivers
v000002104015e0d0_0 .net *"_ivl_23", 0 0, L_000002104018d740;  1 drivers
v000002104015d590_0 .net *"_ivl_27", 0 0, L_000002104018ce80;  1 drivers
v000002104015e3f0_0 .net *"_ivl_28", 0 0, L_00000210401954e0;  1 drivers
v000002104015e170_0 .net *"_ivl_33", 0 0, L_000002104018cac0;  1 drivers
v000002104015e490_0 .net *"_ivl_37", 0 0, L_000002104018d920;  1 drivers
v000002104015e530_0 .net *"_ivl_40", 31 0, L_00000210401946e0;  1 drivers
v000002104015d310_0 .net *"_ivl_42", 31 0, L_0000021040194750;  1 drivers
v000002104015dd10_0 .net *"_ivl_44", 31 0, L_00000210401947c0;  1 drivers
v000002104015db30_0 .net *"_ivl_46", 31 0, L_0000021040195a20;  1 drivers
v000002104015d6d0_0 .net *"_ivl_48", 31 0, L_0000021040195a90;  1 drivers
v000002104015d950_0 .net *"_ivl_50", 31 0, L_0000021040196040;  1 drivers
v000002104015d1d0_0 .net *"_ivl_7", 0 0, L_000002104018e320;  1 drivers
v000002104015d770_0 .net *"_ivl_8", 0 0, L_00000210401958d0;  1 drivers
v000002104015df90_0 .net "ina", 31 0, v0000021040162750_0;  alias, 1 drivers
v000002104015e210_0 .net "inb", 31 0, L_00000210401fbb60;  alias, 1 drivers
v000002104015d810_0 .net "inc", 31 0, v0000021040153c10_0;  alias, 1 drivers
v000002104015e2b0_0 .net "ind", 31 0, L_000002104018ca20;  alias, 1 drivers
v000002104015e5d0_0 .net "out", 31 0, L_0000021040195fd0;  alias, 1 drivers
v000002104015e350_0 .net "s0", 31 0, L_0000021040194440;  1 drivers
v000002104015dbd0_0 .net "s1", 31 0, L_0000021040194600;  1 drivers
v000002104015d4f0_0 .net "s2", 31 0, L_0000021040195470;  1 drivers
v000002104015d630_0 .net "s3", 31 0, L_0000021040195550;  1 drivers
v000002104015d090_0 .net "sel", 1 0, L_0000021040190800;  alias, 1 drivers
L_000002104018c520 .part L_0000021040190800, 1, 1;
LS_000002104018d2e0_0_0 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_4 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_8 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_12 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_16 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_20 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_24 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_0_28 .concat [ 1 1 1 1], L_0000021040194520, L_0000021040194520, L_0000021040194520, L_0000021040194520;
LS_000002104018d2e0_1_0 .concat [ 4 4 4 4], LS_000002104018d2e0_0_0, LS_000002104018d2e0_0_4, LS_000002104018d2e0_0_8, LS_000002104018d2e0_0_12;
LS_000002104018d2e0_1_4 .concat [ 4 4 4 4], LS_000002104018d2e0_0_16, LS_000002104018d2e0_0_20, LS_000002104018d2e0_0_24, LS_000002104018d2e0_0_28;
L_000002104018d2e0 .concat [ 16 16 0 0], LS_000002104018d2e0_1_0, LS_000002104018d2e0_1_4;
L_000002104018e320 .part L_0000021040190800, 0, 1;
LS_000002104018e3c0_0_0 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_4 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_8 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_12 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_16 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_20 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_24 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_0_28 .concat [ 1 1 1 1], L_00000210401958d0, L_00000210401958d0, L_00000210401958d0, L_00000210401958d0;
LS_000002104018e3c0_1_0 .concat [ 4 4 4 4], LS_000002104018e3c0_0_0, LS_000002104018e3c0_0_4, LS_000002104018e3c0_0_8, LS_000002104018e3c0_0_12;
LS_000002104018e3c0_1_4 .concat [ 4 4 4 4], LS_000002104018e3c0_0_16, LS_000002104018e3c0_0_20, LS_000002104018e3c0_0_24, LS_000002104018e3c0_0_28;
L_000002104018e3c0 .concat [ 16 16 0 0], LS_000002104018e3c0_1_0, LS_000002104018e3c0_1_4;
L_000002104018d600 .part L_0000021040190800, 1, 1;
LS_000002104018e1e0_0_0 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_4 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_8 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_12 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_16 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_20 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_24 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_0_28 .concat [ 1 1 1 1], L_0000021040195400, L_0000021040195400, L_0000021040195400, L_0000021040195400;
LS_000002104018e1e0_1_0 .concat [ 4 4 4 4], LS_000002104018e1e0_0_0, LS_000002104018e1e0_0_4, LS_000002104018e1e0_0_8, LS_000002104018e1e0_0_12;
LS_000002104018e1e0_1_4 .concat [ 4 4 4 4], LS_000002104018e1e0_0_16, LS_000002104018e1e0_0_20, LS_000002104018e1e0_0_24, LS_000002104018e1e0_0_28;
L_000002104018e1e0 .concat [ 16 16 0 0], LS_000002104018e1e0_1_0, LS_000002104018e1e0_1_4;
L_000002104018c840 .part L_0000021040190800, 0, 1;
LS_000002104018e000_0_0 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_4 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_8 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_12 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_16 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_20 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_24 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_0_28 .concat [ 1 1 1 1], L_000002104018c840, L_000002104018c840, L_000002104018c840, L_000002104018c840;
LS_000002104018e000_1_0 .concat [ 4 4 4 4], LS_000002104018e000_0_0, LS_000002104018e000_0_4, LS_000002104018e000_0_8, LS_000002104018e000_0_12;
LS_000002104018e000_1_4 .concat [ 4 4 4 4], LS_000002104018e000_0_16, LS_000002104018e000_0_20, LS_000002104018e000_0_24, LS_000002104018e000_0_28;
L_000002104018e000 .concat [ 16 16 0 0], LS_000002104018e000_1_0, LS_000002104018e000_1_4;
L_000002104018d740 .part L_0000021040190800, 1, 1;
LS_000002104018e140_0_0 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_4 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_8 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_12 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_16 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_20 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_24 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_0_28 .concat [ 1 1 1 1], L_000002104018d740, L_000002104018d740, L_000002104018d740, L_000002104018d740;
LS_000002104018e140_1_0 .concat [ 4 4 4 4], LS_000002104018e140_0_0, LS_000002104018e140_0_4, LS_000002104018e140_0_8, LS_000002104018e140_0_12;
LS_000002104018e140_1_4 .concat [ 4 4 4 4], LS_000002104018e140_0_16, LS_000002104018e140_0_20, LS_000002104018e140_0_24, LS_000002104018e140_0_28;
L_000002104018e140 .concat [ 16 16 0 0], LS_000002104018e140_1_0, LS_000002104018e140_1_4;
L_000002104018ce80 .part L_0000021040190800, 0, 1;
LS_000002104018d060_0_0 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_4 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_8 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_12 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_16 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_20 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_24 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_0_28 .concat [ 1 1 1 1], L_00000210401954e0, L_00000210401954e0, L_00000210401954e0, L_00000210401954e0;
LS_000002104018d060_1_0 .concat [ 4 4 4 4], LS_000002104018d060_0_0, LS_000002104018d060_0_4, LS_000002104018d060_0_8, LS_000002104018d060_0_12;
LS_000002104018d060_1_4 .concat [ 4 4 4 4], LS_000002104018d060_0_16, LS_000002104018d060_0_20, LS_000002104018d060_0_24, LS_000002104018d060_0_28;
L_000002104018d060 .concat [ 16 16 0 0], LS_000002104018d060_1_0, LS_000002104018d060_1_4;
L_000002104018cac0 .part L_0000021040190800, 1, 1;
LS_000002104018e460_0_0 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_4 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_8 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_12 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_16 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_20 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_24 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_0_28 .concat [ 1 1 1 1], L_000002104018cac0, L_000002104018cac0, L_000002104018cac0, L_000002104018cac0;
LS_000002104018e460_1_0 .concat [ 4 4 4 4], LS_000002104018e460_0_0, LS_000002104018e460_0_4, LS_000002104018e460_0_8, LS_000002104018e460_0_12;
LS_000002104018e460_1_4 .concat [ 4 4 4 4], LS_000002104018e460_0_16, LS_000002104018e460_0_20, LS_000002104018e460_0_24, LS_000002104018e460_0_28;
L_000002104018e460 .concat [ 16 16 0 0], LS_000002104018e460_1_0, LS_000002104018e460_1_4;
L_000002104018d920 .part L_0000021040190800, 0, 1;
LS_000002104018c700_0_0 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_4 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_8 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_12 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_16 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_20 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_24 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_0_28 .concat [ 1 1 1 1], L_000002104018d920, L_000002104018d920, L_000002104018d920, L_000002104018d920;
LS_000002104018c700_1_0 .concat [ 4 4 4 4], LS_000002104018c700_0_0, LS_000002104018c700_0_4, LS_000002104018c700_0_8, LS_000002104018c700_0_12;
LS_000002104018c700_1_4 .concat [ 4 4 4 4], LS_000002104018c700_0_16, LS_000002104018c700_0_20, LS_000002104018c700_0_24, LS_000002104018c700_0_28;
L_000002104018c700 .concat [ 16 16 0 0], LS_000002104018c700_1_0, LS_000002104018c700_1_4;
S_000002103ff183c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002103ff18230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021040194440 .functor AND 32, L_000002104018d2e0, L_000002104018e3c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000210401575e0_0 .net "in1", 31 0, L_000002104018d2e0;  1 drivers
v0000021040156500_0 .net "in2", 31 0, L_000002104018e3c0;  1 drivers
v0000021040156640_0 .net "out", 31 0, L_0000021040194440;  alias, 1 drivers
S_000002103ff51570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002103ff18230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021040194600 .functor AND 32, L_000002104018e1e0, L_000002104018e000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021040156780_0 .net "in1", 31 0, L_000002104018e1e0;  1 drivers
v0000021040156820_0 .net "in2", 31 0, L_000002104018e000;  1 drivers
v0000021040156dc0_0 .net "out", 31 0, L_0000021040194600;  alias, 1 drivers
S_000002103ff51700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002103ff18230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021040195470 .functor AND 32, L_000002104018e140, L_000002104018d060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000210401568c0_0 .net "in1", 31 0, L_000002104018e140;  1 drivers
v0000021040156a00_0 .net "in2", 31 0, L_000002104018d060;  1 drivers
v0000021040156be0_0 .net "out", 31 0, L_0000021040195470;  alias, 1 drivers
S_000002104015a3b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002103ff18230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021040195550 .functor AND 32, L_000002104018e460, L_000002104018c700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021040156e60_0 .net "in1", 31 0, L_000002104018e460;  1 drivers
v0000021040156f00_0 .net "in2", 31 0, L_000002104018c700;  1 drivers
v0000021040155060_0 .net "out", 31 0, L_0000021040195550;  alias, 1 drivers
S_000002104015a220 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002103ff5ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000210400ea570 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021040195ef0 .functor NOT 1, L_000002104018c8e0, C4<0>, C4<0>, C4<0>;
L_0000021040196200 .functor NOT 1, L_000002104018c660, C4<0>, C4<0>, C4<0>;
L_0000021040196120 .functor NOT 1, L_000002104018d880, C4<0>, C4<0>, C4<0>;
L_00000210400d0b10 .functor NOT 1, L_000002104018c5c0, C4<0>, C4<0>, C4<0>;
L_00000210401fb460 .functor AND 32, L_00000210401960b0, v0000021040161710_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fadd0 .functor AND 32, L_0000021040195f60, L_00000210401fbb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fa9e0 .functor OR 32, L_00000210401fb460, L_00000210401fadd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210401faba0 .functor AND 32, L_0000021040196190, v0000021040153c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fb070 .functor OR 32, L_00000210401fa9e0, L_00000210401faba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210401fb5b0 .functor AND 32, L_00000210401fb850, L_000002104018ca20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fac10 .functor OR 32, L_00000210401fb070, L_00000210401fb5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104015d3b0_0 .net *"_ivl_1", 0 0, L_000002104018c8e0;  1 drivers
v000002104015d450_0 .net *"_ivl_13", 0 0, L_000002104018d880;  1 drivers
v000002104015b970_0 .net *"_ivl_14", 0 0, L_0000021040196120;  1 drivers
v000002104015a930_0 .net *"_ivl_19", 0 0, L_000002104018d420;  1 drivers
v000002104015c9b0_0 .net *"_ivl_2", 0 0, L_0000021040195ef0;  1 drivers
v000002104015b290_0 .net *"_ivl_23", 0 0, L_000002104018c3e0;  1 drivers
v000002104015ca50_0 .net *"_ivl_27", 0 0, L_000002104018c5c0;  1 drivers
v000002104015aed0_0 .net *"_ivl_28", 0 0, L_00000210400d0b10;  1 drivers
v000002104015c7d0_0 .net *"_ivl_33", 0 0, L_000002104018bee0;  1 drivers
v000002104015ba10_0 .net *"_ivl_37", 0 0, L_000002104018d9c0;  1 drivers
v000002104015caf0_0 .net *"_ivl_40", 31 0, L_00000210401fb460;  1 drivers
v000002104015b790_0 .net *"_ivl_42", 31 0, L_00000210401fadd0;  1 drivers
v000002104015b5b0_0 .net *"_ivl_44", 31 0, L_00000210401fa9e0;  1 drivers
v000002104015bb50_0 .net *"_ivl_46", 31 0, L_00000210401faba0;  1 drivers
v000002104015abb0_0 .net *"_ivl_48", 31 0, L_00000210401fb070;  1 drivers
v000002104015cb90_0 .net *"_ivl_50", 31 0, L_00000210401fb5b0;  1 drivers
v000002104015b510_0 .net *"_ivl_7", 0 0, L_000002104018c660;  1 drivers
v000002104015b650_0 .net *"_ivl_8", 0 0, L_0000021040196200;  1 drivers
v000002104015bf10_0 .net "ina", 31 0, v0000021040161710_0;  alias, 1 drivers
v000002104015cc30_0 .net "inb", 31 0, L_00000210401fbb60;  alias, 1 drivers
v000002104015ac50_0 .net "inc", 31 0, v0000021040153c10_0;  alias, 1 drivers
v000002104015c5f0_0 .net "ind", 31 0, L_000002104018ca20;  alias, 1 drivers
v000002104015b150_0 .net "out", 31 0, L_00000210401fac10;  alias, 1 drivers
v000002104015a7f0_0 .net "s0", 31 0, L_00000210401960b0;  1 drivers
v000002104015ab10_0 .net "s1", 31 0, L_0000021040195f60;  1 drivers
v000002104015ce10_0 .net "s2", 31 0, L_0000021040196190;  1 drivers
v000002104015bab0_0 .net "s3", 31 0, L_00000210401fb850;  1 drivers
v000002104015af70_0 .net "sel", 1 0, L_0000021040192740;  alias, 1 drivers
L_000002104018c8e0 .part L_0000021040192740, 1, 1;
LS_000002104018e280_0_0 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_4 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_8 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_12 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_16 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_20 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_24 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_0_28 .concat [ 1 1 1 1], L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0, L_0000021040195ef0;
LS_000002104018e280_1_0 .concat [ 4 4 4 4], LS_000002104018e280_0_0, LS_000002104018e280_0_4, LS_000002104018e280_0_8, LS_000002104018e280_0_12;
LS_000002104018e280_1_4 .concat [ 4 4 4 4], LS_000002104018e280_0_16, LS_000002104018e280_0_20, LS_000002104018e280_0_24, LS_000002104018e280_0_28;
L_000002104018e280 .concat [ 16 16 0 0], LS_000002104018e280_1_0, LS_000002104018e280_1_4;
L_000002104018c660 .part L_0000021040192740, 0, 1;
LS_000002104018e640_0_0 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_4 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_8 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_12 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_16 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_20 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_24 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_0_28 .concat [ 1 1 1 1], L_0000021040196200, L_0000021040196200, L_0000021040196200, L_0000021040196200;
LS_000002104018e640_1_0 .concat [ 4 4 4 4], LS_000002104018e640_0_0, LS_000002104018e640_0_4, LS_000002104018e640_0_8, LS_000002104018e640_0_12;
LS_000002104018e640_1_4 .concat [ 4 4 4 4], LS_000002104018e640_0_16, LS_000002104018e640_0_20, LS_000002104018e640_0_24, LS_000002104018e640_0_28;
L_000002104018e640 .concat [ 16 16 0 0], LS_000002104018e640_1_0, LS_000002104018e640_1_4;
L_000002104018d880 .part L_0000021040192740, 1, 1;
LS_000002104018e5a0_0_0 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_4 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_8 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_12 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_16 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_20 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_24 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_0_28 .concat [ 1 1 1 1], L_0000021040196120, L_0000021040196120, L_0000021040196120, L_0000021040196120;
LS_000002104018e5a0_1_0 .concat [ 4 4 4 4], LS_000002104018e5a0_0_0, LS_000002104018e5a0_0_4, LS_000002104018e5a0_0_8, LS_000002104018e5a0_0_12;
LS_000002104018e5a0_1_4 .concat [ 4 4 4 4], LS_000002104018e5a0_0_16, LS_000002104018e5a0_0_20, LS_000002104018e5a0_0_24, LS_000002104018e5a0_0_28;
L_000002104018e5a0 .concat [ 16 16 0 0], LS_000002104018e5a0_1_0, LS_000002104018e5a0_1_4;
L_000002104018d420 .part L_0000021040192740, 0, 1;
LS_000002104018db00_0_0 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_4 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_8 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_12 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_16 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_20 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_24 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_0_28 .concat [ 1 1 1 1], L_000002104018d420, L_000002104018d420, L_000002104018d420, L_000002104018d420;
LS_000002104018db00_1_0 .concat [ 4 4 4 4], LS_000002104018db00_0_0, LS_000002104018db00_0_4, LS_000002104018db00_0_8, LS_000002104018db00_0_12;
LS_000002104018db00_1_4 .concat [ 4 4 4 4], LS_000002104018db00_0_16, LS_000002104018db00_0_20, LS_000002104018db00_0_24, LS_000002104018db00_0_28;
L_000002104018db00 .concat [ 16 16 0 0], LS_000002104018db00_1_0, LS_000002104018db00_1_4;
L_000002104018c3e0 .part L_0000021040192740, 1, 1;
LS_000002104018cca0_0_0 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_4 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_8 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_12 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_16 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_20 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_24 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_0_28 .concat [ 1 1 1 1], L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0, L_000002104018c3e0;
LS_000002104018cca0_1_0 .concat [ 4 4 4 4], LS_000002104018cca0_0_0, LS_000002104018cca0_0_4, LS_000002104018cca0_0_8, LS_000002104018cca0_0_12;
LS_000002104018cca0_1_4 .concat [ 4 4 4 4], LS_000002104018cca0_0_16, LS_000002104018cca0_0_20, LS_000002104018cca0_0_24, LS_000002104018cca0_0_28;
L_000002104018cca0 .concat [ 16 16 0 0], LS_000002104018cca0_1_0, LS_000002104018cca0_1_4;
L_000002104018c5c0 .part L_0000021040192740, 0, 1;
LS_000002104018e500_0_0 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_4 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_8 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_12 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_16 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_20 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_24 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_0_28 .concat [ 1 1 1 1], L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10, L_00000210400d0b10;
LS_000002104018e500_1_0 .concat [ 4 4 4 4], LS_000002104018e500_0_0, LS_000002104018e500_0_4, LS_000002104018e500_0_8, LS_000002104018e500_0_12;
LS_000002104018e500_1_4 .concat [ 4 4 4 4], LS_000002104018e500_0_16, LS_000002104018e500_0_20, LS_000002104018e500_0_24, LS_000002104018e500_0_28;
L_000002104018e500 .concat [ 16 16 0 0], LS_000002104018e500_1_0, LS_000002104018e500_1_4;
L_000002104018bee0 .part L_0000021040192740, 1, 1;
LS_000002104018d560_0_0 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_4 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_8 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_12 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_16 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_20 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_24 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_0_28 .concat [ 1 1 1 1], L_000002104018bee0, L_000002104018bee0, L_000002104018bee0, L_000002104018bee0;
LS_000002104018d560_1_0 .concat [ 4 4 4 4], LS_000002104018d560_0_0, LS_000002104018d560_0_4, LS_000002104018d560_0_8, LS_000002104018d560_0_12;
LS_000002104018d560_1_4 .concat [ 4 4 4 4], LS_000002104018d560_0_16, LS_000002104018d560_0_20, LS_000002104018d560_0_24, LS_000002104018d560_0_28;
L_000002104018d560 .concat [ 16 16 0 0], LS_000002104018d560_1_0, LS_000002104018d560_1_4;
L_000002104018d9c0 .part L_0000021040192740, 0, 1;
LS_000002104018bf80_0_0 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_4 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_8 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_12 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_16 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_20 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_24 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_0_28 .concat [ 1 1 1 1], L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0, L_000002104018d9c0;
LS_000002104018bf80_1_0 .concat [ 4 4 4 4], LS_000002104018bf80_0_0, LS_000002104018bf80_0_4, LS_000002104018bf80_0_8, LS_000002104018bf80_0_12;
LS_000002104018bf80_1_4 .concat [ 4 4 4 4], LS_000002104018bf80_0_16, LS_000002104018bf80_0_20, LS_000002104018bf80_0_24, LS_000002104018bf80_0_28;
L_000002104018bf80 .concat [ 16 16 0 0], LS_000002104018bf80_1_0, LS_000002104018bf80_1_4;
S_000002104015a090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002104015a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210401960b0 .functor AND 32, L_000002104018e280, L_000002104018e640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015d270_0 .net "in1", 31 0, L_000002104018e280;  1 drivers
v000002104015cf50_0 .net "in2", 31 0, L_000002104018e640;  1 drivers
v000002104015ddb0_0 .net "out", 31 0, L_00000210401960b0;  alias, 1 drivers
S_000002104015a540 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002104015a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021040195f60 .functor AND 32, L_000002104018e5a0, L_000002104018db00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015d8b0_0 .net "in1", 31 0, L_000002104018e5a0;  1 drivers
v000002104015de50_0 .net "in2", 31 0, L_000002104018db00;  1 drivers
v000002104015d9f0_0 .net "out", 31 0, L_0000021040195f60;  alias, 1 drivers
S_0000021040159be0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002104015a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021040196190 .functor AND 32, L_000002104018cca0, L_000002104018e500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015cff0_0 .net "in1", 31 0, L_000002104018cca0;  1 drivers
v000002104015e030_0 .net "in2", 31 0, L_000002104018e500;  1 drivers
v000002104015d130_0 .net "out", 31 0, L_0000021040196190;  alias, 1 drivers
S_0000021040159730 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002104015a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210401fb850 .functor AND 32, L_000002104018d560, L_000002104018bf80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015da90_0 .net "in1", 31 0, L_000002104018d560;  1 drivers
v000002104015dc70_0 .net "in2", 31 0, L_000002104018bf80;  1 drivers
v000002104015def0_0 .net "out", 31 0, L_00000210401fb850;  alias, 1 drivers
S_00000210401598c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002103ff5ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000210400e9cf0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000210401fa200 .functor NOT 1, L_000002104018d4c0, C4<0>, C4<0>, C4<0>;
L_00000210401fb540 .functor NOT 1, L_000002104018dba0, C4<0>, C4<0>, C4<0>;
L_00000210401fa270 .functor NOT 1, L_000002104018d380, C4<0>, C4<0>, C4<0>;
L_00000210401fa820 .functor NOT 1, L_000002104018dce0, C4<0>, C4<0>, C4<0>;
L_00000210401fa2e0 .functor AND 32, L_00000210401fa190, v0000021040162ed0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fa660 .functor AND 32, L_00000210401fb4d0, L_00000210401fbb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fb310 .functor OR 32, L_00000210401fa2e0, L_00000210401fa660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210401faf90 .functor AND 32, L_00000210401fa7b0, v0000021040153c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fac80 .functor OR 32, L_00000210401fb310, L_00000210401faf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210401fb700 .functor AND 32, L_00000210401fb620, L_000002104018ca20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fa890 .functor OR 32, L_00000210401fac80, L_00000210401fb700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104015aa70_0 .net *"_ivl_1", 0 0, L_000002104018d4c0;  1 drivers
v000002104015b8d0_0 .net *"_ivl_13", 0 0, L_000002104018d380;  1 drivers
v000002104015ceb0_0 .net *"_ivl_14", 0 0, L_00000210401fa270;  1 drivers
v000002104015b330_0 .net *"_ivl_19", 0 0, L_000002104018d6a0;  1 drivers
v000002104015a890_0 .net *"_ivl_2", 0 0, L_00000210401fa200;  1 drivers
v000002104015bc90_0 .net *"_ivl_23", 0 0, L_000002104018d7e0;  1 drivers
v000002104015c2d0_0 .net *"_ivl_27", 0 0, L_000002104018dce0;  1 drivers
v000002104015be70_0 .net *"_ivl_28", 0 0, L_00000210401fa820;  1 drivers
v000002104015acf0_0 .net *"_ivl_33", 0 0, L_000002104018dd80;  1 drivers
v000002104015c370_0 .net *"_ivl_37", 0 0, L_000002104018d1a0;  1 drivers
v000002104015c0f0_0 .net *"_ivl_40", 31 0, L_00000210401fa2e0;  1 drivers
v000002104015bfb0_0 .net *"_ivl_42", 31 0, L_00000210401fa660;  1 drivers
v000002104015b010_0 .net *"_ivl_44", 31 0, L_00000210401fb310;  1 drivers
v000002104015b470_0 .net *"_ivl_46", 31 0, L_00000210401faf90;  1 drivers
v000002104015ad90_0 .net *"_ivl_48", 31 0, L_00000210401fac80;  1 drivers
v000002104015c050_0 .net *"_ivl_50", 31 0, L_00000210401fb700;  1 drivers
v000002104015c190_0 .net *"_ivl_7", 0 0, L_000002104018dba0;  1 drivers
v000002104015b0b0_0 .net *"_ivl_8", 0 0, L_00000210401fb540;  1 drivers
v000002104015ae30_0 .net "ina", 31 0, v0000021040162ed0_0;  alias, 1 drivers
v000002104015c230_0 .net "inb", 31 0, L_00000210401fbb60;  alias, 1 drivers
v000002104015b3d0_0 .net "inc", 31 0, v0000021040153c10_0;  alias, 1 drivers
v000002104015c410_0 .net "ind", 31 0, L_000002104018ca20;  alias, 1 drivers
v000002104015c550_0 .net "out", 31 0, L_00000210401fa890;  alias, 1 drivers
v000002104015c730_0 .net "s0", 31 0, L_00000210401fa190;  1 drivers
v000002104015c870_0 .net "s1", 31 0, L_00000210401fb4d0;  1 drivers
v000002104015c910_0 .net "s2", 31 0, L_00000210401fa7b0;  1 drivers
v0000021040162930_0 .net "s3", 31 0, L_00000210401fb620;  1 drivers
v0000021040162bb0_0 .net "sel", 1 0, L_0000021040193320;  alias, 1 drivers
L_000002104018d4c0 .part L_0000021040193320, 1, 1;
LS_000002104018cf20_0_0 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_4 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_8 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_12 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_16 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_20 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_24 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_0_28 .concat [ 1 1 1 1], L_00000210401fa200, L_00000210401fa200, L_00000210401fa200, L_00000210401fa200;
LS_000002104018cf20_1_0 .concat [ 4 4 4 4], LS_000002104018cf20_0_0, LS_000002104018cf20_0_4, LS_000002104018cf20_0_8, LS_000002104018cf20_0_12;
LS_000002104018cf20_1_4 .concat [ 4 4 4 4], LS_000002104018cf20_0_16, LS_000002104018cf20_0_20, LS_000002104018cf20_0_24, LS_000002104018cf20_0_28;
L_000002104018cf20 .concat [ 16 16 0 0], LS_000002104018cf20_1_0, LS_000002104018cf20_1_4;
L_000002104018dba0 .part L_0000021040193320, 0, 1;
LS_000002104018da60_0_0 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_4 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_8 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_12 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_16 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_20 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_24 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_0_28 .concat [ 1 1 1 1], L_00000210401fb540, L_00000210401fb540, L_00000210401fb540, L_00000210401fb540;
LS_000002104018da60_1_0 .concat [ 4 4 4 4], LS_000002104018da60_0_0, LS_000002104018da60_0_4, LS_000002104018da60_0_8, LS_000002104018da60_0_12;
LS_000002104018da60_1_4 .concat [ 4 4 4 4], LS_000002104018da60_0_16, LS_000002104018da60_0_20, LS_000002104018da60_0_24, LS_000002104018da60_0_28;
L_000002104018da60 .concat [ 16 16 0 0], LS_000002104018da60_1_0, LS_000002104018da60_1_4;
L_000002104018d380 .part L_0000021040193320, 1, 1;
LS_000002104018cd40_0_0 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_4 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_8 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_12 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_16 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_20 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_24 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_0_28 .concat [ 1 1 1 1], L_00000210401fa270, L_00000210401fa270, L_00000210401fa270, L_00000210401fa270;
LS_000002104018cd40_1_0 .concat [ 4 4 4 4], LS_000002104018cd40_0_0, LS_000002104018cd40_0_4, LS_000002104018cd40_0_8, LS_000002104018cd40_0_12;
LS_000002104018cd40_1_4 .concat [ 4 4 4 4], LS_000002104018cd40_0_16, LS_000002104018cd40_0_20, LS_000002104018cd40_0_24, LS_000002104018cd40_0_28;
L_000002104018cd40 .concat [ 16 16 0 0], LS_000002104018cd40_1_0, LS_000002104018cd40_1_4;
L_000002104018d6a0 .part L_0000021040193320, 0, 1;
LS_000002104018c7a0_0_0 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_4 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_8 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_12 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_16 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_20 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_24 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_0_28 .concat [ 1 1 1 1], L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0, L_000002104018d6a0;
LS_000002104018c7a0_1_0 .concat [ 4 4 4 4], LS_000002104018c7a0_0_0, LS_000002104018c7a0_0_4, LS_000002104018c7a0_0_8, LS_000002104018c7a0_0_12;
LS_000002104018c7a0_1_4 .concat [ 4 4 4 4], LS_000002104018c7a0_0_16, LS_000002104018c7a0_0_20, LS_000002104018c7a0_0_24, LS_000002104018c7a0_0_28;
L_000002104018c7a0 .concat [ 16 16 0 0], LS_000002104018c7a0_1_0, LS_000002104018c7a0_1_4;
L_000002104018d7e0 .part L_0000021040193320, 1, 1;
LS_000002104018dc40_0_0 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_4 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_8 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_12 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_16 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_20 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_24 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_0_28 .concat [ 1 1 1 1], L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0, L_000002104018d7e0;
LS_000002104018dc40_1_0 .concat [ 4 4 4 4], LS_000002104018dc40_0_0, LS_000002104018dc40_0_4, LS_000002104018dc40_0_8, LS_000002104018dc40_0_12;
LS_000002104018dc40_1_4 .concat [ 4 4 4 4], LS_000002104018dc40_0_16, LS_000002104018dc40_0_20, LS_000002104018dc40_0_24, LS_000002104018dc40_0_28;
L_000002104018dc40 .concat [ 16 16 0 0], LS_000002104018dc40_1_0, LS_000002104018dc40_1_4;
L_000002104018dce0 .part L_0000021040193320, 0, 1;
LS_000002104018c160_0_0 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_4 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_8 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_12 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_16 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_20 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_24 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_0_28 .concat [ 1 1 1 1], L_00000210401fa820, L_00000210401fa820, L_00000210401fa820, L_00000210401fa820;
LS_000002104018c160_1_0 .concat [ 4 4 4 4], LS_000002104018c160_0_0, LS_000002104018c160_0_4, LS_000002104018c160_0_8, LS_000002104018c160_0_12;
LS_000002104018c160_1_4 .concat [ 4 4 4 4], LS_000002104018c160_0_16, LS_000002104018c160_0_20, LS_000002104018c160_0_24, LS_000002104018c160_0_28;
L_000002104018c160 .concat [ 16 16 0 0], LS_000002104018c160_1_0, LS_000002104018c160_1_4;
L_000002104018dd80 .part L_0000021040193320, 1, 1;
LS_000002104018c340_0_0 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_4 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_8 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_12 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_16 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_20 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_24 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_0_28 .concat [ 1 1 1 1], L_000002104018dd80, L_000002104018dd80, L_000002104018dd80, L_000002104018dd80;
LS_000002104018c340_1_0 .concat [ 4 4 4 4], LS_000002104018c340_0_0, LS_000002104018c340_0_4, LS_000002104018c340_0_8, LS_000002104018c340_0_12;
LS_000002104018c340_1_4 .concat [ 4 4 4 4], LS_000002104018c340_0_16, LS_000002104018c340_0_20, LS_000002104018c340_0_24, LS_000002104018c340_0_28;
L_000002104018c340 .concat [ 16 16 0 0], LS_000002104018c340_1_0, LS_000002104018c340_1_4;
L_000002104018d1a0 .part L_0000021040193320, 0, 1;
LS_000002104018d240_0_0 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_4 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_8 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_12 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_16 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_20 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_24 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_0_28 .concat [ 1 1 1 1], L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0, L_000002104018d1a0;
LS_000002104018d240_1_0 .concat [ 4 4 4 4], LS_000002104018d240_0_0, LS_000002104018d240_0_4, LS_000002104018d240_0_8, LS_000002104018d240_0_12;
LS_000002104018d240_1_4 .concat [ 4 4 4 4], LS_000002104018d240_0_16, LS_000002104018d240_0_20, LS_000002104018d240_0_24, LS_000002104018d240_0_28;
L_000002104018d240 .concat [ 16 16 0 0], LS_000002104018d240_1_0, LS_000002104018d240_1_4;
S_0000021040159a50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000210401598c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210401fa190 .functor AND 32, L_000002104018cf20, L_000002104018da60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015a750_0 .net "in1", 31 0, L_000002104018cf20;  1 drivers
v000002104015b1f0_0 .net "in2", 31 0, L_000002104018da60;  1 drivers
v000002104015ccd0_0 .net "out", 31 0, L_00000210401fa190;  alias, 1 drivers
S_0000021040159d70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000210401598c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210401fb4d0 .functor AND 32, L_000002104018cd40, L_000002104018c7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015c690_0 .net "in1", 31 0, L_000002104018cd40;  1 drivers
v000002104015cd70_0 .net "in2", 31 0, L_000002104018c7a0;  1 drivers
v000002104015b830_0 .net "out", 31 0, L_00000210401fb4d0;  alias, 1 drivers
S_0000021040159f00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000210401598c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210401fa7b0 .functor AND 32, L_000002104018dc40, L_000002104018c160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015b6f0_0 .net "in1", 31 0, L_000002104018dc40;  1 drivers
v000002104015a9d0_0 .net "in2", 31 0, L_000002104018c160;  1 drivers
v000002104015bbf0_0 .net "out", 31 0, L_00000210401fa7b0;  alias, 1 drivers
S_000002104015fec0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000210401598c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210401fb620 .functor AND 32, L_000002104018c340, L_000002104018d240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002104015bd30_0 .net "in1", 31 0, L_000002104018c340;  1 drivers
v000002104015bdd0_0 .net "in2", 31 0, L_000002104018d240;  1 drivers
v000002104015c4b0_0 .net "out", 31 0, L_00000210401fb620;  alias, 1 drivers
S_000002104015ef20 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021040164720 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021040164758 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021040164790 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210401647c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021040164800 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021040164838 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021040164870 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000210401648a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000210401648e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021040164918 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021040164950 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021040164988 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000210401649c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000210401649f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021040164a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040164a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021040164aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040164ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021040164b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021040164b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021040164b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021040164bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021040164bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021040164c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021040164c60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021040160c70_0 .var "EX1_PC", 31 0;
v0000021040161530_0 .var "EX1_PFC", 31 0;
v0000021040161710_0 .var "EX1_forward_to_B", 31 0;
v0000021040162cf0_0 .var "EX1_is_beq", 0 0;
v00000210401618f0_0 .var "EX1_is_bne", 0 0;
v0000021040162250_0 .var "EX1_is_jal", 0 0;
v0000021040162d90_0 .var "EX1_is_jr", 0 0;
v0000021040161030_0 .var "EX1_is_oper2_immed", 0 0;
v0000021040161f30_0 .var "EX1_memread", 0 0;
v00000210401617b0_0 .var "EX1_memwrite", 0 0;
v0000021040161d50_0 .var "EX1_opcode", 11 0;
v0000021040161490_0 .var "EX1_predicted", 0 0;
v0000021040162e30_0 .var "EX1_rd_ind", 4 0;
v00000210401624d0_0 .var "EX1_rd_indzero", 0 0;
v0000021040161170_0 .var "EX1_regwrite", 0 0;
v0000021040162750_0 .var "EX1_rs1", 31 0;
v0000021040162110_0 .var "EX1_rs1_ind", 4 0;
v0000021040162ed0_0 .var "EX1_rs2", 31 0;
v0000021040162890_0 .var "EX1_rs2_ind", 4 0;
v0000021040161cb0_0 .net "FLUSH", 0 0, v0000021040169c40_0;  alias, 1 drivers
v0000021040160810_0 .net "ID_PC", 31 0, v0000021040167440_0;  alias, 1 drivers
v00000210401609f0_0 .net "ID_PFC_to_EX", 31 0, L_0000021040191520;  alias, 1 drivers
v0000021040161990_0 .net "ID_forward_to_B", 31 0, L_0000021040192ce0;  alias, 1 drivers
v00000210401615d0_0 .net "ID_is_beq", 0 0, L_00000210401913e0;  alias, 1 drivers
v00000210401622f0_0 .net "ID_is_bne", 0 0, L_0000021040191480;  alias, 1 drivers
v0000021040161350_0 .net "ID_is_jal", 0 0, L_0000021040193d20;  alias, 1 drivers
v0000021040161a30_0 .net "ID_is_jr", 0 0, L_00000210401915c0;  alias, 1 drivers
v00000210401608b0_0 .net "ID_is_oper2_immed", 0 0, L_0000021040195780;  alias, 1 drivers
v0000021040162070_0 .net "ID_memread", 0 0, L_0000021040193780;  alias, 1 drivers
v0000021040162390_0 .net "ID_memwrite", 0 0, L_00000210401938c0;  alias, 1 drivers
v0000021040161ad0_0 .net "ID_opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
v0000021040161b70_0 .net "ID_predicted", 0 0, v00000210401685c0_0;  alias, 1 drivers
v0000021040160d10_0 .net "ID_rd_ind", 4 0, v00000210401811d0_0;  alias, 1 drivers
v0000021040161df0_0 .net "ID_rd_indzero", 0 0, L_0000021040193a00;  1 drivers
v0000021040161e90_0 .net "ID_regwrite", 0 0, L_00000210401936e0;  alias, 1 drivers
v0000021040161fd0_0 .net "ID_rs1", 31 0, v000002104016cee0_0;  alias, 1 drivers
v00000210401621b0_0 .net "ID_rs1_ind", 4 0, v00000210401814f0_0;  alias, 1 drivers
v0000021040162430_0 .net "ID_rs2", 31 0, v000002104016d160_0;  alias, 1 drivers
v0000021040162610_0 .net "ID_rs2_ind", 4 0, v0000021040181590_0;  alias, 1 drivers
v00000210401626b0_0 .net "clk", 0 0, L_0000021040194e50;  1 drivers
v0000021040160b30_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
E_00000210400e9d30 .event posedge, v0000021040153cb0_0, v00000210401626b0_0;
S_000002104015e750 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021040164ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021040164cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021040164d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021040164d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021040164d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021040164db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021040164df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021040164e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021040164e60 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021040164e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021040164ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021040164f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021040164f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021040164f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021040164fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040164fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021040165020 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040165058 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021040165090 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000210401650c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021040165100 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021040165138 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021040165170 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000210401651a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000210401651e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021040160bd0_0 .net "EX1_ALU_OPER1", 31 0, L_0000021040195fd0;  alias, 1 drivers
v0000021040160db0_0 .net "EX1_ALU_OPER2", 31 0, L_00000210401fac10;  alias, 1 drivers
v0000021040160e50_0 .net "EX1_PC", 31 0, v0000021040160c70_0;  alias, 1 drivers
v0000021040160ef0_0 .net "EX1_PFC_to_IF", 31 0, L_000002104018de20;  alias, 1 drivers
v0000021040160f90_0 .net "EX1_forward_to_B", 31 0, v0000021040161710_0;  alias, 1 drivers
v00000210401640f0_0 .net "EX1_is_beq", 0 0, v0000021040162cf0_0;  alias, 1 drivers
v00000210401638d0_0 .net "EX1_is_bne", 0 0, v00000210401618f0_0;  alias, 1 drivers
v0000021040164370_0 .net "EX1_is_jal", 0 0, v0000021040162250_0;  alias, 1 drivers
v0000021040164410_0 .net "EX1_is_jr", 0 0, v0000021040162d90_0;  alias, 1 drivers
v00000210401644b0_0 .net "EX1_is_oper2_immed", 0 0, v0000021040161030_0;  alias, 1 drivers
v0000021040163470_0 .net "EX1_memread", 0 0, v0000021040161f30_0;  alias, 1 drivers
v0000021040163790_0 .net "EX1_memwrite", 0 0, v00000210401617b0_0;  alias, 1 drivers
v0000021040164550_0 .net "EX1_opcode", 11 0, v0000021040161d50_0;  alias, 1 drivers
v00000210401636f0_0 .net "EX1_predicted", 0 0, v0000021040161490_0;  alias, 1 drivers
v0000021040163150_0 .net "EX1_rd_ind", 4 0, v0000021040162e30_0;  alias, 1 drivers
v0000021040164230_0 .net "EX1_rd_indzero", 0 0, v00000210401624d0_0;  alias, 1 drivers
v00000210401630b0_0 .net "EX1_regwrite", 0 0, v0000021040161170_0;  alias, 1 drivers
v0000021040163970_0 .net "EX1_rs1", 31 0, v0000021040162750_0;  alias, 1 drivers
v0000021040163d30_0 .net "EX1_rs1_ind", 4 0, v0000021040162110_0;  alias, 1 drivers
v00000210401642d0_0 .net "EX1_rs2_ind", 4 0, v0000021040162890_0;  alias, 1 drivers
v00000210401645f0_0 .net "EX1_rs2_out", 31 0, L_00000210401fa890;  alias, 1 drivers
v00000210401631f0_0 .var "EX2_ALU_OPER1", 31 0;
v0000021040163bf0_0 .var "EX2_ALU_OPER2", 31 0;
v0000021040163650_0 .var "EX2_PC", 31 0;
v0000021040163a10_0 .var "EX2_PFC_to_IF", 31 0;
v0000021040163830_0 .var "EX2_forward_to_B", 31 0;
v0000021040164190_0 .var "EX2_is_beq", 0 0;
v0000021040163290_0 .var "EX2_is_bne", 0 0;
v0000021040163330_0 .var "EX2_is_jal", 0 0;
v0000021040163dd0_0 .var "EX2_is_jr", 0 0;
v0000021040163ab0_0 .var "EX2_is_oper2_immed", 0 0;
v0000021040162f70_0 .var "EX2_memread", 0 0;
v0000021040163010_0 .var "EX2_memwrite", 0 0;
v00000210401633d0_0 .var "EX2_opcode", 11 0;
v0000021040163b50_0 .var "EX2_predicted", 0 0;
v0000021040163c90_0 .var "EX2_rd_ind", 4 0;
v0000021040163f10_0 .var "EX2_rd_indzero", 0 0;
v0000021040163fb0_0 .var "EX2_regwrite", 0 0;
v0000021040163510_0 .var "EX2_rs1", 31 0;
v0000021040163e70_0 .var "EX2_rs1_ind", 4 0;
v0000021040164050_0 .var "EX2_rs2_ind", 4 0;
v00000210401635b0_0 .var "EX2_rs2_out", 31 0;
v00000210401683e0_0 .net "FLUSH", 0 0, v0000021040168020_0;  alias, 1 drivers
v0000021040168f20_0 .net "clk", 0 0, L_00000210401fb690;  1 drivers
v0000021040168840_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
E_00000210400ea4f0 .event posedge, v0000021040153cb0_0, v0000021040168f20_0;
S_00000210401601e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002104016d230 .param/l "add" 0 9 6, C4<000000100000>;
P_000002104016d268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002104016d2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002104016d2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002104016d310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002104016d348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002104016d380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002104016d3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002104016d3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002104016d428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002104016d460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002104016d498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002104016d4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002104016d508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002104016d540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002104016d578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002104016d5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002104016d5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002104016d620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002104016d658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002104016d690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002104016d6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002104016d700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002104016d738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002104016d770 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210401948a0 .functor OR 1, L_00000210401913e0, L_0000021040191480, C4<0>, C4<0>;
L_0000021040195630 .functor AND 1, L_00000210401948a0, L_0000021040195160, C4<1>, C4<1>;
L_0000021040195d30 .functor OR 1, L_00000210401913e0, L_0000021040191480, C4<0>, C4<0>;
L_0000021040195860 .functor AND 1, L_0000021040195d30, L_0000021040195160, C4<1>, C4<1>;
L_0000021040194910 .functor OR 1, L_00000210401913e0, L_0000021040191480, C4<0>, C4<0>;
L_0000021040194bb0 .functor AND 1, L_0000021040194910, v00000210401685c0_0, C4<1>, C4<1>;
v00000210401660e0_0 .net "EX1_memread", 0 0, v0000021040161f30_0;  alias, 1 drivers
v00000210401674e0_0 .net "EX1_opcode", 11 0, v0000021040161d50_0;  alias, 1 drivers
v0000021040166540_0 .net "EX1_rd_ind", 4 0, v0000021040162e30_0;  alias, 1 drivers
v0000021040166ae0_0 .net "EX1_rd_indzero", 0 0, v00000210401624d0_0;  alias, 1 drivers
v0000021040167580_0 .net "EX2_memread", 0 0, v0000021040162f70_0;  alias, 1 drivers
v0000021040165b40_0 .net "EX2_opcode", 11 0, v00000210401633d0_0;  alias, 1 drivers
v0000021040166a40_0 .net "EX2_rd_ind", 4 0, v0000021040163c90_0;  alias, 1 drivers
v00000210401656e0_0 .net "EX2_rd_indzero", 0 0, v0000021040163f10_0;  alias, 1 drivers
v00000210401665e0_0 .net "ID_EX1_flush", 0 0, v0000021040169c40_0;  alias, 1 drivers
v00000210401669a0_0 .net "ID_EX2_flush", 0 0, v0000021040168020_0;  alias, 1 drivers
v0000021040166900_0 .net "ID_is_beq", 0 0, L_00000210401913e0;  alias, 1 drivers
v0000021040166400_0 .net "ID_is_bne", 0 0, L_0000021040191480;  alias, 1 drivers
v0000021040166fe0_0 .net "ID_is_j", 0 0, L_0000021040193820;  alias, 1 drivers
v0000021040165c80_0 .net "ID_is_jal", 0 0, L_0000021040193d20;  alias, 1 drivers
v0000021040167260_0 .net "ID_is_jr", 0 0, L_00000210401915c0;  alias, 1 drivers
v00000210401655a0_0 .net "ID_opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
v0000021040165640_0 .net "ID_rs1_ind", 4 0, v00000210401814f0_0;  alias, 1 drivers
v00000210401679e0_0 .net "ID_rs2_ind", 4 0, v0000021040181590_0;  alias, 1 drivers
v0000021040165460_0 .net "IF_ID_flush", 0 0, v000002104016c260_0;  alias, 1 drivers
v0000021040165be0_0 .net "IF_ID_write", 0 0, v000002104016c760_0;  alias, 1 drivers
v0000021040166720_0 .net "PC_src", 2 0, L_0000021040192ec0;  alias, 1 drivers
v0000021040165dc0_0 .net "PFC_to_EX", 31 0, L_0000021040191520;  alias, 1 drivers
v0000021040167620_0 .net "PFC_to_IF", 31 0, L_0000021040193280;  alias, 1 drivers
v0000021040165a00_0 .net "WB_rd_ind", 4 0, v000002104017cef0_0;  alias, 1 drivers
v0000021040167300_0 .net "Wrong_prediction", 0 0, L_00000210401fbd20;  alias, 1 drivers
v00000210401678a0_0 .net *"_ivl_11", 0 0, L_0000021040195860;  1 drivers
v0000021040166680_0 .net *"_ivl_13", 9 0, L_0000021040192380;  1 drivers
v0000021040167080_0 .net *"_ivl_15", 9 0, L_0000021040191b60;  1 drivers
v0000021040167120_0 .net *"_ivl_16", 9 0, L_0000021040191d40;  1 drivers
v0000021040165d20_0 .net *"_ivl_19", 9 0, L_0000021040192240;  1 drivers
v00000210401667c0_0 .net *"_ivl_20", 9 0, L_0000021040191c00;  1 drivers
v0000021040165780_0 .net *"_ivl_25", 0 0, L_0000021040194910;  1 drivers
v0000021040165e60_0 .net *"_ivl_27", 0 0, L_0000021040194bb0;  1 drivers
v0000021040165fa0_0 .net *"_ivl_29", 9 0, L_00000210401912a0;  1 drivers
v0000021040167800_0 .net *"_ivl_3", 0 0, L_00000210401948a0;  1 drivers
L_00000210401b01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021040165f00_0 .net/2u *"_ivl_30", 9 0, L_00000210401b01f0;  1 drivers
v0000021040166040_0 .net *"_ivl_32", 9 0, L_00000210401926a0;  1 drivers
v0000021040166860_0 .net *"_ivl_35", 9 0, L_0000021040191f20;  1 drivers
v0000021040166b80_0 .net *"_ivl_37", 9 0, L_0000021040192420;  1 drivers
v0000021040165aa0_0 .net *"_ivl_38", 9 0, L_00000210401924c0;  1 drivers
v0000021040166180_0 .net *"_ivl_40", 9 0, L_0000021040191160;  1 drivers
L_00000210401b0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021040165320_0 .net/2s *"_ivl_45", 21 0, L_00000210401b0238;  1 drivers
L_00000210401b0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021040165820_0 .net/2s *"_ivl_50", 21 0, L_00000210401b0280;  1 drivers
v0000021040167940_0 .net *"_ivl_9", 0 0, L_0000021040195d30;  1 drivers
v0000021040165500_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v0000021040166c20_0 .net "forward_to_B", 31 0, L_0000021040192ce0;  alias, 1 drivers
v0000021040166220_0 .net "imm", 31 0, v000002104016a3c0_0;  1 drivers
v0000021040166cc0_0 .net "inst", 31 0, v0000021040165960_0;  alias, 1 drivers
v00000210401662c0_0 .net "is_branch_and_taken", 0 0, L_0000021040195630;  alias, 1 drivers
v00000210401676c0_0 .net "is_oper2_immed", 0 0, L_0000021040195780;  alias, 1 drivers
v0000021040166360_0 .net "mem_read", 0 0, L_0000021040193780;  alias, 1 drivers
v00000210401664a0_0 .net "mem_write", 0 0, L_00000210401938c0;  alias, 1 drivers
v0000021040166d60_0 .net "pc", 31 0, v0000021040167440_0;  alias, 1 drivers
v0000021040166e00_0 .net "pc_write", 0 0, v000002104016b220_0;  alias, 1 drivers
v00000210401671c0_0 .net "predicted", 0 0, L_0000021040195160;  1 drivers
v00000210401673a0_0 .net "predicted_to_EX", 0 0, v00000210401685c0_0;  alias, 1 drivers
v0000021040165280_0 .net "reg_write", 0 0, L_00000210401936e0;  alias, 1 drivers
v00000210401653c0_0 .net "reg_write_from_wb", 0 0, v000002104017e250_0;  alias, 1 drivers
v0000021040167760_0 .net "rs1", 31 0, v000002104016cee0_0;  alias, 1 drivers
v00000210401658c0_0 .net "rs2", 31 0, v000002104016d160_0;  alias, 1 drivers
v0000021040166ea0_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
v0000021040166f40_0 .net "wr_reg_data", 31 0, L_00000210401fbb60;  alias, 1 drivers
L_0000021040192ce0 .functor MUXZ 32, v000002104016d160_0, v000002104016a3c0_0, L_0000021040195780, C4<>;
L_0000021040192380 .part v0000021040167440_0, 0, 10;
L_0000021040191b60 .part v0000021040165960_0, 0, 10;
L_0000021040191d40 .arith/sum 10, L_0000021040192380, L_0000021040191b60;
L_0000021040192240 .part v0000021040165960_0, 0, 10;
L_0000021040191c00 .functor MUXZ 10, L_0000021040192240, L_0000021040191d40, L_0000021040195860, C4<>;
L_00000210401912a0 .part v0000021040167440_0, 0, 10;
L_00000210401926a0 .arith/sum 10, L_00000210401912a0, L_00000210401b01f0;
L_0000021040191f20 .part v0000021040167440_0, 0, 10;
L_0000021040192420 .part v0000021040165960_0, 0, 10;
L_00000210401924c0 .arith/sum 10, L_0000021040191f20, L_0000021040192420;
L_0000021040191160 .functor MUXZ 10, L_00000210401924c0, L_00000210401926a0, L_0000021040194bb0, C4<>;
L_0000021040193280 .concat8 [ 10 22 0 0], L_0000021040191c00, L_00000210401b0238;
L_0000021040191520 .concat8 [ 10 22 0 0], L_0000021040191160, L_00000210401b0280;
S_0000021040160500 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000210401601e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002104016d7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002104016d7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002104016d820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002104016d858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002104016d890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002104016d8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002104016d900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002104016d938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002104016d970 .param/l "j" 0 9 19, C4<000010000000>;
P_000002104016d9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002104016d9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002104016da18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002104016da50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002104016da88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002104016dac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002104016daf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002104016db30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002104016db68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002104016dba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002104016dbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002104016dc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002104016dc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002104016dc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002104016dcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002104016dcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210401950f0 .functor OR 1, L_0000021040195160, L_0000021040192d80, C4<0>, C4<0>;
L_0000021040194de0 .functor OR 1, L_00000210401950f0, L_00000210401933c0, C4<0>, C4<0>;
v0000021040168200_0 .net "EX1_opcode", 11 0, v0000021040161d50_0;  alias, 1 drivers
v0000021040168660_0 .net "EX2_opcode", 11 0, v00000210401633d0_0;  alias, 1 drivers
v0000021040167ee0_0 .net "ID_opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
v0000021040168a20_0 .net "PC_src", 2 0, L_0000021040192ec0;  alias, 1 drivers
v000002104016a000_0 .net "Wrong_prediction", 0 0, L_00000210401fbd20;  alias, 1 drivers
L_00000210401b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021040168b60_0 .net/2u *"_ivl_0", 2 0, L_00000210401b03e8;  1 drivers
v0000021040169240_0 .net *"_ivl_10", 0 0, L_0000021040192ba0;  1 drivers
L_00000210401b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021040168e80_0 .net/2u *"_ivl_12", 2 0, L_00000210401b0508;  1 drivers
L_00000210401b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021040168fc0_0 .net/2u *"_ivl_14", 11 0, L_00000210401b0550;  1 drivers
v0000021040169920_0 .net *"_ivl_16", 0 0, L_0000021040192d80;  1 drivers
v0000021040168480_0 .net *"_ivl_19", 0 0, L_00000210401950f0;  1 drivers
L_00000210401b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021040167f80_0 .net/2u *"_ivl_2", 11 0, L_00000210401b0430;  1 drivers
L_00000210401b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021040169560_0 .net/2u *"_ivl_20", 11 0, L_00000210401b0598;  1 drivers
v000002104016a0a0_0 .net *"_ivl_22", 0 0, L_00000210401933c0;  1 drivers
v00000210401691a0_0 .net *"_ivl_25", 0 0, L_0000021040194de0;  1 drivers
L_00000210401b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021040169060_0 .net/2u *"_ivl_26", 2 0, L_00000210401b05e0;  1 drivers
L_00000210401b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000210401682a0_0 .net/2u *"_ivl_28", 2 0, L_00000210401b0628;  1 drivers
v0000021040168ca0_0 .net *"_ivl_30", 2 0, L_0000021040192e20;  1 drivers
v0000021040168d40_0 .net *"_ivl_32", 2 0, L_0000021040191200;  1 drivers
v0000021040169100_0 .net *"_ivl_34", 2 0, L_0000021040193500;  1 drivers
v00000210401692e0_0 .net *"_ivl_4", 0 0, L_0000021040192b00;  1 drivers
L_00000210401b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021040169740_0 .net/2u *"_ivl_6", 2 0, L_00000210401b0478;  1 drivers
L_00000210401b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002104016a140_0 .net/2u *"_ivl_8", 11 0, L_00000210401b04c0;  1 drivers
v00000210401699c0_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v0000021040169ba0_0 .net "predicted", 0 0, L_0000021040195160;  alias, 1 drivers
v0000021040169380_0 .net "predicted_to_EX", 0 0, v00000210401685c0_0;  alias, 1 drivers
v00000210401697e0_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
v0000021040169420_0 .net "state", 1 0, v0000021040167e40_0;  1 drivers
L_0000021040192b00 .cmp/eq 12, v0000021040181450_0, L_00000210401b0430;
L_0000021040192ba0 .cmp/eq 12, v0000021040161d50_0, L_00000210401b04c0;
L_0000021040192d80 .cmp/eq 12, v0000021040181450_0, L_00000210401b0550;
L_00000210401933c0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0598;
L_0000021040192e20 .functor MUXZ 3, L_00000210401b0628, L_00000210401b05e0, L_0000021040194de0, C4<>;
L_0000021040191200 .functor MUXZ 3, L_0000021040192e20, L_00000210401b0508, L_0000021040192ba0, C4<>;
L_0000021040193500 .functor MUXZ 3, L_0000021040191200, L_00000210401b0478, L_0000021040192b00, C4<>;
L_0000021040192ec0 .functor MUXZ 3, L_0000021040193500, L_00000210401b03e8, L_00000210401fbd20, C4<>;
S_000002104015ec00 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000021040160500;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002104016dd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000002104016dd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002104016dda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002104016ddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002104016de10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002104016de48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002104016de80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002104016deb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002104016def0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002104016df28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002104016df60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002104016df98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002104016dfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002104016e008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002104016e040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002104016e078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002104016e0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002104016e0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002104016e120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002104016e158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002104016e190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002104016e1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002104016e200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002104016e238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002104016e270 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021040195710 .functor OR 1, L_0000021040192560, L_0000021040192880, C4<0>, C4<0>;
L_00000210401956a0 .functor OR 1, L_0000021040192920, L_00000210401935a0, C4<0>, C4<0>;
L_0000021040194f30 .functor AND 1, L_0000021040195710, L_00000210401956a0, C4<1>, C4<1>;
L_0000021040195080 .functor NOT 1, L_0000021040194f30, C4<0>, C4<0>, C4<0>;
L_00000210401949f0 .functor OR 1, v000002104018fcc0_0, L_0000021040195080, C4<0>, C4<0>;
L_0000021040195160 .functor NOT 1, L_00000210401949f0, C4<0>, C4<0>, C4<0>;
v0000021040167da0_0 .net "EX_opcode", 11 0, v00000210401633d0_0;  alias, 1 drivers
v0000021040168980_0 .net "ID_opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
v0000021040169d80_0 .net "Wrong_prediction", 0 0, L_00000210401fbd20;  alias, 1 drivers
L_00000210401b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021040168de0_0 .net/2u *"_ivl_0", 11 0, L_00000210401b02c8;  1 drivers
L_00000210401b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000210401687a0_0 .net/2u *"_ivl_10", 1 0, L_00000210401b0358;  1 drivers
v0000021040168ac0_0 .net *"_ivl_12", 0 0, L_0000021040192920;  1 drivers
L_00000210401b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000210401696a0_0 .net/2u *"_ivl_14", 1 0, L_00000210401b03a0;  1 drivers
v0000021040168520_0 .net *"_ivl_16", 0 0, L_00000210401935a0;  1 drivers
v0000021040167d00_0 .net *"_ivl_19", 0 0, L_00000210401956a0;  1 drivers
v00000210401680c0_0 .net *"_ivl_2", 0 0, L_0000021040192560;  1 drivers
v0000021040167a80_0 .net *"_ivl_21", 0 0, L_0000021040194f30;  1 drivers
v0000021040169e20_0 .net *"_ivl_22", 0 0, L_0000021040195080;  1 drivers
v0000021040169ec0_0 .net *"_ivl_25", 0 0, L_00000210401949f0;  1 drivers
L_00000210401b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021040168340_0 .net/2u *"_ivl_4", 11 0, L_00000210401b0310;  1 drivers
v0000021040169f60_0 .net *"_ivl_6", 0 0, L_0000021040192880;  1 drivers
v0000021040168700_0 .net *"_ivl_9", 0 0, L_0000021040195710;  1 drivers
v0000021040168160_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v0000021040169a60_0 .net "predicted", 0 0, L_0000021040195160;  alias, 1 drivers
v00000210401685c0_0 .var "predicted_to_EX", 0 0;
v0000021040168c00_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
v0000021040167e40_0 .var "state", 1 0;
E_00000210400e9ab0 .event posedge, v0000021040168160_0, v0000021040153cb0_0;
L_0000021040192560 .cmp/eq 12, v0000021040181450_0, L_00000210401b02c8;
L_0000021040192880 .cmp/eq 12, v0000021040181450_0, L_00000210401b0310;
L_0000021040192920 .cmp/eq 2, v0000021040167e40_0, L_00000210401b0358;
L_00000210401935a0 .cmp/eq 2, v0000021040167e40_0, L_00000210401b03a0;
S_0000021040160050 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000210401601e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000210401702c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000210401702f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021040170330 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021040170368 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000210401703a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000210401703d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021040170410 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021040170448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021040170480 .param/l "j" 0 9 19, C4<000010000000>;
P_00000210401704b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000210401704f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021040170528 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021040170560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021040170598 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000210401705d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040170608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021040170640 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040170678 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000210401706b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000210401706e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021040170720 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021040170758 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021040170790 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000210401707c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021040170800 .param/l "xori" 0 9 12, C4<001110000000>;
v00000210401694c0_0 .net "EX1_memread", 0 0, v0000021040161f30_0;  alias, 1 drivers
v0000021040169600_0 .net "EX1_rd_ind", 4 0, v0000021040162e30_0;  alias, 1 drivers
v0000021040169880_0 .net "EX1_rd_indzero", 0 0, v00000210401624d0_0;  alias, 1 drivers
v000002104016a1e0_0 .net "EX2_memread", 0 0, v0000021040162f70_0;  alias, 1 drivers
v0000021040167b20_0 .net "EX2_rd_ind", 4 0, v0000021040163c90_0;  alias, 1 drivers
v0000021040169b00_0 .net "EX2_rd_indzero", 0 0, v0000021040163f10_0;  alias, 1 drivers
v0000021040169c40_0 .var "ID_EX1_flush", 0 0;
v0000021040168020_0 .var "ID_EX2_flush", 0 0;
v0000021040167bc0_0 .net "ID_opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
v0000021040169ce0_0 .net "ID_rs1_ind", 4 0, v00000210401814f0_0;  alias, 1 drivers
v0000021040167c60_0 .net "ID_rs2_ind", 4 0, v0000021040181590_0;  alias, 1 drivers
v000002104016c760_0 .var "IF_ID_Write", 0 0;
v000002104016c260_0 .var "IF_ID_flush", 0 0;
v000002104016b220_0 .var "PC_Write", 0 0;
v000002104016b860_0 .net "Wrong_prediction", 0 0, L_00000210401fbd20;  alias, 1 drivers
E_00000210400ea030/0 .event anyedge, v0000021040156320_0, v0000021040161f30_0, v00000210401624d0_0, v00000210401621b0_0;
E_00000210400ea030/1 .event anyedge, v0000021040162e30_0, v0000021040162610_0, v0000021040075f40_0, v0000021040163f10_0;
E_00000210400ea030/2 .event anyedge, v0000021040154890_0, v0000021040161ad0_0;
E_00000210400ea030 .event/or E_00000210400ea030/0, E_00000210400ea030/1, E_00000210400ea030/2;
S_000002104015f6f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000210401601e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021040178850 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021040178888 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000210401788c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210401788f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021040178930 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021040178968 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000210401789a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000210401789d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021040178a10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021040178a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021040178a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021040178ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021040178af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021040178b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021040178b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040178b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021040178bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040178c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021040178c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021040178c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021040178cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021040178ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021040178d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021040178d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021040178d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210401951d0 .functor OR 1, L_0000021040192f60, L_0000021040191700, C4<0>, C4<0>;
L_00000210401952b0 .functor OR 1, L_00000210401951d0, L_0000021040193000, C4<0>, C4<0>;
L_0000021040194670 .functor OR 1, L_00000210401952b0, L_00000210401930a0, C4<0>, C4<0>;
L_0000021040194590 .functor OR 1, L_0000021040194670, L_0000021040191340, C4<0>, C4<0>;
L_0000021040194360 .functor OR 1, L_0000021040194590, L_0000021040190ee0, C4<0>, C4<0>;
L_0000021040194c20 .functor OR 1, L_0000021040194360, L_0000021040193640, C4<0>, C4<0>;
L_00000210401959b0 .functor OR 1, L_0000021040194c20, L_0000021040190f80, C4<0>, C4<0>;
L_0000021040195780 .functor OR 1, L_00000210401959b0, L_0000021040191020, C4<0>, C4<0>;
L_0000021040194c90 .functor OR 1, L_0000021040193be0, L_0000021040193aa0, C4<0>, C4<0>;
L_0000021040195da0 .functor OR 1, L_0000021040194c90, L_0000021040193b40, C4<0>, C4<0>;
L_00000210401943d0 .functor OR 1, L_0000021040195da0, L_0000021040193c80, C4<0>, C4<0>;
L_0000021040194d00 .functor OR 1, L_00000210401943d0, L_0000021040193dc0, C4<0>, C4<0>;
v000002104016a5a0_0 .net "ID_opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
L_00000210401b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002104016a640_0 .net/2u *"_ivl_0", 11 0, L_00000210401b0670;  1 drivers
L_00000210401b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002104016c080_0 .net/2u *"_ivl_10", 11 0, L_00000210401b0700;  1 drivers
L_00000210401b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002104016c800_0 .net/2u *"_ivl_102", 11 0, L_00000210401b0bc8;  1 drivers
L_00000210401b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002104016c580_0 .net/2u *"_ivl_106", 11 0, L_00000210401b0c10;  1 drivers
v000002104016bc20_0 .net *"_ivl_12", 0 0, L_0000021040193000;  1 drivers
v000002104016afa0_0 .net *"_ivl_15", 0 0, L_00000210401952b0;  1 drivers
L_00000210401b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002104016b720_0 .net/2u *"_ivl_16", 11 0, L_00000210401b0748;  1 drivers
v000002104016ad20_0 .net *"_ivl_18", 0 0, L_00000210401930a0;  1 drivers
v000002104016abe0_0 .net *"_ivl_2", 0 0, L_0000021040192f60;  1 drivers
v000002104016a6e0_0 .net *"_ivl_21", 0 0, L_0000021040194670;  1 drivers
L_00000210401b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002104016bae0_0 .net/2u *"_ivl_22", 11 0, L_00000210401b0790;  1 drivers
v000002104016b7c0_0 .net *"_ivl_24", 0 0, L_0000021040191340;  1 drivers
v000002104016a780_0 .net *"_ivl_27", 0 0, L_0000021040194590;  1 drivers
L_00000210401b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002104016a820_0 .net/2u *"_ivl_28", 11 0, L_00000210401b07d8;  1 drivers
v000002104016c3a0_0 .net *"_ivl_30", 0 0, L_0000021040190ee0;  1 drivers
v000002104016b180_0 .net *"_ivl_33", 0 0, L_0000021040194360;  1 drivers
L_00000210401b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002104016c620_0 .net/2u *"_ivl_34", 11 0, L_00000210401b0820;  1 drivers
v000002104016be00_0 .net *"_ivl_36", 0 0, L_0000021040193640;  1 drivers
v000002104016b680_0 .net *"_ivl_39", 0 0, L_0000021040194c20;  1 drivers
L_00000210401b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002104016c300_0 .net/2u *"_ivl_4", 11 0, L_00000210401b06b8;  1 drivers
L_00000210401b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002104016bb80_0 .net/2u *"_ivl_40", 11 0, L_00000210401b0868;  1 drivers
v000002104016a500_0 .net *"_ivl_42", 0 0, L_0000021040190f80;  1 drivers
v000002104016c120_0 .net *"_ivl_45", 0 0, L_00000210401959b0;  1 drivers
L_00000210401b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002104016a280_0 .net/2u *"_ivl_46", 11 0, L_00000210401b08b0;  1 drivers
v000002104016c6c0_0 .net *"_ivl_48", 0 0, L_0000021040191020;  1 drivers
L_00000210401b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002104016c8a0_0 .net/2u *"_ivl_52", 11 0, L_00000210401b08f8;  1 drivers
L_00000210401b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002104016a8c0_0 .net/2u *"_ivl_56", 11 0, L_00000210401b0940;  1 drivers
v000002104016ba40_0 .net *"_ivl_6", 0 0, L_0000021040191700;  1 drivers
L_00000210401b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002104016b900_0 .net/2u *"_ivl_60", 11 0, L_00000210401b0988;  1 drivers
L_00000210401b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002104016b9a0_0 .net/2u *"_ivl_64", 11 0, L_00000210401b09d0;  1 drivers
L_00000210401b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002104016aaa0_0 .net/2u *"_ivl_68", 11 0, L_00000210401b0a18;  1 drivers
L_00000210401b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002104016c4e0_0 .net/2u *"_ivl_72", 11 0, L_00000210401b0a60;  1 drivers
v000002104016a460_0 .net *"_ivl_74", 0 0, L_0000021040193be0;  1 drivers
L_00000210401b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002104016c940_0 .net/2u *"_ivl_76", 11 0, L_00000210401b0aa8;  1 drivers
v000002104016ab40_0 .net *"_ivl_78", 0 0, L_0000021040193aa0;  1 drivers
v000002104016a960_0 .net *"_ivl_81", 0 0, L_0000021040194c90;  1 drivers
L_00000210401b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002104016bd60_0 .net/2u *"_ivl_82", 11 0, L_00000210401b0af0;  1 drivers
v000002104016bcc0_0 .net *"_ivl_84", 0 0, L_0000021040193b40;  1 drivers
v000002104016b2c0_0 .net *"_ivl_87", 0 0, L_0000021040195da0;  1 drivers
L_00000210401b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002104016c440_0 .net/2u *"_ivl_88", 11 0, L_00000210401b0b38;  1 drivers
v000002104016c9e0_0 .net *"_ivl_9", 0 0, L_00000210401951d0;  1 drivers
v000002104016b400_0 .net *"_ivl_90", 0 0, L_0000021040193c80;  1 drivers
v000002104016bea0_0 .net *"_ivl_93", 0 0, L_00000210401943d0;  1 drivers
L_00000210401b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002104016bf40_0 .net/2u *"_ivl_94", 11 0, L_00000210401b0b80;  1 drivers
v000002104016ac80_0 .net *"_ivl_96", 0 0, L_0000021040193dc0;  1 drivers
v000002104016bfe0_0 .net *"_ivl_99", 0 0, L_0000021040194d00;  1 drivers
v000002104016aa00_0 .net "is_beq", 0 0, L_00000210401913e0;  alias, 1 drivers
v000002104016b540_0 .net "is_bne", 0 0, L_0000021040191480;  alias, 1 drivers
v000002104016b4a0_0 .net "is_j", 0 0, L_0000021040193820;  alias, 1 drivers
v000002104016af00_0 .net "is_jal", 0 0, L_0000021040193d20;  alias, 1 drivers
v000002104016a320_0 .net "is_jr", 0 0, L_00000210401915c0;  alias, 1 drivers
v000002104016adc0_0 .net "is_oper2_immed", 0 0, L_0000021040195780;  alias, 1 drivers
v000002104016b360_0 .net "memread", 0 0, L_0000021040193780;  alias, 1 drivers
v000002104016ae60_0 .net "memwrite", 0 0, L_00000210401938c0;  alias, 1 drivers
v000002104016c1c0_0 .net "regwrite", 0 0, L_00000210401936e0;  alias, 1 drivers
L_0000021040192f60 .cmp/eq 12, v0000021040181450_0, L_00000210401b0670;
L_0000021040191700 .cmp/eq 12, v0000021040181450_0, L_00000210401b06b8;
L_0000021040193000 .cmp/eq 12, v0000021040181450_0, L_00000210401b0700;
L_00000210401930a0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0748;
L_0000021040191340 .cmp/eq 12, v0000021040181450_0, L_00000210401b0790;
L_0000021040190ee0 .cmp/eq 12, v0000021040181450_0, L_00000210401b07d8;
L_0000021040193640 .cmp/eq 12, v0000021040181450_0, L_00000210401b0820;
L_0000021040190f80 .cmp/eq 12, v0000021040181450_0, L_00000210401b0868;
L_0000021040191020 .cmp/eq 12, v0000021040181450_0, L_00000210401b08b0;
L_00000210401913e0 .cmp/eq 12, v0000021040181450_0, L_00000210401b08f8;
L_0000021040191480 .cmp/eq 12, v0000021040181450_0, L_00000210401b0940;
L_00000210401915c0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0988;
L_0000021040193d20 .cmp/eq 12, v0000021040181450_0, L_00000210401b09d0;
L_0000021040193820 .cmp/eq 12, v0000021040181450_0, L_00000210401b0a18;
L_0000021040193be0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0a60;
L_0000021040193aa0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0aa8;
L_0000021040193b40 .cmp/eq 12, v0000021040181450_0, L_00000210401b0af0;
L_0000021040193c80 .cmp/eq 12, v0000021040181450_0, L_00000210401b0b38;
L_0000021040193dc0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0b80;
L_00000210401936e0 .reduce/nor L_0000021040194d00;
L_0000021040193780 .cmp/eq 12, v0000021040181450_0, L_00000210401b0bc8;
L_00000210401938c0 .cmp/eq 12, v0000021040181450_0, L_00000210401b0c10;
S_000002104015e8e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000210401601e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021040178dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021040178e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021040178e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021040178e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021040178eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021040178ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021040178f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021040178f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021040178f90 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021040178fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021040179000 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021040179038 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021040179070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000210401790a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000210401790e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040179118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021040179150 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040179188 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000210401791c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000210401791f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021040179230 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021040179268 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000210401792a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000210401792d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021040179310 .param/l "xori" 0 9 12, C4<001110000000>;
v000002104016a3c0_0 .var "Immed", 31 0;
v000002104016b040_0 .net "Inst", 31 0, v0000021040165960_0;  alias, 1 drivers
v000002104016b0e0_0 .net "opcode", 11 0, v0000021040181450_0;  alias, 1 drivers
E_00000210400e9b30 .event anyedge, v0000021040161ad0_0, v000002104016b040_0;
S_000002104015f240 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000210401601e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002104016cee0_0 .var "Read_data1", 31 0;
v000002104016d160_0 .var "Read_data2", 31 0;
v000002104016cf80_0 .net "Read_reg1", 4 0, v00000210401814f0_0;  alias, 1 drivers
v000002104016d020_0 .net "Read_reg2", 4 0, v0000021040181590_0;  alias, 1 drivers
v000002104016ca80_0 .net "Write_data", 31 0, L_00000210401fbb60;  alias, 1 drivers
v000002104016cb20_0 .net "Write_en", 0 0, v000002104017e250_0;  alias, 1 drivers
v000002104016cbc0_0 .net "Write_reg", 4 0, v000002104017cef0_0;  alias, 1 drivers
v000002104016cc60_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v000002104016cd00_0 .var/i "i", 31 0;
v000002104016cda0 .array "reg_file", 0 31, 31 0;
v000002104016ce40_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
E_00000210400ea5b0 .event posedge, v0000021040168160_0;
S_000002104015f3d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002104015f240;
 .timescale 0 0;
v000002104016d0c0_0 .var/i "i", 31 0;
S_000002104015f0b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021040179350 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021040179388 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000210401793c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210401793f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021040179430 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021040179468 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000210401794a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000210401794d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021040179510 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021040179548 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021040179580 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000210401795b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000210401795f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021040179628 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021040179660 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040179698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000210401796d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040179708 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021040179740 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021040179778 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000210401797b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000210401797e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021040179820 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021040179858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021040179890 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021040165960_0 .var "ID_INST", 31 0;
v0000021040167440_0 .var "ID_PC", 31 0;
v0000021040181450_0 .var "ID_opcode", 11 0;
v00000210401811d0_0 .var "ID_rd_ind", 4 0;
v00000210401814f0_0 .var "ID_rs1_ind", 4 0;
v0000021040181590_0 .var "ID_rs2_ind", 4 0;
v0000021040181310_0 .net "IF_FLUSH", 0 0, v000002104016c260_0;  alias, 1 drivers
v0000021040181630_0 .net "IF_INST", 31 0, L_0000021040194fa0;  alias, 1 drivers
v00000210401816d0_0 .net "IF_PC", 31 0, v000002104017ba50_0;  alias, 1 drivers
v0000021040181270_0 .net "clk", 0 0, L_0000021040195cc0;  1 drivers
v0000021040181770_0 .net "if_id_Write", 0 0, v000002104016c760_0;  alias, 1 drivers
v00000210401813b0_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
E_00000210400e9e70 .event posedge, v0000021040153cb0_0, v0000021040181270_0;
S_000002104015f560 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002104017c8b0_0 .net "EX1_PFC", 31 0, L_000002104018de20;  alias, 1 drivers
v000002104017e1b0_0 .net "EX2_PFC", 31 0, v0000021040163a10_0;  alias, 1 drivers
v000002104017d3f0_0 .net "ID_PFC", 31 0, L_0000021040193280;  alias, 1 drivers
v000002104017c130_0 .net "PC_src", 2 0, L_0000021040192ec0;  alias, 1 drivers
v000002104017df30_0 .net "PC_write", 0 0, v000002104016b220_0;  alias, 1 drivers
L_00000210401b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002104017c950_0 .net/2u *"_ivl_0", 31 0, L_00000210401b0088;  1 drivers
v000002104017d5d0_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v000002104017d530_0 .net "inst", 31 0, L_0000021040194fa0;  alias, 1 drivers
v000002104017c590_0 .net "inst_mem_in", 31 0, v000002104017ba50_0;  alias, 1 drivers
v000002104017ce50_0 .net "pc_reg_in", 31 0, L_0000021040195b70;  1 drivers
v000002104017e6b0_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
L_0000021040193140 .arith/sum 32, v000002104017ba50_0, L_00000210401b0088;
S_0000021040160370 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002104015f560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021040194fa0 .functor BUFZ 32, L_00000210401921a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021040181130_0 .net "Data_Out", 31 0, L_0000021040194fa0;  alias, 1 drivers
v000002104017b7d0 .array "InstMem", 0 1023, 31 0;
v000002104017a3d0_0 .net *"_ivl_0", 31 0, L_00000210401921a0;  1 drivers
v000002104017bcd0_0 .net *"_ivl_3", 9 0, L_00000210401931e0;  1 drivers
v0000021040179f70_0 .net *"_ivl_4", 11 0, L_0000021040191e80;  1 drivers
L_00000210401b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002104017a470_0 .net *"_ivl_7", 1 0, L_00000210401b01a8;  1 drivers
v0000021040179bb0_0 .net "addr", 31 0, v000002104017ba50_0;  alias, 1 drivers
v000002104017b870_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v000002104017aa10_0 .var/i "i", 31 0;
L_00000210401921a0 .array/port v000002104017b7d0, L_0000021040191e80;
L_00000210401931e0 .part v000002104017ba50_0, 0, 10;
L_0000021040191e80 .concat [ 10 2 0 0], L_00000210401931e0, L_00000210401b01a8;
S_000002104015f880 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002104015f560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000210400e9f70 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002104017b2d0_0 .net "DataIn", 31 0, L_0000021040195b70;  alias, 1 drivers
v000002104017ba50_0 .var "DataOut", 31 0;
v000002104017c090_0 .net "PC_Write", 0 0, v000002104016b220_0;  alias, 1 drivers
v000002104017b190_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v000002104017b410_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
S_000002104015ed90 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002104015f560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000210400ea270 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000210400d14b0 .functor NOT 1, L_0000021040191a20, C4<0>, C4<0>, C4<0>;
L_00000210400d1600 .functor NOT 1, L_0000021040191fc0, C4<0>, C4<0>, C4<0>;
L_00000210400d1750 .functor AND 1, L_00000210400d14b0, L_00000210400d1600, C4<1>, C4<1>;
L_00000210400d17c0 .functor NOT 1, L_00000210401929c0, C4<0>, C4<0>, C4<0>;
L_000002104006dfa0 .functor AND 1, L_00000210400d1750, L_00000210400d17c0, C4<1>, C4<1>;
L_000002104006e0f0 .functor AND 32, L_00000210401927e0, L_0000021040193140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002104006d600 .functor NOT 1, L_0000021040192100, C4<0>, C4<0>, C4<0>;
L_000002104006dad0 .functor NOT 1, L_00000210401918e0, C4<0>, C4<0>, C4<0>;
L_0000021040194b40 .functor AND 1, L_000002104006d600, L_000002104006dad0, C4<1>, C4<1>;
L_0000021040194ad0 .functor AND 1, L_0000021040194b40, L_0000021040192a60, C4<1>, C4<1>;
L_0000021040195010 .functor AND 32, L_0000021040191660, L_0000021040193280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401957f0 .functor OR 32, L_000002104006e0f0, L_0000021040195010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021040195be0 .functor NOT 1, L_00000210401917a0, C4<0>, C4<0>, C4<0>;
L_0000021040195940 .functor AND 1, L_0000021040195be0, L_0000021040192060, C4<1>, C4<1>;
L_0000021040194a60 .functor NOT 1, L_00000210401910c0, C4<0>, C4<0>, C4<0>;
L_0000021040194830 .functor AND 1, L_0000021040195940, L_0000021040194a60, C4<1>, C4<1>;
L_0000021040195240 .functor AND 32, L_0000021040191980, v000002104017ba50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021040195e80 .functor OR 32, L_00000210401957f0, L_0000021040195240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021040194980 .functor NOT 1, L_0000021040191ac0, C4<0>, C4<0>, C4<0>;
L_00000210401942f0 .functor AND 1, L_0000021040194980, L_0000021040193460, C4<1>, C4<1>;
L_00000210401944b0 .functor AND 1, L_00000210401942f0, L_0000021040191ca0, C4<1>, C4<1>;
L_0000021040195c50 .functor AND 32, L_00000210401922e0, L_000002104018de20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021040195320 .functor OR 32, L_0000021040195e80, L_0000021040195c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021040195e10 .functor NOT 1, L_0000021040192c40, C4<0>, C4<0>, C4<0>;
L_00000210401955c0 .functor AND 1, L_0000021040192600, L_0000021040195e10, C4<1>, C4<1>;
L_0000021040195b00 .functor NOT 1, L_0000021040191840, C4<0>, C4<0>, C4<0>;
L_0000021040194ec0 .functor AND 1, L_00000210401955c0, L_0000021040195b00, C4<1>, C4<1>;
L_0000021040194d70 .functor AND 32, L_0000021040191de0, v0000021040163a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021040195b70 .functor OR 32, L_0000021040195320, L_0000021040194d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104017aab0_0 .net *"_ivl_1", 0 0, L_0000021040191a20;  1 drivers
v000002104017a330_0 .net *"_ivl_11", 0 0, L_00000210401929c0;  1 drivers
v0000021040179c50_0 .net *"_ivl_12", 0 0, L_00000210400d17c0;  1 drivers
v000002104017b230_0 .net *"_ivl_14", 0 0, L_000002104006dfa0;  1 drivers
v0000021040179b10_0 .net *"_ivl_16", 31 0, L_00000210401927e0;  1 drivers
v000002104017add0_0 .net *"_ivl_18", 31 0, L_000002104006e0f0;  1 drivers
v000002104017bc30_0 .net *"_ivl_2", 0 0, L_00000210400d14b0;  1 drivers
v0000021040179930_0 .net *"_ivl_21", 0 0, L_0000021040192100;  1 drivers
v000002104017a510_0 .net *"_ivl_22", 0 0, L_000002104006d600;  1 drivers
v0000021040179cf0_0 .net *"_ivl_25", 0 0, L_00000210401918e0;  1 drivers
v000002104017a830_0 .net *"_ivl_26", 0 0, L_000002104006dad0;  1 drivers
v000002104017ab50_0 .net *"_ivl_28", 0 0, L_0000021040194b40;  1 drivers
v000002104017ac90_0 .net *"_ivl_31", 0 0, L_0000021040192a60;  1 drivers
v0000021040179e30_0 .net *"_ivl_32", 0 0, L_0000021040194ad0;  1 drivers
v000002104017af10_0 .net *"_ivl_34", 31 0, L_0000021040191660;  1 drivers
v000002104017ad30_0 .net *"_ivl_36", 31 0, L_0000021040195010;  1 drivers
v000002104017a650_0 .net *"_ivl_38", 31 0, L_00000210401957f0;  1 drivers
v000002104017a5b0_0 .net *"_ivl_41", 0 0, L_00000210401917a0;  1 drivers
v000002104017a290_0 .net *"_ivl_42", 0 0, L_0000021040195be0;  1 drivers
v0000021040179d90_0 .net *"_ivl_45", 0 0, L_0000021040192060;  1 drivers
v000002104017a010_0 .net *"_ivl_46", 0 0, L_0000021040195940;  1 drivers
v0000021040179ed0_0 .net *"_ivl_49", 0 0, L_00000210401910c0;  1 drivers
v000002104017a0b0_0 .net *"_ivl_5", 0 0, L_0000021040191fc0;  1 drivers
v000002104017a150_0 .net *"_ivl_50", 0 0, L_0000021040194a60;  1 drivers
v000002104017b050_0 .net *"_ivl_52", 0 0, L_0000021040194830;  1 drivers
v000002104017a6f0_0 .net *"_ivl_54", 31 0, L_0000021040191980;  1 drivers
v000002104017ae70_0 .net *"_ivl_56", 31 0, L_0000021040195240;  1 drivers
v000002104017a1f0_0 .net *"_ivl_58", 31 0, L_0000021040195e80;  1 drivers
v000002104017abf0_0 .net *"_ivl_6", 0 0, L_00000210400d1600;  1 drivers
v000002104017b5f0_0 .net *"_ivl_61", 0 0, L_0000021040191ac0;  1 drivers
v00000210401799d0_0 .net *"_ivl_62", 0 0, L_0000021040194980;  1 drivers
v000002104017bd70_0 .net *"_ivl_65", 0 0, L_0000021040193460;  1 drivers
v000002104017afb0_0 .net *"_ivl_66", 0 0, L_00000210401942f0;  1 drivers
v000002104017a790_0 .net *"_ivl_69", 0 0, L_0000021040191ca0;  1 drivers
v000002104017a8d0_0 .net *"_ivl_70", 0 0, L_00000210401944b0;  1 drivers
v000002104017a970_0 .net *"_ivl_72", 31 0, L_00000210401922e0;  1 drivers
v000002104017b910_0 .net *"_ivl_74", 31 0, L_0000021040195c50;  1 drivers
v000002104017b370_0 .net *"_ivl_76", 31 0, L_0000021040195320;  1 drivers
v000002104017be10_0 .net *"_ivl_79", 0 0, L_0000021040192600;  1 drivers
v000002104017beb0_0 .net *"_ivl_8", 0 0, L_00000210400d1750;  1 drivers
v000002104017b0f0_0 .net *"_ivl_81", 0 0, L_0000021040192c40;  1 drivers
v000002104017bf50_0 .net *"_ivl_82", 0 0, L_0000021040195e10;  1 drivers
v000002104017b4b0_0 .net *"_ivl_84", 0 0, L_00000210401955c0;  1 drivers
v000002104017b550_0 .net *"_ivl_87", 0 0, L_0000021040191840;  1 drivers
v000002104017b690_0 .net *"_ivl_88", 0 0, L_0000021040195b00;  1 drivers
v0000021040179a70_0 .net *"_ivl_90", 0 0, L_0000021040194ec0;  1 drivers
v000002104017b730_0 .net *"_ivl_92", 31 0, L_0000021040191de0;  1 drivers
v000002104017bb90_0 .net *"_ivl_94", 31 0, L_0000021040194d70;  1 drivers
v000002104017bff0_0 .net "ina", 31 0, L_0000021040193140;  1 drivers
v000002104017b9b0_0 .net "inb", 31 0, L_0000021040193280;  alias, 1 drivers
v000002104017baf0_0 .net "inc", 31 0, v000002104017ba50_0;  alias, 1 drivers
v000002104017d850_0 .net "ind", 31 0, L_000002104018de20;  alias, 1 drivers
v000002104017e390_0 .net "ine", 31 0, v0000021040163a10_0;  alias, 1 drivers
L_00000210401b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002104017de90_0 .net "inf", 31 0, L_00000210401b00d0;  1 drivers
L_00000210401b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002104017c9f0_0 .net "ing", 31 0, L_00000210401b0118;  1 drivers
L_00000210401b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002104017c450_0 .net "inh", 31 0, L_00000210401b0160;  1 drivers
v000002104017d350_0 .net "out", 31 0, L_0000021040195b70;  alias, 1 drivers
v000002104017d2b0_0 .net "sel", 2 0, L_0000021040192ec0;  alias, 1 drivers
L_0000021040191a20 .part L_0000021040192ec0, 2, 1;
L_0000021040191fc0 .part L_0000021040192ec0, 1, 1;
L_00000210401929c0 .part L_0000021040192ec0, 0, 1;
LS_00000210401927e0_0_0 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_4 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_8 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_12 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_16 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_20 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_24 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_0_28 .concat [ 1 1 1 1], L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0, L_000002104006dfa0;
LS_00000210401927e0_1_0 .concat [ 4 4 4 4], LS_00000210401927e0_0_0, LS_00000210401927e0_0_4, LS_00000210401927e0_0_8, LS_00000210401927e0_0_12;
LS_00000210401927e0_1_4 .concat [ 4 4 4 4], LS_00000210401927e0_0_16, LS_00000210401927e0_0_20, LS_00000210401927e0_0_24, LS_00000210401927e0_0_28;
L_00000210401927e0 .concat [ 16 16 0 0], LS_00000210401927e0_1_0, LS_00000210401927e0_1_4;
L_0000021040192100 .part L_0000021040192ec0, 2, 1;
L_00000210401918e0 .part L_0000021040192ec0, 1, 1;
L_0000021040192a60 .part L_0000021040192ec0, 0, 1;
LS_0000021040191660_0_0 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_4 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_8 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_12 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_16 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_20 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_24 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_0_28 .concat [ 1 1 1 1], L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0, L_0000021040194ad0;
LS_0000021040191660_1_0 .concat [ 4 4 4 4], LS_0000021040191660_0_0, LS_0000021040191660_0_4, LS_0000021040191660_0_8, LS_0000021040191660_0_12;
LS_0000021040191660_1_4 .concat [ 4 4 4 4], LS_0000021040191660_0_16, LS_0000021040191660_0_20, LS_0000021040191660_0_24, LS_0000021040191660_0_28;
L_0000021040191660 .concat [ 16 16 0 0], LS_0000021040191660_1_0, LS_0000021040191660_1_4;
L_00000210401917a0 .part L_0000021040192ec0, 2, 1;
L_0000021040192060 .part L_0000021040192ec0, 1, 1;
L_00000210401910c0 .part L_0000021040192ec0, 0, 1;
LS_0000021040191980_0_0 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_4 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_8 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_12 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_16 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_20 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_24 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_0_28 .concat [ 1 1 1 1], L_0000021040194830, L_0000021040194830, L_0000021040194830, L_0000021040194830;
LS_0000021040191980_1_0 .concat [ 4 4 4 4], LS_0000021040191980_0_0, LS_0000021040191980_0_4, LS_0000021040191980_0_8, LS_0000021040191980_0_12;
LS_0000021040191980_1_4 .concat [ 4 4 4 4], LS_0000021040191980_0_16, LS_0000021040191980_0_20, LS_0000021040191980_0_24, LS_0000021040191980_0_28;
L_0000021040191980 .concat [ 16 16 0 0], LS_0000021040191980_1_0, LS_0000021040191980_1_4;
L_0000021040191ac0 .part L_0000021040192ec0, 2, 1;
L_0000021040193460 .part L_0000021040192ec0, 1, 1;
L_0000021040191ca0 .part L_0000021040192ec0, 0, 1;
LS_00000210401922e0_0_0 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_4 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_8 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_12 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_16 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_20 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_24 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_0_28 .concat [ 1 1 1 1], L_00000210401944b0, L_00000210401944b0, L_00000210401944b0, L_00000210401944b0;
LS_00000210401922e0_1_0 .concat [ 4 4 4 4], LS_00000210401922e0_0_0, LS_00000210401922e0_0_4, LS_00000210401922e0_0_8, LS_00000210401922e0_0_12;
LS_00000210401922e0_1_4 .concat [ 4 4 4 4], LS_00000210401922e0_0_16, LS_00000210401922e0_0_20, LS_00000210401922e0_0_24, LS_00000210401922e0_0_28;
L_00000210401922e0 .concat [ 16 16 0 0], LS_00000210401922e0_1_0, LS_00000210401922e0_1_4;
L_0000021040192600 .part L_0000021040192ec0, 2, 1;
L_0000021040192c40 .part L_0000021040192ec0, 1, 1;
L_0000021040191840 .part L_0000021040192ec0, 0, 1;
LS_0000021040191de0_0_0 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_4 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_8 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_12 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_16 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_20 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_24 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_0_28 .concat [ 1 1 1 1], L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0, L_0000021040194ec0;
LS_0000021040191de0_1_0 .concat [ 4 4 4 4], LS_0000021040191de0_0_0, LS_0000021040191de0_0_4, LS_0000021040191de0_0_8, LS_0000021040191de0_0_12;
LS_0000021040191de0_1_4 .concat [ 4 4 4 4], LS_0000021040191de0_0_16, LS_0000021040191de0_0_20, LS_0000021040191de0_0_24, LS_0000021040191de0_0_28;
L_0000021040191de0 .concat [ 16 16 0 0], LS_0000021040191de0_1_0, LS_0000021040191de0_1_4;
S_000002104015fa10 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002104017da30_0 .net "Write_Data", 31 0, v00000210401541b0_0;  alias, 1 drivers
v000002104017e570_0 .net "addr", 31 0, v0000021040153c10_0;  alias, 1 drivers
v000002104017dfd0_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v000002104017cdb0_0 .net "mem_out", 31 0, v000002104017d8f0_0;  alias, 1 drivers
v000002104017cf90_0 .net "mem_read", 0 0, v0000021040154c50_0;  alias, 1 drivers
v000002104017dd50_0 .net "mem_write", 0 0, v0000021040154cf0_0;  alias, 1 drivers
S_000002104015ea70 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002104015fa10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002104017c1d0 .array "DataMem", 1023 0, 31 0;
v000002104017c4f0_0 .net "Data_In", 31 0, v00000210401541b0_0;  alias, 1 drivers
v000002104017d8f0_0 .var "Data_Out", 31 0;
v000002104017d490_0 .net "Write_en", 0 0, v0000021040154cf0_0;  alias, 1 drivers
v000002104017cd10_0 .net "addr", 31 0, v0000021040153c10_0;  alias, 1 drivers
v000002104017d670_0 .net "clk", 0 0, L_00000210400cfae0;  alias, 1 drivers
v000002104017e2f0_0 .var/i "i", 31 0;
S_000002104015fba0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000210401838f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021040183928 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021040183960 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021040183998 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000210401839d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021040183a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021040183a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021040183a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021040183ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021040183ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021040183b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021040183b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021040183b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021040183bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021040183c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021040183c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021040183c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021040183ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021040183ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021040183d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021040183d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021040183d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021040183dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021040183df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021040183e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000002104017d710_0 .net "MEM_ALU_OUT", 31 0, v0000021040153c10_0;  alias, 1 drivers
v000002104017ca90_0 .net "MEM_Data_mem_out", 31 0, v000002104017d8f0_0;  alias, 1 drivers
v000002104017d7b0_0 .net "MEM_memread", 0 0, v0000021040154c50_0;  alias, 1 drivers
v000002104017d990_0 .net "MEM_opcode", 11 0, v0000021040154570_0;  alias, 1 drivers
v000002104017cb30_0 .net "MEM_rd_ind", 4 0, v0000021040153fd0_0;  alias, 1 drivers
v000002104017dad0_0 .net "MEM_rd_indzero", 0 0, v0000021040153850_0;  alias, 1 drivers
v000002104017c310_0 .net "MEM_regwrite", 0 0, v0000021040154d90_0;  alias, 1 drivers
v000002104017e4d0_0 .var "WB_ALU_OUT", 31 0;
v000002104017cbd0_0 .var "WB_Data_mem_out", 31 0;
v000002104017dc10_0 .var "WB_memread", 0 0;
v000002104017cef0_0 .var "WB_rd_ind", 4 0;
v000002104017d030_0 .var "WB_rd_indzero", 0 0;
v000002104017e250_0 .var "WB_regwrite", 0 0;
v000002104017c3b0_0 .net "clk", 0 0, L_00000210401fbe00;  1 drivers
v000002104017e890_0 .var "hlt", 0 0;
v000002104017db70_0 .net "rst", 0 0, v000002104018fcc0_0;  alias, 1 drivers
E_00000210400ea7f0 .event posedge, v0000021040153cb0_0, v000002104017c3b0_0;
S_000002104015fd30 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002103ff396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000210401fbe70 .functor AND 32, v000002104017cbd0_0, L_00000210401ffe30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fbbd0 .functor NOT 1, v000002104017dc10_0, C4<0>, C4<0>, C4<0>;
L_00000210401fbc40 .functor AND 32, v000002104017e4d0_0, L_00000210401ff390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210401fbb60 .functor OR 32, L_00000210401fbe70, L_00000210401fbc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104017d0d0_0 .net "Write_Data_RegFile", 31 0, L_00000210401fbb60;  alias, 1 drivers
v000002104017e110_0 .net *"_ivl_0", 31 0, L_00000210401ffe30;  1 drivers
v000002104017c630_0 .net *"_ivl_2", 31 0, L_00000210401fbe70;  1 drivers
v000002104017dcb0_0 .net *"_ivl_4", 0 0, L_00000210401fbbd0;  1 drivers
v000002104017cc70_0 .net *"_ivl_6", 31 0, L_00000210401ff390;  1 drivers
v000002104017c270_0 .net *"_ivl_8", 31 0, L_00000210401fbc40;  1 drivers
v000002104017c6d0_0 .net "alu_out", 31 0, v000002104017e4d0_0;  alias, 1 drivers
v000002104017ddf0_0 .net "mem_out", 31 0, v000002104017cbd0_0;  alias, 1 drivers
v000002104017d170_0 .net "mem_read", 0 0, v000002104017dc10_0;  alias, 1 drivers
LS_00000210401ffe30_0_0 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_4 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_8 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_12 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_16 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_20 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_24 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_0_28 .concat [ 1 1 1 1], v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0, v000002104017dc10_0;
LS_00000210401ffe30_1_0 .concat [ 4 4 4 4], LS_00000210401ffe30_0_0, LS_00000210401ffe30_0_4, LS_00000210401ffe30_0_8, LS_00000210401ffe30_0_12;
LS_00000210401ffe30_1_4 .concat [ 4 4 4 4], LS_00000210401ffe30_0_16, LS_00000210401ffe30_0_20, LS_00000210401ffe30_0_24, LS_00000210401ffe30_0_28;
L_00000210401ffe30 .concat [ 16 16 0 0], LS_00000210401ffe30_1_0, LS_00000210401ffe30_1_4;
LS_00000210401ff390_0_0 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_4 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_8 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_12 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_16 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_20 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_24 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_0_28 .concat [ 1 1 1 1], L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0, L_00000210401fbbd0;
LS_00000210401ff390_1_0 .concat [ 4 4 4 4], LS_00000210401ff390_0_0, LS_00000210401ff390_0_4, LS_00000210401ff390_0_8, LS_00000210401ff390_0_12;
LS_00000210401ff390_1_4 .concat [ 4 4 4 4], LS_00000210401ff390_0_16, LS_00000210401ff390_0_20, LS_00000210401ff390_0_24, LS_00000210401ff390_0_28;
L_00000210401ff390 .concat [ 16 16 0 0], LS_00000210401ff390_1_0, LS_00000210401ff390_1_4;
    .scope S_000002104015f880;
T_0 ;
    %wait E_00000210400e9ab0;
    %load/vec4 v000002104017b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002104017ba50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002104017c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002104017b2d0_0;
    %assign/vec4 v000002104017ba50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021040160370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104017aa10_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002104017aa10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002104017aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %load/vec4 v000002104017aa10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104017aa10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017b7d0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002104015f0b0;
T_2 ;
    %wait E_00000210400e9e70;
    %load/vec4 v00000210401813b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021040167440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040165960_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210401811d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040181590_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210401814f0_0, 0;
    %assign/vec4 v0000021040181450_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021040181770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021040181310_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021040167440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040165960_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210401811d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040181590_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210401814f0_0, 0;
    %assign/vec4 v0000021040181450_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021040181770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021040181630_0;
    %assign/vec4 v0000021040165960_0, 0;
    %load/vec4 v00000210401816d0_0;
    %assign/vec4 v0000021040167440_0, 0;
    %load/vec4 v0000021040181630_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021040181590_0, 0;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021040181450_0, 4, 5;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021040181450_0, 4, 5;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021040181630_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021040181630_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000210401814f0_0, 0;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021040181630_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000210401811d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021040181630_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000210401811d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021040181630_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000210401811d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002104015f240;
T_3 ;
    %wait E_00000210400e9ab0;
    %load/vec4 v000002104016ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104016cd00_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002104016cd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002104016cd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104016cda0, 0, 4;
    %load/vec4 v000002104016cd00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104016cd00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002104016cbc0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002104016cb20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002104016ca80_0;
    %load/vec4 v000002104016cbc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104016cda0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104016cda0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002104015f240;
T_4 ;
    %wait E_00000210400ea5b0;
    %load/vec4 v000002104016cbc0_0;
    %load/vec4 v000002104016cf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002104016cbc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002104016cb20_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002104016ca80_0;
    %assign/vec4 v000002104016cee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002104016cf80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002104016cda0, 4;
    %assign/vec4 v000002104016cee0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002104015f240;
T_5 ;
    %wait E_00000210400ea5b0;
    %load/vec4 v000002104016cbc0_0;
    %load/vec4 v000002104016d020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002104016cbc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002104016cb20_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002104016ca80_0;
    %assign/vec4 v000002104016d160_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002104016d020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002104016cda0, 4;
    %assign/vec4 v000002104016d160_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002104015f240;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002104015f3d0;
    %jmp t_0;
    .scope S_000002104015f3d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104016d0c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002104016d0c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002104016d0c0_0;
    %ix/getv/s 4, v000002104016d0c0_0;
    %load/vec4a v000002104016cda0, 4;
    %ix/getv/s 4, v000002104016d0c0_0;
    %load/vec4a v000002104016cda0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002104016d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104016d0c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002104015f240;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002104015e8e0;
T_7 ;
    %wait E_00000210400e9b30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104016a3c0_0, 0, 32;
    %load/vec4 v000002104016b0e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002104016b0e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002104016b040_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002104016a3c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002104016b0e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002104016b0e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002104016b0e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002104016b040_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002104016a3c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002104016b040_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002104016b040_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002104016a3c0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002104015ec00;
T_8 ;
    %wait E_00000210400e9ab0;
    %load/vec4 v0000021040168c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021040167da0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021040167da0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021040167e40_0;
    %load/vec4 v0000021040169d80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021040167e40_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002104015ec00;
T_9 ;
    %wait E_00000210400e9ab0;
    %load/vec4 v0000021040168c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210401685c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021040169a60_0;
    %assign/vec4 v00000210401685c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021040160050;
T_10 ;
    %wait E_00000210400ea030;
    %load/vec4 v000002104016b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104016b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104016c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104016c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021040169c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021040168020_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000210401694c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021040169880_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021040169ce0_0;
    %load/vec4 v0000021040169600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021040167c60_0;
    %load/vec4 v0000021040169600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002104016a1e0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021040169b00_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021040169ce0_0;
    %load/vec4 v0000021040167b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021040167c60_0;
    %load/vec4 v0000021040167b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104016b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104016c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104016c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021040169c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040168020_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021040167bc0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104016b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104016c760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104016c260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040169c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040168020_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104016b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104016c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104016c260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040169c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040168020_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002104015ef20;
T_11 ;
    %wait E_00000210400e9d30;
    %load/vec4 v0000021040160b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000210401624d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040161710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210401618f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161490_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040161530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210401617b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161170_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040162ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040162750_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040160c70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040162e30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040162890_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040162110_0, 0;
    %assign/vec4 v0000021040161d50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021040161cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021040161ad0_0;
    %assign/vec4 v0000021040161d50_0, 0;
    %load/vec4 v00000210401621b0_0;
    %assign/vec4 v0000021040162110_0, 0;
    %load/vec4 v0000021040162610_0;
    %assign/vec4 v0000021040162890_0, 0;
    %load/vec4 v0000021040160d10_0;
    %assign/vec4 v0000021040162e30_0, 0;
    %load/vec4 v0000021040160810_0;
    %assign/vec4 v0000021040160c70_0, 0;
    %load/vec4 v0000021040161fd0_0;
    %assign/vec4 v0000021040162750_0, 0;
    %load/vec4 v0000021040162430_0;
    %assign/vec4 v0000021040162ed0_0, 0;
    %load/vec4 v0000021040161e90_0;
    %assign/vec4 v0000021040161170_0, 0;
    %load/vec4 v0000021040162070_0;
    %assign/vec4 v0000021040161f30_0, 0;
    %load/vec4 v0000021040162390_0;
    %assign/vec4 v00000210401617b0_0, 0;
    %load/vec4 v00000210401609f0_0;
    %assign/vec4 v0000021040161530_0, 0;
    %load/vec4 v0000021040161b70_0;
    %assign/vec4 v0000021040161490_0, 0;
    %load/vec4 v00000210401608b0_0;
    %assign/vec4 v0000021040161030_0, 0;
    %load/vec4 v00000210401615d0_0;
    %assign/vec4 v0000021040162cf0_0, 0;
    %load/vec4 v00000210401622f0_0;
    %assign/vec4 v00000210401618f0_0, 0;
    %load/vec4 v0000021040161a30_0;
    %assign/vec4 v0000021040162d90_0, 0;
    %load/vec4 v0000021040161350_0;
    %assign/vec4 v0000021040162250_0, 0;
    %load/vec4 v0000021040161990_0;
    %assign/vec4 v0000021040161710_0, 0;
    %load/vec4 v0000021040161df0_0;
    %assign/vec4 v00000210401624d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000210401624d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040161710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210401618f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161490_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040161530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210401617b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040161170_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040162ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040162750_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040160c70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040162e30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040162890_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040162110_0, 0;
    %assign/vec4 v0000021040161d50_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002104015e750;
T_12 ;
    %wait E_00000210400ea4f0;
    %load/vec4 v0000021040168840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021040163f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163a10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040164190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000210401635b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163510_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163650_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040163c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040164050_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040163e70_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000210401633d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163bf0_0, 0;
    %assign/vec4 v00000210401631f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000210401683e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021040160bd0_0;
    %assign/vec4 v00000210401631f0_0, 0;
    %load/vec4 v0000021040160db0_0;
    %assign/vec4 v0000021040163bf0_0, 0;
    %load/vec4 v0000021040164550_0;
    %assign/vec4 v00000210401633d0_0, 0;
    %load/vec4 v0000021040163d30_0;
    %assign/vec4 v0000021040163e70_0, 0;
    %load/vec4 v00000210401642d0_0;
    %assign/vec4 v0000021040164050_0, 0;
    %load/vec4 v0000021040163150_0;
    %assign/vec4 v0000021040163c90_0, 0;
    %load/vec4 v0000021040160e50_0;
    %assign/vec4 v0000021040163650_0, 0;
    %load/vec4 v0000021040163970_0;
    %assign/vec4 v0000021040163510_0, 0;
    %load/vec4 v00000210401645f0_0;
    %assign/vec4 v00000210401635b0_0, 0;
    %load/vec4 v00000210401630b0_0;
    %assign/vec4 v0000021040163fb0_0, 0;
    %load/vec4 v0000021040163470_0;
    %assign/vec4 v0000021040162f70_0, 0;
    %load/vec4 v0000021040163790_0;
    %assign/vec4 v0000021040163010_0, 0;
    %load/vec4 v00000210401636f0_0;
    %assign/vec4 v0000021040163b50_0, 0;
    %load/vec4 v00000210401644b0_0;
    %assign/vec4 v0000021040163ab0_0, 0;
    %load/vec4 v00000210401640f0_0;
    %assign/vec4 v0000021040164190_0, 0;
    %load/vec4 v00000210401638d0_0;
    %assign/vec4 v0000021040163290_0, 0;
    %load/vec4 v0000021040164410_0;
    %assign/vec4 v0000021040163dd0_0, 0;
    %load/vec4 v0000021040164370_0;
    %assign/vec4 v0000021040163330_0, 0;
    %load/vec4 v0000021040160f90_0;
    %assign/vec4 v0000021040163830_0, 0;
    %load/vec4 v0000021040160ef0_0;
    %assign/vec4 v0000021040163a10_0, 0;
    %load/vec4 v0000021040164230_0;
    %assign/vec4 v0000021040163f10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021040163f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163a10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040164190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040162f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040163fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000210401635b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163510_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163650_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040163c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040164050_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040163e70_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000210401633d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021040163bf0_0, 0;
    %assign/vec4 v00000210401631f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002103ff5c8c0;
T_13 ;
    %wait E_00000210400e9630;
    %load/vec4 v0000021040155ec0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021040155920_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002103ff63300;
T_14 ;
    %wait E_00000210400e96f0;
    %load/vec4 v00000210401556a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000210401566e0_0;
    %pad/u 33;
    %load/vec4 v0000021040155880_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000210401572c0_0, 0;
    %assign/vec4 v0000021040155b00_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000210401566e0_0;
    %pad/u 33;
    %load/vec4 v0000021040155880_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000210401572c0_0, 0;
    %assign/vec4 v0000021040155b00_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000210401566e0_0;
    %pad/u 33;
    %load/vec4 v0000021040155880_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000210401572c0_0, 0;
    %assign/vec4 v0000021040155b00_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000210401566e0_0;
    %pad/u 33;
    %load/vec4 v0000021040155880_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000210401572c0_0, 0;
    %assign/vec4 v0000021040155b00_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000210401566e0_0;
    %pad/u 33;
    %load/vec4 v0000021040155880_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000210401572c0_0, 0;
    %assign/vec4 v0000021040155b00_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000210401566e0_0;
    %pad/u 33;
    %load/vec4 v0000021040155880_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000210401572c0_0, 0;
    %assign/vec4 v0000021040155b00_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021040155880_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021040155b00_0;
    %load/vec4 v0000021040155880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000210401566e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021040155880_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021040155880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021040155b00_0, 0;
    %load/vec4 v00000210401566e0_0;
    %ix/getv 4, v0000021040155880_0;
    %shiftl 4;
    %assign/vec4 v00000210401572c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021040155880_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021040155b00_0;
    %load/vec4 v0000021040155880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000210401566e0_0;
    %load/vec4 v0000021040155880_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021040155880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021040155b00_0, 0;
    %load/vec4 v00000210401566e0_0;
    %ix/getv 4, v0000021040155880_0;
    %shiftr 4;
    %assign/vec4 v00000210401572c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040155b00_0, 0;
    %load/vec4 v00000210401566e0_0;
    %load/vec4 v0000021040155880_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000210401572c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021040155b00_0, 0;
    %load/vec4 v0000021040155880_0;
    %load/vec4 v00000210401566e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000210401572c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002103fe36b50;
T_15 ;
    %wait E_00000210400e90f0;
    %load/vec4 v0000021040153cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021040153850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040154d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040154cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021040154c50_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021040154570_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021040153fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000210401541b0_0, 0;
    %assign/vec4 v0000021040153c10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021040075400_0;
    %assign/vec4 v0000021040153c10_0, 0;
    %load/vec4 v0000021040154070_0;
    %assign/vec4 v00000210401541b0_0, 0;
    %load/vec4 v0000021040154890_0;
    %assign/vec4 v0000021040153fd0_0, 0;
    %load/vec4 v000002104005dff0_0;
    %assign/vec4 v0000021040154570_0, 0;
    %load/vec4 v0000021040075f40_0;
    %assign/vec4 v0000021040154c50_0, 0;
    %load/vec4 v000002104005dd70_0;
    %assign/vec4 v0000021040154cf0_0, 0;
    %load/vec4 v0000021040154bb0_0;
    %assign/vec4 v0000021040154d90_0, 0;
    %load/vec4 v0000021040154b10_0;
    %assign/vec4 v0000021040153850_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002104015ea70;
T_16 ;
    %wait E_00000210400ea5b0;
    %load/vec4 v000002104017d490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002104017c4f0_0;
    %load/vec4 v000002104017cd10_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017c1d0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002104015ea70;
T_17 ;
    %wait E_00000210400ea5b0;
    %load/vec4 v000002104017cd10_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002104017c1d0, 4;
    %assign/vec4 v000002104017d8f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002104015ea70;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104017e2f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002104017e2f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002104017e2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104017c1d0, 0, 4;
    %load/vec4 v000002104017e2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104017e2f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002104015ea70;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104017e2f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002104017e2f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002104017e2f0_0;
    %load/vec4a v000002104017c1d0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002104017e2f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002104017e2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104017e2f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002104015fba0;
T_20 ;
    %wait E_00000210400ea7f0;
    %load/vec4 v000002104017db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002104017d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104017e890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104017e250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104017dc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002104017cef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002104017cbd0_0, 0;
    %assign/vec4 v000002104017e4d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002104017d710_0;
    %assign/vec4 v000002104017e4d0_0, 0;
    %load/vec4 v000002104017ca90_0;
    %assign/vec4 v000002104017cbd0_0, 0;
    %load/vec4 v000002104017d7b0_0;
    %assign/vec4 v000002104017dc10_0, 0;
    %load/vec4 v000002104017cb30_0;
    %assign/vec4 v000002104017cef0_0, 0;
    %load/vec4 v000002104017c310_0;
    %assign/vec4 v000002104017e250_0, 0;
    %load/vec4 v000002104017dad0_0;
    %assign/vec4 v000002104017d030_0, 0;
    %load/vec4 v000002104017d990_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002104017e890_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002103ff396a0;
T_21 ;
    %wait E_00000210400e9370;
    %load/vec4 v000002104018e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021040190620_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021040190620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021040190620_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002103ff29f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002104018fb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002104018fcc0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002103ff29f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002104018fb80_0;
    %inv;
    %assign/vec4 v000002104018fb80_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002103ff29f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002104018fcc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002104018fcc0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002104018fae0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
