
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     Vivaz_MachXO2_impl1.ngd -o Vivaz_MachXO2_impl1_map.ncd -pr
     Vivaz_MachXO2_impl1.prf -mp Vivaz_MachXO2_impl1.mrp -lpf
     Z:/GITHUB/Lattice/Vivaz MachXO2/impl1/Vivaz_MachXO2_impl1.lpf -lpf
     Z:/GITHUB/Lattice/Vivaz MachXO2/Vivaz_MachXO2.lpf -c 0 -gui -msgset
     Z:/GITHUB/Lattice/Vivaz MachXO2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.1.502
Mapped on:  08/18/16  20:12:25

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         1 out of  3432 (0%)
      SLICEs as Logic/ROM:      1 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          1 out of  6864 (0%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 29 + 4(JTAG) out of 115 (29%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

                                    Page 1




Design:  top                                           Date:  08/18/16  20:12:25

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:




   Number of warnings:  8
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'pb1' has no legal load.
WARNING - map: input pad net 'pb2' has no legal load.
WARNING - map: input pad net 'main_reset' has no legal load.
WARNING - map: input pad net 'vivaz_TE' has no legal load.
WARNING - map: IO buffer missing for top level port pb1...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port pb2...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port main_reset...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port vivaz_TE...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led30[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led30[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led30[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led30[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led67[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led67[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CH1                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CH2                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CH3                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CH4                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_RS            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_RESET         | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  top                                           Date:  08/18/16  20:12:25

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| vivaz_WR            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[15]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[14]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[13]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[12]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vivaz_D015[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Block i36 was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 32 MB
        

                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
