
*** Running vivado
    with args -log simpleMipsCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleMipsCPU.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source simpleMipsCPU.tcl -notrace
Command: synth_design -top simpleMipsCPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9664 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 284.086 ; gain = 71.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simpleMipsCPU' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMipsCPU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMipsCPU.v:59]
INFO: [Synth 8-638] synthesizing module 'simpleMemForCpu' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:23]
WARNING: [Synth 8-567] referenced signal 'mem' should be on the sensitivity list [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:47]
WARNING: [Synth 8-567] referenced signal 'word' should be on the sensitivity list [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:47]
INFO: [Synth 8-256] done synthesizing module 'simpleMemForCpu' (1#1) [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:23]
INFO: [Synth 8-256] done synthesizing module 'simpleMipsCPU' (2#1) [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMipsCPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.328 ; gain = 108.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.328 ; gain = 108.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.328 ; gain = 108.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "mem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMipsCPU.v:59]
INFO: [Synth 8-5546] ROM "generalRegisters_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generalRegisters_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "programCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'word_out_reg' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMemForCpu.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 369.254 ; gain = 156.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module simpleMipsCPU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module simpleMemForCpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "programCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.srcs/sources_1/new/simpleMipsCPU.v:63]
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[31]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[30]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[29]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[28]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[27]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[26]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[25]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[24]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[23]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[22]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[21]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[20]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[19]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[18]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[17]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[16]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[15]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[14]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[13]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[12]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[11]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[10]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[9]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[8]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[7]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[6]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[5]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[4]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[3]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[2]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[1]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (word_out_reg[0]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][31]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][30]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][29]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][28]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][27]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][26]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][25]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][24]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][23]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][22]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][21]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][20]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][19]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][18]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][17]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][16]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][15]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][14]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][13]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][12]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][11]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][10]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][9]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][8]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][7]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][6]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][5]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][4]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][3]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][2]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][1]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[31][0]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][31]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][30]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][29]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][28]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][27]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][26]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][25]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][24]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][23]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][22]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][21]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][20]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][19]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][18]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][17]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][16]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][15]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][14]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][13]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][12]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][11]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][10]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][9]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][8]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][7]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][6]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][5]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][4]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][3]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][2]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][1]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[30][0]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[29][31]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[29][30]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[29][29]) is unused and will be removed from module simpleMemForCpu.
WARNING: [Synth 8-3332] Sequential element (mem_reg[29][28]) is unused and will be removed from module simpleMemForCpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simpleMipsCPU | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleMipsCPU | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleMipsCPU | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleMipsCPU | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 607.379 ; gain = 394.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 607.379 ; gain = 394.422
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gokturk/FPGA/SimpleMipsCpuMem/SimpleMipsCpuMem.runs/synth_1/simpleMipsCPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 607.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 17:25:47 2017...
