#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Nov 27 21:14:52 2017
# Process ID: 9908
# Current directory: F:/BaiduNetdiskDownload/mig_7series_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9948 F:\BaiduNetdiskDownload\mig_7series_0_ex\mig_7series_0_ex.xpr
# Log file: F:/BaiduNetdiskDownload/mig_7series_0_ex/vivado.log
# Journal file: F:/BaiduNetdiskDownload/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.xpr
INFO: [Project 1-313] Project file moved from 'e:/DS_SRC/7035A/mig_7series_0_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 858.895 ; gain = 183.699
open_project E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.xpr
INFO: [Project 1-313] Project file moved from 'E:/MIA701SRC/MIA701_DDR' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
current_project mig_7series_0_ex
current_project mig_7series_0_ex(2)
current_project mig_7series_0_ex
remove_files  {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_traffic_gen_top.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_init_mem_pattern_ctr.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_memc_traffic_gen.v}
remove_files  {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_cmd_gen.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_read_data_path.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_write_data_path.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_memc_flow_vcontrol.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_tg_status.v}
remove_files  {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_rd_data_gen.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_read_posted_fifo.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_wr_data_gen.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_cmd_prbs_gen.v}
remove_files  {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_s7ven_data_gen.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_afifo.v}
remove_files  {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_data_prbs_gen.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_tg_prbs_gen.v F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/mig_7series_v4_0_vio_init_pattern_bram.v}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 21:30:27 2017] Launched synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'f:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 269 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 232 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1452.207 ; gain = 468.973
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 30 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {CountRead[0]} {CountRead[1]} {CountRead[2]} {CountRead[3]} {CountRead[4]} {CountRead[5]} {CountRead[6]} {CountRead[7]} {CountRead[8]} {CountRead[9]} {CountRead[10]} {CountRead[11]} {CountRead[12]} {CountRead[13]} {CountRead[14]} {CountRead[15]} {CountRead[16]} {CountRead[17]} {CountRead[18]} {CountRead[19]} {CountRead[20]} {CountRead[21]} {CountRead[22]} {CountRead[23]} {CountRead[24]} {CountRead[25]} {CountRead[26]} {CountRead[27]} {CountRead[28]} {CountRead[29]} ]]
create_debug_port u_ila_0 probe
set_property port_width 30 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {CountWrite[0]} {CountWrite[1]} {CountWrite[2]} {CountWrite[3]} {CountWrite[4]} {CountWrite[5]} {CountWrite[6]} {CountWrite[7]} {CountWrite[8]} {CountWrite[9]} {CountWrite[10]} {CountWrite[11]} {CountWrite[12]} {CountWrite[13]} {CountWrite[14]} {CountWrite[15]} {CountWrite[16]} {CountWrite[17]} {CountWrite[18]} {CountWrite[19]} {CountWrite[20]} {CountWrite[21]} {CountWrite[22]} {CountWrite[23]} {CountWrite[24]} {CountWrite[25]} {CountWrite[26]} {CountWrite[27]} {CountWrite[28]} {CountWrite[29]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Count_64[0]} {Count_64[1]} {Count_64[2]} {Count_64[3]} {Count_64[4]} {Count_64[5]} {Count_64[6]} {Count_64[7]} {Count_64[8]} {Count_64[9]} {Count_64[10]} {Count_64[11]} {Count_64[12]} {Count_64[13]} {Count_64[14]} {Count_64[15]} {Count_64[16]} {Count_64[17]} {Count_64[18]} {Count_64[19]} {Count_64[20]} {Count_64[21]} {Count_64[22]} {Count_64[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Count_64_1[0]} {Count_64_1[1]} {Count_64_1[2]} {Count_64_1[3]} {Count_64_1[4]} {Count_64_1[5]} {Count_64_1[6]} {Count_64_1[7]} {Count_64_1[8]} {Count_64_1[9]} {Count_64_1[10]} {Count_64_1[11]} {Count_64_1[12]} {Count_64_1[13]} {Count_64_1[14]} {Count_64_1[15]} {Count_64_1[16]} {Count_64_1[17]} {Count_64_1[18]} {Count_64_1[19]} {Count_64_1[20]} {Count_64_1[21]} {Count_64_1[22]} {Count_64_1[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 256 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {app_rd_data_tem[0]} {app_rd_data_tem[1]} {app_rd_data_tem[2]} {app_rd_data_tem[3]} {app_rd_data_tem[4]} {app_rd_data_tem[5]} {app_rd_data_tem[6]} {app_rd_data_tem[7]} {app_rd_data_tem[8]} {app_rd_data_tem[9]} {app_rd_data_tem[10]} {app_rd_data_tem[11]} {app_rd_data_tem[12]} {app_rd_data_tem[13]} {app_rd_data_tem[14]} {app_rd_data_tem[15]} {app_rd_data_tem[16]} {app_rd_data_tem[17]} {app_rd_data_tem[18]} {app_rd_data_tem[19]} {app_rd_data_tem[20]} {app_rd_data_tem[21]} {app_rd_data_tem[22]} {app_rd_data_tem[23]} {app_rd_data_tem[24]} {app_rd_data_tem[25]} {app_rd_data_tem[26]} {app_rd_data_tem[27]} {app_rd_data_tem[28]} {app_rd_data_tem[29]} {app_rd_data_tem[30]} {app_rd_data_tem[31]} {app_rd_data_tem[32]} {app_rd_data_tem[33]} {app_rd_data_tem[34]} {app_rd_data_tem[35]} {app_rd_data_tem[36]} {app_rd_data_tem[37]} {app_rd_data_tem[38]} {app_rd_data_tem[39]} {app_rd_data_tem[40]} {app_rd_data_tem[41]} {app_rd_data_tem[42]} {app_rd_data_tem[43]} {app_rd_data_tem[44]} {app_rd_data_tem[45]} {app_rd_data_tem[46]} {app_rd_data_tem[47]} {app_rd_data_tem[48]} {app_rd_data_tem[49]} {app_rd_data_tem[50]} {app_rd_data_tem[51]} {app_rd_data_tem[52]} {app_rd_data_tem[53]} {app_rd_data_tem[54]} {app_rd_data_tem[55]} {app_rd_data_tem[56]} {app_rd_data_tem[57]} {app_rd_data_tem[58]} {app_rd_data_tem[59]} {app_rd_data_tem[60]} {app_rd_data_tem[61]} {app_rd_data_tem[62]} {app_rd_data_tem[63]} {app_rd_data_tem[64]} {app_rd_data_tem[65]} {app_rd_data_tem[66]} {app_rd_data_tem[67]} {app_rd_data_tem[68]} {app_rd_data_tem[69]} {app_rd_data_tem[70]} {app_rd_data_tem[71]} {app_rd_data_tem[72]} {app_rd_data_tem[73]} {app_rd_data_tem[74]} {app_rd_data_tem[75]} {app_rd_data_tem[76]} {app_rd_data_tem[77]} {app_rd_data_tem[78]} {app_rd_data_tem[79]} {app_rd_data_tem[80]} {app_rd_data_tem[81]} {app_rd_data_tem[82]} {app_rd_data_tem[83]} {app_rd_data_tem[84]} {app_rd_data_tem[85]} {app_rd_data_tem[86]} {app_rd_data_tem[87]} {app_rd_data_tem[88]} {app_rd_data_tem[89]} {app_rd_data_tem[90]} {app_rd_data_tem[91]} {app_rd_data_tem[92]} {app_rd_data_tem[93]} {app_rd_data_tem[94]} {app_rd_data_tem[95]} {app_rd_data_tem[96]} {app_rd_data_tem[97]} {app_rd_data_tem[98]} {app_rd_data_tem[99]} {app_rd_data_tem[100]} {app_rd_data_tem[101]} {app_rd_data_tem[102]} {app_rd_data_tem[103]} {app_rd_data_tem[104]} {app_rd_data_tem[105]} {app_rd_data_tem[106]} {app_rd_data_tem[107]} {app_rd_data_tem[108]} {app_rd_data_tem[109]} {app_rd_data_tem[110]} {app_rd_data_tem[111]} {app_rd_data_tem[112]} {app_rd_data_tem[113]} {app_rd_data_tem[114]} {app_rd_data_tem[115]} {app_rd_data_tem[116]} {app_rd_data_tem[117]} {app_rd_data_tem[118]} {app_rd_data_tem[119]} {app_rd_data_tem[120]} {app_rd_data_tem[121]} {app_rd_data_tem[122]} {app_rd_data_tem[123]} {app_rd_data_tem[124]} {app_rd_data_tem[125]} {app_rd_data_tem[126]} {app_rd_data_tem[127]} {app_rd_data_tem[128]} {app_rd_data_tem[129]} {app_rd_data_tem[130]} {app_rd_data_tem[131]} {app_rd_data_tem[132]} {app_rd_data_tem[133]} {app_rd_data_tem[134]} {app_rd_data_tem[135]} {app_rd_data_tem[136]} {app_rd_data_tem[137]} {app_rd_data_tem[138]} {app_rd_data_tem[139]} {app_rd_data_tem[140]} {app_rd_data_tem[141]} {app_rd_data_tem[142]} {app_rd_data_tem[143]} {app_rd_data_tem[144]} {app_rd_data_tem[145]} {app_rd_data_tem[146]} {app_rd_data_tem[147]} {app_rd_data_tem[148]} {app_rd_data_tem[149]} {app_rd_data_tem[150]} {app_rd_data_tem[151]} {app_rd_data_tem[152]} {app_rd_data_tem[153]} {app_rd_data_tem[154]} {app_rd_data_tem[155]} {app_rd_data_tem[156]} {app_rd_data_tem[157]} {app_rd_data_tem[158]} {app_rd_data_tem[159]} {app_rd_data_tem[160]} {app_rd_data_tem[161]} {app_rd_data_tem[162]} {app_rd_data_tem[163]} {app_rd_data_tem[164]} {app_rd_data_tem[165]} {app_rd_data_tem[166]} {app_rd_data_tem[167]} {app_rd_data_tem[168]} {app_rd_data_tem[169]} {app_rd_data_tem[170]} {app_rd_data_tem[171]} {app_rd_data_tem[172]} {app_rd_data_tem[173]} {app_rd_data_tem[174]} {app_rd_data_tem[175]} {app_rd_data_tem[176]} {app_rd_data_tem[177]} {app_rd_data_tem[178]} {app_rd_data_tem[179]} {app_rd_data_tem[180]} {app_rd_data_tem[181]} {app_rd_data_tem[182]} {app_rd_data_tem[183]} {app_rd_data_tem[184]} {app_rd_data_tem[185]} {app_rd_data_tem[186]} {app_rd_data_tem[187]} {app_rd_data_tem[188]} {app_rd_data_tem[189]} {app_rd_data_tem[190]} {app_rd_data_tem[191]} {app_rd_data_tem[192]} {app_rd_data_tem[193]} {app_rd_data_tem[194]} {app_rd_data_tem[195]} {app_rd_data_tem[196]} {app_rd_data_tem[197]} {app_rd_data_tem[198]} {app_rd_data_tem[199]} {app_rd_data_tem[200]} {app_rd_data_tem[201]} {app_rd_data_tem[202]} {app_rd_data_tem[203]} {app_rd_data_tem[204]} {app_rd_data_tem[205]} {app_rd_data_tem[206]} {app_rd_data_tem[207]} {app_rd_data_tem[208]} {app_rd_data_tem[209]} {app_rd_data_tem[210]} {app_rd_data_tem[211]} {app_rd_data_tem[212]} {app_rd_data_tem[213]} {app_rd_data_tem[214]} {app_rd_data_tem[215]} {app_rd_data_tem[216]} {app_rd_data_tem[217]} {app_rd_data_tem[218]} {app_rd_data_tem[219]} {app_rd_data_tem[220]} {app_rd_data_tem[221]} {app_rd_data_tem[222]} {app_rd_data_tem[223]} {app_rd_data_tem[224]} {app_rd_data_tem[225]} {app_rd_data_tem[226]} {app_rd_data_tem[227]} {app_rd_data_tem[228]} {app_rd_data_tem[229]} {app_rd_data_tem[230]} {app_rd_data_tem[231]} {app_rd_data_tem[232]} {app_rd_data_tem[233]} {app_rd_data_tem[234]} {app_rd_data_tem[235]} {app_rd_data_tem[236]} {app_rd_data_tem[237]} {app_rd_data_tem[238]} {app_rd_data_tem[239]} {app_rd_data_tem[240]} {app_rd_data_tem[241]} {app_rd_data_tem[242]} {app_rd_data_tem[243]} {app_rd_data_tem[244]} {app_rd_data_tem[245]} {app_rd_data_tem[246]} {app_rd_data_tem[247]} {app_rd_data_tem[248]} {app_rd_data_tem[249]} {app_rd_data_tem[250]} {app_rd_data_tem[251]} {app_rd_data_tem[252]} {app_rd_data_tem[253]} {app_rd_data_tem[254]} {app_rd_data_tem[255]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {state[0]} {state[1]} {state[2]} {state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {state1[0]} {state1[1]} {state1[2]} {state1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list error_rddata ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list init_calib_complete ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ProsessIn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ProsessIn1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list WriteSign ]]
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
current_project mig_7series_0_ex(2)
current_project mig_7series_0_ex
save_constraints -force
INFO: [Project 1-96] Target constrs file set to 'F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.xdc' for the 'constrs_1' constraints set.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" into library work [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:1]
[Mon Nov 27 22:17:12 2017] Launched synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT3_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {114.829}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Mon Nov 27 22:18:55 2017] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 22:20:10 2017] Launched synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 22:26:19 2017] Launched synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in1}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Mon Nov 27 22:27:09 2017] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov 27 22:27:20 2017] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/clk_wiz_0_synth_1/runme.log
[Mon Nov 27 22:27:20 2017] Launched synth_1...
Run output will be captured here: F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
WARNING: [VRFC 10-1315] redeclaration of ansi port init_calib_complete is not allowed [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:406]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:466]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:468]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ff983edbd7814f3ab5aa1070f3862d3f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port clk_ref_i on this module [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v:437]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
ERROR: [VRFC 10-426] cannot find port clk_100m on this module [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v:498]
ERROR: [VRFC 10-426] cannot find port clk_ref_i on this module [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v:499]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1694.469 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
WARNING: [VRFC 10-1315] redeclaration of ansi port init_calib_complete is not allowed [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:406]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:466]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:468]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ff983edbd7814f3ab5aa1070f3862d3f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port clk_ref_i on this module [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v:437]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
ERROR: [VRFC 10-426] cannot find port clk_ref_i on this module [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v:499]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.469 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
WARNING: [VRFC 10-1315] redeclaration of ansi port init_calib_complete is not allowed [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:406]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:466]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v:468]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1694.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ff983edbd7814f3ab5aa1070f3862d3f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.SRLC32E
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(BURS...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(BURST...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(BA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(TCQ=100...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(TCQ=1...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(TCQ=10...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(TCQ=100,ADDR...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd(POC_USE_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module unisims_ver.IDELAYE2_FINEDELAY(CINVCTRL_SEL=...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(TCQ=1...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.example_top(PORT_MODE="BI_MODE",...
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim.dir/sim_tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 48.941 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 27 22:31:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1694.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 fs
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      16
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# source -notrace {../../../imports/xsim_options.tcl}
$finish called at time : 1 ms : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" Line 596
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1694.469 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1694.469 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:28 . Memory (MB): peak = 1694.469 ; gain = 0.000
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 258
run 20 ms
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 258
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 428
run 20 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:03:05 . Memory (MB): peak = 1694.469 ; gain = 0.000
current_project mig_7series_0_ex(2)
current_project mig_7series_0_ex
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 258
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 259
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 258
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 259
remove_bps -all
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 428
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 428
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 428
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
Stopped at time : 0 fs : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 428
add_wave {{/sim_tb_top/u_ip_top/ddr3_dq}} {{/sim_tb_top/u_ip_top/ddr3_dqs_n}} {{/sim_tb_top/u_ip_top/ddr3_dqs_p}} {{/sim_tb_top/u_ip_top/ddr3_addr}} {{/sim_tb_top/u_ip_top/ddr3_ba}} {{/sim_tb_top/u_ip_top/ddr3_ras_n}} {{/sim_tb_top/u_ip_top/ddr3_cas_n}} {{/sim_tb_top/u_ip_top/ddr3_we_n}} {{/sim_tb_top/u_ip_top/ddr3_reset_n}} {{/sim_tb_top/u_ip_top/ddr3_ck_p}} {{/sim_tb_top/u_ip_top/ddr3_ck_n}} {{/sim_tb_top/u_ip_top/ddr3_cke}} {{/sim_tb_top/u_ip_top/ddr3_cs_n}} {{/sim_tb_top/u_ip_top/ddr3_dm}} {{/sim_tb_top/u_ip_top/ddr3_odt}} {{/sim_tb_top/u_ip_top/tg_compare_error}} {{/sim_tb_top/u_ip_top/init_calib_complete}} {{/sim_tb_top/u_ip_top/clk100m_i}} {{/sim_tb_top/u_ip_top/rst_key}} {{/sim_tb_top/u_ip_top/cmp_data_r}} {{/sim_tb_top/u_ip_top/cmp_data_valid_r}} {{/sim_tb_top/u_ip_top/state}} {{/sim_tb_top/u_ip_top/Count_64}} {{/sim_tb_top/u_ip_top/Count_64_1}} {{/sim_tb_top/u_ip_top/ProsessIn}} {{/sim_tb_top/u_ip_top/WriteSign}} {{/sim_tb_top/u_ip_top/ProsessIn1}} {{/sim_tb_top/u_ip_top/app_addr_begin}} {{/sim_tb_top/u_ip_top/CountWrite_tem}} {{/sim_tb_top/u_ip_top/CountRead_tem}} {{/sim_tb_top/u_ip_top/CountWrite}} {{/sim_tb_top/u_ip_top/CountRead}} {{/sim_tb_top/u_ip_top/error_rddata}} {{/sim_tb_top/u_ip_top/state1}} {{/sim_tb_top/u_ip_top/app_rd_data_tem}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
Stopped at time : 0 fs : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 428
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 428
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 458
run 20 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      16
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
$finish called at time : 1 ms : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" Line 596
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1694.469 ; gain = 0.000
current_project mig_7series_0_ex(2)
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
current_project mig_7series_0_ex
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 458
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 431
run 20 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1694.469 ; gain = 0.000
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 429
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 429
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 429
run 20 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      16
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
Stopped at time : 455 ns : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 429
run 20 ms
$finish called at time : 1 ms : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" Line 596
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1694.469 ; gain = 0.000
current_project mig_7series_0_ex(2)
current_project mig_7series_0_ex
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 429
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 428
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
Stopped at time : 0 fs : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 428
run 20 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      16
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
Stopped at time : 455 ns : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 428
run 20 ms
$finish called at time : 1 ms : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" Line 596
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1694.469 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1694.469 ; gain = 0.000
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 431
run 20 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
Stopped at time : 0 fs : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 428
run 100 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      16
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
Stopped at time : 455 ns : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v" Line 428
remove_bps -file {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} -line 428
run 100 ms
$finish called at time : 1 ms : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" Line 596
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1698.816 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:57 . Memory (MB): peak = 1701.473 ; gain = 2.656
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =      16
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1707.828 ; gain = 6.355
add_bp {F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/example_top.v} 428
run 100 ms
$finish called at time : 1 ms : File "F:/BaiduNetdiskDownload/mig_7series_0_ex/imports/sim_tb_top.v" Line 596
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.828 ; gain = 0.000
current_project mig_7series_0_ex(2)
current_project mig_7series_0_ex
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1707.828 ; gain = 0.000
close_project
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
WARNING: [VRFC 10-1315] redeclaration of ansi port init_calib_complete is not allowed [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v:384]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v:444]
WARNING: [VRFC 10-756] identifier state1 is used before its declaration [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v:446]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.828 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6ae21f0dba314f97a983912edca42401 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.SRLC32E
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(BURS...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(BURST...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(BA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(TCQ=100...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(TCQ=1...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(TCQ=10...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(TCQ=100,ADDR...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd(POC_USE_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module unisims_ver.IDELAYE2(CINVCTRL_SEL="FALSE",DE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(TCQ=1...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.example_top(PORT_MODE="BI_MODE",...
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav/xsim.dir/sim_tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 27 23:11:22 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1707.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 fs
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = f DATA_CTL_B0 = f DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 2860100.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.reset at time 2860100.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 2925814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task at time 2925814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Qoff = Enabled
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1712.859 ; gain = 5.031
# source -notrace {../../../imports/xsim_options.tcl}
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: Initialization Sequence is complete
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: Initialization Sequence is complete
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1712.859 ; gain = 0.000
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1712.859 ; gain = 5.031
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:47 . Memory (MB): peak = 1712.859 ; gain = 5.031
add_bp {E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v} 406
run 100 ms
Stopped at time : 10400 ns : File "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v" Line 406
add_wave {{/sim_tb_top/u_ip_top/clk50m_i}} {{/sim_tb_top/u_ip_top/rst_key}} {{/sim_tb_top/u_ip_top/sys_rst}} {{/sim_tb_top/u_ip_top/locked}} {{/sim_tb_top/u_ip_top/clk_ref_i}} {{/sim_tb_top/u_ip_top/sys_clk_i}} {{/sim_tb_top/u_ip_top/clk_200}} {{/sim_tb_top/u_ip_top/app_ecc_multiple_err}} {{/sim_tb_top/u_ip_top/app_ecc_single_err}} {{/sim_tb_top/u_ip_top/app_addr}} {{/sim_tb_top/u_ip_top/app_cmd}} {{/sim_tb_top/u_ip_top/app_en}} {{/sim_tb_top/u_ip_top/app_rdy}} {{/sim_tb_top/u_ip_top/app_rd_data}} {{/sim_tb_top/u_ip_top/app_rd_data_end}} {{/sim_tb_top/u_ip_top/app_rd_data_valid}} {{/sim_tb_top/u_ip_top/app_wdf_data}} {{/sim_tb_top/u_ip_top/app_wdf_end}} {{/sim_tb_top/u_ip_top/app_wdf_mask}} {{/sim_tb_top/u_ip_top/app_wdf_rdy}} {{/sim_tb_top/u_ip_top/app_sr_active}} {{/sim_tb_top/u_ip_top/app_ref_ack}} {{/sim_tb_top/u_ip_top/app_zq_ack}} {{/sim_tb_top/u_ip_top/app_wdf_wren}} {{/sim_tb_top/u_ip_top/error_status}} {{/sim_tb_top/u_ip_top/cumlative_dq_lane_error}} {{/sim_tb_top/u_ip_top/mem_pattern_init_done}} {{/sim_tb_top/u_ip_top/tg_wr_data_counts}} {{/sim_tb_top/u_ip_top/tg_rd_data_counts}} {{/sim_tb_top/u_ip_top/modify_enable_sel}} {{/sim_tb_top/u_ip_top/data_mode_manual_sel}} {{/sim_tb_top/u_ip_top/addr_mode_manual_sel}} {{/sim_tb_top/u_ip_top/cmp_data}} {{/sim_tb_top/u_ip_top/cmp_data_r}} {{/sim_tb_top/u_ip_top/cmp_data_valid}} {{/sim_tb_top/u_ip_top/cmp_data_valid_r}} {{/sim_tb_top/u_ip_top/cmp_error}} {{/sim_tb_top/u_ip_top/dq_error_bytelane_cmp}} {{/sim_tb_top/u_ip_top/clk}} {{/sim_tb_top/u_ip_top/rst}} {{/sim_tb_top/u_ip_top/device_temp}} {{/sim_tb_top/u_ip_top/state}} {{/sim_tb_top/u_ip_top/Count_64}} {{/sim_tb_top/u_ip_top/Count_64_1}} {{/sim_tb_top/u_ip_top/ProsessIn}} {{/sim_tb_top/u_ip_top/WriteSign}} {{/sim_tb_top/u_ip_top/ProsessIn1}} {{/sim_tb_top/u_ip_top/app_addr_begin}} {{/sim_tb_top/u_ip_top/CountWrite_tem}} {{/sim_tb_top/u_ip_top/CountRead_tem}} {{/sim_tb_top/u_ip_top/CountWrite}} {{/sim_tb_top/u_ip_top/CountRead}} {{/sim_tb_top/u_ip_top/error_rddata}} {{/sim_tb_top/u_ip_top/state1}} {{/sim_tb_top/u_ip_top/app_rd_data_tem}} {{/sim_tb_top/u_ip_top/diff}} {{/sim_tb_top/u_ip_top/diff_sign0}} {{/sim_tb_top/u_ip_top/diff_sign1}} {{/sim_tb_top/u_ip_top/diff_sign2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
Stopped at time : 0 fs : File "E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v" Line 406
remove_bps -file {E:/MIA701SRC/S02_CH09_DDR3_READ_WRITE/imports/example_top.v} -line 406
run 100 ms
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = f DATA_CTL_B0 = f DATA_CTL_B1 = 0
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 2860100.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.reset at time 2860100.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 2925814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task at time 2925814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 3238314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 4538314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 5838314.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 7138314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: Initialization Sequence is complete
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[1].u_comp_ddr3.cmd_task: at time 8438314.0 ps INFO: Initialization Sequence is complete
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1712.859 ; gain = 0.000
open_project E:/MIA701SRC/mig_7series_0_ex/mig_7series_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
close_project
open_project F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
current_project mig_7series_0_ex(2)
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim_run.bat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/BaiduNetdiskDownload/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.844 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.844 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 23:21:26 2017...
