GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\dvi_tx\DVI_TX_Top.v'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\rgb_timing.v'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\top.v'
Compiling module 'top'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\top.v":1)
Compiling module 'rgb_timing'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\rgb_timing.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\rgb_timing.v":39)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\rgb_timing.v":43)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'rgb_rst_n'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\top.v":31)
Compiling module 'TMDS_rPLL'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\gowin_rpll\TMDS_rPLL.v":10)
Compiling module 'DVI_TX_Top'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\dvi_tx\DVI_TX_Top.v":1042)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\src\dvi_tx\DVI_TX_Top.v":0)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\impl\gwsynthesis\lcd_test.vg" completed
[100%] Generate report file "E:\FPGA_work\Gowin\TangNano_9k\bittest_hdmi720P\impl\gwsynthesis\lcd_test_syn.rpt.html" completed
GowinSynthesis finish
