#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Tue Feb 27 11:07:47 2018
# Process ID: 2632
# Current directory: E:/ZedBoard_Projects/SIN_BRAM/zed
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11308 E:\ZedBoard_Projects\SIN_BRAM\zed\fmcomms1_zed.xpr
# Log file: E:/ZedBoard_Projects/SIN_BRAM/zed/vivado.log
# Journal file: E:/ZedBoard_Projects/SIN_BRAM/zed\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.xpr
INFO: [Project 1-313] Project file moved from 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed' since last save.
WARNING: [Project 1-312] File not found as 'E:/library/common/ad_iobuf.v'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v' instead.
WARNING: [Project 1-312] File not found as 'E:/ZedBoard_Projects/common/xilinx/compression_system_constr.xdc'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/ZedBoard_Projects/common/zed/zed_system_constr.xdc'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'E:/library/common/ad_iobuf.v'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v' instead.
WARNING: [Project 1-312] File not found as 'E:/ZedBoard_Projects/common/xilinx/compression_system_constr.xdc'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/ZedBoard_Projects/common/zed/zed_system_constr.xdc'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/library/common/ad_iobuf.v'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/library/common/ad_iobuf.v' instead.
WARNING: [Project 1-312] File not found as 'E:/ZedBoard_Projects/common/xilinx/compression_system_constr.xdc'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc' instead.
WARNING: [Project 1-312] File not found as 'E:/ZedBoard_Projects/common/zed/zed_system_constr.xdc'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'E:/library'; using path 'C:/cygwin64/home/Dr-Abbasfar/adi/hdl/library' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 816.891 ; gain = 252.953
open_bd_design {E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- analog.com:user:util_i2c_mixer:1.0 - sys_i2c_mixer
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_hdmi_dma
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_fmc
Adding component instance block -- analog.com:user:axi_ad9122:1.0 - axi_ad9122
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9122_dma
Adding component instance block -- analog.com:user:util_upack:1.0 - util_upack_ad9122
Adding component instance block -- analog.com:user:axi_ad9643:1.0 - axi_ad9643
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9643_dma
Adding component instance block -- analog.com:user:util_cpack:1.0 - util_cpack_ad9643
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9643_adc_fifo
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - refclk_clkgen
WARNING: [IP_Flow 19-982] Invalid parameter order found. Parameter 'INPUT_MODE' with  order 14.40 tries to set value on parameter 'USE_PHASE_ALIGNMENT' of  order 8.00.
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 962.918 ; gain = 137.840
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property  ip_repo_paths  {c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library C:/Users/Dr-Abbasfar/Desktop/SinGenerator} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cygwin64/home/Dr-Abbasfar/adi/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dr-Abbasfar/Desktop/SinGenerator'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.895 ; gain = 11.094
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sinGenerator:1.0 sinGenerator_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sys_ps7/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </sys_ps7/Data> at <0x40000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sys_ps7/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins sinGenerator_0/s_axi_CRTL_BUS]
</sinGenerator_0/s_axi_CRTL_BUS/Reg> is being mapped into </sys_ps7/Data> at <0x43C00000 [ 64K ]>
endgroup
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins sinGenerator_0/dataToBram_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
Wrote  : <E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd> 
regenerate_bd_layout
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [BD 41-1343] Reset pin /axi_ad9122_dma/m_src_axi_aresetn (associated clock /axi_ad9122_dma/m_src_axi_aclk) is connected to reset source /sys_rstgen/peripheral_aresetn (synchronous to clock source /sys_ps7/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /sys_ps7/FCLK_CLK1.
INFO: [BD 41-1343] Reset pin /axi_ad9643_dma/m_dest_axi_aresetn (associated clock /axi_ad9643_dma/m_dest_axi_aclk) is connected to reset source /sys_rstgen/peripheral_aresetn (synchronous to clock source /sys_ps7/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /sys_ps7/FCLK_CLK1.
INFO: [BD 41-1343] Reset pin /axi_hp1_interconnect/S00_ARESETN (associated clock /axi_hp1_interconnect/S00_ACLK) is connected to reset source /sys_rstgen/peripheral_aresetn (synchronous to clock source /sys_ps7/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /sys_ps7/FCLK_CLK1.
INFO: [BD 41-1343] Reset pin /axi_hp1_interconnect/M00_ARESETN (associated clock /axi_hp1_interconnect/M00_ACLK) is connected to reset source /sys_rstgen/peripheral_aresetn (synchronous to clock source /sys_ps7/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /sys_ps7/FCLK_CLK1.
INFO: [BD 41-1343] Reset pin /axi_hp2_interconnect/S00_ARESETN (associated clock /axi_hp2_interconnect/S00_ACLK) is connected to reset source /sys_rstgen/peripheral_aresetn (synchronous to clock source /sys_ps7/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /sys_ps7/FCLK_CLK1.
INFO: [BD 41-1343] Reset pin /axi_hp2_interconnect/M00_ARESETN (associated clock /axi_hp2_interconnect/M00_ACLK) is connected to reset source /sys_rstgen/peripheral_aresetn (synchronous to clock source /sys_ps7/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /sys_ps7/FCLK_CLK1.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1128.398 ; gain = 27.824
save_bd_design
Wrote  : <E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_ps7_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_sys_ps7_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_sys_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_ps7_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_iic_main_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_i2c_mixer_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_i2c_mixer_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_i2c_mixer .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_concat_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_concat_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_concat_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_rstgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_logic_inv_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_logic_inv_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_logic_inv_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_hdmi_core_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_hdmi_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_hdmi_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_hdmi_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_hdmi_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_audio_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_i2s_adi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_i2s_adi_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_iic_fmc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_iic_fmc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_iic_fmc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_fmc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_ad9122_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_ad9122_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9122 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_ad9122_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_ad9122_dma_0'...
WARNING: [IP_Flow 19-1971] File named "../../ipshared/analog.com/common/sync_bits.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9122_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_util_upack_ad9122_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_util_upack_ad9122_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_upack_ad9122 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_ad9643_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_ad9643_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9643 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_ad9643_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_ad9643_dma_0'...
WARNING: [IP_Flow 19-1971] File named "../../ipshared/analog.com/common/sync_bits.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9643_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_util_cpack_ad9643_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_util_cpack_ad9643_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_cpack_ad9643 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_util_ad9643_adc_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_util_ad9643_adc_fifo_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9643_adc_fifo .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_refclk_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_refclk_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_refclk_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block refclk_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sinGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sinGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sinGenerator_0_0'...
WARNING: [IP_Flow 19-519] IP 'system_sinGenerator_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_sinGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_sinGenerator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sinGenerator_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m06_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_7'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m12_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect/s00_couplers/auto_pc .
Exporting to file E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/hdl/system.hwdef
[Tue Feb 27 11:13:28 2018] Launched synth_1...
Run output will be captured here: E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/synth_1/runme.log
[Tue Feb 27 11:13:28 2018] Launched impl_1...
Run output will be captured here: E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1307.727 ; gain = 178.145
open_hw
file copy -force E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/system_top.sysdef E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf

launch_sdk -workspace E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk -hwspec E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Feb 26 2016-04:46:14
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 12:14:46 2018...
