
---------- Begin Simulation Statistics ----------
final_tick                               1088430637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100207                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   100499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14379.93                       # Real time elapsed on the host
host_tick_rate                               75690930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440970077                       # Number of instructions simulated
sim_ops                                    1445175078                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.088431                       # Number of seconds simulated
sim_ticks                                1088430637500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.576846                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              176315306                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           199053492                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25373784                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258993186                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21522296                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22211519                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          689223                       # Number of indirect misses.
system.cpu0.branchPred.lookups              332594593                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148988                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050445                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13292811                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654892                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32008980                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63515308                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517653                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571389                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1998453921                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.626270                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.358706                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1383355132     69.22%     69.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    365595087     18.29%     87.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90907019      4.55%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84195211      4.21%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26647473      1.33%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8305826      0.42%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4688582      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2750611      0.14%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32008980      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1998453921                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112784                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817704                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697224                       # Number of loads committed
system.cpu0.commit.membars                    2104055                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104061      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530337     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747661     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256313     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571389                       # Class of committed instruction
system.cpu0.commit.refs                     536004002                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517653                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571389                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.732475                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.732475                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            275069977                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             12103470                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           172913047                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1342998283                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               780918132                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                944787813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13301143                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15457811                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3385304                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  332594593                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242814284                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1238531802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7660849                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1371577142                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          376                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               50764354                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153518                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         753547752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         197837602                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.633087                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2017462369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.680375                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902534                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1040006554     51.55%     51.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               733003385     36.33%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               126123514      6.25%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97157323      4.82%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16437360      0.81%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2455377      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  173941      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     469      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104446      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2017462369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      149027594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13361219                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319211587                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.602016                       # Inst execution rate
system.cpu0.iew.exec_refs                   574915407                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150605248                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              223258590                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            424050217                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056723                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7424483                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151152177                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1315055653                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            424310159                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10782813                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1304262350                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1011260                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5700531                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13301143                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7877083                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20973484                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77040                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7725                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4514769                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35352993                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3845399                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7725                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       403341                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12957878                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                588560218                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1292068068                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842064                       # average fanout of values written-back
system.cpu0.iew.wb_producers                495605631                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.596388                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1292128386                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1596985771                       # number of integer regfile reads
system.cpu0.int_regfile_writes              832456924                       # number of integer regfile writes
system.cpu0.ipc                              0.577209                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.577209                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106148      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            720198173     54.77%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848713      0.90%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100412      0.16%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           428966490     32.62%     88.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149825169     11.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1315045163                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1514381                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001152                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 258876     17.09%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1012634     66.87%     83.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               242860     16.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1314453334                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4649179396                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1292068015                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1378547385                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1311894719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1315045163                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160934                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63484261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           112440                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           363                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18886875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2017462369                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.651831                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855532                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1095182048     54.29%     54.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          627143086     31.09%     85.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          210693251     10.44%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74777541      3.71%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7811638      0.39%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             687336      0.03%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             818388      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             203256      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             145825      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2017462369                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.606993                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11245977                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2427663                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           424050217                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151152177                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2055                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2166489963                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10371330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              240232192                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543191                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7701911                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               796090278                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8865156                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17994                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1631156820                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1335975854                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          871570895                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                932402421                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18430180                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13301143                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35260818                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71027700                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1631156776                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        175517                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6194                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16370100                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6188                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3281505456                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2649195956                       # The number of ROB writes
system.cpu0.timesIdled                       22468267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2022                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.843036                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12277656                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13368086                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1792706                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17936904                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            665779                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         679139                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13360                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20945474                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41724                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050244                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1325211                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16230082                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1948511                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10755092                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67686284                       # Number of instructions committed
system.cpu1.commit.committedOps              68736744                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306315417                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224399                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.933030                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277400684     90.56%     90.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14510666      4.74%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5329659      1.74%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4110931      1.34%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1123387      0.37%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       522476      0.17%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1043770      0.34%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       325333      0.11%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1948511      0.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306315417                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075027                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65721220                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16753102                       # Number of loads committed
system.cpu1.commit.membars                    2100549                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100549      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43606665     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803346     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5226040      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68736744                       # Class of committed instruction
system.cpu1.commit.refs                      23029398                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67686284                       # Number of Instructions Simulated
system.cpu1.committedOps                     68736744                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.580343                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.580343                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            247027322                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               496509                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11607947                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84021548                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16890244                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40636484                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1326704                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1227268                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2678208                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20945474                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14631665                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289943625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               327223                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88026956                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3588402                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067560                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16821118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12943435                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.283934                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308558962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.288693                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.713676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               251487848     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36354872     11.78%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11962624      3.88%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7009557      2.27%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1215399      0.39%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  265189      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262631      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     828      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308558962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1467412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1388378                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17762705                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.245524                       # Inst execution rate
system.cpu1.iew.exec_refs                    25841477                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6629953                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              209716482                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19660165                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051163                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1373849                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6970332                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79466129                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19211524                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1312980                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76119036                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1011260                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4689867                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1326704                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6869433                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          711867                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31687                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2033                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10818                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2907063                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       694036                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2033                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       402019                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        986359                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42939432                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75046803                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.830545                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35663116                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242066                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75094643                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96746035                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50270613                       # number of integer regfile writes
system.cpu1.ipc                              0.218324                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218324                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100778      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49083296     63.39%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20598552     26.60%     92.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5649233      7.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77432016                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1448645                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018709                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 261092     18.02%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                955018     65.92%     83.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               232531     16.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              76779867                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464995436                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75046791                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90196971                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76314278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77432016                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151851                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10729384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123825                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           398                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4796600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308558962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.250947                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.716532                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260345765     84.37%     84.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30944696     10.03%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10589165      3.43%     97.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3603386      1.17%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1974360      0.64%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             384110      0.12%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             446596      0.14%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             165806      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             105078      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308558962                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.249759                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7314105                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          899519                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19660165                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6970332                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu1.numCycles                       310026374                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1866817400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              224982241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45692822                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7110697                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18981738                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3365849                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29797                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105344437                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82463103                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55182157                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40616325                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11969801                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1326704                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22627114                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9489335                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105344425                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24840                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               870                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14784977                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           870                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   383857637                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161233118                       # The number of ROB writes
system.cpu1.timesIdled                          68810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.313586                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11614143                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13455753                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2106590                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17944678                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617611                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         758507                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          140896                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20871515                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31026                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050215                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1499982                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15106099                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1901207                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151352                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13871057                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64208096                       # Number of instructions committed
system.cpu2.commit.committedOps              65258510                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    291289448                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.224033                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.933351                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    263835438     90.58%     90.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13735435      4.72%     95.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5133722      1.76%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3969378      1.36%     98.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       986900      0.34%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       494417      0.17%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       912501      0.31%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       320450      0.11%     99.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1901207      0.65%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    291289448                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014192                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62357930                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15864346                       # Number of loads committed
system.cpu2.commit.membars                    2100497                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100497      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41209727     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16914561     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5033581      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65258510                       # Class of committed instruction
system.cpu2.commit.refs                      21948154                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64208096                       # Number of Instructions Simulated
system.cpu2.committedOps                     65258510                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.593971                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.593971                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            230318154                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               630775                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10907586                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84716509                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17564156                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 42383268                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1501238                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1289219                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2305638                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20871515                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14852647                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    274640683                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               314701                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      91855936                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4215692                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070758                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17323913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12231754                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.311408                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294072454                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.760120                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               235056794     79.93%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37315951     12.69%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12682306      4.31%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6815077      2.32%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1261156      0.43%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  348057      0.12%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  592892      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294072454                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         897666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1558931                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16927684                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246764                       # Inst execution rate
system.cpu2.iew.exec_refs                    24540602                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6410282                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              195916931                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19824187                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1228356                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1601303                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7097907                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           79105207                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18130320                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1278985                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72787932                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                943471                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4792412                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1501238                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6788084                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        67421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          623813                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26711                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1808                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12481                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3959841                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1014099                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1808                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       574801                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        984130                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40975008                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71822755                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.834407                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34189828                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243492                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71867164                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92883922                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48070519                       # number of integer regfile writes
system.cpu2.ipc                              0.217677                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217677                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100715      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47045772     63.52%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19485955     26.31%     92.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5434328      7.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74066917                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1413416                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019083                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 255070     18.05%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                934229     66.10%     84.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               224113     15.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73379602                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         443732555                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71822743                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92953143                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75382765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74066917                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3722442                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13846696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           112879                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        571090                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7556289                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294072454                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.251866                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.716918                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          247742915     84.25%     84.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           30056954     10.22%     94.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9909471      3.37%     97.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3345258      1.14%     98.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1969000      0.67%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             363841      0.12%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             428871      0.15%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             162336      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              93808      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294072454                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.251100                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8526516                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1136086                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19824187                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7097907                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       294970120                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1881875616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              209914754                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43505373                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5720097                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19785754                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3131585                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31234                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105390579                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82653422                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55476448                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 41865370                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11952907                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1501238                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             20974931                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11971075                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105390567                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30407                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               895                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12190891                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           894                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   368516716                       # The number of ROB reads
system.cpu2.rob.rob_writes                  161046962                       # The number of ROB writes
system.cpu2.timesIdled                          66653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            78.807364                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10410177                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13209650                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1716624                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16365765                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            513289                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         633174                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          119885                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18707372                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18987                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050171                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1146772                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13571776                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1853267                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151301                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11954716                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58558044                       # Number of instructions committed
system.cpu3.commit.committedOps              59608435                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    259886479                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.229363                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.956694                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    235261875     90.52%     90.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12302598      4.73%     95.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4534172      1.74%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3463709      1.33%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       820075      0.32%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       453779      0.17%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       907993      0.35%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       289011      0.11%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1853267      0.71%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    259886479                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865888                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56856883                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14734052                       # Number of loads committed
system.cpu3.commit.membars                    2100471                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100471      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37257953     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15784223     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4465644      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59608435                       # Class of committed instruction
system.cpu3.commit.refs                      20249879                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58558044                       # Number of Instructions Simulated
system.cpu3.committedOps                     59608435                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.493574                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.493574                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            207197829                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               589660                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9718226                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75824838                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14792562                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36708090                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1147778                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1188821                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2311451                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18707372                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13287694                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    245340118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               255096                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      82391976                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                3435264                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.071094                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          15099922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10923466                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.313117                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         262157710                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.320266                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.762615                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               209045208     79.74%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33665282     12.84%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11420358      4.36%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6105803      2.33%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1090712      0.42%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  208426      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  621712      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     196      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           262157710                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         977212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1193153                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15156089                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.250188                       # Inst execution rate
system.cpu3.iew.exec_refs                    22345681                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5729263                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              172812660                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18136247                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1240229                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1365915                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6334149                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71541765                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16616418                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           999437                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65833262                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                924855                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              5025281                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1147778                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7162657                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        61415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          521139                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22371                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1250                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11027                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3402195                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       818322                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1250                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       384391                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        808762                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37675428                       # num instructions consuming a value
system.cpu3.iew.wb_count                     65059008                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.839275                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31620040                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.247246                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65096135                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83816225                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43660928                       # number of integer regfile writes
system.cpu3.ipc                              0.222540                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.222540                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100678      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             42102100     63.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17899246     26.78%     92.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4730526      7.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66832699                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1393184                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020846                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 252349     18.11%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                921282     66.13%     84.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               219549     15.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66125189                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         397318465                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     65058996                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83475977                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67773389                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66832699                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3768376                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11933329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           102201                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        617075                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6659986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    262157710                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.254933                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.724977                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          220422732     84.08%     84.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27313623     10.42%     94.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8611923      3.29%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2918664      1.11%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1891641      0.72%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             342639      0.13%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             417663      0.16%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             157099      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              81726      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      262157710                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.253986                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8235354                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1030704                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18136247                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6334149                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu3.numCycles                       263134922                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1913710349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              187036651                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39889553                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5602145                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16698421                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2787042                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                27822                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             94446179                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              74327308                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49939674                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36475491                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11961399                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1147778                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             20766767                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10050121                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        94446167                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32602                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12853319                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           852                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   329595128                       # The number of ROB reads
system.cpu3.rob.rob_writes                  145400966                       # The number of ROB writes
system.cpu3.timesIdled                          47504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          9825527                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               223225                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10342612                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                246884                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13443201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26793403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1039665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       183713                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54758631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5407435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110274589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5591148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10438277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3775460                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9574622                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1020                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            685                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3002772                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3002748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10438277                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40234401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40234401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1101855040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1101855040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1399                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13443294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13443294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13443294                       # Request fanout histogram
system.membus.respLayer1.occupancy        69315352189                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44903635811                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7019512533.582089                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45252942065.150787                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 460040364000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147815958000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 940614679500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14768074                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14768074                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14768074                       # number of overall hits
system.cpu2.icache.overall_hits::total       14768074                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        84573                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         84573                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        84573                       # number of overall misses
system.cpu2.icache.overall_misses::total        84573                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1500101000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1500101000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1500101000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1500101000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14852647                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14852647                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14852647                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14852647                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005694                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005694                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005694                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005694                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17737.351164                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17737.351164                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17737.351164                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17737.351164                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        77582                       # number of writebacks
system.cpu2.icache.writebacks::total            77582                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6959                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6959                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        77614                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        77614                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        77614                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        77614                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1342714500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1342714500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1342714500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1342714500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005226                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005226                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005226                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005226                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17299.900791                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17299.900791                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17299.900791                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17299.900791                       # average overall mshr miss latency
system.cpu2.icache.replacements                 77582                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14768074                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14768074                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        84573                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        84573                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1500101000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1500101000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14852647                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14852647                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005694                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005694                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17737.351164                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17737.351164                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        77614                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        77614                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1342714500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1342714500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17299.900791                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17299.900791                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990156                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14587269                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            77582                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           188.023884                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        330979000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990156                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29782908                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29782908                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17900359                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17900359                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17900359                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17900359                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4356744                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4356744                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4356744                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4356744                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 500577643482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 500577643482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 500577643482                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 500577643482                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22257103                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22257103                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22257103                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22257103                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.195746                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.195746                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.195746                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.195746                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 114897.190076                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114897.190076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 114897.190076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114897.190076                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5921049                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       410675                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            71974                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4181                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.266499                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    98.224109                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1374353                       # number of writebacks
system.cpu2.dcache.writebacks::total          1374353                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3395950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3395950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3395950                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3395950                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       960794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       960794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       960794                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       960794                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 102262038275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 102262038275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 102262038275                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 102262038275                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043168                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043168                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043168                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043168                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106434.925983                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106434.925983                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106434.925983                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106434.925983                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1374353                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14707698                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14707698                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2516234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2516234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 256836334500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 256836334500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17223932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17223932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.146089                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.146089                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102071.720873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102071.720873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1980193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1980193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       536041                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       536041                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48893872000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48893872000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 91212.933339                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91212.933339                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3192661                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3192661                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1840510                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1840510                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 243741308982                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 243741308982                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5033171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5033171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.365676                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.365676                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 132431.396179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 132431.396179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1415757                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1415757                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424753                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424753                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  53368166275                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  53368166275                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084391                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084391                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125645.177962                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125645.177962                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          349                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          349                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5360000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5360000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.365455                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.365455                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26666.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26666.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          105                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.190909                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.190909                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 36842.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36842.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1412000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1412000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444737                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444737                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8355.029586                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8355.029586                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1270000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1270000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.434211                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.434211                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7696.969697                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7696.969697                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       524500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       524500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634780                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634780                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415435                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415435                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49285040500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49285040500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050215                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395571                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395571                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118634.781614                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118634.781614                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415435                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415435                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48869605500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48869605500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395571                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395571                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117634.781614                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117634.781614                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.869367                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19911437                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1376058                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.469911                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        330990500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.869367                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.870918                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.870918                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         47992586                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        47992586                       # Number of data accesses
system.cpu3.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8695696468.181818                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49852558068.243652                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          106     96.36%     96.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     97.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 460040181500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   131904026000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 956526611500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13230847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13230847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13230847                       # number of overall hits
system.cpu3.icache.overall_hits::total       13230847                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56847                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56847                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56847                       # number of overall misses
system.cpu3.icache.overall_misses::total        56847                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1272568499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1272568499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1272568499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1272568499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13287694                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13287694                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13287694                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13287694                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004278                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004278                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004278                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004278                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22385.851479                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22385.851479                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22385.851479                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22385.851479                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52594                       # number of writebacks
system.cpu3.icache.writebacks::total            52594                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4221                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4221                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4221                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4221                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52626                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52626                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52626                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52626                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1145776999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1145776999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1145776999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1145776999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003961                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003961                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003961                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003961                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21772.070821                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21772.070821                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21772.070821                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21772.070821                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52594                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13230847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13230847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56847                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56847                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1272568499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1272568499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13287694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13287694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004278                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004278                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22385.851479                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22385.851479                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4221                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4221                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52626                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52626                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1145776999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1145776999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21772.070821                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21772.070821                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990058                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12966080                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52594                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           246.531544                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        336634000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990058                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999689                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999689                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26628014                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26628014                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16106269                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16106269                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16106269                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16106269                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4198143                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4198143                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4198143                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4198143                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 489639626724                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 489639626724                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 489639626724                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 489639626724                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20304412                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20304412                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20304412                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20304412                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206760                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206760                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206760                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206760                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 116632.431702                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 116632.431702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 116632.431702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 116632.431702                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5702453                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       391254                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            66183                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3920                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.161900                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    99.809694                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1253835                       # number of writebacks
system.cpu3.dcache.writebacks::total          1253835                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3301663                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3301663                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3301663                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3301663                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       896480                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       896480                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       896480                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       896480                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  96019250700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  96019250700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  96019250700                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  96019250700                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044152                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044152                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044152                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044152                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107106.963569                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107106.963569                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107106.963569                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107106.963569                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1253835                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13398760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13398760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2440450                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2440450                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 251572886000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 251572886000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15839210                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15839210                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.154076                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.154076                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103084.630294                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103084.630294                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1929991                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1929991                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       510459                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       510459                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47284652000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47284652000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032228                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032228                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 92631.635450                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92631.635450                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2707509                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2707509                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1757693                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1757693                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 238066740724                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 238066740724                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4465202                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4465202                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.393642                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.393642                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 135442.731310                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135442.731310                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1371672                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1371672                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386021                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386021                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  48734598700                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  48734598700                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086451                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086451                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126248.568601                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126248.568601                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          259                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7152500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7152500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.447323                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.447323                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27615.830116                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27615.830116                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          114                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3797000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3797000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.196891                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.196891                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33307.017544                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33307.017544                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1574500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1574500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8747.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8747.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1422500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1422500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.422222                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.422222                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8318.713450                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8318.713450                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       431000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       431000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       412000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       412000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691143                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691143                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359028                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359028                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41045985000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41045985000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050171                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050171                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341876                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341876                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 114325.303319                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 114325.303319                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359028                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359028                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  40686957000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  40686957000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341876                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341876                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 113325.303319                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 113325.303319                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.192398                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18051972                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1255355                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.379974                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        336645500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.192398                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.943512                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943512                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43966514                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43966514                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       518567000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   669290884.233704                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       426000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1956435000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1083244967500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5185670000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    211036025                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       211036025                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    211036025                       # number of overall hits
system.cpu0.icache.overall_hits::total      211036025                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31778259                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31778259                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31778259                       # number of overall misses
system.cpu0.icache.overall_misses::total     31778259                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 409037093994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 409037093994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 409037093994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 409037093994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242814284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242814284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242814284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242814284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.130875                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.130875                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.130875                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.130875                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12871.601745                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12871.601745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12871.601745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12871.601745                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4254                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.175000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     28632529                       # number of writebacks
system.cpu0.icache.writebacks::total         28632529                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3145697                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3145697                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3145697                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3145697                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     28632562                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     28632562                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     28632562                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     28632562                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 353654199996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 353654199996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 353654199996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 353654199996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.117920                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117920                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.117920                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117920                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12351.468932                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12351.468932                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12351.468932                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12351.468932                       # average overall mshr miss latency
system.cpu0.icache.replacements              28632529                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    211036025                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      211036025                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31778259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31778259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 409037093994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 409037093994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242814284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242814284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.130875                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.130875                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12871.601745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12871.601745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3145697                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3145697                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     28632562                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     28632562                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 353654199996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 353654199996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.117920                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117920                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12351.468932                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12351.468932                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          239667136                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         28632529                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.370449                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        514261129                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       514261129                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    512812028                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       512812028                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    512812028                       # number of overall hits
system.cpu0.dcache.overall_hits::total      512812028                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31673155                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31673155                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31673155                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31673155                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1073984908557                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1073984908557                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1073984908557                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1073984908557                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    544485183                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    544485183                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    544485183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    544485183                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058171                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33908.365256                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33908.365256                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33908.365256                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33908.365256                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11549633                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       350797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           170576                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3533                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.709602                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.291537                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22202324                       # number of writebacks
system.cpu0.dcache.writebacks::total         22202324                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9935251                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9935251                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9935251                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9935251                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21737904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21737904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21737904                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21737904                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 433679203946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 433679203946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 433679203946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 433679203946                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039924                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039924                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039924                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039924                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19950.368902                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19950.368902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19950.368902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19950.368902                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22202324                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    373729924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      373729924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24502970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24502970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 681116566000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 681116566000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    398232894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    398232894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27797.306449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27797.306449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5270270                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5270270                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19232700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19232700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 332828519500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 332828519500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17305.345557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17305.345557                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139082104                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139082104                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7170185                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7170185                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 392868342557                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 392868342557                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54791.939477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54791.939477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4664981                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4664981                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2505204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2505204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100850684446                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100850684446                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40256.475898                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40256.475898                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2332                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2332                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12094000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12094000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6733.853007                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6733.853007                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006056                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006056                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        39220                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39220                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3271500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3271500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075192                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075192                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10761.513158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10761.513158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2973500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2973500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073955                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073955                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9944.816054                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9944.816054                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584713                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465732                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465732                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  55433984500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  55433984500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443366                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443366                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 119025.500717                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 119025.500717                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465731                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465731                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54968252500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54968252500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 118025.754137                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 118025.754137                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993143                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          535606772                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22203384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.122754                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993143                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1113291014                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1113291014                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            28522305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20424709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               72666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              235540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               74065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              225559                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              226992                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49829888                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           28522305                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20424709                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              72666                       # number of overall hits
system.l2.overall_hits::.cpu1.data             235540                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              74065                       # number of overall hits
system.l2.overall_hits::.cpu2.data             225559                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48052                       # number of overall hits
system.l2.overall_hits::.cpu3.data             226992                       # number of overall hits
system.l2.overall_hits::total                49829888                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            110254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1776664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1217285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1148696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1026817                       # number of demand (read+write) misses
system.l2.demand_misses::total                5294747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           110254                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1776664                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6908                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1217285                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3549                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1148696                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4574                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1026817                       # number of overall misses
system.l2.overall_misses::total               5294747                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9497927476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 198104043610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    759640480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 153774611100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    379667990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 145864985069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    513825987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 131626656106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     640521357818                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9497927476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 198104043610                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    759640480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 153774611100                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    379667990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 145864985069                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    513825987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 131626656106                       # number of overall miss cycles
system.l2.overall_miss_latency::total    640521357818                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        28632559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22201373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1452825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           77614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1374255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1253809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55124635                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       28632559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22201373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1452825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          77614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1374255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1253809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55124635                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.086812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.045726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.835868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.086915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.818958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096050                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.086812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.045726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.835868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.086915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.818958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096050                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86145.876576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111503.381399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 109965.327157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126325.890075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 106978.864469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126983.105251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 112336.245518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128189.011388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120972.986588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86145.876576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111503.381399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 109965.327157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126325.890075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 106978.864469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126983.105251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 112336.245518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128189.011388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120972.986588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1370241                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     31484                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.521821                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8053961                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3775459                       # number of writebacks
system.l2.writebacks::total                   3775459                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            400                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         328743                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            578                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         144573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         144537                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         141371                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              760942                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           400                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        328743                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           578                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        144573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        144537                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        141371                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             760942                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1447921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1072712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1004159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       885446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4533805                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1447921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1072712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1004159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       885446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9046659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13580464                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8370756480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 155017115919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    652490483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 125721204893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    317721493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 118567845883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    448050488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 105785275906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 514880461545                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8370756480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 155017115919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    652490483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 125721204893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    317721493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 118567845883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    448050488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 105785275906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 913379255703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1428259717248                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.079549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.738363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.040431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.730693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.080664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.706205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082246                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.079549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.738363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.040431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.730693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.080664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.706205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76198.922934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107061.860363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 103079.065245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117199.401976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 101249.679095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118076.764619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 105547.818139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119471.177131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113564.756655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76198.922934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107061.860363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 103079.065245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117199.401976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 101249.679095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118076.764619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 105547.818139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119471.177131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100963.157305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105170.170713                       # average overall mshr miss latency
system.l2.replacements                       18759921                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5744362                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5744362                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5744363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5744363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     48934835                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48934835                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48934835                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48934835                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9046659                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9046659                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 913379255703                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 913379255703                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100963.157305                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100963.157305                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   39                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                196                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        93000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       455000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.974359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.825000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.794118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.834043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8723.684211                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1409.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   564.814815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2321.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       760000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       773500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1345000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1097000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3975500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.974359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.794118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20355.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20692.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20314.814815                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20387.179487                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       188000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       217500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.897436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.821429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.725000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  8173.913043                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1017.241379                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          133                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1389000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       257500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       421000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       599000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2666500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.897436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.725000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.820988                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19842.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20047.619048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20655.172414                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20048.872180                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1843222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            61500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            65221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            76568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2046511                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1126127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         830039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         773478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         667272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3396916                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 130464571308                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 106309932327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  99911724834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  87120029824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423806258293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2969349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       838699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       743840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5443427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.379250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.931018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.922236                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.897064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.624040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115852.449420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128078.237682                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129172.031828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130561.494899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124762.066031                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       192744                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        76579                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        76249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        74555                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           420127                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       933383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       753460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       697229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       592717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2976789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103317423566                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  89322477599                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  83402486623                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71834950093                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 347877337881                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.314339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.831322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.796834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.546859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110691.349174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118549.727390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119619.933513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121196.034689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116863.283854                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      28522305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         72666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         74065                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28717088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       110254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           125285                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9497927476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    759640480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    379667990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    513825987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11151061933                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     28632559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        77614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       28842373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.086812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.045726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.086915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86145.876576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 109965.327157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 106978.864469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 112336.245518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89005.562781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          400                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          578                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          411                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1718                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8370756480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    652490483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    317721493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    448050488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9789018944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.079549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.040431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.080664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76198.922934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 103079.065245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 101249.679095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 105547.818139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79220.333455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18581487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       174040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       160338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       150424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19066289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       650537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       387246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       375218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       359545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1772546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67639472302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47464678773                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45953260235                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44506626282                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205564037592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19232024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       561286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       535556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       509969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20838835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.689926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.700614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.705033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103974.827415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122569.836158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122470.830917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123785.969161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115971.059477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       135999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67994                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        68288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        66816                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       339097                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       514538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       319252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       306930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       292729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1433449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51699692353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36398727294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  35165359260                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  33950325813                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157214104720                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.568787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.573105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.574013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100477.889588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114012.527076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114571.267911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115978.689549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109675.408557                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          153                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               256                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          430                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          212                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          191                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1015                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11536954                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10062455                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      7500955                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     10492948                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     39593312                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          583                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          262                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          217                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1271                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.737564                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.809160                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.870813                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.880184                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.798584                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26830.125581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 47464.410377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 41214.038462                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 54936.900524                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 39008.189163                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          116                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          479                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          283                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           75                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          536                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5594489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1948991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1701486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1573482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10818448                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.485420                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.366412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.392344                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.345622                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.421715                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19768.512367                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20301.989583                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20749.829268                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20979.760000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20183.671642                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999945                       # Cycle average of tags in use
system.l2.tags.total_refs                   117950298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18760652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.287111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.450603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.697051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.986688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.446196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.028829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.410087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.014826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.353598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.579396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.321553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 897204740                       # Number of tag accesses
system.l2.tags.data_accesses                897204740                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7030720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93233600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        405120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      69109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        200832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      64701888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        271680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      57121152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    568150784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          860225600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7030720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       405120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       200832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       271680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7908352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241629440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241629440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1456775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1079841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1010967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         892518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8877356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13441025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3775460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3775460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6459502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         85658743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           372206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63494927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           184515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59445118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           249607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52480287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    521990804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790335709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6459502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       372206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       184515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       249607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7265830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221998014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221998014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221998014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6459502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        85658743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          372206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63494927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          184515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59445118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          249607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52480287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    521990804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1012333723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3746807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1422368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1072609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1002445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    882225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8873024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003022941750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20947704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3537874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13441025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3775460                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13441025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3775460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64788                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28653                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            788941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            803029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            866734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1050580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            816791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            849085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            818885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            806291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            805183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            787347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           949425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           786156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           801324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           832002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           796268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           818196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            235106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           241206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 705907185427                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66881185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            956711629177                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52773.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71523.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9687456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1639046                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13441025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3775460                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1082213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1200689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1442719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1396286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1435163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1415730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1184795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1009907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  797662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  550932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 492340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 511015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 345202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 210850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 126942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  72617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  48311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 124541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 229940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 243989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  28716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  34400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     51                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5796510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.056822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.070520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.901963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1968145     33.95%     33.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2954000     50.96%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       405679      7.00%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       195054      3.37%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53297      0.92%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27223      0.47%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23151      0.40%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17838      0.31%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152123      2.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5796510                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.716385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.694350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.061264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231753    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215207     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1034      0.45%     93.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10995      4.74%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3155      1.36%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              911      0.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              291      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              856079168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4146432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239794240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               860225600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241629440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    790.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1088430624500                       # Total gap between requests
system.mem_ctrls.avgGap                      63220.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7030592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91031552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       405120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     68646976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       200832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     64156480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       271680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     56462400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    567873536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239794240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6459384.509929325432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83635602.365153014660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 372205.619763252966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63069683.666452288628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 184515.202972683706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58944022.512412972748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 249607.086239337892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51875055.749705508351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 521736081.689449906349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220311916.752710878849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1456775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1079841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1010967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       892518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8877356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3775460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3834246098                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  94628513228                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    384175166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80645337702                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    184673724                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  76378627149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    268665696                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  68590996601                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 631796393813                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26285852738736                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34902.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64957.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     60691.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74682.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     58850.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75550.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     63289.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76851.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71169.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6962291.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20503188300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10897687845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46951933140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9805618620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85919296320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     173738918970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     271650906720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       619467549915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.138288                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 704125866357                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36344880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 347959891143                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20883964500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11100067605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48554399040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9752599080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85919296320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     289965141180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     173776193280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       639951661005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.958147                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 448430173867                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36344880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 603655583633                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6571074292.253521                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   43982765374.986252                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          138     97.18%     97.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 460040434500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155338088000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 933092549500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14544203                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14544203                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14544203                       # number of overall hits
system.cpu1.icache.overall_hits::total       14544203                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        87462                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87462                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        87462                       # number of overall misses
system.cpu1.icache.overall_misses::total        87462                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1908549500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1908549500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1908549500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1908549500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14631665                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14631665                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14631665                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14631665                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005978                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005978                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005978                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005978                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21821.471039                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21821.471039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21821.471039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21821.471039                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          810                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   101.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79542                       # number of writebacks
system.cpu1.icache.writebacks::total            79542                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7888                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7888                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7888                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7888                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79574                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79574                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79574                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79574                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1712058000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1712058000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1712058000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1712058000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005438                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005438                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005438                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005438                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21515.293940                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21515.293940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21515.293940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21515.293940                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79542                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14544203                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14544203                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        87462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1908549500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1908549500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14631665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14631665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005978                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005978                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21821.471039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21821.471039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7888                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7888                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79574                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79574                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1712058000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1712058000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005438                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005438                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21515.293940                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21515.293940                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990326                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14066580                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79542                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.844686                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        325045500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990326                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999698                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999698                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29342904                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29342904                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18915653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18915653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18915653                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18915653                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4524559                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4524559                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4524559                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4524559                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 514489001355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 514489001355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 514489001355                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 514489001355                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23440212                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23440212                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23440212                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23440212                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193026                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193026                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193026                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193026                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113710.308862                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113710.308862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113710.308862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113710.308862                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5943332                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       403874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            72237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4206                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    82.275454                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.023300                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1452836                       # number of writebacks
system.cpu1.dcache.writebacks::total          1452836                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3516231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3516231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3516231                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3516231                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1008328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1008328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1008328                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1008328                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 106477476015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 106477476015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 106477476015                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 106477476015                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043017                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043017                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043017                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043017                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105598.055410                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105598.055410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105598.055410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105598.055410                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1452836                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15601019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15601019                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2613574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2613574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 265540776500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 265540776500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18214593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18214593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101600.634419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101600.634419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2051866                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2051866                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       561708                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       561708                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50610507500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50610507500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030838                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030838                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90101.097901                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90101.097901                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3314634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3314634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1910985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1910985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 248948224855                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 248948224855                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.365695                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.365695                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 130272.202479                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 130272.202479                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1464365                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1464365                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446620                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446620                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55866968515                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55866968515                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125088.371580                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125088.371580                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          262                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          262                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7252000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7252000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.447099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.447099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27679.389313                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27679.389313                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          137                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          137                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.233788                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.233788                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31372.262774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31372.262774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       894500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       894500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.392758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.392758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6343.971631                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6343.971631                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       772500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       772500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.384401                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.384401                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5597.826087                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5597.826087                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       287000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       287000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603744                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603744                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446500                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446500                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  53249168000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  53249168000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050244                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050244                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425139                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425139                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 119259.054871                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 119259.054871                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446499                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446499                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52802668000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52802668000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 118259.319730                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 118259.319730                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.704681                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20973489                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1454710                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.417643                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        325057000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.704681                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50437540                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50437540                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1088430637500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49683636                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9519822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49381230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14984462                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14453360                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1058                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           714                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1772                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5447032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5447032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      28842376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20841262                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1271                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     85897649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66608359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       238690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4361103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       232810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4125439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3763774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165385670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3664965568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2841836736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10183424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185962240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9932544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175910912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6734080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160489216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7056014720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33220753                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242019584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88353531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083435                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342046                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82098573     92.92%     92.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5688663      6.44%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 138422      0.16%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 305182      0.35%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 122690      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88353531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110270227771                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2066575062                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         116686897                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1885399270                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79170979                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33308404767                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       42961903809                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2184446106                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119731190                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1131559531000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1045159                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                  1048098                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1476.78                       # Real time elapsed on the host
host_tick_rate                               29204753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543465843                       # Number of instructions simulated
sim_ops                                    1547806759                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043129                       # Number of seconds simulated
sim_ticks                                 43128893500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.431737                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14574885                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14658182                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1787124                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18218690                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22190                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          38387                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16197                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18341369                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6906                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2169                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1768330                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7213253                       # Number of branches committed
system.cpu0.commit.bw_lim_events               298971                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          66065                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24555249                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26516723                       # Number of instructions committed
system.cpu0.commit.committedOps              26546642                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     73933533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.359061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.939892                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58467460     79.08%     79.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10133512     13.71%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3048880      4.12%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       731812      0.99%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       674348      0.91%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       452259      0.61%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       114558      0.15%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11733      0.02%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       298971      0.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     73933533                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44121                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26483719                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5553172                       # Number of loads committed
system.cpu0.commit.membars                      44987                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        45410      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18152683     68.38%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5554941     20.93%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2785434     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26546642                       # Class of committed instruction
system.cpu0.commit.refs                       8340997                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26516723                       # Number of Instructions Simulated
system.cpu0.committedOps                     26546642                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.191807                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.191807                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             27654313                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                19175                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13111349                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57192794                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7398393                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 40663881                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1770295                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                38005                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               719709                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18341369                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4611715                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     70000484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                48246                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          489                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63913037                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          150                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3578210                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.216708                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6416003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14597075                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.755150                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          78206591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.818371                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.768290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                28097644     35.93%     35.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38713472     49.50%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9259574     11.84%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2002387      2.56%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   58667      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14581      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    9416      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8631      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   42219      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            78206591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1901                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1356                       # number of floating regfile writes
system.cpu0.idleCycles                        6429667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2027043                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12147081                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530394                       # Inst execution rate
system.cpu0.iew.exec_refs                    14870960                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4597546                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17076733                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10421271                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             32284                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1230330                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5685622                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51072757                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10273414                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1343799                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44890555                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 85621                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2648420                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1770295                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2828729                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        44361                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6508                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4868099                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2897797                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           259                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       916439                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1110604                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 23241114                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42653235                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744721                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 17308150                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.503959                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      43718235                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65808155                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26973632                       # number of integer regfile writes
system.cpu0.ipc                              0.313302                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.313302                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            47150      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30908934     66.85%     66.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5591      0.01%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1390      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                852      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               226      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10411802     22.52%     89.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4857258     10.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            432      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           278      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46234354                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2283                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4532                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2203                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2385                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     269728                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005834                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 225257     83.51%     83.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    43      0.02%     83.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    140      0.05%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.01%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 20049      7.43%     91.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24185      8.97%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               30      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46454649                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         171145702                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42651032                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         75596742                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50974660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46234354                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              98097                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24526117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           205207                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         32032                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11637883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     78206591                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.917965                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46448782     59.39%     59.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           22644405     28.95%     88.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6123502      7.83%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1447194      1.85%     98.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1075226      1.37%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             186603      0.24%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             210066      0.27%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              59456      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11357      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       78206591                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546271                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            55177                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4036                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10421271                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5685622                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3959                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        84636258                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1621537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20816013                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16542153                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                521731                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9243487                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1265331                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10515                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81768018                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54594288                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           32928914                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39130767                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                760933                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1770295                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2914371                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16386765                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1949                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81766069                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4331658                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             31661                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2047198                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         31692                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   124715624                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106478527                       # The number of ROB writes
system.cpu0.timesIdled                          76946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1720                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.642917                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14477523                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14529405                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1689529                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17757991                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9852                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14569                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4717                       # Number of indirect misses.
system.cpu1.branchPred.lookups               17816009                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1934                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1686502                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7055899                       # Number of branches committed
system.cpu1.commit.bw_lim_events               298426                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          71470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23975696                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25516308                       # Number of instructions committed
system.cpu1.commit.committedOps              25550266                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     70175767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.364090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.947841                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55295091     78.80%     78.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9779580     13.94%     92.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2872932      4.09%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       776317      1.11%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       590103      0.84%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       442171      0.63%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       110833      0.16%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10314      0.01%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       298426      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     70175767                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11450                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25488973                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5440105                       # Number of loads committed
system.cpu1.commit.membars                      51003                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        51003      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17676078     69.18%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5442039     21.30%     90.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380726      9.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25550266                       # Class of committed instruction
system.cpu1.commit.refs                       7822765                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25516308                       # Number of Instructions Simulated
system.cpu1.committedOps                     25550266                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.975845                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.975845                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             26395618                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 3082                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13028419                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55255289                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5948038                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39593897                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1687464                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 7827                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               703499                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   17816009                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4456036                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     67737270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                33807                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      61770146                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3380982                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.234629                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4900647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14487375                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.813487                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          74328516                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.832273                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.756010                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                25593215     34.43%     34.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37886063     50.97%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8818804     11.86%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1955505      2.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   23845      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7153      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1685      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7822      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34424      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            74328516                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1604058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1934472                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11924014                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.573169                       # Inst execution rate
system.cpu1.iew.exec_refs                    14127636                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4060192                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16281465                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10217103                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             34854                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1108487                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5083127                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49495735                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10067444                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1272371                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43522215                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 83344                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2236298                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1687464                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2417799                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             260                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4776998                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2700467                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       846628                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1087844                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22878828                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41413879                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.745696                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17060661                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.545403                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      42434240                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63764000                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26427564                       # number of integer regfile writes
system.cpu1.ipc                              0.336039                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.336039                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51952      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30279402     67.60%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 625      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10200940     22.77%     90.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4261387      9.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44794586                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     244332                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005454                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 228355     93.46%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 15110      6.18%     99.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  867      0.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44986966                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         164361560                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41413879                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73441218                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49384236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44794586                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             111499                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23945469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           199540                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         40029                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11103514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     74328516                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.602657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.926624                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43672060     58.76%     58.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21770620     29.29%     88.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5966974      8.03%     96.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1412038      1.90%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1047254      1.41%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             174682      0.24%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             214096      0.29%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              59434      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11358      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       74328516                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.589926                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            67333                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           11151                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10217103                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5083127                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    949                       # number of misc regfile reads
system.cpu1.numCycles                        75932574                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10247154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19563912                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16086327                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                523913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7699491                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1321623                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12007                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78961586                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52748171                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32101972                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38140120                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                108906                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1687464                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2325920                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16015645                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        78961586                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4911609                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             33225                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1937315                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         33530                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   119397830                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103206074                       # The number of ROB writes
system.cpu1.timesIdled                          16490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.664061                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14487119                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14535951                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1506391                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16732141                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8939                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15591                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6652                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16799702                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1045                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1934                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1487974                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7053406                       # Number of branches committed
system.cpu2.commit.bw_lim_events               348412                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          74350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22131830                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25339380                       # Number of instructions committed
system.cpu2.commit.committedOps              25374753                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     68912985                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.368214                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.978165                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     54442874     79.00%     79.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9573757     13.89%     92.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2511774      3.64%     96.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       946146      1.37%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       426071      0.62%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       548736      0.80%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       102755      0.15%     99.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        12460      0.02%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       348412      0.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68912985                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11458                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25311513                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5430692                       # Number of loads committed
system.cpu2.commit.membars                      53129                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        53129      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17671902     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5432626     21.41%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216676      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25374753                       # Class of committed instruction
system.cpu2.commit.refs                       7649302                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25339380                       # Number of Instructions Simulated
system.cpu2.committedOps                     25374753                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.932188                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.932188                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             26447806                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                18514                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13057322                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52780687                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6288623                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37845496                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1488964                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                38168                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               654236                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16799702                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5150581                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     65594094                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                38478                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58768825                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3014762                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226107                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5623590                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14496058                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.790968                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          72725125                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.809573                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.753921                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26261195     36.11%     36.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35942863     49.42%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8920207     12.27%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1510937      2.08%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   28221      0.04%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   11388      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2462      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    7211      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   40641      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72725125                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1574713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1703416                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11597041                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.567212                       # Inst execution rate
system.cpu2.iew.exec_refs                    13469881                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3722549                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               16486191                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9886163                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             32914                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           986114                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4494329                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47474311                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9747332                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1143126                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42143737                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 80779                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2463689                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1488964                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2633044                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        23041                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             208                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4455471                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2275719                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       644155                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1059261                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 22341393                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40326337                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.742174                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16581192                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.542751                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41222179                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61720097                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25878962                       # number of integer regfile writes
system.cpu2.ipc                              0.341042                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.341042                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            54113      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29523090     68.20%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 813      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     68.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9875662     22.81%     91.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3832905      8.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43286863                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     261216                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.006035                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 243713     93.30%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     93.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 16710      6.40%     99.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  793      0.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43493966                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         159745742                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40326337                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69573876                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47366458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43286863                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             107853                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22099558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           185675                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         33503                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9633481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     72725125                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.595212                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.934229                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43360458     59.62%     59.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           20763856     28.55%     88.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5725434      7.87%     96.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1255391      1.73%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1169637      1.61%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             148871      0.20%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             237469      0.33%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              53823      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              10186      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72725125                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.582597                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            52365                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1425                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9886163                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4494329                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    984                       # number of misc regfile reads
system.cpu2.numCycles                        74299838                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11877927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19850534                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16075965                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                422919                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7843408                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1460473                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10262                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             75267544                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50478300                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31247554                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36579538                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                125235                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1488964                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2360672                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15171589                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        75267544                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4602009                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             33674                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1693332                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         33688                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   116065163                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98826422                       # The number of ROB writes
system.cpu2.timesIdled                          16243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.698051                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13292784                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13333043                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1131609                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14609868                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11464                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13802                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2338                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14668829                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          939                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1928                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1101770                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7048046                       # Number of branches committed
system.cpu3.commit.bw_lim_events               594796                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       18098192                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25123355                       # Number of instructions committed
system.cpu3.commit.committedOps              25160020                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     63489134                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.396289                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.110455                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50371620     79.34%     79.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8621859     13.58%     92.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1885051      2.97%     95.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       972666      1.53%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       260930      0.41%     97.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       665573      1.05%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        96365      0.15%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        20274      0.03%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       594796      0.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     63489134                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11398                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25094648                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5415401                       # Number of loads committed
system.cpu3.commit.membars                      55040                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55040      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17656214     70.18%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5417329     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031017      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25160020                       # Class of committed instruction
system.cpu3.commit.refs                       7448346                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25123355                       # Number of Instructions Simulated
system.cpu3.committedOps                     25160020                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.711407                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.711407                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             25250492                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30069                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12025534                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47031837                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6263522                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33324321                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1102731                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                74622                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               588385                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14668829                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5568225                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59373046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                39026                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      52193704                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2265140                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.215339                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6023793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13304248                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.766206                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66529451                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.788328                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.768973                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                25600281     38.48%     38.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30998320     46.59%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8789282     13.21%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  994853      1.50%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25400      0.04%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8211      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   77456      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7009      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28639      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66529451                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1590181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1252358                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10715751                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.574026                       # Inst execution rate
system.cpu3.iew.exec_refs                    12328378                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3351064                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               14982392                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9068233                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45310                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           588813                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3840027                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43226325                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8977314                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           887536                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             39102434                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 94130                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2308755                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1102731                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2471425                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        24454                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             169                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3652832                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1807082                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       395246                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        857112                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 21233658                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37780604                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.733178                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15568053                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.554621                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38431278                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                57404088                       # number of integer regfile reads
system.cpu3.int_regfile_writes               24340859                       # number of integer regfile writes
system.cpu3.ipc                              0.368812                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.368812                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55999      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27447601     68.64%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 255      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9079547     22.70%     91.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3406288      8.52%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              39989970                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     302252                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007558                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 282457     93.45%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     93.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 18929      6.26%     99.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  866      0.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40236223                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         146967353                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37780604                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61292632                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43091425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 39989970                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             134900                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       18066305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           155710                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         58039                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7184306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66529451                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.601087                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.969576                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           40049222     60.20%     60.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18536950     27.86%     88.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5111513      7.68%     95.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1048419      1.58%     97.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1271695      1.91%     99.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             152647      0.23%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             290835      0.44%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              55648      0.08%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              12522      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66529451                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.587055                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            55177                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2172                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9068233                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3840027                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    959                       # number of misc regfile reads
system.cpu3.numCycles                        68119632                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18058598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18062096                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16050919                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                313769                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7423569                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1547709                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5927                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67386590                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              45274343                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28522210                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32450660                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                195559                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1102731                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2378527                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12471291                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67386590                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5111868                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43819                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1609580                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43872                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   106146934                       # The number of ROB reads
system.cpu3.rob.rob_writes                   89557469                       # The number of ROB writes
system.cpu3.timesIdled                          16013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3285498                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23117                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3372202                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              40708                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 78670                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3796212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7551314                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121012                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78986                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2141453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1795613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4376301                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1874599                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3442818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       933197                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2822185                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4890                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3366                       # Transaction distribution
system.membus.trans_dist::ReadExReq            344582                       # Transaction distribution
system.membus.trans_dist::ReadExResp           344438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3442821                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11338570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11338570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    302109056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               302109056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6665                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3795931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3795931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3795931                       # Request fanout histogram
system.membus.respLayer1.occupancy        19541142252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12221394813                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1046                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          524                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11410756.679389                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19765741.196023                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          524    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    128695500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            524                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    37149657000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5979236500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5133794                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5133794                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5133794                       # number of overall hits
system.cpu2.icache.overall_hits::total        5133794                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16787                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16787                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16787                       # number of overall misses
system.cpu2.icache.overall_misses::total        16787                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1203270500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1203270500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1203270500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1203270500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5150581                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5150581                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5150581                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5150581                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003259                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003259                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003259                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003259                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71678.709716                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71678.709716                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71678.709716                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71678.709716                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1174                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    40.482759                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15808                       # number of writebacks
system.cpu2.icache.writebacks::total            15808                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          979                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          979                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          979                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          979                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15808                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15808                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15808                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15808                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1123812000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1123812000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1123812000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1123812000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003069                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003069                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003069                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003069                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71091.346154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71091.346154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71091.346154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71091.346154                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15808                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5133794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5133794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16787                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16787                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1203270500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1203270500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5150581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5150581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003259                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003259                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71678.709716                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71678.709716                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          979                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          979                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15808                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15808                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1123812000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1123812000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71091.346154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71091.346154                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5408021                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15840                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           341.415467                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10316970                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10316970                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7516736                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7516736                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7516736                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7516736                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4295801                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4295801                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4295801                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4295801                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 364714269621                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 364714269621                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 364714269621                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 364714269621                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11812537                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11812537                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11812537                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11812537                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.363665                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.363665                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.363665                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.363665                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 84900.178016                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 84900.178016                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 84900.178016                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 84900.178016                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1963185                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       244810                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            22418                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2466                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    87.571817                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    99.274128                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497246                       # number of writebacks
system.cpu2.dcache.writebacks::total           497246                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3795069                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3795069                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3795069                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3795069                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500732                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500732                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500732                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500732                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  45812001483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  45812001483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  45812001483                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  45812001483                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.042390                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.042390                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.042390                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.042390                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91490.061516                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91490.061516                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91490.061516                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91490.061516                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497246                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6155858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6155858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3458306                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3458306                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 293374965000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 293374965000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9614164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9614164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.359709                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.359709                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84831.985660                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84831.985660                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3068925                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3068925                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389381                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389381                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  34774518500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  34774518500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.040501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89307.178573                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89307.178573                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1360878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1360878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       837495                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       837495                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  71339304621                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  71339304621                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198373                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198373                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.380961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.380961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 85181.767797                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85181.767797                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       726144                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       726144                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111351                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111351                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11037482983                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11037482983                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050652                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050652                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 99123.339557                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 99123.339557                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18283                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18283                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          662                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          662                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     26757000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     26757000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.034943                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.034943                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 40418.429003                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 40418.429003                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          517                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          517                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     19124500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     19124500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027290                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027290                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 36991.295938                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36991.295938                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17457                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17457                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          776                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          776                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7112000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7112000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18233                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18233                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.042560                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.042560                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9164.948454                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9164.948454                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          772                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          772                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6410000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6410000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.042341                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042341                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8303.108808                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8303.108808                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1510500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1510500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          648                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            648                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1286                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1286                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14268000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14268000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1934                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1934                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.664943                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.664943                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 11094.867807                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 11094.867807                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1286                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1286                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12982000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12982000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.664943                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.664943                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 10094.867807                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 10094.867807                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.439045                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8057944                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501451                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.069255                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.439045                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982470                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982470                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24204717                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24204717                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1054                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          528                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17176782.196970                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   38952629.377260                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          528    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    253468500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            528                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34059552500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9069341000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5551709                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5551709                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5551709                       # number of overall hits
system.cpu3.icache.overall_hits::total        5551709                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16516                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16516                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16516                       # number of overall misses
system.cpu3.icache.overall_misses::total        16516                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1211437500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1211437500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1211437500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1211437500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5568225                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5568225                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5568225                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5568225                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002966                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002966                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73349.327924                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73349.327924                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73349.327924                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73349.327924                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1637                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.606061                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15417                       # number of writebacks
system.cpu3.icache.writebacks::total            15417                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1099                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1099                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1099                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1099                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15417                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15417                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15417                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15417                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1122507000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1122507000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1122507000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1122507000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002769                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002769                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002769                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002769                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72809.690601                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72809.690601                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72809.690601                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72809.690601                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15417                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5551709                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5551709                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1211437500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1211437500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5568225                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5568225                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73349.327924                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73349.327924                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1099                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1099                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15417                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15417                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1122507000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1122507000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002769                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002769                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72809.690601                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72809.690601                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5884519                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15449                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           380.899670                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11151867                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11151867                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6585362                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6585362                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6585362                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6585362                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4260437                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4260437                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4260437                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4260437                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 358151715066                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 358151715066                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 358151715066                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 358151715066                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10845799                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10845799                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10845799                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10845799                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.392819                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.392819                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.392819                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.392819                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84064.549028                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84064.549028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84064.549028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84064.549028                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2036642                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       299208                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            23370                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3081                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.147711                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    97.113924                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496215                       # number of writebacks
system.cpu3.dcache.writebacks::total           496215                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3760607                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3760607                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3760607                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3760607                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499830                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499830                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499830                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499830                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  44709402987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44709402987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  44709402987                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44709402987                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.046085                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046085                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.046085                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046085                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89449.218708                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89449.218708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89449.218708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89449.218708                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496215                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5450690                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5450690                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3383026                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3383026                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 281170257500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 281170257500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8833716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8833716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.382967                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.382967                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83112.059292                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83112.059292                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2994706                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2994706                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  33497805500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  33497805500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043959                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043959                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86263.405181                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86263.405181                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1134672                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1134672                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       877411                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       877411                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  76981457566                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  76981457566                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012083                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012083                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.436071                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.436071                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 87737.055457                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87737.055457                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       765901                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       765901                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111510                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111510                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  11211597487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  11211597487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 100543.426482                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 100543.426482                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          775                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          775                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     34654500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     34654500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039438                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039438                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 44715.483871                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44715.483871                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          182                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          593                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          593                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     21730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     21730000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030177                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030177                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36644.182125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36644.182125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18097                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18097                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          753                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          753                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6859000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6859000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039947                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039947                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9108.897742                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9108.897742                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          744                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          744                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      6185000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6185000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.039469                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.039469                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8313.172043                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8313.172043                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1608000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1608000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1538000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1538000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          642                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            642                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1286                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1286                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     16692500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     16692500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1928                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1928                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.667012                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.667012                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12980.171073                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12980.171073                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1286                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1286                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     15406500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     15406500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.667012                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.667012                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11980.171073                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11980.171073                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.323074                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7127954                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500465                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.242662                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.323074                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978846                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978846                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22272896                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22272896                       # Number of data accesses
system.cpu0.numPwrStateTransitions                234                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6930145.299145                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15839493.895942                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          117    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     78003500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42318066500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    810827000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4533414                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4533414                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4533414                       # number of overall hits
system.cpu0.icache.overall_hits::total        4533414                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        78297                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         78297                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        78297                       # number of overall misses
system.cpu0.icache.overall_misses::total        78297                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5032549491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5032549491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5032549491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5032549491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4611711                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4611711                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4611711                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4611711                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016978                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016978                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016978                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016978                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64275.125369                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64275.125369                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64275.125369                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64275.125369                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14598                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              201                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.626866                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72937                       # number of writebacks
system.cpu0.icache.writebacks::total            72937                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5347                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5347                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5347                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5347                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72950                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72950                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72950                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72950                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4693233491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4693233491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4693233491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4693233491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015818                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015818                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015818                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015818                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64334.934764                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64334.934764                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64334.934764                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64334.934764                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72937                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4533414                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4533414                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        78297                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        78297                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5032549491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5032549491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4611711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4611711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64275.125369                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64275.125369                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5347                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5347                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72950                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72950                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4693233491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4693233491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015818                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015818                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64334.934764                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64334.934764                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999228                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4607813                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72981                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.137159                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999228                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9296371                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9296371                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8308886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8308886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8308886                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8308886                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4588405                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4588405                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4588405                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4588405                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 384536790213                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 384536790213                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 384536790213                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 384536790213                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12897291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12897291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12897291                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12897291                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.355765                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.355765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.355765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.355765                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83806.200676                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83806.200676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83806.200676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83806.200676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3080691                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       165268                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            50256                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1631                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.299964                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.329246                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549682                       # number of writebacks
system.cpu0.dcache.writebacks::total           549682                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4035926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4035926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4035926                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4035926                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552479                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552479                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  50166730942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  50166730942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  50166730942                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  50166730942                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042837                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042837                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042837                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042837                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90802.964352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90802.964352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90802.964352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90802.964352                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549682                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6620831                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6620831                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3507569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3507569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 296708015000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 296708015000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10128400                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10128400                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.346310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.346310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84590.784957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84590.784957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3103874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3103874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  36149488500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  36149488500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89546.535132                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89546.535132                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1688055                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1688055                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1080836                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1080836                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  87828775213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  87828775213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2768891                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2768891                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.390350                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.390350                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81260.038723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81260.038723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       932052                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       932052                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148784                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148784                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14017242442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14017242442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053734                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053734                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 94212.028457                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 94212.028457                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     26924000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     26924000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.065487                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065487                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23617.543860                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23617.543860                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1007                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1007                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          133                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007640                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14793.233083                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14793.233083                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15221                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15221                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1524                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1524                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20615000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20615000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        16745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16745                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091012                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091012                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13526.902887                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13526.902887                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1518                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1518                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19102000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19102000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090654                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090654                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12583.662714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12583.662714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        57500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        57500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        52500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        52500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1329                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1329                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          840                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          840                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2169                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2169                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387275                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387275                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13163.690476                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13163.690476                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          838                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          838                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10215000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10215000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386353                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386353                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12189.737470                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12189.737470                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.919418                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8897328                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.109622                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.919418                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997482                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997482                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26419493                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26419493                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               28513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               94622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               92612                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               95429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              105448                       # number of demand (read+write) hits
system.l2.demand_hits::total                   434028                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              28513                       # number of overall hits
system.l2.overall_hits::.cpu0.data              94622                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5827                       # number of overall hits
system.l2.overall_hits::.cpu1.data              92612                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5897                       # number of overall hits
system.l2.overall_hits::.cpu2.data              95429                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5680                       # number of overall hits
system.l2.overall_hits::.cpu3.data             105448                       # number of overall hits
system.l2.overall_hits::total                  434028                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            453535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            403973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9911                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            402396                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            391454                       # number of demand (read+write) misses
system.l2.demand_misses::total                1725434                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44416                       # number of overall misses
system.l2.overall_misses::.cpu0.data           453535                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10012                       # number of overall misses
system.l2.overall_misses::.cpu1.data           403973                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9911                       # number of overall misses
system.l2.overall_misses::.cpu2.data           402396                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9737                       # number of overall misses
system.l2.overall_misses::.cpu3.data           391454                       # number of overall misses
system.l2.overall_misses::total               1725434                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4265607883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  48090017397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1041207420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  43385745429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1024880926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  43862535838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1026980915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  42662271098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     185359246906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4265607883                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  48090017397                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1041207420                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  43385745429                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1024880926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  43862535838                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1026980915                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  42662271098                       # number of overall miss cycles
system.l2.overall_miss_latency::total    185359246906                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          548157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          496585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496902                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2159462                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         548157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         496585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496902                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2159462                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.609031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.827382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.632111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.626961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.808308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.631576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.787789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799011                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.609031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.827382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.632111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.626961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.808308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.631576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.787789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799011                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96037.641458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106033.751303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103995.946864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107397.636547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103408.427606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109003.409174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 105472.005238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 108984.123545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107427.607724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96037.641458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106033.751303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103995.946864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107397.636547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103408.427606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109003.409174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 105472.005238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 108984.123545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107427.607724                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1267181                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     63430                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.977629                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2163425                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              933196                       # number of writebacks
system.l2.writebacks::total                    933196                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142842                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2737                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         116995                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         116275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         116026                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              500806                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142842                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2737                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        116995                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        116275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        116026                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             500806                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       310693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       286978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       286121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       275428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1224628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       310693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       286978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       286121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       275428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2605857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3830485                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3779098899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  34924092054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    706504953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  32571181077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    697961951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  32809468480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    697962940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  31928874741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138115145095                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3779098899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  34924092054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    706504953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  32571181077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    697961951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  32809468480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    697962940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  31928874741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 253973327184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 392088472279                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.600886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.566796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.459309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.577903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.456541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.574742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.460141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.554290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.567099                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.600886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.566796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.459309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.577903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.456541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.574742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.460141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.554290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.773814                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86237.481151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112407.077256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97114.082887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113497.135937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96710.814882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114669.907067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 98387.784043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115924.578260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112781.305911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86237.481151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112407.077256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97114.082887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113497.135937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96710.814882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114669.907067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 98387.784043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115924.578260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97462.495902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102360.007226                       # average overall mshr miss latency
system.l2.replacements                        5560039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       937865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           937865                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       937866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       937866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1160428                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1160428                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1160429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1160429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2605857                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2605857                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 253973327184                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 253973327184                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97462.495902                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97462.495902                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  178                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           180                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           240                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           259                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                899                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       878500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       367000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       356000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       273000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1874500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.891089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.830189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.835484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.834726                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4880.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1529.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1618.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1054.054054                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2085.094549                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          237                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          217                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          258                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3643500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4970500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4499000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5235500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18348500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.891089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.790000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.818868                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.832258                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.828227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20241.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20972.573840                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20732.718894                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20292.635659                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20570.067265                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                195                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          457                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              835                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2381500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       123500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       201499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2912999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1030                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.803163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.805556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.840764                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.810680                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5211.159737                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1064.655172                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1549.992308                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1564.393939                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3488.621557                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          452                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          128                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          130                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          825                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9439000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2363500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2717500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2692000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17212000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.794376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.798611                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.828025                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800971                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20882.743363                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20552.173913                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21230.468750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20707.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20863.030303                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            19713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            20138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81306                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         125185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          90765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          90886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          90539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              397375                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13494688841                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10686268366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  10638969359                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  10810713899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45630640465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            478681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.851587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.822124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.821761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.818047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107797.969733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117735.562893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117058.395782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119403.946355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114830.174181                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31784                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6331                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         9083                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            53604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        93401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        84359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        84555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        81456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10367706872                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9481855889                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   9433861388                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   9453953918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38737378067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.635372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.764101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.764519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.735979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.718163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111002.097108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112398.865432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111570.710047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116062.093867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112683.670429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         28513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              45917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74076                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4265607883                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1041207420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1024880926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1026980915                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7358677144                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.609031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.632111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.626961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.631576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.617336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96037.641458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103995.946864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103408.427606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 105472.005238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99339.558615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          594                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2737                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2694                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8668                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3779098899                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    706504953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    697961951                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    697962940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5881528743                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.600886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.459309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.456541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.460141                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.545098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86237.481151                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97114.082887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96710.814882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 98387.784043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89920.632690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        72805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        72974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        75716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        85310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            306805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       328350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       313208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       311510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       300915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1253983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  34595328556                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32699477063                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  33223566479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  31851557199                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132369929297                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       386182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       387226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.818512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.804466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.779118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.803429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105361.134631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104401.793897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106653.290357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105849.017826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105559.588365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       111058                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       110589                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       109944                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       106943                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       438534                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       217292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       202619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       201566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       193972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       815449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  24556385182                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23089325188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  23375607092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  22474920823                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93496238285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.541666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.524672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.520538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.502225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.522460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113010.995260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113954.393162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115969.990435                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115866.830383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114656.144388                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          229                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               240                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          656                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             765                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26797499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        35000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       451496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       218999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27502994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          885                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1005                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.741243                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.886364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.918919                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.761194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40849.846037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   897.435897                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12541.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6441.147059                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35951.626144                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          512                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          522                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          243                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3173971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       729499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       624000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       608500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5135970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.162712                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.840909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.794872                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.837838                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.241791                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22041.465278                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19716.189189                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20129.032258                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19629.032258                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21135.679012                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999634                       # Cycle average of tags in use
system.l2.tags.total_refs                     6320458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5560836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.136602                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.911077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.408535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.343727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.129777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.208180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.139193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.192639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.150137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.208270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    48.308100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.154861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.754814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39647732                       # Number of tag accesses
system.l2.tags.data_accesses                 39647732                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2804608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      19926784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        465664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      18370816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        461888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      18315520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        454080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      17632256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    163952768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242384384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2804608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       465664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       461888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       454080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4186240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59724608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59724608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         311356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         287044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         286180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         275504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2561762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3787256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       933197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             933197                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         65028517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        462028640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10797031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        425951480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10709479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        424669369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10528441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        408826997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3801460105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5620000059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     65028517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10797031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10709479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10528441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97063469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1384793422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1384793422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1384793422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        65028517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       462028640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10797031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       425951480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10709479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       424669369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10528441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       408826997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3801460105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7004793480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    930064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    306984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    285231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    284349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    273852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2559342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000071732750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5578467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             880342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3787259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     933198                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3787259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   933198                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12090                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            220064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            257455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            243297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            230188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            235626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            250835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            227360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            233970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            226335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           259124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           228254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           219997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           221135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           218736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 189322660015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18875845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            260107078765                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50149.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68899.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2991720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  849807                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3787259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               933198                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  198286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  239805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  301585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  300951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  308561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  311564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  299390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  278781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  247434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  213778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 209491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 289445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 294152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 110825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  71106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  45889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  28824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  62333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       863696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.656009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.762862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.583509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140924     16.32%     16.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       307447     35.60%     51.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       202191     23.41%     75.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27390      3.17%     78.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15464      1.79%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9244      1.07%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8380      0.97%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6653      0.77%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146003     16.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       863696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.262910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.302799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.412684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20853     36.60%     36.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13541     23.77%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         10149     17.81%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5751     10.09%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2947      5.17%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1650      2.90%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          838      1.47%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          394      0.69%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          242      0.42%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          207      0.36%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          156      0.27%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           81      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           61      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           51      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           27      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.325417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.283749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.308871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52112     91.47%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              718      1.26%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1041      1.83%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              957      1.68%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              724      1.27%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              506      0.89%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              284      0.50%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              200      0.35%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              123      0.22%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               76      0.13%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               73      0.13%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               58      0.10%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               41      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               24      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               15      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              241610816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  773760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59523776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               242384576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59724672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5602.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1380.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5620.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1384.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        54.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43128870000                       # Total gap between requests
system.mem_ctrls.avgGap                       9136.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2804672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19646976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       465664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     18254784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       461888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     18198336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       454080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     17526528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    163797888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59523776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 65030001.291361667216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 455540924.090714275837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10797030.997328970581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 423261125.398452401161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10709479.481545243412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 421952304.433685481548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10528440.753992447630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 406375554.244163453579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3797869008.626432895660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1380136868.106760025024                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       311356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       287044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       286180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       275504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2561764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       933198                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1956378571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  21979123070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    399461633                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20612389118                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    393178106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  20882917950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    398410377                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  20440490575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 173044729365                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1183656294628                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44642.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70591.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54901.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71809.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54479.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72971.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56153.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74193.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67549.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1268387.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2965199160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1576029345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13109618340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2413159020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3404490960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19440345330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190678080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43099520235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        999.318942                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    285297939                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1440140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41403455561                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3201625980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1701696975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13845088320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2441748960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3404490960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19463519250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        171163200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44229333645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1025.515149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    240001143                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1440140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41448752357                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1056                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9759680.529301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14393154.459483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     79171000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    37966022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5162871000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4439394                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4439394                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4439394                       # number of overall hits
system.cpu1.icache.overall_hits::total        4439394                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16642                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16642                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16642                       # number of overall misses
system.cpu1.icache.overall_misses::total        16642                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1210846499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1210846499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1210846499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1210846499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4456036                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4456036                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4456036                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4456036                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003735                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003735                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003735                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003735                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72758.472479                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72758.472479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72758.472479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72758.472479                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1315                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15839                       # number of writebacks
system.cpu1.icache.writebacks::total            15839                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          803                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          803                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          803                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          803                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15839                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15839                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1139235499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1139235499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1139235499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1139235499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003555                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003555                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003555                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003555                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71925.973799                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71925.973799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71925.973799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71925.973799                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15839                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4439394                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4439394                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16642                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16642                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1210846499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1210846499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4456036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4456036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72758.472479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72758.472479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          803                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          803                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1139235499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1139235499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003555                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003555                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71925.973799                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71925.973799                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5012430                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15871                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           315.823200                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8927911                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8927911                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7999775                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7999775                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7999775                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7999775                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4308940                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4308940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4308940                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4308940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 360087095226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 360087095226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 360087095226                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 360087095226                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12308715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12308715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12308715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12308715                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.350072                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.350072                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.350072                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.350072                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83567.442393                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83567.442393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83567.442393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83567.442393                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1901922                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       149358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21549                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1524                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.260337                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.003937                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       495807                       # number of writebacks
system.cpu1.dcache.writebacks::total           495807                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3809657                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3809657                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3809657                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3809657                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       499283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       499283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       499283                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       499283                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45294809460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45294809460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45294809460                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45294809460                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.040563                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040563                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.040563                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040563                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90719.710986                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90719.710986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90719.710986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90719.710986                       # average overall mshr miss latency
system.cpu1.dcache.replacements                495807                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6478166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6478166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3467407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3467407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 288112652500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 288112652500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9945573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9945573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.348638                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.348638                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83091.674124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83091.674124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3079271                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3079271                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       388136                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       388136                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34211535500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34211535500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88143.165025                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88143.165025                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1521609                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1521609                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       841533                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       841533                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71974442726                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71974442726                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2363142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2363142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356108                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356108                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 85527.772204                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85527.772204                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       730386                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       730386                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11083273960                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11083273960                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99717.256966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99717.256966                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17596                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17596                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          685                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          685                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27006000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27006000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.037471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39424.817518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39424.817518                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          541                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          541                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35752.310536                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35752.310536                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16759                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16759                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          750                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6360500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6360500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17509                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17509                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.042835                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042835                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8480.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8480.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          742                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          742                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5687500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5687500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.042378                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.042378                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7665.094340                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7665.094340                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1538500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1538500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1282                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1282                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14797998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14797998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1934                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1934                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.662875                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.662875                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11542.900156                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11542.900156                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1282                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1282                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13515998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13515998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.662875                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.662875                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10542.900156                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10542.900156                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.501016                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8538916                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           500007                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.077593                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.501016                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984407                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984407                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25192857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25192857                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43128893500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1691323                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1221085                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4626846                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4010725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5066                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3562                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          214                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           481567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          481567                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1571319                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1005                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1654472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1494785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1498886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1496121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6504271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9335424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70261696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2027392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63513088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2023424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63684544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1973376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63559488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276378432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9590939                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60598208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11773464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.185960                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.458259                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9810639     83.33%     83.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1834312     15.58%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50939      0.43%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  57096      0.48%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20478      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11773464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4363836958                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         754256851                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25038019                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752718662                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24442548                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829782664                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109632012                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         752041948                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25100976                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
