AArch64 WW+WW+FW+po+cachesync+ctrlisb
"PodWW Wse CacheSyncdWW Iffe DpCtrlIsbdW Wse"
Cycle=Wse PodWW Wse CacheSyncdWW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Wse PodWW CacheSyncdWW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Ws Iff Ws
Orig=PodWW Wse CacheSyncdWW Iffe DpCtrlIsbdW Wse
{
0:X0=0x2; 0:X1=x; 0:X2=0x1; 0:X3=y;
1:X0=0x2; 1:X1=y; 1:X2=0x14000001; 1:X3=P2:Lself02;
2:X1=0x1; 2:X2=x;
}
 P0          | P1          | P2           ;
 STR W0,[X1] | STR W0,[X1] | Lself02:     ;
 STR W2,[X3] | DC CVAU,X3  | B L00        ;
             | DSB ISH     | MOV W0,#2    ;
             | IC IVAU,X3  | B L01        ;
             | DSB ISH     | L00:         ;
             | STR W2,[X3] | MOV W0,#1    ;
             |             | L01:         ;
             |             | CBNZ W0,LC02 ;
             |             | LC02:        ;
             |             | ISB          ;
             |             | STR W1,[X2]  ;
exists
(x=0x2 /\ y=0x2 /\ 2:X0=0x2)
