set_property SRC_FILE_INFO {cfile:/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_processing_system7_0_0/Angle_Block_Design_2_processing_system7_0_0.xdc rfile:../../../Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_processing_system7_0_0/Angle_Block_Design_2_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:Angle_Block_Design_2_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
