
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP2 for linux64 - May 25, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# -------------------------------------------------------------
# Set env variable
# -------------------------------------------------------------
source $::env(SCRIPTS_DIR)/syn/dc_setup.tcl
1
# -------------------------------------------------------------
# Lib set up
# -------------------------------------------------------------
set target_library $::env(DB_FILES)
/data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db /data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db
set link_library "* $target_library"
* /data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db /data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db
lappend link_library {dw_foundation.sldb}
* /data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db /data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db dw_foundation.sldb
puts $::env(VERILOG_FILES)
./designs/src/tinyriscv/core/clint.v ./designs/src/tinyriscv/core/csr_reg.v ./designs/src/tinyriscv/core/ctrl.v ./designs/src/tinyriscv/core/defines.v ./designs/src/tinyriscv/core/div.v ./designs/src/tinyriscv/core/ex.v ./designs/src/tinyriscv/core/id.v ./designs/src/tinyriscv/core/id_ex.v ./designs/src/tinyriscv/core/if_id.v ./designs/src/tinyriscv/core/pc_reg.v ./designs/src/tinyriscv/core/regs.v ./designs/src/tinyriscv/core/rib.v ./designs/src/tinyriscv/core/tinyriscv.v ./designs/src/tinyriscv/debug/jtag_dm.v ./designs/src/tinyriscv/debug/jtag_driver.v ./designs/src/tinyriscv/debug/jtag_top.v ./designs/src/tinyriscv/debug/uart_debug.v ./designs/src/tinyriscv/perips/gpio.v ./designs/src/tinyriscv/perips/ram.v ./designs/src/tinyriscv/perips/rom.v ./designs/src/tinyriscv/perips/spi.v ./designs/src/tinyriscv/perips/timer.v ./designs/src/tinyriscv/perips/uart.v ./designs/src/tinyriscv/utils/full_handshake_rx.v ./designs/src/tinyriscv/utils/full_handshake_tx.v ./designs/src/tinyriscv/utils/gen_buf.v ./designs/src/tinyriscv/utils/gen_dff.v ./designs/src/tinyriscv/soc/tinyriscv_soc_top.v
# -------------------------------------------------------------
# Design in
# -------------------------------------------------------------
analyze -format sverilog $::env(VERILOG_FILES)
Running PRESTO HDLC
Compiling source file ./designs/src/tinyriscv/core/clint.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/csr_reg.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/ctrl.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/div.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/ex.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/id.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/id_ex.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/if_id.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/pc_reg.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/regs.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/rib.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/core/tinyriscv.v
Opening include file ./designs/src/tinyriscv/core/defines.v
Compiling source file ./designs/src/tinyriscv/debug/jtag_dm.v
Warning:  ./designs/src/tinyriscv/debug/jtag_dm.v:60: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  ./designs/src/tinyriscv/debug/jtag_dm.v:325: the undeclared symbol 'tx_idle' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./designs/src/tinyriscv/debug/jtag_driver.v
Warning:  ./designs/src/tinyriscv/debug/jtag_driver.v:47: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ./designs/src/tinyriscv/debug/jtag_top.v
Opening include file ./designs/src/tinyriscv/debug/../core/defines.v
Warning:  ./designs/src/tinyriscv/debug/jtag_top.v:48: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ./designs/src/tinyriscv/debug/uart_debug.v
Compiling source file ./designs/src/tinyriscv/perips/gpio.v
Compiling source file ./designs/src/tinyriscv/perips/ram.v
Opening include file ./designs/src/tinyriscv/perips/../core/defines.v
Compiling source file ./designs/src/tinyriscv/perips/rom.v
Opening include file ./designs/src/tinyriscv/perips/../core/defines.v
Compiling source file ./designs/src/tinyriscv/perips/spi.v
Compiling source file ./designs/src/tinyriscv/perips/timer.v
Opening include file ./designs/src/tinyriscv/perips/../core/defines.v
Compiling source file ./designs/src/tinyriscv/perips/uart.v
Compiling source file ./designs/src/tinyriscv/utils/full_handshake_rx.v
Compiling source file ./designs/src/tinyriscv/utils/full_handshake_tx.v
Compiling source file ./designs/src/tinyriscv/utils/gen_buf.v
Compiling source file ./designs/src/tinyriscv/utils/gen_dff.v
Compiling source file ./designs/src/tinyriscv/soc/tinyriscv_soc_top.v
Opening include file ./designs/src/tinyriscv/soc/../core/defines.v
Presto compilation completed successfully.
Loading db file '/data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db'
Loading db file '/data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db'
Loading db file '/tools/Synopsys/syn/T-2022.03-SP2/libraries/syn/dw_foundation.sldb'
1
elaborate $::env(DESIGN_NAME)
Loading db file '/tools/Synopsys/syn/T-2022.03-SP2/libraries/syn/gtech.db'
Loading db file '/tools/Synopsys/syn/T-2022.03-SP2/libraries/syn/standard.sldb'
  Loading link library 'sage-x_tsmc_cl018g_rvt_tt_1p8v_25c'
  Loading link library 'tpd018nvtc'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred tri-state devices in process
	in routine tinyriscv_soc_top line 214 in file
		'./designs/src/tinyriscv/soc/tinyriscv_soc_top.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  gpio_io_tri  | Tri-State Buffer |   1   |
============================================

Inferred tri-state devices in process
	in routine tinyriscv_soc_top line 217 in file
		'./designs/src/tinyriscv/soc/tinyriscv_soc_top.v'.
============================================
| Register Name |       Type       | Width |
============================================
|  gpio_io_tri  | Tri-State Buffer |   1   |
============================================
Presto compilation completed successfully. (tinyriscv_soc_top)
Elaborated 1 design.
Current design is now 'tinyriscv_soc_top'.
Information: Building the design 'tinyriscv'. (HDL-193)
Presto compilation completed successfully. (tinyriscv)
Information: Building the design 'rom'. (HDL-193)

Inferred memory devices in process
	in routine rom line 36 in file
		'./designs/src/tinyriscv/perips/rom.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      _rom_reg       | Flip-flop | 8192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rom/46      |  256   |   32    |      8       |
======================================================
Presto compilation completed successfully. (rom)
Information: Building the design 'ram'. (HDL-193)

Inferred memory devices in process
	in routine ram line 36 in file
		'./designs/src/tinyriscv/perips/ram.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      _ram_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      ram/46      |   16   |   32    |      4       |
======================================================
Presto compilation completed successfully. (ram)
Information: Building the design 'timer'. (HDL-193)

Statistics for case statements in always block at line 73 in file
	'./designs/src/tinyriscv/perips/timer.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 97 in file
	'./designs/src/tinyriscv/perips/timer.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine timer line 57 in file
		'./designs/src/tinyriscv/perips/timer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   timer_count_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine timer line 73 in file
		'./designs/src/tinyriscv/perips/timer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   timer_value_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   timer_ctrl_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (timer)
Information: Building the design 'uart'. (HDL-193)

Statistics for case statements in always block at line 93 in file
	'./designs/src/tinyriscv/perips/uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 136 in file
	'./designs/src/tinyriscv/perips/uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 162 in file
	'./designs/src/tinyriscv/perips/uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |     no/auto      |
===============================================

Statistics for case statements in always block at line 299 in file
	'./designs/src/tinyriscv/perips/uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           307            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine uart line 93 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_data_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    uart_ctrl_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   uart_status_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     uart_rx_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    uart_baud_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  tx_data_valid_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 162 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  tx_data_ready_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    cycle_cnt_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     tx_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 215 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rx_q1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rx_q0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 226 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rx_start_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 242 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rx_div_cnt_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 256 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rx_clk_cnt_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart line 272 in file
		'./designs/src/tinyriscv/perips/uart.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| rx_clk_edge_level_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  rx_clk_edge_cnt_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine uart line 299 in file
		'./designs/src/tinyriscv/perips/uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rx_over_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     rx_data_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     uart/185     |   8    |    1    |      3       |
======================================================
Presto compilation completed successfully. (uart)
Information: Building the design 'gpio'. (HDL-193)

Statistics for case statements in always block at line 54 in file
	'./designs/src/tinyriscv/perips/gpio.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 80 in file
	'./designs/src/tinyriscv/perips/gpio.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine gpio line 54 in file
		'./designs/src/tinyriscv/perips/gpio.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    gpio_ctrl_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    gpio_data_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (gpio)
Information: Building the design 'spi'. (HDL-193)

Statistics for case statements in always block at line 131 in file
	'./designs/src/tinyriscv/perips/spi.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |     no/auto      |
===============================================

Statistics for case statements in always block at line 193 in file
	'./designs/src/tinyriscv/perips/spi.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           201            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 223 in file
	'./designs/src/tinyriscv/perips/spi.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           227            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine spi line 76 in file
		'./designs/src/tinyriscv/perips/spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       en_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi line 91 in file
		'./designs/src/tinyriscv/perips/spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_cnt_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi line 107 in file
		'./designs/src/tinyriscv/perips/spi.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| spi_clk_edge_level_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  spi_clk_edge_cnt_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine spi line 131 in file
		'./designs/src/tinyriscv/perips/spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_index_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     spi_clk_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rdata_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    spi_mosi_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi line 180 in file
		'./designs/src/tinyriscv/perips/spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine spi line 193 in file
		'./designs/src/tinyriscv/perips/spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   spi_status_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    spi_ctrl_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    spi_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     spi/145      |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (spi)
Information: Building the design 'rib'. (HDL-193)
Warning:  ./designs/src/tinyriscv/core/rib.v:161: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 136 in file
	'./designs/src/tinyriscv/core/rib.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |    auto/auto     |
|           163            |    auto/auto     |
|           206            |    auto/auto     |
|           249            |    auto/auto     |
|           292            |    auto/auto     |
===============================================
Presto compilation completed successfully. (rib)
Information: Building the design 'uart_debug'. (HDL-193)

Statistics for case statements in always block at line 100 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           108            |     no/auto      |
===============================================

Statistics for case statements in always block at line 216 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           220            |     no/auto      |
===============================================

Statistics for case statements in always block at line 232 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |     no/auto      |
===============================================

Statistics for case statements in always block at line 252 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |     no/auto      |
===============================================

Statistics for case statements in always block at line 265 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           269            |     no/auto      |
===============================================

Statistics for case statements in always block at line 284 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           288            |     no/auto      |
===============================================

Statistics for case statements in always block at line 302 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           306            |     no/auto      |
===============================================

Statistics for case statements in always block at line 320 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           324            |     no/auto      |
===============================================

Statistics for case statements in always block at line 338 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           342            |     no/auto      |
===============================================

Statistics for case statements in always block at line 356 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           360            |     no/auto      |
===============================================

Statistics for case statements in always block at line 375 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           379            |     no/auto      |
===============================================

Statistics for case statements in always block at line 400 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           404            |     no/auto      |
===============================================

Statistics for case statements in always block at line 419 in file
	'./designs/src/tinyriscv/debug/uart_debug.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           423            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine uart_debug line 100 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| remain_packet_count_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     mem_addr_o_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mem_we_o_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mem_wdata_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine uart_debug line 216 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| need_to_rec_bytes_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine uart_debug line 232 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rx_data_reg     | Flip-flop | 1056  |  Y  | N  | N  | N  | N  | N  | N  |
| rec_bytes_index_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_debug line 252 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fw_file_size_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_debug line 265 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| write_mem_addr_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_debug line 284 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| write_mem_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_debug line 302 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| write_mem_byte_index0_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine uart_debug line 320 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| write_mem_byte_index1_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine uart_debug line 338 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| write_mem_byte_index2_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine uart_debug line 356 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| write_mem_byte_index3_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine uart_debug line 375 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   crc_result_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_debug line 400 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  crc_bit_index_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_debug line 419 in file
		'./designs/src/tinyriscv/debug/uart_debug.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| crc_byte_index_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (uart_debug)
Information: Building the design 'jtag_top' instantiated from design 'tinyriscv_soc_top' with
	the parameters "DMI_ADDR_BITS=6,DMI_DATA_BITS=32,DMI_OP_BITS=2". (HDL-193)
Presto compilation completed successfully. (jtag_top_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2)
Information: Building the design 'pc_reg'. (HDL-193)

Inferred memory devices in process
	in routine pc_reg line 35 in file
		'./designs/src/tinyriscv/core/pc_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pc_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pc_reg)
Information: Building the design 'ctrl'. (HDL-193)
Presto compilation completed successfully. (ctrl)
Information: Building the design 'regs'. (HDL-193)

Inferred memory devices in process
	in routine regs line 57 in file
		'./designs/src/tinyriscv/core/regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      regs_reg       | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     regs/76      |   32   |   32    |      5       |
|     regs/88      |   32   |   32    |      5       |
|     regs/97      |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully. (regs)
Information: Building the design 'csr_reg'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./designs/src/tinyriscv/core/csr_reg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
|           112            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 141 in file
	'./designs/src/tinyriscv/core/csr_reg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           145            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 179 in file
	'./designs/src/tinyriscv/core/csr_reg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine csr_reg line 66 in file
		'./designs/src/tinyriscv/core/csr_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cycle_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine csr_reg line 76 in file
		'./designs/src/tinyriscv/core/csr_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mscratch_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mtvec_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mcause_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mepc_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mie_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mstatus_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (csr_reg)
Information: Building the design 'if_id'. (HDL-193)
Presto compilation completed successfully. (if_id)
Information: Building the design 'id'. (HDL-193)
Warning:  ./designs/src/tinyriscv/core/id.v:87: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./designs/src/tinyriscv/core/id.v:87: 'Case' statement is full and has only one nontrivial branch; it will be inlined. (ELAB-335)
Warning:  ./designs/src/tinyriscv/core/id.v:106: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./designs/src/tinyriscv/core/id.v:106: 'Case' statement is full and has only one nontrivial branch; it will be inlined. (ELAB-335)
Warning:  ./designs/src/tinyriscv/core/id.v:123: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 71 in file
	'./designs/src/tinyriscv/core/id.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
|           123            |    auto/auto     |
|           157            |    auto/auto     |
|           175            |    auto/auto     |
|           193            |    auto/auto     |
|           269            |    auto/auto     |
===============================================
Presto compilation completed successfully. (id)
Information: Building the design 'id_ex'. (HDL-193)
Presto compilation completed successfully. (id_ex)
Information: Building the design 'ex'. (HDL-193)
Warning:  ./designs/src/tinyriscv/core/ex.v:256: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./designs/src/tinyriscv/core/ex.v:355: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 172 in file
	'./designs/src/tinyriscv/core/ex.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           174            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 248 in file
	'./designs/src/tinyriscv/core/ex.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           254            |    auto/auto     |
|           256            |    auto/auto     |
|           355            |    auto/auto     |
|           456            |    auto/auto     |
|           485            |    auto/auto     |
|           537            |    auto/auto     |
|           547            |    auto/auto     |
|           597            |    auto/auto     |
|           640            |    auto/auto     |
|           650            |    auto/auto     |
|           704            |    auto/auto     |
|           825            |    auto/auto     |
===============================================
Presto compilation completed successfully. (ex)
Information: Building the design 'div'. (HDL-193)

Statistics for case statements in always block at line 71 in file
	'./designs/src/tinyriscv/core/div.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine div line 71 in file
		'./designs/src/tinyriscv/core/div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     ready_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    result_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   div_result_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   div_remain_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      op_r_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reg_waddr_o_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   dividend_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    divisor_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     minuend_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  invert_result_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     busy_o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (div)
Information: Building the design 'clint'. (HDL-193)

Statistics for case statements in always block at line 111 in file
	'./designs/src/tinyriscv/core/clint.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    auto/auto     |
|           128            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 177 in file
	'./designs/src/tinyriscv/core/clint.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 218 in file
	'./designs/src/tinyriscv/core/clint.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine clint line 111 in file
		'./designs/src/tinyriscv/core/clint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_addr_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    csr_state_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      cause_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clint line 177 in file
		'./designs/src/tinyriscv/core/clint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_o_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      we_o_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     waddr_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clint line 218 in file
		'./designs/src/tinyriscv/core/clint.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   int_addr_o_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  int_assert_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clint)
Information: Building the design 'jtag_driver' instantiated from design 'jtag_top_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2' with
	the parameters "DMI_ADDR_BITS=6,DMI_DATA_BITS=32,DMI_OP_BITS=2". (HDL-193)

Statistics for case statements in always block at line 135 in file
	'./designs/src/tinyriscv/debug/jtag_driver.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 161 in file
	'./designs/src/tinyriscv/debug/jtag_driver.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
|           167            |    auto/auto     |
|           175            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 135 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   jtag_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 161 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 187 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dtm_req_data_reg   | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dtm_req_valid_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 210 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sticky_busy_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 227 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dm_resp_data_reg   | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 238 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dm_is_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 251 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ir_reg_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 260 in file
		'./designs/src/tinyriscv/debug/jtag_driver.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    jtag_TDO_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2)
Information: Building the design 'jtag_dm' instantiated from design 'jtag_top_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2' with
	the parameters "DMI_ADDR_BITS=6,DMI_DATA_BITS=32,DMI_OP_BITS=2". (HDL-193)

Statistics for case statements in always block at line 135 in file
	'./designs/src/tinyriscv/debug/jtag_dm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |     no/auto      |
|           163            |    auto/auto     |
|           204            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine jtag_dm_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2 line 135 in file
		'./designs/src/tinyriscv/debug/jtag_dm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    need_resp_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    dm_mem_we_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    dm_reg_we_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dm_halt_req_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  dm_reset_req_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dm_mem_addr_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dm_reg_addr_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sbaddress0_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dcsr_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    hartinfo_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sbcs_reg       | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sbcs_reg       | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    dmcontrol_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   abstractcs_reg    | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|   abstractcs_reg    | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      data0_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dm_reg_wdata_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dm_mem_wdata_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    dmstatus_reg     | Flip-flop |  25   |  Y  | N  | Y  | N  | N  | N  | N  |
|    dmstatus_reg     | Flip-flop |   7   |  Y  | N  | N  | Y  | N  | N  | N  |
|   is_read_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    read_data_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (jtag_dm_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2)
Information: Building the design 'gen_pipe_dff' instantiated from design 'if_id' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine gen_pipe_dff_DW32 line 33 in file
		'./designs/src/tinyriscv/utils/gen_dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     qout_r_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (gen_pipe_dff_DW32)
Information: Building the design 'gen_pipe_dff' instantiated from design 'if_id' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine gen_pipe_dff_DW8 line 33 in file
		'./designs/src/tinyriscv/utils/gen_dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     qout_r_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (gen_pipe_dff_DW8)
Information: Building the design 'gen_pipe_dff' instantiated from design 'id_ex' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine gen_pipe_dff_DW1 line 33 in file
		'./designs/src/tinyriscv/utils/gen_dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     qout_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (gen_pipe_dff_DW1)
Information: Building the design 'gen_pipe_dff' instantiated from design 'id_ex' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine gen_pipe_dff_DW5 line 33 in file
		'./designs/src/tinyriscv/utils/gen_dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     qout_r_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (gen_pipe_dff_DW5)
Information: Building the design 'full_handshake_tx' instantiated from design 'jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2' with
	the parameters "DW=40". (HDL-193)

Statistics for case statements in always block at line 63 in file
	'./designs/src/tinyriscv/utils/full_handshake_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            64            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 109 in file
	'./designs/src/tinyriscv/utils/full_handshake_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           115            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine full_handshake_tx_DW40 line 55 in file
		'./designs/src/tinyriscv/utils/full_handshake_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine full_handshake_tx_DW40 line 95 in file
		'./designs/src/tinyriscv/utils/full_handshake_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ack_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ack_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine full_handshake_tx_DW40 line 109 in file
		'./designs/src/tinyriscv/utils/full_handshake_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    req_data_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       req_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (full_handshake_tx_DW40)
Information: Building the design 'full_handshake_rx' instantiated from design 'jtag_driver_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2' with
	the parameters "DW=40". (HDL-193)

Statistics for case statements in always block at line 59 in file
	'./designs/src/tinyriscv/utils/full_handshake_rx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 98 in file
	'./designs/src/tinyriscv/utils/full_handshake_rx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine full_handshake_rx_DW40 line 51 in file
		'./designs/src/tinyriscv/utils/full_handshake_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine full_handshake_rx_DW40 line 84 in file
		'./designs/src/tinyriscv/utils/full_handshake_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       req_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      req_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine full_handshake_rx_DW40 line 98 in file
		'./designs/src/tinyriscv/utils/full_handshake_rx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    recv_data_reg    | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ack_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    recv_rdy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (full_handshake_rx_DW40)
1
current_design $::env(DESIGN_NAME)
Current design is 'tinyriscv_soc_top'.
{tinyriscv_soc_top}
link

  Linking design 'tinyriscv_soc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /data/chenzh/course/digital_design/risc-v/tinyriscv_pr/DC_class/tinyriscv_soc_top.db, etc
  sage-x_tsmc_cl018g_rvt_tt_1p8v_25c (library) /data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db
  tpd018nvtc (library)        /data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db
  dw_foundation.sldb (library) /tools/Synopsys/syn/T-2022.03-SP2/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     T-2022.03-SP2
Date:        Tue May 14 15:14:46 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    751
    Unconnected ports (LINT-28)                                   327
    Feedthrough (LINT-29)                                         297
    Shorted outputs (LINT-31)                                      62
    Constant outputs (LINT-52)                                     65

Cells                                                             547
    Cells do not drive (LINT-1)                                    46
    Connected to power or ground (LINT-32)                        442
    Nets connected to multiple pins on same cell (LINT-33)         17
    Leaf pins connected to undriven nets (LINT-58)                 42

Nets                                                               59
    Unloaded nets (LINT-2)                                         59

Tristate                                                            2
    Single tristate driver drives an input pin (LINT-63)            2
--------------------------------------------------------------------------------

Warning: In design 'timer', cell 'C672' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1679' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1680' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1714' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1716' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1726' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1728' does not drive any nets. (LINT-1)
Warning: In design 'uart', cell 'C1770' does not drive any nets. (LINT-1)
Warning: In design 'spi', cell 'C1189' does not drive any nets. (LINT-1)
Warning: In design 'spi', cell 'C1191' does not drive any nets. (LINT-1)
Warning: In design 'spi', cell 'C1201' does not drive any nets. (LINT-1)
Warning: In design 'spi', cell 'C1203' does not drive any nets. (LINT-1)
Warning: In design 'spi', cell 'C1284' does not drive any nets. (LINT-1)
Warning: In design 'spi', cell 'C1289' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15245' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15247' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15257' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15258' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15259' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15261' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15263' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15329' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15366' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15367' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15424' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15454' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15484' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15514' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15542' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15590' does not drive any nets. (LINT-1)
Warning: In design 'uart_debug', cell 'C15619' does not drive any nets. (LINT-1)
Warning: In design 'pc_reg', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'csr_reg', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3623' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3755' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3792' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3793' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3925' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3981' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C3994' does not drive any nets. (LINT-1)
Warning: In design 'ex', cell 'C4022' does not drive any nets. (LINT-1)
Warning: In design 'div', cell 'C3347' does not drive any nets. (LINT-1)
Warning: In design 'div', cell 'C3354' does not drive any nets. (LINT-1)
Warning: In design 'clint', cell 'C1211' does not drive any nets. (LINT-1)
Warning: In design 'clint', cell 'C1249' does not drive any nets. (LINT-1)
Warning: In design 'jtag_dm_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2', cell 'C5460' does not drive any nets. (LINT-1)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[2]' driven by pin 'gpio_0/reg_data[2]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[3]' driven by pin 'gpio_0/reg_data[3]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[4]' driven by pin 'gpio_0/reg_data[4]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[5]' driven by pin 'gpio_0/reg_data[5]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[6]' driven by pin 'gpio_0/reg_data[6]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[7]' driven by pin 'gpio_0/reg_data[7]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[8]' driven by pin 'gpio_0/reg_data[8]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[9]' driven by pin 'gpio_0/reg_data[9]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[10]' driven by pin 'gpio_0/reg_data[10]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[11]' driven by pin 'gpio_0/reg_data[11]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[12]' driven by pin 'gpio_0/reg_data[12]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[13]' driven by pin 'gpio_0/reg_data[13]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[14]' driven by pin 'gpio_0/reg_data[14]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[15]' driven by pin 'gpio_0/reg_data[15]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[16]' driven by pin 'gpio_0/reg_data[16]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[17]' driven by pin 'gpio_0/reg_data[17]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[18]' driven by pin 'gpio_0/reg_data[18]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[19]' driven by pin 'gpio_0/reg_data[19]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[20]' driven by pin 'gpio_0/reg_data[20]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[21]' driven by pin 'gpio_0/reg_data[21]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[22]' driven by pin 'gpio_0/reg_data[22]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[23]' driven by pin 'gpio_0/reg_data[23]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[24]' driven by pin 'gpio_0/reg_data[24]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[25]' driven by pin 'gpio_0/reg_data[25]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[26]' driven by pin 'gpio_0/reg_data[26]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[27]' driven by pin 'gpio_0/reg_data[27]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[28]' driven by pin 'gpio_0/reg_data[28]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[29]' driven by pin 'gpio_0/reg_data[29]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[30]' driven by pin 'gpio_0/reg_data[30]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_data[31]' driven by pin 'gpio_0/reg_data[31]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[4]' driven by pin 'gpio_0/reg_ctrl[4]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[5]' driven by pin 'gpio_0/reg_ctrl[5]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[6]' driven by pin 'gpio_0/reg_ctrl[6]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[7]' driven by pin 'gpio_0/reg_ctrl[7]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[8]' driven by pin 'gpio_0/reg_ctrl[8]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[9]' driven by pin 'gpio_0/reg_ctrl[9]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[10]' driven by pin 'gpio_0/reg_ctrl[10]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[11]' driven by pin 'gpio_0/reg_ctrl[11]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[12]' driven by pin 'gpio_0/reg_ctrl[12]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[13]' driven by pin 'gpio_0/reg_ctrl[13]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[14]' driven by pin 'gpio_0/reg_ctrl[14]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[15]' driven by pin 'gpio_0/reg_ctrl[15]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[16]' driven by pin 'gpio_0/reg_ctrl[16]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[17]' driven by pin 'gpio_0/reg_ctrl[17]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[18]' driven by pin 'gpio_0/reg_ctrl[18]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[19]' driven by pin 'gpio_0/reg_ctrl[19]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[20]' driven by pin 'gpio_0/reg_ctrl[20]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[21]' driven by pin 'gpio_0/reg_ctrl[21]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[22]' driven by pin 'gpio_0/reg_ctrl[22]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[23]' driven by pin 'gpio_0/reg_ctrl[23]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[24]' driven by pin 'gpio_0/reg_ctrl[24]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[25]' driven by pin 'gpio_0/reg_ctrl[25]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[26]' driven by pin 'gpio_0/reg_ctrl[26]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[27]' driven by pin 'gpio_0/reg_ctrl[27]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[28]' driven by pin 'gpio_0/reg_ctrl[28]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[29]' driven by pin 'gpio_0/reg_ctrl[29]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[30]' driven by pin 'gpio_0/reg_ctrl[30]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'gpio_ctrl[31]' driven by pin 'gpio_0/reg_ctrl[31]' has no loads. (LINT-2)
Warning: In design 'tinyriscv_soc_top', net 'u_jtag_top/u_jtag_dm/tx_idle' driven by pin 'u_jtag_top/u_jtag_dm/tx/idle_o' has no loads. (LINT-2)
Warning: In design 'rom', port 'addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'rom', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ram', port 'addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ram', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'uart', port 'addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'gpio', port 'addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'spi', port 'addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'rib', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'rib', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'rib', port 'm1_req_i' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_debug', port 'mem_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ctrl', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'raddr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'waddr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_raddr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'csr_reg', port 'clint_waddr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'if_id', port 'hold_flag_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'id', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'id', port 'ex_jump_flag_i' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ex', port 'inst_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'hold_flag_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'hold_flag_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'hold_flag_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'data_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'csr_mstatus[3]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'clint', port 'raddr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ctrl', input port 'jump_flag_i' is connected directly to output port 'jump_flag_o'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[31]' is connected directly to output port 'jump_addr_o[31]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[30]' is connected directly to output port 'jump_addr_o[30]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[29]' is connected directly to output port 'jump_addr_o[29]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[28]' is connected directly to output port 'jump_addr_o[28]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[27]' is connected directly to output port 'jump_addr_o[27]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[26]' is connected directly to output port 'jump_addr_o[26]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[25]' is connected directly to output port 'jump_addr_o[25]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[24]' is connected directly to output port 'jump_addr_o[24]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[23]' is connected directly to output port 'jump_addr_o[23]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[22]' is connected directly to output port 'jump_addr_o[22]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[21]' is connected directly to output port 'jump_addr_o[21]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[20]' is connected directly to output port 'jump_addr_o[20]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[19]' is connected directly to output port 'jump_addr_o[19]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[18]' is connected directly to output port 'jump_addr_o[18]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[17]' is connected directly to output port 'jump_addr_o[17]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[16]' is connected directly to output port 'jump_addr_o[16]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[15]' is connected directly to output port 'jump_addr_o[15]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[14]' is connected directly to output port 'jump_addr_o[14]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[13]' is connected directly to output port 'jump_addr_o[13]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[12]' is connected directly to output port 'jump_addr_o[12]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[11]' is connected directly to output port 'jump_addr_o[11]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[10]' is connected directly to output port 'jump_addr_o[10]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[9]' is connected directly to output port 'jump_addr_o[9]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[8]' is connected directly to output port 'jump_addr_o[8]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[7]' is connected directly to output port 'jump_addr_o[7]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[6]' is connected directly to output port 'jump_addr_o[6]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[5]' is connected directly to output port 'jump_addr_o[5]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[4]' is connected directly to output port 'jump_addr_o[4]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[3]' is connected directly to output port 'jump_addr_o[3]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[2]' is connected directly to output port 'jump_addr_o[2]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[1]' is connected directly to output port 'jump_addr_o[1]'. (LINT-29)
Warning: In design 'ctrl', input port 'jump_addr_i[0]' is connected directly to output port 'jump_addr_o[0]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[31]' is connected directly to output port 'inst_o[31]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[30]' is connected directly to output port 'inst_o[30]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[29]' is connected directly to output port 'inst_o[29]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[28]' is connected directly to output port 'inst_o[28]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[27]' is connected directly to output port 'inst_o[27]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[26]' is connected directly to output port 'inst_o[26]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[25]' is connected directly to output port 'inst_o[25]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[24]' is connected directly to output port 'inst_o[24]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[23]' is connected directly to output port 'inst_o[23]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[22]' is connected directly to output port 'inst_o[22]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[21]' is connected directly to output port 'inst_o[21]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[20]' is connected directly to output port 'inst_o[20]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[19]' is connected directly to output port 'inst_o[19]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[18]' is connected directly to output port 'inst_o[18]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[17]' is connected directly to output port 'inst_o[17]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[16]' is connected directly to output port 'inst_o[16]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[15]' is connected directly to output port 'inst_o[15]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[14]' is connected directly to output port 'inst_o[14]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[13]' is connected directly to output port 'inst_o[13]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[12]' is connected directly to output port 'inst_o[12]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[11]' is connected directly to output port 'inst_o[11]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[10]' is connected directly to output port 'inst_o[10]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[9]' is connected directly to output port 'inst_o[9]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[8]' is connected directly to output port 'inst_o[8]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[7]' is connected directly to output port 'inst_o[7]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[6]' is connected directly to output port 'inst_o[6]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[5]' is connected directly to output port 'inst_o[5]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[4]' is connected directly to output port 'inst_o[4]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[3]' is connected directly to output port 'inst_o[3]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[2]' is connected directly to output port 'inst_o[2]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[1]' is connected directly to output port 'inst_o[1]'. (LINT-29)
Warning: In design 'id', input port 'inst_i[0]' is connected directly to output port 'inst_o[0]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[31]' is connected directly to output port 'inst_addr_o[31]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[30]' is connected directly to output port 'inst_addr_o[30]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[29]' is connected directly to output port 'inst_addr_o[29]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[28]' is connected directly to output port 'inst_addr_o[28]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[27]' is connected directly to output port 'inst_addr_o[27]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[26]' is connected directly to output port 'inst_addr_o[26]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[25]' is connected directly to output port 'inst_addr_o[25]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[24]' is connected directly to output port 'inst_addr_o[24]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[23]' is connected directly to output port 'inst_addr_o[23]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[22]' is connected directly to output port 'inst_addr_o[22]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[21]' is connected directly to output port 'inst_addr_o[21]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[20]' is connected directly to output port 'inst_addr_o[20]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[19]' is connected directly to output port 'inst_addr_o[19]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[18]' is connected directly to output port 'inst_addr_o[18]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[17]' is connected directly to output port 'inst_addr_o[17]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[16]' is connected directly to output port 'inst_addr_o[16]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[15]' is connected directly to output port 'inst_addr_o[15]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[14]' is connected directly to output port 'inst_addr_o[14]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[13]' is connected directly to output port 'inst_addr_o[13]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[12]' is connected directly to output port 'inst_addr_o[12]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[11]' is connected directly to output port 'inst_addr_o[11]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[10]' is connected directly to output port 'inst_addr_o[10]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[9]' is connected directly to output port 'inst_addr_o[9]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[8]' is connected directly to output port 'inst_addr_o[8]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[7]' is connected directly to output port 'inst_addr_o[7]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[6]' is connected directly to output port 'inst_addr_o[6]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[5]' is connected directly to output port 'inst_addr_o[5]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[4]' is connected directly to output port 'inst_addr_o[4]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[3]' is connected directly to output port 'inst_addr_o[3]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[2]' is connected directly to output port 'inst_addr_o[2]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[1]' is connected directly to output port 'inst_addr_o[1]'. (LINT-29)
Warning: In design 'id', input port 'inst_addr_i[0]' is connected directly to output port 'inst_addr_o[0]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[31]' is connected directly to output port 'reg1_rdata_o[31]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[30]' is connected directly to output port 'reg1_rdata_o[30]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[29]' is connected directly to output port 'reg1_rdata_o[29]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[28]' is connected directly to output port 'reg1_rdata_o[28]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[27]' is connected directly to output port 'reg1_rdata_o[27]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[26]' is connected directly to output port 'reg1_rdata_o[26]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[25]' is connected directly to output port 'reg1_rdata_o[25]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[24]' is connected directly to output port 'reg1_rdata_o[24]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[23]' is connected directly to output port 'reg1_rdata_o[23]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[22]' is connected directly to output port 'reg1_rdata_o[22]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[21]' is connected directly to output port 'reg1_rdata_o[21]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[20]' is connected directly to output port 'reg1_rdata_o[20]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[19]' is connected directly to output port 'reg1_rdata_o[19]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[18]' is connected directly to output port 'reg1_rdata_o[18]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[17]' is connected directly to output port 'reg1_rdata_o[17]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[16]' is connected directly to output port 'reg1_rdata_o[16]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[15]' is connected directly to output port 'reg1_rdata_o[15]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[14]' is connected directly to output port 'reg1_rdata_o[14]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[13]' is connected directly to output port 'reg1_rdata_o[13]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[12]' is connected directly to output port 'reg1_rdata_o[12]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[11]' is connected directly to output port 'reg1_rdata_o[11]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[10]' is connected directly to output port 'reg1_rdata_o[10]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[9]' is connected directly to output port 'reg1_rdata_o[9]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[8]' is connected directly to output port 'reg1_rdata_o[8]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[7]' is connected directly to output port 'reg1_rdata_o[7]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[6]' is connected directly to output port 'reg1_rdata_o[6]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[5]' is connected directly to output port 'reg1_rdata_o[5]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[4]' is connected directly to output port 'reg1_rdata_o[4]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[3]' is connected directly to output port 'reg1_rdata_o[3]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[2]' is connected directly to output port 'reg1_rdata_o[2]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[1]' is connected directly to output port 'reg1_rdata_o[1]'. (LINT-29)
Warning: In design 'id', input port 'reg1_rdata_i[0]' is connected directly to output port 'reg1_rdata_o[0]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[31]' is connected directly to output port 'reg2_rdata_o[31]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[30]' is connected directly to output port 'reg2_rdata_o[30]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[29]' is connected directly to output port 'reg2_rdata_o[29]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[28]' is connected directly to output port 'reg2_rdata_o[28]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[27]' is connected directly to output port 'reg2_rdata_o[27]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[26]' is connected directly to output port 'reg2_rdata_o[26]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[25]' is connected directly to output port 'reg2_rdata_o[25]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[24]' is connected directly to output port 'reg2_rdata_o[24]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[23]' is connected directly to output port 'reg2_rdata_o[23]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[22]' is connected directly to output port 'reg2_rdata_o[22]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[21]' is connected directly to output port 'reg2_rdata_o[21]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[20]' is connected directly to output port 'reg2_rdata_o[20]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[19]' is connected directly to output port 'reg2_rdata_o[19]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[18]' is connected directly to output port 'reg2_rdata_o[18]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[17]' is connected directly to output port 'reg2_rdata_o[17]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[16]' is connected directly to output port 'reg2_rdata_o[16]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[15]' is connected directly to output port 'reg2_rdata_o[15]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[14]' is connected directly to output port 'reg2_rdata_o[14]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[13]' is connected directly to output port 'reg2_rdata_o[13]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[12]' is connected directly to output port 'reg2_rdata_o[12]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[11]' is connected directly to output port 'reg2_rdata_o[11]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[10]' is connected directly to output port 'reg2_rdata_o[10]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[9]' is connected directly to output port 'reg2_rdata_o[9]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[8]' is connected directly to output port 'reg2_rdata_o[8]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[7]' is connected directly to output port 'reg2_rdata_o[7]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[6]' is connected directly to output port 'reg2_rdata_o[6]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[5]' is connected directly to output port 'reg2_rdata_o[5]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[4]' is connected directly to output port 'reg2_rdata_o[4]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[3]' is connected directly to output port 'reg2_rdata_o[3]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[2]' is connected directly to output port 'reg2_rdata_o[2]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[1]' is connected directly to output port 'reg2_rdata_o[1]'. (LINT-29)
Warning: In design 'id', input port 'reg2_rdata_i[0]' is connected directly to output port 'reg2_rdata_o[0]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[31]' is connected directly to output port 'csr_rdata_o[31]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[30]' is connected directly to output port 'csr_rdata_o[30]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[29]' is connected directly to output port 'csr_rdata_o[29]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[28]' is connected directly to output port 'csr_rdata_o[28]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[27]' is connected directly to output port 'csr_rdata_o[27]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[26]' is connected directly to output port 'csr_rdata_o[26]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[25]' is connected directly to output port 'csr_rdata_o[25]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[24]' is connected directly to output port 'csr_rdata_o[24]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[23]' is connected directly to output port 'csr_rdata_o[23]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[22]' is connected directly to output port 'csr_rdata_o[22]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[21]' is connected directly to output port 'csr_rdata_o[21]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[20]' is connected directly to output port 'csr_rdata_o[20]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[19]' is connected directly to output port 'csr_rdata_o[19]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[18]' is connected directly to output port 'csr_rdata_o[18]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[17]' is connected directly to output port 'csr_rdata_o[17]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[16]' is connected directly to output port 'csr_rdata_o[16]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[15]' is connected directly to output port 'csr_rdata_o[15]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[14]' is connected directly to output port 'csr_rdata_o[14]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[13]' is connected directly to output port 'csr_rdata_o[13]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[12]' is connected directly to output port 'csr_rdata_o[12]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[11]' is connected directly to output port 'csr_rdata_o[11]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[10]' is connected directly to output port 'csr_rdata_o[10]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[9]' is connected directly to output port 'csr_rdata_o[9]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[8]' is connected directly to output port 'csr_rdata_o[8]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[7]' is connected directly to output port 'csr_rdata_o[7]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[6]' is connected directly to output port 'csr_rdata_o[6]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[5]' is connected directly to output port 'csr_rdata_o[5]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[4]' is connected directly to output port 'csr_rdata_o[4]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[3]' is connected directly to output port 'csr_rdata_o[3]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[2]' is connected directly to output port 'csr_rdata_o[2]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[1]' is connected directly to output port 'csr_rdata_o[1]'. (LINT-29)
Warning: In design 'id', input port 'csr_rdata_i[0]' is connected directly to output port 'csr_rdata_o[0]'. (LINT-29)
Warning: In design 'ex', input port 'inst_i[14]' is connected directly to output port 'div_op_o[2]'. (LINT-29)
Warning: In design 'ex', input port 'inst_i[13]' is connected directly to output port 'div_op_o[1]'. (LINT-29)
Warning: In design 'ex', input port 'inst_i[12]' is connected directly to output port 'div_op_o[0]'. (LINT-29)
Warning: In design 'ex', input port 'reg_waddr_i[4]' is connected directly to output port 'div_reg_waddr_o[4]'. (LINT-29)
Warning: In design 'ex', input port 'reg_waddr_i[3]' is connected directly to output port 'div_reg_waddr_o[3]'. (LINT-29)
Warning: In design 'ex', input port 'reg_waddr_i[2]' is connected directly to output port 'div_reg_waddr_o[2]'. (LINT-29)
Warning: In design 'ex', input port 'reg_waddr_i[1]' is connected directly to output port 'div_reg_waddr_o[1]'. (LINT-29)
Warning: In design 'ex', input port 'reg_waddr_i[0]' is connected directly to output port 'div_reg_waddr_o[0]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[31]' is connected directly to output port 'div_dividend_o[31]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[30]' is connected directly to output port 'div_dividend_o[30]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[29]' is connected directly to output port 'div_dividend_o[29]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[28]' is connected directly to output port 'div_dividend_o[28]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[27]' is connected directly to output port 'div_dividend_o[27]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[26]' is connected directly to output port 'div_dividend_o[26]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[25]' is connected directly to output port 'div_dividend_o[25]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[24]' is connected directly to output port 'div_dividend_o[24]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[23]' is connected directly to output port 'div_dividend_o[23]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[22]' is connected directly to output port 'div_dividend_o[22]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[21]' is connected directly to output port 'div_dividend_o[21]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[20]' is connected directly to output port 'div_dividend_o[20]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[19]' is connected directly to output port 'div_dividend_o[19]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[18]' is connected directly to output port 'div_dividend_o[18]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[17]' is connected directly to output port 'div_dividend_o[17]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[16]' is connected directly to output port 'div_dividend_o[16]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[15]' is connected directly to output port 'div_dividend_o[15]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[14]' is connected directly to output port 'div_dividend_o[14]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[13]' is connected directly to output port 'div_dividend_o[13]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[12]' is connected directly to output port 'div_dividend_o[12]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[11]' is connected directly to output port 'div_dividend_o[11]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[10]' is connected directly to output port 'div_dividend_o[10]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[9]' is connected directly to output port 'div_dividend_o[9]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[8]' is connected directly to output port 'div_dividend_o[8]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[7]' is connected directly to output port 'div_dividend_o[7]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[6]' is connected directly to output port 'div_dividend_o[6]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[5]' is connected directly to output port 'div_dividend_o[5]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[4]' is connected directly to output port 'div_dividend_o[4]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[3]' is connected directly to output port 'div_dividend_o[3]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[2]' is connected directly to output port 'div_dividend_o[2]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[1]' is connected directly to output port 'div_dividend_o[1]'. (LINT-29)
Warning: In design 'ex', input port 'reg1_rdata_i[0]' is connected directly to output port 'div_dividend_o[0]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[31]' is connected directly to output port 'div_divisor_o[31]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[30]' is connected directly to output port 'div_divisor_o[30]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[29]' is connected directly to output port 'div_divisor_o[29]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[28]' is connected directly to output port 'div_divisor_o[28]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[27]' is connected directly to output port 'div_divisor_o[27]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[26]' is connected directly to output port 'div_divisor_o[26]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[25]' is connected directly to output port 'div_divisor_o[25]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[24]' is connected directly to output port 'div_divisor_o[24]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[23]' is connected directly to output port 'div_divisor_o[23]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[22]' is connected directly to output port 'div_divisor_o[22]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[21]' is connected directly to output port 'div_divisor_o[21]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[20]' is connected directly to output port 'div_divisor_o[20]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[19]' is connected directly to output port 'div_divisor_o[19]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[18]' is connected directly to output port 'div_divisor_o[18]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[17]' is connected directly to output port 'div_divisor_o[17]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[16]' is connected directly to output port 'div_divisor_o[16]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[15]' is connected directly to output port 'div_divisor_o[15]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[14]' is connected directly to output port 'div_divisor_o[14]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[13]' is connected directly to output port 'div_divisor_o[13]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[12]' is connected directly to output port 'div_divisor_o[12]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[11]' is connected directly to output port 'div_divisor_o[11]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[10]' is connected directly to output port 'div_divisor_o[10]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[9]' is connected directly to output port 'div_divisor_o[9]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[8]' is connected directly to output port 'div_divisor_o[8]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[7]' is connected directly to output port 'div_divisor_o[7]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[6]' is connected directly to output port 'div_divisor_o[6]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[5]' is connected directly to output port 'div_divisor_o[5]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[4]' is connected directly to output port 'div_divisor_o[4]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[3]' is connected directly to output port 'div_divisor_o[3]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[2]' is connected directly to output port 'div_divisor_o[2]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[1]' is connected directly to output port 'div_divisor_o[1]'. (LINT-29)
Warning: In design 'ex', input port 'reg2_rdata_i[0]' is connected directly to output port 'div_divisor_o[0]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[31]' is connected directly to output port 'csr_waddr_o[31]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[30]' is connected directly to output port 'csr_waddr_o[30]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[29]' is connected directly to output port 'csr_waddr_o[29]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[28]' is connected directly to output port 'csr_waddr_o[28]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[27]' is connected directly to output port 'csr_waddr_o[27]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[26]' is connected directly to output port 'csr_waddr_o[26]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[25]' is connected directly to output port 'csr_waddr_o[25]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[24]' is connected directly to output port 'csr_waddr_o[24]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[23]' is connected directly to output port 'csr_waddr_o[23]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[22]' is connected directly to output port 'csr_waddr_o[22]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[21]' is connected directly to output port 'csr_waddr_o[21]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[20]' is connected directly to output port 'csr_waddr_o[20]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[19]' is connected directly to output port 'csr_waddr_o[19]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[18]' is connected directly to output port 'csr_waddr_o[18]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[17]' is connected directly to output port 'csr_waddr_o[17]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[16]' is connected directly to output port 'csr_waddr_o[16]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[15]' is connected directly to output port 'csr_waddr_o[15]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[14]' is connected directly to output port 'csr_waddr_o[14]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[13]' is connected directly to output port 'csr_waddr_o[13]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[12]' is connected directly to output port 'csr_waddr_o[12]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[11]' is connected directly to output port 'csr_waddr_o[11]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[10]' is connected directly to output port 'csr_waddr_o[10]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[9]' is connected directly to output port 'csr_waddr_o[9]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[8]' is connected directly to output port 'csr_waddr_o[8]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[7]' is connected directly to output port 'csr_waddr_o[7]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[6]' is connected directly to output port 'csr_waddr_o[6]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[5]' is connected directly to output port 'csr_waddr_o[5]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[4]' is connected directly to output port 'csr_waddr_o[4]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[3]' is connected directly to output port 'csr_waddr_o[3]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[2]' is connected directly to output port 'csr_waddr_o[2]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[1]' is connected directly to output port 'csr_waddr_o[1]'. (LINT-29)
Warning: In design 'ex', input port 'csr_waddr_i[0]' is connected directly to output port 'csr_waddr_o[0]'. (LINT-29)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's5_addr_o[28]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's5_addr_o[29]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's5_addr_o[30]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's5_addr_o[31]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's4_addr_o[28]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's4_addr_o[29]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's4_addr_o[30]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's4_addr_o[31]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's3_addr_o[28]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's3_addr_o[29]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's3_addr_o[30]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's3_addr_o[31]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's2_addr_o[28]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's2_addr_o[29]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's2_addr_o[30]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's2_addr_o[31]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's1_addr_o[28]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's1_addr_o[29]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's1_addr_o[30]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's1_addr_o[31]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's0_addr_o[28]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's0_addr_o[29]'. (LINT-31)
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to output port 's0_addr_o[30]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[12]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[13]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[14]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[15]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[16]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[17]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[18]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[19]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[20]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[21]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[22]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[23]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[24]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[25]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[26]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[27]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[28]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[29]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[30]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_waddr_o[31]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[12]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[13]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[14]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[15]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[16]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[17]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[18]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[19]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[20]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[21]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[22]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[23]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[24]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[25]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[26]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[27]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[28]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[29]'. (LINT-31)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to output port 'csr_raddr_o[30]'. (LINT-31)
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[7]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[6]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[5]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[4]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[3]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[2]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_tinyriscv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'int_i[1]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[31]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[30]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[29]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[28]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[27]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[26]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[25]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[24]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[23]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[22]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[21]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[20]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[19]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[18]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[17]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[16]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[15]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[14]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[13]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[12]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[11]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[10]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[9]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[8]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[7]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[6]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[5]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[4]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[3]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[2]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[1]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_data_i[0]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_req_i' is connected to logic 1. 
Warning: In design 'tinyriscv_soc_top', a pin on submodule 'u_rib' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'm1_we_i' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 1. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'if_id', a pin on submodule 'int_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 1. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'inst_addr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg_we_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg1_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'reg2_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_we_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_waddr_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'csr_rdata_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op1_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[31]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[30]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[29]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[28]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[27]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[26]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[25]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[24]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[23]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[22]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[21]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[20]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[19]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[18]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[17]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[16]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[15]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[14]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[13]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[12]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[11]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[10]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[9]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[8]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[7]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[6]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[5]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[4]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[3]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[2]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[1]' is connected to logic 0. 
Warning: In design 'id_ex', a pin on submodule 'op2_jump_ff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'def_val[0]' is connected to logic 0. 
Warning: In design 'jtag_dm_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2', a pin on submodule 'tx' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'req_data_i[1]' is connected to logic 0. 
Warning: In design 'jtag_dm_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2', a pin on submodule 'tx' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'req_data_i[0]' is connected to logic 0. 
Warning: In design 'tinyriscv_soc_top', the same net is connected to more than one pin on submodule 'u_tinyriscv'. (LINT-33)
   Net '*Logic0*' is connected to pins 'int_i[7]', 'int_i[6]'', 'int_i[5]', 'int_i[4]', 'int_i[3]', 'int_i[2]', 'int_i[1]'.
Warning: In design 'tinyriscv_soc_top', the same net is connected to more than one pin on submodule 'u_rib'. (LINT-33)
   Net '*Logic0*' is connected to pins 'm1_data_i[31]', 'm1_data_i[30]'', 'm1_data_i[29]', 'm1_data_i[28]', 'm1_data_i[27]', 'm1_data_i[26]', 'm1_data_i[25]', 'm1_data_i[24]', 'm1_data_i[23]', 'm1_data_i[22]', 'm1_data_i[21]', 'm1_data_i[20]', 'm1_data_i[19]', 'm1_data_i[18]', 'm1_data_i[17]', 'm1_data_i[16]', 'm1_data_i[15]', 'm1_data_i[14]', 'm1_data_i[13]', 'm1_data_i[12]', 'm1_data_i[11]', 'm1_data_i[10]', 'm1_data_i[9]', 'm1_data_i[8]', 'm1_data_i[7]', 'm1_data_i[6]', 'm1_data_i[5]', 'm1_data_i[4]', 'm1_data_i[3]', 'm1_data_i[2]', 'm1_data_i[1]', 'm1_data_i[0]', 'm1_we_i'.
Warning: In design 'if_id', the same net is connected to more than one pin on submodule 'inst_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]'.
Warning: In design 'if_id', the same net is connected to more than one pin on submodule 'inst_addr_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'if_id', the same net is connected to more than one pin on submodule 'int_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[7]', 'def_val[6]'', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'inst_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'inst_addr_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'reg_waddr_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[4]', 'def_val[3]'', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'reg1_rdata_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'reg2_rdata_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'csr_waddr_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'csr_rdata_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'op1_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'op2_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'op1_jump_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'id_ex', the same net is connected to more than one pin on submodule 'op2_jump_ff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'def_val[31]', 'def_val[30]'', 'def_val[29]', 'def_val[28]', 'def_val[27]', 'def_val[26]', 'def_val[25]', 'def_val[24]', 'def_val[23]', 'def_val[22]', 'def_val[21]', 'def_val[20]', 'def_val[19]', 'def_val[18]', 'def_val[17]', 'def_val[16]', 'def_val[15]', 'def_val[14]', 'def_val[13]', 'def_val[12]', 'def_val[11]', 'def_val[10]', 'def_val[9]', 'def_val[8]', 'def_val[7]', 'def_val[6]', 'def_val[5]', 'def_val[4]', 'def_val[3]', 'def_val[2]', 'def_val[1]', 'def_val[0]'.
Warning: In design 'jtag_dm_DMI_ADDR_BITS6_DMI_DATA_BITS32_DMI_OP_BITS2', the same net is connected to more than one pin on submodule 'tx'. (LINT-33)
   Net '*Logic0*' is connected to pins 'req_data_i[1]', 'req_data_i[0]''.
Warning: In design 'rib', output port 's0_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's0_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's0_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's0_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's1_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's1_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's1_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's1_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's2_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's2_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's2_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's2_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's3_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's3_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's3_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's3_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's4_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's4_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's4_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's4_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's5_addr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's5_addr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's5_addr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'rib', output port 's5_addr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ctrl', output port 'hold_flag_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_raddr_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'id', output port 'csr_waddr_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'csr_reg', input pin 'B_11' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[11]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_10' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[10]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_9' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[9]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_8' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[8]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_7' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[7]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_6' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[6]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_5' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[5]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_4' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[4]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_3' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[3]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_2' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[2]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_1' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[1]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B_0' of leaf cell 'eq_180' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1733' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'C1739' is connected to undriven net 'clint_raddr_i[9]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1739' is connected to undriven net 'clint_raddr_i[8]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1740' is connected to undriven net 'clint_raddr_i[6]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1745' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'C1767' is connected to undriven net 'clint_raddr_i[2]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1771' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1792' is connected to undriven net 'clint_raddr_i[1]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1796' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'C1802' is connected to undriven net 'clint_raddr_i[7]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1802' is connected to undriven net 'clint_raddr_i[6]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1807' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'C1812' is connected to undriven net 'clint_raddr_i[11]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1812' is connected to undriven net 'clint_raddr_i[10]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'C1814' is connected to undriven net 'clint_raddr_i[7]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'C1815' is connected to undriven net 'clint_raddr_i[2]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1815' is connected to undriven net 'clint_raddr_i[1]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'B' of leaf cell 'C1819' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_53' is connected to undriven net 'clint_raddr_i[5]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_54' is connected to undriven net 'clint_raddr_i[4]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_55' is connected to undriven net 'clint_raddr_i[3]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_58' is connected to undriven net 'clint_raddr_i[11]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_59' is connected to undriven net 'clint_raddr_i[10]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_60' is connected to undriven net 'clint_raddr_i[7]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_63' is connected to undriven net 'clint_raddr_i[1]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_65' is connected to undriven net 'clint_raddr_i[0]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_67' is connected to undriven net 'clint_raddr_i[2]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_70' is connected to undriven net 'clint_raddr_i[9]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_71' is connected to undriven net 'clint_raddr_i[8]'.  (LINT-58)
Warning: In design 'csr_reg', input pin 'A' of leaf cell 'I_72' is connected to undriven net 'clint_raddr_i[6]'.  (LINT-58)
Warning: Net 'gpio_io[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'gpio_io[1]' has a single tri-state driver.  (LINT-63)
1
# -------------------------------------------------------------
# Read sdc
# -------------------------------------------------------------
source $::env(SDC_FILE)
Current design is 'tinyriscv_soc_top'.
1
# -------------------------------------------------------------
# Group setting
# -------------------------------------------------------------
set reg [filter_collection [all_registers] "is_clock_gate != true"]
{u_jtag_top/u_jtag_dm/rx/recv_rdy_reg u_jtag_top/u_jtag_dm/rx/ack_reg u_jtag_top/u_jtag_dm/rx/recv_data_reg[0] u_jtag_top/u_jtag_dm/rx/recv_data_reg[1] u_jtag_top/u_jtag_dm/rx/recv_data_reg[2] u_jtag_top/u_jtag_dm/rx/recv_data_reg[3] u_jtag_top/u_jtag_dm/rx/recv_data_reg[4] u_jtag_top/u_jtag_dm/rx/recv_data_reg[5] u_jtag_top/u_jtag_dm/rx/recv_data_reg[6] u_jtag_top/u_jtag_dm/rx/recv_data_reg[7] u_jtag_top/u_jtag_dm/rx/recv_data_reg[8] u_jtag_top/u_jtag_dm/rx/recv_data_reg[9] u_jtag_top/u_jtag_dm/rx/recv_data_reg[10] u_jtag_top/u_jtag_dm/rx/recv_data_reg[11] u_jtag_top/u_jtag_dm/rx/recv_data_reg[12] u_jtag_top/u_jtag_dm/rx/recv_data_reg[13] u_jtag_top/u_jtag_dm/rx/recv_data_reg[14] u_jtag_top/u_jtag_dm/rx/recv_data_reg[15] u_jtag_top/u_jtag_dm/rx/recv_data_reg[16] u_jtag_top/u_jtag_dm/rx/recv_data_reg[17] u_jtag_top/u_jtag_dm/rx/recv_data_reg[18] u_jtag_top/u_jtag_dm/rx/recv_data_reg[19] u_jtag_top/u_jtag_dm/rx/recv_data_reg[20] u_jtag_top/u_jtag_dm/rx/recv_data_reg[21] u_jtag_top/u_jtag_dm/rx/recv_data_reg[22] u_jtag_top/u_jtag_dm/rx/recv_data_reg[23] u_jtag_top/u_jtag_dm/rx/recv_data_reg[24] u_jtag_top/u_jtag_dm/rx/recv_data_reg[25] u_jtag_top/u_jtag_dm/rx/recv_data_reg[26] u_jtag_top/u_jtag_dm/rx/recv_data_reg[27] u_jtag_top/u_jtag_dm/rx/recv_data_reg[28] u_jtag_top/u_jtag_dm/rx/recv_data_reg[29] u_jtag_top/u_jtag_dm/rx/recv_data_reg[30] u_jtag_top/u_jtag_dm/rx/recv_data_reg[31] u_jtag_top/u_jtag_dm/rx/recv_data_reg[32] u_jtag_top/u_jtag_dm/rx/recv_data_reg[33] u_jtag_top/u_jtag_dm/rx/recv_data_reg[34] u_jtag_top/u_jtag_dm/rx/recv_data_reg[35] u_jtag_top/u_jtag_dm/rx/recv_data_reg[36] u_jtag_top/u_jtag_dm/rx/recv_data_reg[37] u_jtag_top/u_jtag_dm/rx/recv_data_reg[38] u_jtag_top/u_jtag_dm/rx/recv_data_reg[39] u_jtag_top/u_jtag_dm/rx/req_d_reg u_jtag_top/u_jtag_dm/rx/req_reg u_jtag_top/u_jtag_dm/rx/state_reg[0] u_jtag_top/u_jtag_dm/rx/state_reg[1] u_jtag_top/u_jtag_dm/tx/req_reg u_jtag_top/u_jtag_dm/tx/idle_reg u_jtag_top/u_jtag_dm/tx/req_data_reg[0] u_jtag_top/u_jtag_dm/tx/req_data_reg[1] u_jtag_top/u_jtag_dm/tx/req_data_reg[2] u_jtag_top/u_jtag_dm/tx/req_data_reg[3] u_jtag_top/u_jtag_dm/tx/req_data_reg[4] u_jtag_top/u_jtag_dm/tx/req_data_reg[5] u_jtag_top/u_jtag_dm/tx/req_data_reg[6] u_jtag_top/u_jtag_dm/tx/req_data_reg[7] u_jtag_top/u_jtag_dm/tx/req_data_reg[8] u_jtag_top/u_jtag_dm/tx/req_data_reg[9] u_jtag_top/u_jtag_dm/tx/req_data_reg[10] u_jtag_top/u_jtag_dm/tx/req_data_reg[11] u_jtag_top/u_jtag_dm/tx/req_data_reg[12] u_jtag_top/u_jtag_dm/tx/req_data_reg[13] u_jtag_top/u_jtag_dm/tx/req_data_reg[14] u_jtag_top/u_jtag_dm/tx/req_data_reg[15] u_jtag_top/u_jtag_dm/tx/req_data_reg[16] u_jtag_top/u_jtag_dm/tx/req_data_reg[17] u_jtag_top/u_jtag_dm/tx/req_data_reg[18] u_jtag_top/u_jtag_dm/tx/req_data_reg[19] u_jtag_top/u_jtag_dm/tx/req_data_reg[20] u_jtag_top/u_jtag_dm/tx/req_data_reg[21] u_jtag_top/u_jtag_dm/tx/req_data_reg[22] u_jtag_top/u_jtag_dm/tx/req_data_reg[23] u_jtag_top/u_jtag_dm/tx/req_data_reg[24] u_jtag_top/u_jtag_dm/tx/req_data_reg[25] u_jtag_top/u_jtag_dm/tx/req_data_reg[26] u_jtag_top/u_jtag_dm/tx/req_data_reg[27] u_jtag_top/u_jtag_dm/tx/req_data_reg[28] u_jtag_top/u_jtag_dm/tx/req_data_reg[29] u_jtag_top/u_jtag_dm/tx/req_data_reg[30] u_jtag_top/u_jtag_dm/tx/req_data_reg[31] u_jtag_top/u_jtag_dm/tx/req_data_reg[32] u_jtag_top/u_jtag_dm/tx/req_data_reg[33] u_jtag_top/u_jtag_dm/tx/req_data_reg[34] u_jtag_top/u_jtag_dm/tx/req_data_reg[35] u_jtag_top/u_jtag_dm/tx/req_data_reg[36] u_jtag_top/u_jtag_dm/tx/req_data_reg[37] u_jtag_top/u_jtag_dm/tx/req_data_reg[38] u_jtag_top/u_jtag_dm/tx/req_data_reg[39] u_jtag_top/u_jtag_dm/tx/ack_d_reg u_jtag_top/u_jtag_dm/tx/ack_reg u_jtag_top/u_jtag_dm/tx/state_reg[0] u_jtag_top/u_jtag_dm/tx/state_reg[1] u_jtag_top/u_jtag_dm/tx/state_reg[2] u_jtag_top/u_jtag_dm/read_data_reg[0] u_jtag_top/u_jtag_dm/read_data_reg[1] u_jtag_top/u_jtag_dm/read_data_reg[2] u_jtag_top/u_jtag_dm/read_data_reg[3] u_jtag_top/u_jtag_dm/read_data_reg[4] u_jtag_top/u_jtag_dm/read_data_reg[5] u_jtag_top/u_jtag_dm/read_data_reg[6] ...}
set input [all_inputs]
{clk rst uart_debug_pin uart_rx_pin gpio_io[1] gpio_io[0] jtag_TCK jtag_TMS jtag_TDI spi_miso}
set output [all_outputs]
{over succ halted_ind uart_tx_pin gpio_io[1] gpio_io[0] jtag_TDO spi_mosi spi_ss spi_clk}
group_path -name reg2reg -weight 50 -critical_range 6 -from $reg -to $reg
1
group_path -name in2reg -weight 10 -critical_range 0.5 -from $input -to $reg
1
group_path -name reg2out -weight 10 -critical_range 0.5 -from $reg -to $output
1
# -------------------------------------------------------------
# Setting dontuse cell 
# -------------------------------------------------------------
puts "DONTUSE"
DONTUSE
foreach cell [split $::env(DONT_USE_CELLS)] {
    get_lib_cell  */$cell
    set_dont_use [get_lib_cell */$cell]
}
redirect $::env(RESULT_DIR)/syn/report/check_timing.rpt {check_timing}
# -------------------------------------------------------------
# Compile design
# -------------------------------------------------------------
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
compile_ultra -timing_high_effort_script
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Analyzing: "/data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db"
Analyzing: "/data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.2 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.2 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -timing_high_effort_script                                          |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 28846                                  |
| Number of User Hierarchies                              | 42                                     |
| Sequential Cell Count                                   | 13341                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 6                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 2332                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1391 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 12 instances of design 'gen_pipe_dff_DW32'. (OPT-1056)
Information: Uniquified 2 instances of design 'gen_pipe_dff_DW1'. (OPT-1056)
Information: Uniquified 2 instances of design 'full_handshake_tx_DW40'. (OPT-1056)
Information: Uniquified 2 instances of design 'full_handshake_rx_DW40'. (OPT-1056)
  Simplifying Design 'tinyriscv_soc_top'
Information: The register 'u_jtag_top/u_jtag_dm/tx/idle_reg' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[24]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[25]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[26]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[27]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[28]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[29]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[30]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_reg[31]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[24]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[25]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[26]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[27]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[28]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[29]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[30]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[31]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[24]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[25]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[26]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[27]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[28]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[29]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[30]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[31]' will be removed. (OPT-1207)

Warning: The trip points for the library named tpd018nvtc differ from those in the library named sage-x_tsmc_cl018g_rvt_tt_1p8v_25c. (TIM-164)
  Loading target library 'tpd018nvtc'
Warning: IO pad 'PVSS3CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2POC' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1ANA' is unusable: unknown logic function.  (OPT-1022)
Loaded alib file './result/syn/work/alib-52/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db.alib'
Loaded alib file './result/syn/work/alib-52/tpd018nvtc.db.alib' (placeholder)
Warning: Operating condition tt_1p8v_25c set on design tinyriscv_soc_top has different process,
voltage and temperatures parameters than the parameters at which target library 
tpd018nvtc is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_tinyriscv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_ram before Pass 1 (OPT-776)
Information: Ungrouping hierarchy timer_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy uart_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy spi_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_pc_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_csr_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_if_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_div before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_clint before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top/u_jtag_driver before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top/u_jtag_dm before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_if_id/inst_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_if_id/int_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/reg_we_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/reg_waddr_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top/u_jtag_driver/tx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top/u_jtag_driver/rx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/op2_jump_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/op1_jump_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/op2_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/op1_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/csr_rdata_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/csr_waddr_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/reg2_rdata_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/reg1_rdata_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/inst_addr_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/inst_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_if_id/inst_addr_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_tinyriscv/u_id_ex/csr_we_ff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top/u_jtag_dm/tx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_jtag_top/u_jtag_dm/rx before Pass 1 (OPT-776)
Information: Ungrouping 36 of 43 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rom'
  Processing 'tinyriscv_soc_top'
Information: Added key list 'DesignWare' to design 'tinyriscv_soc_top'. (DDB-72)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/waddr_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'spi_0/spi_status_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_status_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'uart_0/uart_rx_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_if_id/int_ff/qout_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_clint/cause_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/tx/req_data_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/tx/req_data_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_driver/rx/recv_data_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_driver/dm_resp_data_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_driver/rx/recv_data_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_driver/dm_resp_data_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/hartinfo_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dcsr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_tinyriscv/u_div/count_reg[31]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'tinyriscv_soc_top'.
Warning: The register 'u_jtag_top/u_jtag_driver/ir_reg_reg[4]' may not be optimally implemented because of a lack of compatible components with correct clock/enable phase. (OPT-1205)
  Processing 'uart_debug'
Information: Added key list 'DesignWare' to design 'uart_debug'. (DDB-72)
Information: The register 'need_to_rec_bytes_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'need_to_rec_bytes_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'need_to_rec_bytes_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'need_to_rec_bytes_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'need_to_rec_bytes_reg[6]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'uart_debug'.
  Processing 'regs'
Information: Added key list 'DesignWare' to design 'regs'. (DDB-72)
  Processing 'ex'
Information: Added key list 'DesignWare' to design 'ex'. (DDB-72)
 Implement Synthetic for 'ex'.
  Processing 'gpio'
  Processing 'rib'
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/tx/req_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/tx/req_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/rx/recv_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/rx/recv_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/dm_resp_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/dm_resp_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_div/count_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/tx/req_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/tx/req_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/rx/recv_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/rx/recv_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/dm_resp_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/dm_resp_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_div/count_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/tx/req_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/tx/req_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dmstatus_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/abstractcs_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/hartinfo_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_dm/dcsr_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/rx/recv_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/rx/recv_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/dm_resp_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_jtag_top/u_jtag_driver/dm_resp_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_uart_debug/need_to_rec_bytes_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to spi_0/spi_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_rx_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to uart_0/uart_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/waddr_o_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_clint/cause_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_div/count_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'to u_tinyriscv/u_if_id/int_ff/qout_r_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/tx/req_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/tx/req_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dmstatus_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/abstractcs_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/hartinfo_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_dm/dcsr_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/rx/recv_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/rx/recv_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/dm_resp_data_reg[0]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_jtag_top/u_jtag_driver/dm_resp_data_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_uart_debug/need_to_rec_bytes_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from spi_0/spi_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_rx_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from uart_0/uart_status_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/waddr_o_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[7]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[8]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[9]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[10]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[11]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[12]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[13]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[14]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[15]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[16]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[17]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[18]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[19]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[20]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[21]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[22]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[23]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[24]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[25]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[26]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[27]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[28]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[29]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_clint/cause_reg[30]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_div/count_reg[31]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[1]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[2]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[3]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[4]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[5]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[6]' which no longer exists.  (TIM-179)
Warning: 'group_path' constraint made a reference 'from u_tinyriscv/u_if_id/int_ff/qout_r_reg[7]' which no longer exists.  (TIM-179)

  Updating timing information
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][12]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][13]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][14]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][16]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][17]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][18]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][19]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][20]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][21]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][22]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][23]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][24]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][25]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][26]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][27]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][28]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][29]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][30]' will be removed. (OPT-1207)
Information: The register 'u_tinyriscv/u_regs/regs_reg[0][31]' will be removed. (OPT-1207)
Information: Updating design information... (UID-85)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Information: The library cell 'HOLDX1' in the library 'sage-x_tsmc_cl018g_rvt_tt_1p8v_25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS3CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS2CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS2ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS1CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS1ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD2POC' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD2CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD2ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD1CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD1ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Complementing port 'm2_we_i' in design 'rib'.
	 The new name of the port is 'm2_we_i_BAR'. (OPT-319)
Information: Complementing port 'm3_req_i' in design 'rib'.
	 The new name of the port is 'm3_req_i_BAR'. (OPT-319)
Information: Complementing port 'req_o' in design 'uart_debug'.
	 The new name of the port is 'req_o_BAR'. (OPT-319)
Information: The register 'u_uart_debug/write_mem_addr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/write_mem_addr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/write_mem_byte_index0_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/mem_addr_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/mem_addr_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/write_mem_byte_index1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/write_mem_byte_index3_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_uart_debug/write_mem_byte_index3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'tinyriscv_soc_top', the register 'u_jtag_top/u_jtag_dm/rx/state_reg[0]' is removed because it is merged to 'u_jtag_top/u_jtag_dm/rx/state_reg[1]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_jtag_top/u_jtag_driver/rx/state_reg[0]' is removed because it is merged to 'u_jtag_top/u_jtag_driver/rx/state_reg[1]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[21]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[22]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[23]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[24]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[25]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[26]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[27]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[28]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[29]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[30]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[31]' is removed because it is merged to 'u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_reg[20]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_clint/waddr_o_reg[9]' is removed because it is merged to 'u_tinyriscv/u_clint/waddr_o_reg[8]'. (OPT-1215)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_clint/we_o_reg' is removed because it is merged to 'u_tinyriscv/u_clint/waddr_o_reg[8]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy u_rib 'rib' #insts = 994. (OPT-777)
Information: Ungrouping hierarchy u_tinyriscv/u_ex 'ex' #insts = 2312. (OPT-777)
Information: Ungrouping hierarchy gpio_0 'gpio' #insts = 273. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/abstractcs_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_jtag_top/u_jtag_dm/dmstatus_reg[22]' is a constant and will be removed. (OPT-1206)
Information: In design 'tinyriscv_soc_top', the register 'u_tinyriscv/u_clint/csr_state_reg[1]' is removed because it is merged to 'u_tinyriscv/u_clint/waddr_o_reg[0]'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:47 2889627.1      0.00       0.0    8211.8                           9573618.0000
    0:02:50 2887777.6      0.00       0.0    8210.2                           9568068.0000

  Beginning Constant Register Removal
  -----------------------------------
    0:02:53 2888546.0      0.00       0.0    8210.2                           9572988.0000
    0:02:55 2888546.0      0.00       0.0    8210.2                           9572988.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'tinyriscv_soc_top_DW_mult_uns_2'
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:03:25 1394619.8      0.99    6115.4     481.2                           4081245.2500
    0:03:26 1395298.4      0.00       0.0     470.8                           4082801.0000
    0:03:26 1395298.4      0.00       0.0     470.8                           4082801.0000
    0:03:26 1395298.4      0.00       0.0     470.8                           4082801.0000
    0:03:32 1394663.1      0.00       0.0     474.1                           4081408.7500
    0:03:35 1394659.7      0.00       0.0     474.1                           4081404.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:51 1392461.0      0.00       0.0     472.0                           4071147.7500
    0:03:57 1383233.6      0.00       0.0     448.1                           4036488.7500
    0:04:05 1373996.1      0.00       0.0     401.3                           3997067.2500
    0:04:05 1373467.3      0.00       0.0     401.3                           3995103.5000
    0:04:05 1373467.3      0.00       0.0     401.3                           3995103.5000
    0:04:05 1373467.3      0.00       0.0     401.3                           3995103.5000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:16 1370490.1      0.00       0.0      80.6                           3975283.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:04:17 1370573.3      0.00       0.0       0.0                           3975669.2500
    0:04:17 1370573.3      0.00       0.0       0.0                           3975669.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:17 1370573.3      0.00       0.0       0.0                           3975669.2500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
Information: Complementing port 'jtag_we_i' in design 'regs'.
	 The new name of the port is 'jtag_we_i_BAR'. (OPT-319)
    0:04:35 1364818.6      0.00       0.0       0.0                           3918260.7500
    0:04:35 1364818.6      0.00       0.0       0.0                           3918260.7500
    0:04:35 1364818.6      0.00       0.0       0.0                           3918260.7500
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:39 1363132.1      0.00       0.0       0.0                           3909688.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:41 1363132.1      0.00       0.0       0.0                           3909688.0000
    0:04:46 1356525.9      0.04      34.7       0.0                           3896149.7500
    0:04:47 1356529.2      0.00       0.0       0.0                           3896168.5000
    0:04:47 1356529.2      0.00       0.0       0.0                           3896168.5000
    0:04:50 1356559.2      0.00       0.0       0.0                           3896501.5000
    0:04:55 1355963.7      0.00       0.0       0.0                           3894516.2500
    0:05:02 1355774.1      0.00       0.0       0.0                           3893354.2500
    0:05:02 1355774.1      0.00       0.0       0.0                           3893354.2500
    0:05:02 1355774.1      0.00       0.0       0.0                           3893354.2500
    0:05:02 1355774.1      0.00       0.0       0.0                           3893354.2500
    0:05:02 1355774.1      0.00       0.0       0.0                           3893354.2500
    0:05:02 1355774.1      0.00       0.0       0.0                           3893354.2500
    0:05:06 1355458.1      0.00       0.0       1.1                           3892067.7500
Loading db file '/data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db'
Loading db file '/data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'tinyriscv_soc_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_tinyriscv/u_regs/clk': 12729 load(s), 1 driver(s)
  Loading target library 'tpd018nvtc'
Warning: IO pad 'PVSS3CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2POC' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDG' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1ANA' is unusable: unknown logic function.  (OPT-1022)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# -------------------------------------------------------------
# Compile design incremental
# -------------------------------------------------------------
compile_ultra -incremental
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -incremental                                                        |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 60500                                  |
| Number of User Hierarchies                              | 3                                      |
| Sequential Cell Count                                   | 12950                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 6                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 66 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt_1p8v_25c set on design tinyriscv_soc_top has different process,
voltage and temperatures parameters than the parameters at which target library 
tpd018nvtc is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Information: The library cell 'HOLDX1' in the library 'sage-x_tsmc_cl018g_rvt_tt_1p8v_25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS3CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS2CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS2ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS1CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS1ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD2POC' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD2CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD2ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD1CDG' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD1ANA' in the library 'tpd018nvtc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 1355458.1      0.00       0.0       1.1                           3892067.7500
    0:00:04 1355458.1      0.00       0.0       1.1                           3892067.7500
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
    0:00:10 1355458.1      0.00       0.0       1.1                           3892067.7500

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10 1355458.1      0.00       0.0       1.1                           3892067.7500
    0:00:12 1367679.3      0.00       0.0       1.1                           3954378.2500
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000

  Beginning Delay Optimization
  ----------------------------
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361209.5      0.00       0.0       1.1                           3924639.5000
    0:00:17 1361202.8      0.01       0.3       1.1                           3924624.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18 1361202.8      0.01       0.3       1.1                           3924624.0000
    0:00:18 1361229.4      0.00       0.0       0.0                           3924672.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:21 1359686.0      0.00       0.0       0.0                           3914395.2500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25 1359722.6      0.00       0.0       0.0                           3914544.7500
    0:00:28 1359649.4      0.00       0.0       0.0                           3914270.2500
    0:00:31 1357058.1      0.00       0.0       0.0                           3899834.7500
    0:00:43 1355614.5      0.00       0.0       1.0                           3890613.0000
    0:00:43 1355614.5      0.00       0.0       1.0                           3890613.0000
    0:00:43 1355614.5      0.00       0.0       1.0                           3890613.0000
    0:00:43 1355614.5      0.00       0.0       1.0                           3890613.0000
Loading db file '/data/chenzh/process/TSMC18_Lib_new/lib/SC_ARM/db/sage-x_tsmc_cl018g_rvt_tt_1p8v_25c.db'
Loading db file '/data/chenzh/process/TSMC18_Lib_new/lib/IO/Front_End/timing_power_noise/NLDM/tpd018nv_280a/tpd018nvtc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'tinyriscv_soc_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_tinyriscv/u_regs/clk': 12729 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# -------------------------------------------------------------
# post-syn report&data out
# -------------------------------------------------------------
source $::env(SCRIPTS_DIR)/syn/dc_report.tcl
Information: Updating design information... (UID-85)
Warning: Design 'tinyriscv_soc_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
Warning: Clock port 'jtag_clk' is assigned input delay relative to clock 'core_clock'. (TIM-111)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -input_pins
        -nets
        -slack_lesser_than 0.00
        -max_paths 10000
        -transition_time
Design : tinyriscv_soc_top
Version: T-2022.03-SP2
Date   : Tue May 14 15:21:47 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p8v_25c   Library: sage-x_tsmc_cl018g_rvt_tt_1p8v_25c
Wire Load Model Mode: top
No paths.

Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/data/chenzh/course/digital_design/risc-v/tinyriscv_pr/DC_class/result/syn/data/tinyriscv_soc_top.syn.sdf'. (WT-3)
Writing verilog file '/data/chenzh/course/digital_design/risc-v/tinyriscv_pr/DC_class/result/syn/data/tinyriscv_soc_top.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module tinyriscv_soc_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './result/syn/data/tinyriscv_soc_top.rpt.ddc'.
exit

Memory usage for this session 514 Mbytes.
Memory usage for this session including child processes 514 Mbytes.
CPU usage for this session 422 seconds ( 0.12 hours ).
Elapsed time for this session 435 seconds ( 0.12 hours ).

Thank you...
