set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/CARPSoC"
set ::env(DESIGN_NAME) "user_project_wrapper"
set ::env(VERILOG_FILES) "./designs/CARPSoC/src/*.v ./designs/CARPSoC/clam-soc/carp-lib/obi/*.sv ./designs/CARPSoC/clam-soc/carp-lib/obi_gpio/*.sv ./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/*.sv ./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/*.v ./designs/CARPSoC/clam-soc/core/include/*.svh ./designs/CARPSoC/clam-soc/core/rtl/core/modules/*.sv ./designs/CARPSoC/clam-soc/core/rtl/core/stages/*.sv ./designs/CARPSoC/clam-soc/core/rtl/core/core.sv ./designs/CARPSoC/clam-soc/core/rtl/wrapper_modules/*.sv ./designs/CARPSoC/clam-soc/peripherals/include/*.svh ./designs/CARPSoC/clam-soc/peripherals/*.sv ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/*.sv ./designs/CARPSoC/clam-soc/include/*.svh ./designs/CARPSoC/clam-soc/rtl/soc/soc.sv ./designs/CARPSoC/clam-soc/rtl/soc/modules/*.sv"
set ::env(CLOCK_PORT) "clk_i"
set ::env(CLOCK_PERIOD) "12"
set ::env(GRT_ESTIMATE_PARASITICS) "1"
set ::env(CLOCK_NET) "clk_i"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/CARPSoC/pin_order.cfg"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(FP_PDN_AUTO_ADJUST) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 2920 3520"
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(ROUTING_CORES) "1"
set ::env(PL_WIRELENGTH_COEF) "0.04"
set ::env(SYNTH_MAX_FANOUT) "50"
set ::env(CLOCK_BUFFER_FANOUT) "30"
set ::env(FP_PDN_VPITCH) "180"
set ::env(FP_PDN_HPITCH) "180"
set ::env(LEFT_MARGIN_MULT) "8"
set ::env(RIGHT_MARGIN_MULT) "8"
set ::env(GRT_ANT_MARGIN) "30"
set ::env(GRT_MAX_DIODE_INS_ITERS) "10"
set ::env(FP_CORE_UTIL) "50"
set ::env(VDD_NETS) "vccd1"
set ::env(GND_NETS) "vssd1"
set ::env(FP_PDN_MACRO_HOOKS) "sram1\[0] vccd1 vssd1 vccd1 vssd1 sram11\[1] vccd1 vssd1 vccd1 vssd1 sram1\[2] vccd1 vssd1 vccd1 vssd1 sram1\[3] vccd1 vssd1 vccd1 vssd1 sram1\[4] vccd1 vssd1 vccd1 vssd1 sram1\[5] vccd1 vssd1 vccd1 vssd1 sram1\[6] vccd1 vssd1 vccd1 vssd1 sram1\[7] vccd1 vssd1 vccd1 vssd1 sram1\[8] vccd1 vssd1 vccd1 vssd1 sram1\[9] vccd1 vssd1 vccd1 vssd1 sram1\[10] vccd1 vssd1 vccd1 vssd1 sram1\[11] vccd1 vssd1 vccd1 vssd1 sram1\[12] vccd1 vssd1 vccd1 vssd1 sram1\[13] vccd1 vssd1 vccd1 vssd1 sram1\[14] vccd1 vssd1 vccd1 vssd1 sram1\[15] vccd1 vssd1 vccd1 vssd1 sram1\[16] vccd1 vssd1 vccd1 vssd1 sram1\[17] vccd1 vssd1 vccd1 vssd1 sram1\[18] vccd1 vssd1 vccd1 vssd1 sram1\[19] vccd1 vssd1 vccd1 vssd1 sram1\[20] vccd1 vssd1 vccd1 vssd1 sram1\[21] vccd1 vssd1 vccd1 vssd1 sram1\[22] vccd1 vssd1 vccd1 vssd1 sram1\[23] vccd1 vssd1 vccd1 vssd1"
set ::env(VERILOG_FILES_BLACKBOX) "./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v"
set ::env(EXTRA_LEFS) "./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.lef"
set ::env(EXTRA_LIBS) "./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
set ::env(EXTRA_GDS_FILES) "./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.gds"
set ::env(GRT_ALLOW_CONGESTION) "0"
set ::env(MAGIC_DRC_USE_GDS) "0"
set ::env(QUIT_ON_MAGIC_DRC) "0"
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) "70"
set ::env(GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT) "70"
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) "500"
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) "500"
set ::env(PL_RESIZER_MAX_CAP_MARGIN) "20"
set ::env(GLB_RESIZER_MAX_CAP_MARGIN) "30"
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) "40"
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) "50"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.5"
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) "0.5"
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) "0.5"
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) "0.5"
set ::env(SYNTH_CAP_LOAD) "40.0"
