{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685120494645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685120494653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 18:01:34 2023 " "Processing started: Fri May 26 18:01:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685120494653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120494653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLCDC -c SLCDC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLCDC -c SLCDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120494653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685120495855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685120495855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/shiftreg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/shiftreg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg5-logic " "Found design unit 1: shiftReg5-logic" {  } { { "../Serial Receiver/shiftReg5.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509025 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg5 " "Found entity 1: shiftReg5" {  } { { "../Serial Receiver/shiftReg5.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-logic " "Found design unit 1: SerialReceiver-logic" {  } { { "../Serial Receiver/SerialReceiver.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509027 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "../Serial Receiver/SerialReceiver.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509035 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../Serial Receiver/FFD.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509042 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../Serial Receiver/FFD.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/counterupdown3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/counterupdown3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorUpDown3-logic " "Found design unit 1: ContadorUpDown3-logic" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509048 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorUpDown3 " "Found entity 1: ContadorUpDown3" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/dispatcher/dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/dispatcher/dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher-behavioral " "Found design unit 1: Dispatcher-behavioral" {  } { { "../Dispatcher/Dispatcher.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "../Dispatcher/Dispatcher.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-logic " "Found design unit 1: SLCDC-logic" {  } { { "SLCDC.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509062 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_tb-behavioral " "Found design unit 1: SLCDC_tb-behavioral" {  } { { "SLCDC_tb.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509069 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_tb " "Found entity 1: SLCDC_tb" {  } { { "SLCDC_tb.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685120509069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120509069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLCDC " "Elaborating entity \"SLCDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685120509118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SerialReceiver:USerialReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SerialReceiver:USerialReceiver\"" {  } { { "SLCDC.vhd" "USerialReceiver" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120509132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorUpDown3 SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter " "Elaborating entity \"ContadorUpDown3\" for hierarchy \"SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "UCounter" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120509145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter\|FFD:FF0 " "Elaborating entity \"FFD\" for hierarchy \"SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter\|FFD:FF0\"" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "FF0" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120509154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg5 SerialReceiver:USerialReceiver\|shiftReg5:UshiftReg5 " "Elaborating entity \"shiftReg5\" for hierarchy \"SerialReceiver:USerialReceiver\|shiftReg5:UshiftReg5\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "UshiftReg5" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120509162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SerialReceiver:USerialReceiver\|SerialControl:USerialControl " "Elaborating entity \"SerialControl\" for hierarchy \"SerialReceiver:USerialReceiver\|SerialControl:USerialControl\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "USerialControl" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120509178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dispatcher Dispatcher:UDispatcher " "Elaborating entity \"Dispatcher\" for hierarchy \"Dispatcher:UDispatcher\"" {  } { { "SLCDC.vhd" "UDispatcher" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120509191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685120509574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685120509681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685120510137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685120510137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685120510251 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685120510251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685120510251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685120510251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685120510265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 18:01:50 2023 " "Processing ended: Fri May 26 18:01:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685120510265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685120510265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685120510265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685120510265 ""}
