$date
	Wed May  9 08:45:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module zero_one_detector_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 ! Y $end
$var reg 2 % currentstate [1:0] $end
$var reg 2 & nextstate [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
x#
x"
0!
$end
#100
0#
0$
#200
1#
1"
#300
0#
0"
#400
b1 &
1#
#500
0#
1"
#600
1!
b1 %
b0 &
1#
#700
0#
#800
0!
b0 %
b10 &
1#
#900
b0 &
1$
0#
#1000
0$
1#
#1100
0#
