name: AdvCtrlTimer
description: Advanced-control timer
groupName: TIM
registers:
  - name: TIM1_CR1
    displayName: TIM1_CR1
    description: TIM1 control register 1
    addressOffset: 0
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CEN
        description: "Counter enable\nNote: External clock, gated mode and encoder\
          \ mode can work only if the CEN bit has been previously set by software.\
          \ However trigger mode can set the CEN bit automatically by hardware."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: Counter enabled
            value: 1
      - name: UDIS
        description: "Update disable\nThis bit is set and cleared by software to enable/disable\
          \ UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\n\
          Update generation through the slave mode controller\nBuffered registers\
          \ are then loaded with their preload values."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'UEV enabled. The Update (UEV) event is generated by one
              of the following events:'
            value: 0
          - name: B_0x1
            description: UEV disabled. The Update event is not generated, shadow registers
              keep their value (ARR, PSC, CCRx). However the counter and the prescaler
              are reinitialized if the UG bit is set or if a hardware reset is received
              from the slave mode controller.
            value: 1
      - name: URS
        description: "Update request source\nThis bit is set and cleared by software\
          \ to select the UEV event sources.\nCounter overflow/underflow\nSetting\
          \ the UG bit\nUpdate generation through the slave mode controller"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Any of the following events generate an update interrupt
              or DMA request if enabled. These events can be:'
            value: 0
          - name: B_0x1
            description: Only counter overflow/underflow generates an update interrupt
              or DMA request if enabled.
            value: 1
      - name: OPM
        description: One pulse mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter is not stopped at update event
            value: 0
          - name: B_0x1
            description: Counter stops counting at the next update event (clearing
              the bit CEN)
            value: 1
      - name: DIR
        description: "Direction\nNote: This bit is read only when the timer is configured\
          \ in Center-aligned mode or Encoder mode."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter used as upcounter
            value: 0
          - name: B_0x1
            description: Counter used as downcounter
            value: 1
      - name: CMS
        description: "Center-aligned mode selection\nNote: Switch from edge-aligned\
          \ mode to center-aligned mode as long as the counter is enabled (CEN=1)\
          \ is not allowed"
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Edge-aligned mode. The counter counts up or down depending
              on the direction bit (DIR).
            value: 0
          - name: B_0x1
            description: Center-aligned mode 1. The counter counts up and down alternatively.
              Output compare interrupt flags of channels configured in output (CCxS=00
              in TIMx_CCMRx register) are set only when the counter is counting down.
            value: 1
          - name: B_0x2
            description: Center-aligned mode 2. The counter counts up and down alternatively.
              Output compare interrupt flags of channels configured in output (CCxS=00
              in TIMx_CCMRx register) are set only when the counter is counting up.
            value: 2
          - name: B_0x3
            description: Center-aligned mode 3. The counter counts up and down alternatively.
              Output compare interrupt flags of channels configured in output (CCxS=00
              in TIMx_CCMRx register) are set both when the counter is counting up
              or down.
            value: 3
      - name: ARPE
        description: Auto-reload preload enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_ARR register is not buffered
            value: 0
          - name: B_0x1
            description: TIMx_ARR register is buffered
            value: 1
      - name: CKD
        description: "Clock division\nThis bit-field indicates the division ratio\
          \ between the timer clock (CK_INT) frequency and the dead-time and sampling\
          \ clock (tDTS)used by the dead-time generators and the digital filters (ETR,\
          \ TIx):\nNote: tDTS = 1/fDTS, tCK_INT = 1/fCK_INT."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tDTS=tCK_INT
            value: 0
          - name: B_0x1
            description: tDTS=2*tCK_INT
            value: 1
          - name: B_0x2
            description: tDTS=4*tCK_INT
            value: 2
          - name: B_0x3
            description: Reserved, do not program this value
            value: 3
      - name: UIFREMAP
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No remapping. UIF status bit is not copied to TIMx_CNT register
              bit 31.
            value: 0
          - name: B_0x1
            description: Remapping enabled. UIF status bit is copied to TIMx_CNT register
              bit 31.
            value: 1
  - name: TIM1_CR2
    displayName: TIM1_CR2
    description: TIM1 control register 2
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCPC
        description: "Capture/compare preloaded control\nNote: This bit acts only\
          \ on channels that have a complementary output."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCxE, CCxNE and OCxM bits are not preloaded
            value: 0
          - name: B_0x1
            description: CCxE, CCxNE and OCxM bits are preloaded, after having been
              written, they are updated only when a commutation event (COM) occurs
              (COMG bit set or rising edge detected on TRGI, depending on the CCUS
              bit).
            value: 1
      - name: CCUS
        description: "Capture/compare control update selection\nNote: This bit acts\
          \ only on channels that have a complementary output."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: When capture/compare control bits are preloaded (CCPC=1),
              they are updated by setting the COMG bit only
            value: 0
          - name: B_0x1
            description: When capture/compare control bits are preloaded (CCPC=1),
              they are updated by setting the COMG bit or when an rising edge occurs
              on TRGI
            value: 1
      - name: CCDS
        description: Capture/compare DMA selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCx DMA request sent when CCx event occurs
            value: 0
          - name: B_0x1
            description: CCx DMA requests sent when update event occurs
            value: 1
      - name: MMS
        description: "Master mode selection\nThese bits allow selected information\
          \ to be sent in master mode to slave timers for synchronization (TRGO).\
          \ The combination is as follows:\nNote: The clock of the slave timer or\
          \ ADC must be enabled prior to receive events from the master timer, and\
          \ must not be changed on-the-fly while triggers are received from the master\
          \ timer."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset - the UG bit from the TIMx_EGR register is used as
              trigger output (TRGO). If the reset is generated by the trigger input
              (slave mode controller configured in reset mode) then the signal on
              TRGO is delayed compared to the actual reset.
            value: 0
          - name: B_0x1
            description: Enable - the Counter Enable signal CNT_EN is used as trigger
              output (TRGO). It is useful to start several timers at the same time
              or to control a window in which a slave timer is enable. The Counter
              Enable signal is generated by a logic AND between CEN control bit and
              the trigger input when configured in gated mode. When the Counter Enable
              signal is controlled by the trigger input, there is a delay on TRGO,
              except if the master/slave mode is selected (see the MSM bit description
              in TIMx_SMCR register).
            value: 1
          - name: B_0x2
            description: Update - The update event is selected as trigger output (TRGO).
              For instance a master timer can then be used as a prescaler for a slave
              timer.
            value: 2
          - name: B_0x3
            description: Compare Pulse - The trigger output send a positive pulse
              when the CC1IF flag is to be set (even if it was already high), as soon
              as a capture or a compare match occurred. (TRGO).
            value: 3
          - name: B_0x4
            description: Compare - OC1REFC signal is used as trigger output (TRGO)
            value: 4
          - name: B_0x5
            description: Compare - OC2REFC signal is used as trigger output (TRGO)
            value: 5
          - name: B_0x6
            description: Compare - OC3REFC signal is used as trigger output (TRGO)
            value: 6
          - name: B_0x7
            description: Compare - OC4REFC signal is used as trigger output (TRGO)
            value: 7
      - name: TI1S
        description: TI1 selection
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The TIMx_CH1 pin is connected to TI1 input
            value: 0
          - name: B_0x1
            description: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input
              (XOR combination)
            value: 1
      - name: OIS1
        description: "Output Idle state 1 (OC1 output)\nNote: This bit can not be\
          \ modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits\
          \ in TIMx_BDTR register)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0
            value: 0
          - name: B_0x1
            description: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0
            value: 1
      - name: OIS1N
        description: "Output Idle state 1 (OC1N output)\nNote: This bit can not be\
          \ modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits\
          \ in TIMx_BDTR register)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1N=0 after a dead-time when MOE=0
            value: 0
          - name: B_0x1
            description: OC1N=1 after a dead-time when MOE=0
            value: 1
      - name: OIS2
        description: "Output Idle state 2 (OC2 output)\nRefer to OIS1 bit"
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OIS2N
        description: "Output Idle state 2 (OC2N output)\nRefer to OIS1N bit"
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OIS3
        description: "Output Idle state 3 (OC3 output)\nRefer to OIS1 bit"
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: OIS3N
        description: "Output Idle state 3 (OC3N output)\nRefer to OIS1N bit"
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: OIS4
        description: "Output Idle state 4 (OC4 output)\nRefer to OIS1 bit"
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: OIS5
        description: "Output Idle state 5 (OC5 output)\nRefer to OIS1 bit"
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OIS6
        description: "Output Idle state 6 (OC6 output)\nRefer to OIS1 bit"
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: MMS2
        description: "Master mode selection 2\nThese bits allow the information to\
          \ be sent to ADC for synchronization (TRGO2) to be selected. The combination\
          \ is as follows:\nNote: The clock of the slave timer or ADC must be enabled\
          \ prior to receive events from the master timer, and must not be changed\
          \ on-the-fly while triggers are received from the master timer."
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset - the UG bit from the TIMx_EGR register is used as
              trigger output (TRGO2). If the reset is generated by the trigger input
              (slave mode controller configured in reset mode), the signal on TRGO2
              is delayed compared to the actual reset.
            value: 0
          - name: B_0x1
            description: Enable - the Counter Enable signal CNT_EN is used as trigger
              output (TRGO2). It is useful to start several timers at the same time
              or to control a window in which a slave timer is enabled. The Counter
              Enable signal is generated by a logic AND between the CEN control bit
              and the trigger input when configured in Gated mode. When the Counter
              Enable signal is controlled by the trigger input, there is a delay on
              TRGO2, except if the Master/Slave mode is selected (see the MSM bit
              description in TIMx_SMCR register).
            value: 1
          - name: B_0x2
            description: Update - the update event is selected as trigger output (TRGO2).
              For instance, a master timer can then be used as a prescaler for a slave
              timer.
            value: 2
          - name: B_0x3
            description: Compare pulse - the trigger output sends a positive pulse
              when the CC1IF flag is to be set (even if it was already high), as soon
              as a capture or compare match occurs (TRGO2).
            value: 3
          - name: B_0x4
            description: Compare - OC1REFC signal is used as trigger output (TRGO2)
            value: 4
          - name: B_0x5
            description: Compare - OC2REFC signal is used as trigger output (TRGO2)
            value: 5
          - name: B_0x6
            description: Compare - OC3REFC signal is used as trigger output (TRGO2)
            value: 6
          - name: B_0x7
            description: Compare - OC4REFC signal is used as trigger output (TRGO2)
            value: 7
          - name: B_0x8
            description: Compare - OC5REFC signal is used as trigger output (TRGO2)
            value: 8
          - name: B_0x9
            description: Compare - OC6REFC signal is used as trigger output (TRGO2)
            value: 9
          - name: B_0xA
            description: Compare Pulse - OC4REFC rising or falling edges generate
              pulses on TRGO2
            value: 10
          - name: B_0xB
            description: Compare Pulse - OC6REFC rising or falling edges generate
              pulses on TRGO2
            value: 11
          - name: B_0xC
            description: Compare Pulse - OC4REFC or OC6REFC rising edges generate
              pulses on TRGO2
            value: 12
          - name: B_0xD
            description: Compare Pulse - OC4REFC rising or OC6REFC falling edges generate
              pulses on TRGO2
            value: 13
          - name: B_0xE
            description: Compare Pulse - OC5REFC or OC6REFC rising edges generate
              pulses on TRGO2
            value: 14
          - name: B_0xF
            description: Compare Pulse - OC5REFC rising or OC6REFC falling edges generate
              pulses on TRGO2
            value: 15
  - name: TIM1_SMCR
    displayName: TIM1_SMCR
    description: TIM1 slave mode control register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMS1
        description: "Slave mode selection\nWhen external signals are selected the\
          \ active edge of the trigger signal (TRGI) is linked to the polarity selected\
          \ on the external input (see Input Control register and Control Register\
          \ description.\nNote: The gated mode must not be used if TI1F_ED is selected\
          \ as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each\
          \ transition on TI1F, whereas the gated mode checks the level of the trigger\
          \ signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving\
          \ the TRGO or the TRGO2 signals must be enabled prior to receive events\
          \ from the master timer, and the clock frequency (prescaler) must not be\
          \ changed on-the-fly while triggers are received from the master timer."
        bitOffset: 0
        bitWidth: 3
        access: read-write
      - name: OCCS
        description: "OCREF clear selection\nThis bit is used to select the OCREF\
          \ clear source."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCREF_CLR_INT is not connected (reserved configuration)
            value: 0
          - name: B_0x1
            description: OCREF_CLR_INT is connected to ETRF
            value: 1
      - name: TS1
        description: "Trigger selection\nThis bit-field selects the trigger input\
          \ to be used to synchronize the counter.\nOthers: Reserved\nSee  for more\
          \ details on ITRx meaning for each Timer.\nNote: These bits must be changed\
          \ only when they are not used (e.g. when SMS=000) to avoid wrong edge detections\
          \ at the transition."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal Trigger 0 (ITR0)
            value: 0
          - name: B_0x1
            description: Internal Trigger 1 (ITR1)
            value: 1
          - name: B_0x2
            description: Internal Trigger 2 (ITR2)
            value: 2
          - name: B_0x3
            description: Internal Trigger 3 (ITR3)
            value: 3
          - name: B_0x4
            description: TI1 Edge Detector (TI1F_ED)
            value: 4
          - name: B_0x5
            description: Filtered Timer Input 1 (TI1FP1)
            value: 5
          - name: B_0x6
            description: Filtered Timer Input 2 (TI2FP2)
            value: 6
          - name: B_0x7
            description: External Trigger input (ETRF)
            value: 7
      - name: MSM
        description: Master/slave mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The effect of an event on the trigger input (TRGI) is delayed
              to allow a perfect synchronization between the current timer and its
              slaves (through TRGO). It is useful if we want to synchronize several
              timers on a single external event.
            value: 1
      - name: ETF
        description: "External trigger filter\nThis bit-field then defines the frequency\
          \ used to sample ETRP signal and the length of the digital filter applied\
          \ to ETRP. The digital filter is made of an event counter in which N consecutive\
          \ events are needed to validate a transition on the output:"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at fDTS
            value: 0
          - name: B_0x1
            description: fSAMPLING=fCK_INT, N=2
            value: 1
          - name: B_0x2
            description: fSAMPLING=fCK_INT, N=4
            value: 2
          - name: B_0x3
            description: fSAMPLING=fCK_INT, N=8
            value: 3
          - name: B_0x4
            description: fSAMPLING=fDTS/2, N=6
            value: 4
          - name: B_0x5
            description: fSAMPLING=fDTS/2, N=8
            value: 5
          - name: B_0x6
            description: fSAMPLING=fDTS/4, N=6
            value: 6
          - name: B_0x7
            description: fSAMPLING=fDTS/4, N=8
            value: 7
          - name: B_0x8
            description: fSAMPLING=fDTS/8, N=6
            value: 8
          - name: B_0x9
            description: fSAMPLING=fDTS/8, N=8
            value: 9
          - name: B_0xA
            description: fSAMPLING=fDTS/16, N=5
            value: 10
          - name: B_0xB
            description: fSAMPLING=fDTS/16, N=6
            value: 11
          - name: B_0xC
            description: fSAMPLING=fDTS/16, N=8
            value: 12
          - name: B_0xD
            description: fSAMPLING=fDTS/32, N=5
            value: 13
          - name: B_0xE
            description: fSAMPLING=fDTS/32, N=6
            value: 14
          - name: B_0xF
            description: fSAMPLING=fDTS/32, N=8
            value: 15
      - name: ETPS
        description: "External trigger prescaler\nExternal trigger signal ETRP frequency\
          \ must be at most 1/4 of fCK_INT frequency. A prescaler can be enabled to\
          \ reduce ETRP frequency. It is useful when inputting fast external clocks."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Prescaler OFF
            value: 0
          - name: B_0x1
            description: ETRP frequency divided by 2
            value: 1
          - name: B_0x2
            description: ETRP frequency divided by 4
            value: 2
          - name: B_0x3
            description: ETRP frequency divided by 8
            value: 3
      - name: ECE
        description: "External clock enable\nThis bit enables External clock mode\
          \ 2.\nNote: Setting the ECE bit has the same effect as selecting external\
          \ clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nIt is\
          \ possible to simultaneously use external clock mode 2 with the following\
          \ slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI\
          \ must not be connected to ETRF in this case (TS bits must not be 00111).\n\
          If external clock mode 1 and external clock mode 2 are enabled at the same\
          \ time, the external clock input is ETRF."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: External clock mode 2 disabled
            value: 0
          - name: B_0x1
            description: External clock mode 2 enabled. The counter is clocked by
              any active edge on the ETRF signal.
            value: 1
      - name: ETP
        description: "External trigger polarity\nThis bit selects whether ETR or ETR\
          \ is used for trigger operations"
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETR is non-inverted, active at high level or rising edge.
            value: 0
          - name: B_0x1
            description: ETR is inverted, active at low level or falling edge.
            value: 1
      - name: SMS2
        description: "Slave mode selection\nWhen external signals are selected the\
          \ active edge of the trigger signal (TRGI) is linked to the polarity selected\
          \ on the external input (see Input Control register and Control Register\
          \ description.\nNote: The gated mode must not be used if TI1F_ED is selected\
          \ as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each\
          \ transition on TI1F, whereas the gated mode checks the level of the trigger\
          \ signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving\
          \ the TRGO or the TRGO2 signals must be enabled prior to receive events\
          \ from the master timer, and the clock frequency (prescaler) must not be\
          \ changed on-the-fly while triggers are received from the master timer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave mode disabled - if CEN = 1 then the prescaler is clocked
              directly by the internal clock.
            value: 0
          - name: B_0x1
            description: Encoder mode 1 - Counter counts up/down on TI1FP1 edge depending
              on TI2FP2 level.
            value: 1
      - name: TS2
        description: "Trigger selection\nThis bit-field selects the trigger input\
          \ to be used to synchronize the counter.\nOthers: Reserved\nSee  for more\
          \ details on ITRx meaning for each Timer.\nNote: These bits must be changed\
          \ only when they are not used (e.g. when SMS=000) to avoid wrong edge detections\
          \ at the transition."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal Trigger 0 (ITR0)
            value: 0
          - name: B_0x1
            description: Internal Trigger 1 (ITR1)
            value: 1
          - name: B_0x2
            description: Internal Trigger 2 (ITR2)
            value: 2
          - name: B_0x3
            description: Internal Trigger 3 (ITR3)
            value: 3
  - name: TIM1_DIER
    displayName: TIM1_DIER
    description: TIM1 DMA/interrupt enable register
    addressOffset: 12
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UIE
        description: Update interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update interrupt disabled
            value: 0
          - name: B_0x1
            description: Update interrupt enabled
            value: 1
      - name: CC1IE
        description: Capture/Compare 1 interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 interrupt disabled
            value: 0
          - name: B_0x1
            description: CC1 interrupt enabled
            value: 1
      - name: CC2IE
        description: Capture/Compare 2 interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 interrupt disabled
            value: 0
          - name: B_0x1
            description: CC2 interrupt enabled
            value: 1
      - name: CC3IE
        description: Capture/Compare 3 interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 interrupt disabled
            value: 0
          - name: B_0x1
            description: CC3 interrupt enabled
            value: 1
      - name: CC4IE
        description: Capture/Compare 4 interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 interrupt disabled
            value: 0
          - name: B_0x1
            description: CC4 interrupt enabled
            value: 1
      - name: COMIE
        description: COM interrupt enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COM interrupt disabled
            value: 0
          - name: B_0x1
            description: COM interrupt enabled
            value: 1
      - name: TIE
        description: Trigger interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger interrupt disabled
            value: 0
          - name: B_0x1
            description: Trigger interrupt enabled
            value: 1
      - name: BIE
        description: Break interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break interrupt disabled
            value: 0
          - name: B_0x1
            description: Break interrupt enabled
            value: 1
      - name: UDE
        description: Update DMA request enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update DMA request disabled
            value: 0
          - name: B_0x1
            description: Update DMA request enabled
            value: 1
      - name: CC1DE
        description: Capture/Compare 1 DMA request enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 DMA request disabled
            value: 0
          - name: B_0x1
            description: CC1 DMA request enabled
            value: 1
      - name: CC2DE
        description: Capture/Compare 2 DMA request enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 DMA request disabled
            value: 0
          - name: B_0x1
            description: CC2 DMA request enabled
            value: 1
      - name: CC3DE
        description: Capture/Compare 3 DMA request enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 DMA request disabled
            value: 0
          - name: B_0x1
            description: CC3 DMA request enabled
            value: 1
      - name: CC4DE
        description: Capture/Compare 4 DMA request enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 DMA request disabled
            value: 0
          - name: B_0x1
            description: CC4 DMA request enabled
            value: 1
      - name: COMDE
        description: COM DMA request enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COM DMA request disabled
            value: 0
          - name: B_0x1
            description: COM DMA request enabled
            value: 1
      - name: TDE
        description: Trigger DMA request enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger DMA request disabled
            value: 0
          - name: B_0x1
            description: Trigger DMA request enabled
            value: 1
  - name: TIM1_SR
    displayName: TIM1_SR
    description: TIM1 status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UIF
        description: "Update interrupt flag\nThis bit is set by hardware on an update\
          \ event. It is cleared by software.\nAt overflow or underflow regarding\
          \ the repetition counter value (update if repetition counter = 0) and if\
          \ the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software\
          \ using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1\
          \ register.\nWhen CNT is reinitialized by a trigger event (refer to control\
          \ register (TIM1_SMCRTIMx_SMCR)N/A), if URS=0 and UDIS=0 in the TIMx_CR1\
          \ register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No update occurred.
            value: 0
          - name: B_0x1
            description: 'Update interrupt pending. This bit is set by hardware when
              the registers are updated:'
            value: 1
      - name: CC1IF
        description: "Capture/Compare 1 interrupt flag\nThis flag is set by hardware.\
          \ It is cleared by software (input capture or output compare mode) or by\
          \ reading the TIMx_CCR1 register (input capture mode only).\nIf channel\
          \ CC1 is configured as output: this flag is set when he content of the counter\
          \ TIMx_CNT matches the content of the TIMx_CCR1 register. When the content\
          \ of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes\
          \ high on the counter overflow (in up-counting and up/down-counting modes)\
          \ or underflow (in down-counting mode). There are 3 possible options for\
          \ flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1\
          \ register for the full description.\nIf channel CC1 is configured as input:\
          \ this bit is set when counter value has been captured in TIMx_CCR1 register\
          \ (an edge has been detected on IC1, as per the edge sensitivity defined\
          \ with the CC1P and CC1NP bits setting, in TIMx_CCER)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No compare match / No input capture occurred
            value: 0
          - name: B_0x1
            description: A compare match or an input capture occurred.
            value: 1
      - name: CC2IF
        description: "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: CC3IF
        description: "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CC4IF
        description: "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: COMIF
        description: COM interrupt flag
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No COM event occurred.
            value: 0
          - name: B_0x1
            description: COM interrupt pending.
            value: 1
      - name: TIF
        description: "Trigger interrupt flag\nThis flag is set by hardware on the\
          \ TRG trigger event (active edge detected on TRGI input when the slave mode\
          \ controller is enabled in all modes but gated mode. It is set when the\
          \ counter starts or stops when gated mode is selected. It is cleared by\
          \ software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No trigger event occurred.
            value: 0
          - name: B_0x1
            description: Trigger interrupt pending.
            value: 1
      - name: BIF
        description: "Break interrupt flag\nThis flag is set by hardware as soon as\
          \ the break input goes active. It can be cleared by software if the break\
          \ input is not active."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No break event occurred.
            value: 0
          - name: B_0x1
            description: An active level has been detected on the break input. An
              interrupt is generated if BIE=1 in the TIMx_DIER register.
            value: 1
      - name: B2IF
        description: "Break 2 interrupt flag\nThis flag is set by hardware as soon\
          \ as the break 2 input goes active. It can be cleared by software if the\
          \ break 2 input is not active."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No break event occurred.
            value: 0
          - name: B_0x1
            description: An active level has been detected on the break 2 input. An
              interrupt is generated if BIE=1 in the TIMx_DIER register.
            value: 1
      - name: CC1OF
        description: "Capture/Compare 1 overcapture flag\nThis flag is set by hardware\
          \ only when the corresponding channel is configured in input capture mode.\
          \ It is cleared by software by writing it to 0."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overcapture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in TIMx_CCR1 register
              while CC1IF flag was already set
            value: 1
      - name: CC2OF
        description: "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: CC3OF
        description: "Capture/Compare 3 overcapture flag\nRefer to CC1OF description"
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CC4OF
        description: "Capture/Compare 4 overcapture flag\nRefer to CC1OF description"
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: SBIF
        description: "System Break interrupt flag\nThis flag is set by hardware as\
          \ soon as the system break input goes active. It can be cleared by software\
          \ if the system break input is not active.\nThis flag must be reset to re-start\
          \ PWM operation."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No break event occurred.
            value: 0
          - name: B_0x1
            description: An active level has been detected on the system break input.
              An interrupt is generated if BIE=1 in the TIMx_DIER register.
            value: 1
      - name: CC5IF
        description: "Compare 5 interrupt flag\nRefer to CC1IF description (Note:\
          \ Channel 5 can only be configured as output)"
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: CC6IF
        description: "Compare 6 interrupt flag\nRefer to CC1IF description (Note:\
          \ Channel 6 can only be configured as output)"
        bitOffset: 17
        bitWidth: 1
        access: read-write
  - name: TIM1_EGR
    displayName: TIM1_EGR
    description: TIM1 event generation register
    addressOffset: 20
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UG
        description: "Update generation\nThis bit can be set by software, it is automatically\
          \ cleared by hardware."
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: Reinitialize the counter and generates an update of the registers.
              The prescaler internal counter is also cleared (the prescaler ratio
              is not affected). The counter is cleared if the center-aligned mode
              is selected or if DIR=0 (upcounting), else it takes the auto-reload
              value (TIMx_ARR) if DIR=1 (downcounting).
            value: 1
      - name: CC1G
        description: "Capture/Compare 1 generation\nThis bit is set by software in\
          \ order to generate an event, it is automatically cleared by hardware.\n\
          If channel CC1 is configured as output:\nCC1IF flag is set, Corresponding\
          \ interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured\
          \ as input:\nThe current value of the counter is captured in TIMx_CCR1 register.\
          \ The CC1IF flag is set, the corresponding interrupt or DMA request is sent\
          \ if enabled. The CC1OF flag is set if the CC1IF flag was already high."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: 'A capture/compare event is generated on channel 1:'
            value: 1
      - name: CC2G
        description: "Capture/Compare 2 generation\nRefer to CC1G description"
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CC3G
        description: "Capture/Compare 3 generation\nRefer to CC1G description"
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CC4G
        description: "Capture/Compare 4 generation\nRefer to CC1G description"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: COMG
        description: "Capture/Compare control update generation\nThis bit can be set\
          \ by software, it is automatically cleared by hardware\nNote: This bit acts\
          \ only on channels having a complementary output."
        bitOffset: 5
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: When CCPC bit is set, it allows CCxE, CCxNE and OCxM bits
              to be updated.
            value: 1
      - name: TG
        description: "Trigger generation\nThis bit is set by software in order to\
          \ generate an event, it is automatically cleared by hardware."
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The TIF flag is set in TIMx_SR register. Related interrupt
              or DMA transfer can occur if enabled.
            value: 1
      - name: BG
        description: "Break generation\nThis bit is set by software in order to generate\
          \ an event, it is automatically cleared by hardware."
        bitOffset: 7
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: A break event is generated. MOE bit is cleared and BIF flag
              is set. Related interrupt or DMA transfer can occur if enabled.
            value: 1
      - name: B2G
        description: "Break 2 generation\nThis bit is set by software in order to\
          \ generate an event, it is automatically cleared by hardware."
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: A break 2 event is generated. MOE bit is cleared and B2IF
              flag is set. Related interrupt can occur if enabled.
            value: 1
  - name: TIM1_CCMR1_input
    displayName: TIM1_CCMR1_input
    description: TIM1 capture/compare mode register 1 [alternate]
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: "Capture/Compare 1 Selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC1S bits\
          \ are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, IC1 is mapped on TI1
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, IC1 is mapped on TI2
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, IC1 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: IC1PSC
        description: "Input capture 1 prescaler\nThis bit-field defines the ratio\
          \ of the prescaler acting on CC1 input (IC1). The prescaler is reset as\
          \ soon as CC1E=0 (TIMx_CCER register)."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected
              on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC1F
        description: "Input capture 1 filter\nThis bit-field defines the frequency\
          \ used to sample TI1 input and the length of the digital filter applied\
          \ to TI1. The digital filter is made of an event counter in which N consecutive\
          \ events are needed to validate a transition on the output:"
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at fDTS
            value: 0
          - name: B_0x1
            description: fSAMPLING=fCK_INT, N=2
            value: 1
          - name: B_0x2
            description: fSAMPLING=fCK_INT, N=4
            value: 2
          - name: B_0x3
            description: fSAMPLING=fCK_INT, N=8
            value: 3
          - name: B_0x4
            description: fSAMPLING=fDTS/2, N=6
            value: 4
          - name: B_0x5
            description: fSAMPLING=fDTS/2, N=8
            value: 5
          - name: B_0x6
            description: fSAMPLING=fDTS/4, N=6
            value: 6
          - name: B_0x7
            description: fSAMPLING=fDTS/4, N=8
            value: 7
          - name: B_0x8
            description: fSAMPLING=fDTS/8, N=6
            value: 8
          - name: B_0x9
            description: fSAMPLING=fDTS/8, N=8
            value: 9
          - name: B_0xA
            description: fSAMPLING=fDTS/16, N=5
            value: 10
          - name: B_0xB
            description: fSAMPLING=fDTS/16, N=6
            value: 11
          - name: B_0xC
            description: fSAMPLING=fDTS/16, N=8
            value: 12
          - name: B_0xD
            description: fSAMPLING=fDTS/32, N=5
            value: 13
          - name: B_0xE
            description: fSAMPLING=fDTS/32, N=6
            value: 14
          - name: B_0xF
            description: fSAMPLING=fDTS/32, N=8
            value: 15
      - name: CC2S
        description: "Capture/Compare 2 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC2S bits\
          \ are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, IC2 is mapped on TI2
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, IC2 is mapped on TI1
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, IC2 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: IC2PSC
        description: "Input capture 2 prescaler\nRefer to IC1PSC[1:0] description."
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: IC2F
        description: "Input capture 2 filter\nRefer to IC1F[3:0] description."
        bitOffset: 12
        bitWidth: 4
        access: read-write
  - name: TIM1_CCMR1_output
    displayName: TIM1_CCMR1_output
    description: TIM1 capture/compare mode register 1 [alternate]
    alternateRegister: TIM1_CCMR1_input
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: "Capture/Compare 1 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC1S bits\
          \ are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, IC1 is mapped on TI1
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, IC1 is mapped on TI2
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, IC1 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: OC1FE
        description: "Output Compare 1 fast enable\nThis bit decreases the latency\
          \ between a trigger event and a transition on the timer output. It must\
          \ be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have\
          \ the output pulse starting as soon as possible after the starting trigger."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 behaves normally depending on counter and CCR1 values
              even when the trigger is ON. The minimum delay to activate CC1 output
              when an edge occurs on the trigger input is 5 clock cycles.
            value: 0
          - name: B_0x1
            description: An active edge on the trigger input acts like a compare match
              on CC1 output. Then, OC is set to the compare level independently from
              the result of the comparison. Delay to sample the trigger input and
              to activate CC1 output is reduced to 3 clock cycles. OCFE acts only
              if the channel is configured in PWM1 or PWM2 mode.
            value: 1
      - name: OC1PE
        description: "Output Compare 1 preload enable\nNote: These bits can not be\
          \ modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR\
          \ register) and CC1S=00 (the channel is configured in output).\nThe PWM\
          \ mode can be used without validating the preload register only in one pulse\
          \ mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be
              written at anytime, the new value is taken in account immediately.
            value: 0
          - name: B_0x1
            description: Preload register on TIMx_CCR1 enabled. Read/Write operations
              access the preload register. TIMx_CCR1 preload value is loaded in the
              active register at each update event.
            value: 1
      - name: OC1M1
        description: "Output Compare 1 mode\nThese bits define the behavior of the\
          \ output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF\
          \ is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP\
          \ bits.\nNote: These bits can not be modified as long as LOCK level 3 has\
          \ been programmed (LOCK bits in TIMx_BDTR register) and CC1S=00 (the channel\
          \ is configured in output).\nNote: In PWM mode, the OCREF level changes\
          \ only when the result of the comparison changes or when the output compare\
          \ mode switches from frozen mode to PWM mode.\nNote: On channels having\
          \ a complementary output, this bit field is preloaded. If the CCPC bit is\
          \ set in the TIMx_CR2 register then the OC1M active bits take the new value\
          \ from the preloaded bits only when a COM event is generated.\nNote: The\
          \ OC1M[3] bit is not contiguous, located in bit 16."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Frozen - The comparison between the output compare register
              TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.(this
              mode is used to generate a timing base).
            value: 0
          - name: B_0x1
            description: Set channel 1 to active level on match. OC1REF signal is
              forced high when the counter TIMx_CNT matches the capture/compare register
              1 (TIMx_CCR1).
            value: 1
          - name: B_0x2
            description: Set channel 1 to inactive level on match. OC1REF signal is
              forced low when the counter TIMx_CNT matches the capture/compare register
              1 (TIMx_CCR1).
            value: 2
          - name: B_0x3
            description: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.
            value: 3
          - name: B_0x4
            description: Force inactive level - OC1REF is forced low.
            value: 4
          - name: B_0x5
            description: Force active level - OC1REF is forced high.
            value: 5
          - name: B_0x6
            description: PWM mode 1 - In upcounting, channel 1 is active as long as
              TIMx_CNT<TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive
              (OC1REF=0) as long as TIMx_CNT>TIMx_CCR1 else active (OC1REF=1).
            value: 6
          - name: B_0x7
            description: PWM mode 2 - In upcounting, channel 1 is inactive as long
              as TIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active
              as long as TIMx_CNT>TIMx_CCR1 else inactive.
            value: 7
      - name: OC1CE
        description: Output Compare 1 clear enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1Ref is not affected by the ocref_clr_int signal
            value: 0
          - name: B_0x1
            description: OC1Ref is cleared as soon as a High level is detected on
              ocref_clr_int signal (OCREF_CLR input or ETRF input)
            value: 1
      - name: CC2S
        description: "Capture/Compare 2 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC2S bits\
          \ are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, IC2 is mapped on TI2
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, IC2 is mapped on TI1
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, IC2 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              the TS bit (TIMx_SMCR register)
            value: 3
      - name: OC2FE
        description: "Output Compare 2 fast enable\nRefer to OC1FE description."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OC2PE
        description: "Output Compare 2 preload enable\nRefer to OC1PE description."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OC2M1
        description: "Output Compare 2 mode\nRefer to OC1M[3:0] description."
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: OC2CE
        description: "Output Compare 2 clear enable\nRefer to OC1CE description."
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: OC1M2
        description: "Output Compare 1 mode\nThese bits define the behavior of the\
          \ output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF\
          \ is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP\
          \ bits.\nNote: These bits can not be modified as long as LOCK level 3 has\
          \ been programmed (LOCK bits in TIMx_BDTR register) and CC1S=00 (the channel\
          \ is configured in output).\nNote: In PWM mode, the OCREF level changes\
          \ only when the result of the comparison changes or when the output compare\
          \ mode switches from frozen mode to PWM mode.\nNote: On channels having\
          \ a complementary output, this bit field is preloaded. If the CCPC bit is\
          \ set in the TIMx_CR2 register then the OC1M active bits take the new value\
          \ from the preloaded bits only when a COM event is generated.\nNote: The\
          \ OC1M[3] bit is not contiguous, located in bit 16."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OC2M2
        description: "Output Compare 2 mode\nRefer to OC1M[3:0] description."
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: TIM1_CCMR2_input
    displayName: TIM1_CCMR2_input
    description: TIM1 capture/compare mode register 2 [alternate]
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC3S
        description: "Capture/compare 3 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC3S bits\
          \ are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC3 channel is configured as input, IC3 is mapped on TI3
            value: 1
          - name: B_0x2
            description: CC3 channel is configured as input, IC3 is mapped on TI4
            value: 2
          - name: B_0x3
            description: CC3 channel is configured as input, IC3 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: IC3PSC
        description: "Input capture 3 prescaler\nRefer to IC1PSC[1:0] description."
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: IC3F
        description: "Input capture 3 filter\nRefer to IC1F[3:0] description."
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: CC4S
        description: "Capture/Compare 4 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC4S bits\
          \ are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC4 channel is configured as input, IC4 is mapped on TI4
            value: 1
          - name: B_0x2
            description: CC4 channel is configured as input, IC4 is mapped on TI3
            value: 2
          - name: B_0x3
            description: CC4 channel is configured as input, IC4 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: IC4PSC
        description: "Input capture 4 prescaler\nRefer to IC1PSC[1:0] description."
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: IC4F
        description: "Input capture 4 filter\nRefer to IC1F[3:0] description."
        bitOffset: 12
        bitWidth: 4
        access: read-write
  - name: TIM1_CCMR2_output
    displayName: TIM1_CCMR2_output
    description: TIM1 capture/compare mode register 2 [alternate]
    alternateRegister: TIM1_CCMR2_input
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC3S
        description: "Capture/Compare 3 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC3S bits\
          \ are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC3 channel is configured as input, IC3 is mapped on TI3
            value: 1
          - name: B_0x2
            description: CC3 channel is configured as input, IC3 is mapped on TI4
            value: 2
          - name: B_0x3
            description: CC3 channel is configured as input, IC3 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: OC3FE
        description: "Output compare 3 fast enable\nRefer to OC1FE description."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: OC3PE
        description: "Output compare 3 preload enable\nRefer to OC1PE description."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: OC3M1
        description: "Output compare 3 mode\nRefer to OC1M[3:0] description."
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: OC3CE
        description: "Output compare 3 clear enable\nRefer to OC1CE description."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CC4S
        description: "Capture/Compare 4 selection\nThis bit-field defines the direction\
          \ of the channel (input/output) as well as the used input.\nNote: CC4S bits\
          \ are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC4 channel is configured as input, IC4 is mapped on TI4
            value: 1
          - name: B_0x2
            description: CC4 channel is configured as input, IC4 is mapped on TI3
            value: 2
          - name: B_0x3
            description: CC4 channel is configured as input, IC4 is mapped on TRC.
              This mode is working only if an internal trigger input is selected through
              TS bit (TIMx_SMCR register)
            value: 3
      - name: OC4FE
        description: "Output compare 4 fast enable\nRefer to OC1FE description."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OC4PE
        description: "Output compare 4 preload enable\nRefer to OC1PE description."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OC4M1
        description: "Output compare 4 mode\nRefer to OC3M[3:0] description."
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: OC4CE
        description: "Output compare 4 clear enable\nRefer to OC1CE description."
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: OC3M2
        description: "Output compare 3 mode\nRefer to OC1M[3:0] description."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OC4M2
        description: "Output compare 4 mode\nRefer to OC3M[3:0] description."
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: TIM1_CCER
    displayName: TIM1_CCER
    description: TIM1 capture/compare enable register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1E
        description: "Capture/Compare 1 output enable\nWhen CC1 channel is configured\
          \ as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE\
          \ bits, regardless of the CC1E bits state. Refer to  for details.\nNote:\
          \ On channels having a complementary output, this bit is preloaded. If the\
          \ CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes\
          \ the new value from the preloaded bit only when a Commutation event is\
          \ generated."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture mode disabled / OC1 is not active (see below)
            value: 0
          - name: B_0x1
            description: Capture mode enabled / OC1 signal is output on the corresponding
              output pin
            value: 1
      - name: CC1P
        description: "Capture/Compare 1 output polarity\nWhen CC1 channel is configured\
          \ as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and\
          \ TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising\
          \ edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger\
          \ operations in reset, external clock or trigger mode), TIxFP1 is not inverted\
          \ (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\t\
          inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture\
          \ or trigger operations in reset, external clock or trigger mode), TIxFP1\
          \ is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1,\
          \ CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1\
          \ rising and falling edges (capture or trigger operations in reset, external\
          \ clock or trigger mode), TIxFP1is not inverted (trigger operation in gated\
          \ mode). This configuration must not be used in encoder mode.\nCC1NP=1,\
          \ CC1P=0:\tThe configuration is reserved, it must not be used.\nNote: This\
          \ bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\
          \ bits in TIMx_BDTR register).\nOn channels having a complementary output,\
          \ this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register\
          \ then the CC1P active bit takes the new value from the preloaded bit only\
          \ when a Commutation event is generated."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1 active high (output mode) / Edge sensitivity selection
              (input mode, see below)
            value: 0
          - name: B_0x1
            description: OC1 active low (output mode) / Edge sensitivity selection
              (input mode, see below)
            value: 1
      - name: CC1NE
        description: "Capture/Compare 1 complementary output enable\nOn channels having\
          \ a complementary output, this bit is preloaded. If the CCPC bit is set\
          \ in the TIMx_CR2 register then the CC1NE active bit takes the new value\
          \ from the preloaded bit only when a Commutation event is generated."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Off - OC1N is not active. OC1N level is then function of
              MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
            value: 0
          - name: B_0x1
            description: On - OC1N signal is output on the corresponding output pin
              depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
            value: 1
      - name: CC1NP
        description: "Capture/Compare 1 complementary output polarity\nCC1 channel\
          \ configured as output:\nCC1 channel configured as input:\nThis bit is used\
          \ in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1.\
          \ Refer to CC1P description.\nNote: This bit is not writable as soon as\
          \ LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)\
          \ and CC1S=00 (channel configured as output).\nOn channels having a complementary\
          \ output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2\
          \ register then the CC1NP active bit takes the new value from the preloaded\
          \ bit only when a Commutation event is generated."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1N active high.
            value: 0
          - name: B_0x1
            description: OC1N active low.
            value: 1
      - name: CC2E
        description: "Capture/Compare 2 output enable\nRefer to CC1E description"
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CC2P
        description: "Capture/Compare 2 output polarity\nRefer to CC1P description"
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: CC2NE
        description: "Capture/Compare 2 complementary output enable\nRefer to CC1NE\
          \ description"
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: CC2NP
        description: "Capture/Compare 2 complementary output polarity\nRefer to CC1NP\
          \ description"
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CC3E
        description: "Capture/Compare 3 output enable\nRefer to CC1E description"
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: CC3P
        description: "Capture/Compare 3 output polarity\nRefer to CC1P description"
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: CC3NE
        description: "Capture/Compare 3 complementary output enable\nRefer to CC1NE\
          \ description"
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: CC3NP
        description: "Capture/Compare 3 complementary output polarity\nRefer to CC1NP\
          \ description"
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CC4E
        description: "Capture/Compare 4 output enable\nRefer to CC1E description"
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CC4P
        description: "Capture/Compare 4 output polarity\nRefer to CC1P description"
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CC4NP
        description: "Capture/Compare 4 complementary output polarity\nRefer to CC1NP\
          \ description"
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: CC5E
        description: "Capture/Compare 5 output enable\nRefer to CC1E description"
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: CC5P
        description: "Capture/Compare 5 output polarity\nRefer to CC1P description"
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: CC6E
        description: "Capture/Compare 6 output enable\nRefer to CC1E description"
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: CC6P
        description: "Capture/Compare 6 output polarity\nRefer to CC1P description"
        bitOffset: 21
        bitWidth: 1
        access: read-write
  - name: TIM1_CNT
    displayName: TIM1_CNT
    description: TIM1 counter
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: Counter value
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: UIFCPY
        description: "UIF copy\nThis bit is a read-only copy of the UIF bit of the\
          \ TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31\
          \ is reserved and read at 0."
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: TIM1_PSC
    displayName: TIM1_PSC
    description: TIM1 prescaler
    addressOffset: 40
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: PSC
        description: "Prescaler value\nThe counter clock frequency (CK_CNT) is equal\
          \ to fCK_PSC / (PSC[15:0] + 1).\nPSC contains the value to be loaded in\
          \ the active prescaler register at each update event (including when the\
          \ counter is cleared through UG bit of TIMx_EGR register or through trigger\
          \ controller when configured in reset mode)."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_ARR
    displayName: TIM1_ARR
    description: TIM1 auto-reload register
    addressOffset: 44
    size: 16
    resetValue: 65535
    resetMask: 65535
    fields:
      - name: ARR
        description: "Auto-reload value\nARR is the value to be loaded in the actual\
          \ auto-reload register.\nRefer to the  for more details about ARR update\
          \ and behavior.\nThe counter is blocked while the auto-reload value is null."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_RCR
    displayName: TIM1_RCR
    description: TIM1 repetition counter register
    addressOffset: 48
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: REP
        description: "Repetition counter value\nThese bits allow the user to set-up\
          \ the update rate of the compare registers (i.e. periodic transfers from\
          \ preload to active registers) when preload registers are enable, as well\
          \ as the update interrupt generation rate, if this interrupt is enable.\n\
          Each time the REP_CNT related downcounter reaches zero, an update event\
          \ is generated and it restarts counting from REP value. As REP_CNT is reloaded\
          \ with REP value only at the repetition update event U_RC, any write to\
          \ the TIMx_RCR register is not taken in account until the next repetition\
          \ update event.\nIt means in PWM mode (REP+1) corresponds to:\nthe number\
          \ of PWM periods in edge-aligned mode\nthe number of half PWM period in\
          \ center-aligned mode."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_CCR1
    displayName: TIM1_CCR1
    description: TIM1 capture/compare register 1
    addressOffset: 52
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CCR1
        description: "Capture/Compare 1 value\nIf channel CC1 is configured as output:\
          \ CCR1 is the value to be loaded in the actual capture/compare 1 register\
          \ (preload value).\nIt is loaded permanently if the preload feature is not\
          \ selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value\
          \ is copied in the active capture/compare 1 register when an update event\
          \ occurs.\nThe active capture/compare register contains the value to be\
          \ compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel\
          \ CC1 is configured as input: CR1 is the counter value transferred by the\
          \ last input capture 1 event (IC1). The TIMx_CCR1 register is read-only\
          \ and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_CCR2
    displayName: TIM1_CCR2
    description: TIM1 capture/compare register 2
    addressOffset: 56
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CCR2
        description: "Capture/Compare 2 value\nIf channel CC2 is configured as output:\
          \ CCR2 is the value to be loaded in the actual capture/compare 2 register\
          \ (preload value).\nIt is loaded permanently if the preload feature is not\
          \ selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value\
          \ is copied in the active capture/compare 2 register when an update event\
          \ occurs.\nThe active capture/compare register contains the value to be\
          \ compared to the counter TIMx_CNT and signaled on OC2 output.\nIf channel\
          \ CC2 is configured as input: CCR2 is the counter value transferred by the\
          \ last input capture 2 event (IC2). The TIMx_CCR2 register is read-only\
          \ and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_CCR3
    displayName: TIM1_CCR3
    description: TIM1 capture/compare register 3
    addressOffset: 60
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CCR3
        description: "Capture/Compare value\nIf channel CC3 is configured as output:\
          \ CCR3 is the value to be loaded in the actual capture/compare 3 register\
          \ (preload value).\nIt is loaded permanently if the preload feature is not\
          \ selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value\
          \ is copied in the active capture/compare 3 register when an update event\
          \ occurs.\nThe active capture/compare register contains the value to be\
          \ compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel\
          \ CC3 is configured as input: CCR3 is the counter value transferred by the\
          \ last input capture 3 event (IC3). The TIMx_CCR3 register is read-only\
          \ and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_CCR4
    displayName: TIM1_CCR4
    description: TIM1 capture/compare register 4
    addressOffset: 64
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CCR4
        description: "Capture/Compare value\nIf channel CC4 is configured as output:\
          \ CCR4 is the value to be loaded in the actual capture/compare 4 register\
          \ (preload value).\nIt is loaded permanently if the preload feature is not\
          \ selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value\
          \ is copied in the active capture/compare 4 register when an update event\
          \ occurs.\nThe active capture/compare register contains the value to be\
          \ compared to the counter TIMx_CNT and signalled on OC4 output.\nIf channel\
          \ CC4 is configured as input: CCR4 is the counter value transferred by the\
          \ last input capture 4 event (IC4). The TIMx_CCR4 register is read-only\
          \ and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_BDTR
    displayName: TIM1_BDTR
    description: TIM1 break and dead-time register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DTG
        description: Dead-time generator setup
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: LOCK
        description: "Lock configuration\nThese bits offer a write protection against\
          \ software errors.\nNote: The LOCK bits can be written only once after the\
          \ reset. Once the TIMx_BDTR register has been written, their content is\
          \ frozen until the next reset."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LOCK OFF - No bit is write protected.
            value: 0
          - name: B_0x1
            description: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN
              bits in TIMx_CR2 register and BK2BID, BKBID, BK2DSRM, BKDSRM, BK2P,
              BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] bits
              in TIMx_BDTR register can no longer be written.
            value: 1
          - name: B_0x2
            description: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP
              bits in TIMx_CCER register, as long as the related channel is configured
              in output through the CCxS bits) as well as OSSR and OSSI bits can no
              longer be written.
            value: 2
          - name: B_0x3
            description: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE
              bits in TIMx_CCMRx registers, as long as the related channel is configured
              in output through the CCxS bits) can no longer be written.
            value: 3
      - name: OSSI
        description: "Off-state selection for Idle mode\nThis bit is used when MOE=0\
          \ due to a break event or by a software write, on channels configured as\
          \ outputs.\nSee OC/OCN enable description for more details (enable register\
          \ (TIM1_CCERTIMx_CCER)N/A).\nNote: This bit can not be modified as soon\
          \ as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: When inactive, OC/OCN outputs are disabled (the timer releases
              the output control which is taken over by the GPIO logic and which imposes
              a Hi-Z state).
            value: 0
          - name: B_0x1
            description: When inactive, OC/OCN outputs are first forced with their
              inactive level then forced to their idle level after the deadtime. The
              timer maintains its control over the output.
            value: 1
      - name: OSSR
        description: "Off-state selection for Run mode\nThis bit is used when MOE=1\
          \ on channels having a complementary output which are configured as outputs.\
          \ OSSR is not implemented if no complementary output is implemented in the\
          \ timer.\nSee OC/OCN enable description for more details (enable register\
          \ (TIM1_CCERTIMx_CCER)N/A).\nNote: This bit can not be modified as soon\
          \ as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: When inactive, OC/OCN outputs are disabled (the timer releases
              the output control which is taken over by the GPIO logic, which forces
              a Hi-Z state).
            value: 0
          - name: B_0x1
            description: When inactive, OC/OCN outputs are enabled with their inactive
              level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by
              the timer).
            value: 1
      - name: BKE
        description: "Break enable\nThis bit enables the complete break protection\
          \ (including all sources connected to bk_acth and BKIN sources, as per ).\n\
          Note: This bit cannot be modified when LOCK level 1 has been programmed\
          \ (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this\
          \ bit takes a delay of 1 APB clock cycle to become effective."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break function disabled
            value: 0
          - name: B_0x1
            description: Break function enabled
            value: 1
      - name: BKP
        description: "Break polarity\nNote: This bit can not be modified as long as\
          \ LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\n\
          Note: Any write operation to this bit takes a delay of 1 APB clock cycle\
          \ to become effective."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break input BRK is active low
            value: 0
          - name: B_0x1
            description: Break input BRK is active high
            value: 1
      - name: AOE
        description: "Automatic output enable\nNote: This bit can not be modified\
          \ as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MOE can be set only by software
            value: 0
          - name: B_0x1
            description: MOE can be set by software or automatically at the next update
              event (if none of the break inputs BRK and BRK2 is active)
            value: 1
      - name: MOE
        description: "Main output enable\nThis bit is cleared asynchronously by hardware\
          \ as soon as one of the break inputs is active (BRK or BRK2). It is set\
          \ by software or automatically depending on the AOE bit. It is acting only\
          \ on the channels which are configured in output.\nIn response to a break\
          \ event or if MOE is written to 0: OC and OCN outputs are disabled or forced\
          \ to idle state depending on the OSSI bit.\nSee OC/OCN enable description\
          \ for more details (enable register (TIM1_CCERTIMx_CCER)N/A)."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: In response to a break 2 event. OC and OCN outputs are disabled
            value: 0
          - name: B_0x1
            description: OC and OCN outputs are enabled if their respective enable
              bits are set (CCxE, CCxNE in TIMx_CCER register).
            value: 1
      - name: BKF
        description: "Break filter\nThis bit-field defines the frequency used to sample\
          \ BRK input and the length of the digital filter applied to BRK. The digital\
          \ filter is made of an event counter in which N consecutive events are needed\
          \ to validate a transition on the output:\nNote: This bit cannot be modified\
          \ when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, BRK acts asynchronously
            value: 0
          - name: B_0x1
            description: fSAMPLING=fCK_INT, N=2
            value: 1
          - name: B_0x2
            description: fSAMPLING=fCK_INT, N=4
            value: 2
          - name: B_0x3
            description: fSAMPLING=fCK_INT, N=8
            value: 3
          - name: B_0x4
            description: fSAMPLING=fDTS/2, N=6
            value: 4
          - name: B_0x5
            description: fSAMPLING=fDTS/2, N=8
            value: 5
          - name: B_0x6
            description: fSAMPLING=fDTS/4, N=6
            value: 6
          - name: B_0x7
            description: fSAMPLING=fDTS/4, N=8
            value: 7
          - name: B_0x8
            description: fSAMPLING=fDTS/8, N=6
            value: 8
          - name: B_0x9
            description: fSAMPLING=fDTS/8, N=8
            value: 9
          - name: B_0xA
            description: fSAMPLING=fDTS/16, N=5
            value: 10
          - name: B_0xB
            description: fSAMPLING=fDTS/16, N=6
            value: 11
          - name: B_0xC
            description: fSAMPLING=fDTS/16, N=8
            value: 12
          - name: B_0xD
            description: fSAMPLING=fDTS/32, N=5
            value: 13
          - name: B_0xE
            description: fSAMPLING=fDTS/32, N=6
            value: 14
          - name: B_0xF
            description: fSAMPLING=fDTS/32, N=8
            value: 15
      - name: BK2F
        description: "Break 2 filter\nThis bit-field defines the frequency used to\
          \ sample BRK2 input and the length of the digital filter applied to BRK2.\
          \ The digital filter is made of an event counter in which N consecutive\
          \ events are needed to validate a transition on the output:\nNote: This\
          \ bit cannot be modified when LOCK level 1 has been programmed (LOCK bits\
          \ in TIMx_BDTR register)."
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, BRK2 acts asynchronously
            value: 0
          - name: B_0x1
            description: fSAMPLING=fCK_INT, N=2
            value: 1
          - name: B_0x2
            description: fSAMPLING=fCK_INT, N=4
            value: 2
          - name: B_0x3
            description: fSAMPLING=fCK_INT, N=8
            value: 3
          - name: B_0x4
            description: fSAMPLING=fDTS/2, N=6
            value: 4
          - name: B_0x5
            description: fSAMPLING=fDTS/2, N=8
            value: 5
          - name: B_0x6
            description: fSAMPLING=fDTS/4, N=6
            value: 6
          - name: B_0x7
            description: fSAMPLING=fDTS/4, N=8
            value: 7
          - name: B_0x8
            description: fSAMPLING=fDTS/8, N=6
            value: 8
          - name: B_0x9
            description: fSAMPLING=fDTS/8, N=8
            value: 9
          - name: B_0xA
            description: fSAMPLING=fDTS/16, N=5
            value: 10
          - name: B_0xB
            description: fSAMPLING=fDTS/16, N=6
            value: 11
          - name: B_0xC
            description: fSAMPLING=fDTS/16, N=8
            value: 12
          - name: B_0xD
            description: fSAMPLING=fDTS/32, N=5
            value: 13
          - name: B_0xE
            description: fSAMPLING=fDTS/32, N=6
            value: 14
          - name: B_0xF
            description: fSAMPLING=fDTS/32, N=8
            value: 15
      - name: BK2E
        description: "Break 2 enable\nNote: The BRK2 must only be used with OSSR =\
          \ OSSI = 1.\nNote: This bit cannot be modified when LOCK level 1 has been\
          \ programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation\
          \ to this bit takes a delay of 1 APB clock cycle to become effective."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break input BRK2 disabled
            value: 0
          - name: B_0x1
            description: Break input BRK2 enabled
            value: 1
      - name: BK2P
        description: "Break 2 polarity\nNote: This bit cannot be modified as long\
          \ as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\n\
          Note: Any write operation to this bit takes a delay of 1 APB clock cycle\
          \ to become effective."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break input BRK2 is active low
            value: 0
          - name: B_0x1
            description: Break input BRK2 is active high
            value: 1
      - name: BKDSRM
        description: "Break Disarm\nThis bit is cleared by hardware when no break\
          \ source is active.\nThe BKDSRM bit must be set by software to release the\
          \ bidirectional output control (open-drain output in Hi-Z state) and then\
          \ be polled it until it is reset by hardware, indicating that the fault\
          \ condition has disappeared.\nNote: Any write operation to this bit takes\
          \ a delay of 1 APB clock cycle to become effective."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break input BRK is armed
            value: 0
          - name: B_0x1
            description: Break input BRK is disarmed
            value: 1
      - name: BK2DSRM
        description: "Break2 Disarm\nRefer to BKDSRM description"
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: BKBID
        description: "Break Bidirectional\nIn the bidirectional mode (BKBID bit set\
          \ to 1), the break input is configured both in input mode and in open drain\
          \ output mode. Any active break event asserts a low logic level on the Break\
          \ input to indicate an internal break event to external devices.\nNote:\
          \ This bit cannot be modified as long as LOCK level 1 has been programmed\
          \ (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this\
          \ bit takes a delay of 1 APB clock cycle to become effective."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Break input BRK in input mode
            value: 0
          - name: B_0x1
            description: Break input BRK in bidirectional mode
            value: 1
      - name: BK2BID
        description: "Break2 bidirectional\nRefer to BKBID description"
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: TIM1_DCR
    displayName: TIM1_DCR
    description: TIM1 DMA control register
    addressOffset: 72
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: DBA
        description: "DMA base address\nThis 5-bits vector defines the base-address\
          \ for DMA transfers (when read/write access are done through the TIMx_DMAR\
          \ address). DBA is defined as an offset starting from the address of the\
          \ TIMx_CR1 register.\nExample:\n..."
        bitOffset: 0
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_CR1,
            value: 0
          - name: B_0x1
            description: TIMx_CR2,
            value: 1
          - name: B_0x2
            description: TIMx_SMCR,
            value: 2
      - name: DBL
        description: "DMA burst length\nThis 5-bit vector defines the length of DMA\
          \ transfers (the timer recognizes a burst transfer when a read or a write\
          \ access is done to the TIMx_DMAR address), i.e. the number of transfers.\
          \ Transfers can be in half-words or in bytes (see example below).\n...\n\
          Example: Let us consider the following transfer: DBL = 7 bytes & DBA = TIMx_CR1.\n\
          If DBL = 7 bytes and DBA = TIMx_CR1 represents the address of the byte to\
          \ be transferred, the address of the transfer should be given by the following\
          \ equation:\n(TIMx_CR1 address) + DBA + (DMA index), where DMA index = DBL\n\
          In this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives\
          \ us the address from/to which the data is copied. In this case, the transfer\
          \ is done to 7 registers starting from the following address: (TIMx_CR1\
          \ address) + DBA\nAccording to the configuration of the DMA Data Size, several\
          \ cases may occur:\nIf the DMA Data Size is configured in half-words, 16-bit\
          \ data is transferred to each of the 7 registers.\nIf the DMA Data Size\
          \ is configured in bytes, the data is also transferred to 7 registers: the\
          \ first register contains the first MSB byte, the second register, the first\
          \ LSB byte and so on. So with the transfer Timer, one also has to specify\
          \ the size of data transferred by DMA."
        bitOffset: 8
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 transfer
            value: 0
          - name: B_0x1
            description: 2 transfers
            value: 1
          - name: B_0x2
            description: 3 transfers
            value: 2
          - name: B_0x11
            description: 18 transfers
            value: 17
  - name: TIM1_DMAR
    displayName: TIM1_DMAR
    description: TIM1 DMA address for full transfer
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAB
        description: "DMA register for burst accesses\nA read or write operation to\
          \ the DMAR register accesses the register located at the address (TIMx_CR1\
          \ address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address\
          \ of the control register 1, DBA is the DMA base address configured in TIMx_DCR\
          \ register, DMA index is automatically controlled by the DMA transfer, and\
          \ ranges from 0 to DBL (DBL configured in TIMx_DCR)."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: TIM1_CCMR3
    displayName: TIM1_CCMR3
    description: TIM1 capture/compare mode register 3
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OC5FE
        description: "Output compare 5 fast enable\nRefer to OC1FE description."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: OC5PE
        description: "Output compare 5 preload enable\nRefer to OC1PE description."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: OC5M1
        description: "Output compare 5 mode\nRefer to OC1M description."
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: OC5CE
        description: "Output compare 5 clear enable\nRefer to OC1CE description."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: OC6FE
        description: "Output compare 6 fast enable\nRefer to OC1FE description."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OC6PE
        description: "Output compare 6 preload enable\nRefer to OC1PE description."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OC6M1
        description: "Output compare 6 mode\nRefer to OC1M description."
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: OC6CE
        description: "Output compare 6 clear enable\nRefer to OC1CE description."
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: OC5M2
        description: "Output compare 5 mode\nRefer to OC1M description."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OC6M2
        description: "Output compare 6 mode\nRefer to OC1M description."
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: TIM1_CCR5
    displayName: TIM1_CCR5
    description: TIM1 capture/compare register 5
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR5
        description: "Capture/Compare 5 value\nCCR5 is the value to be loaded in the\
          \ actual capture/compare 5 register (preload value).\nIt is loaded permanently\
          \ if the preload feature is not selected in the TIMx_CCMR3 register (bit\
          \ OC5PE). Else the preload value is copied in the active capture/compare\
          \ 5 register when an update event occurs.\nThe active capture/compare register\
          \ contains the value to be compared to the counter TIMx_CNT and signaled\
          \ on OC5 output."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: GC5C1
        description: "Group Channel 5 and Channel 1\nDistortion on Channel 1 output:\n\
          This bit can either have immediate effect or be preloaded and taken into\
          \ account after an update event (if preload feature is selected in TIMxCCMR1).\n\
          Note: it is also possible to apply this distortion on combined PWM signals."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect of OC5REF on OC1REFC5
            value: 0
          - name: B_0x1
            description: OC1REFC is the logical AND of OC1REFC and OC5REF
            value: 1
      - name: GC5C2
        description: "Group Channel 5 and Channel 2\nDistortion on Channel 2 output:\n\
          This bit can either have immediate effect or be preloaded and taken into\
          \ account after an update event (if preload feature is selected in TIMxCCMR1).\n\
          Note: it is also possible to apply this distortion on combined PWM signals."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect of OC5REF on OC2REFC
            value: 0
          - name: B_0x1
            description: OC2REFC is the logical AND of OC2REFC and OC5REF
            value: 1
      - name: GC5C3
        description: "Group Channel 5 and Channel 3\nDistortion on Channel 3 output:\n\
          This bit can either have immediate effect or be preloaded and taken into\
          \ account after an update event (if preload feature is selected in TIMxCCMR2).\n\
          Note: it is also possible to apply this distortion on combined PWM signals."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect of OC5REF on OC3REFC
            value: 0
          - name: B_0x1
            description: OC3REFC is the logical AND of OC3REFC and OC5REF
            value: 1
  - name: TIM1_CCR6
    displayName: TIM1_CCR6
    description: TIM1 capture/compare register 6
    addressOffset: 92
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CCR6
        description: "Capture/Compare 6 value\nCCR6 is the value to be loaded in the\
          \ actual capture/compare 6 register (preload value).\nIt is loaded permanently\
          \ if the preload feature is not selected in the TIMx_CCMR3 register (bit\
          \ OC6PE). Else the preload value is copied in the active capture/compare\
          \ 6 register when an update event occurs.\nThe active capture/compare register\
          \ contains the value to be compared to the counter TIMx_CNT and signaled\
          \ on OC6 output."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIM1_AF1
    displayName: TIM1_AF1
    description: TIM1 alternate function option register 1
    addressOffset: 96
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: BKINE
        description: "BRK BKIN input enable\nThis bit enables the BKIN alternate function\
          \ input for the timers BRK input. BKIN input is ORed with the other BRK\
          \ sources.\nNote: This bit can not be modified as long as LOCK level 1 has\
          \ been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKIN input disabled
            value: 0
          - name: B_0x1
            description: BKIN input enabled
            value: 1
      - name: BKINP
        description: "BRK BKIN input polarity\nThis bit selects the BKIN alternate\
          \ function input sensitivity. It must be programmed together with the BKP\
          \ polarity bit.\nNote: This bit can not be modified as long as LOCK level\
          \ 1 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKIN input polarity is not inverted (active low if BKP=0,
              active high if BKP=1)
            value: 0
          - name: B_0x1
            description: BKIN input polarity is inverted (active high if BKP=0, active
              low if BKP=1)
            value: 1
      - name: ETRSEL
        description: "ETR source selection\nThese bits select the ETR input source.\n\
          Others: Reserved\nNote: These bits can not be modified as long as LOCK level\
          \ 1 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 14
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETR legacy mode
            value: 0
          - name: B_0x3
            description: ADC1 AWD1
            value: 3
          - name: B_0x4
            description: ADC1 AWD2
            value: 4
          - name: B_0x5
            description: ADC1 AWD3
            value: 5
  - name: TIM1_AF2
    displayName: TIM1_AF2
    description: TIM1 Alternate function register 2
    addressOffset: 100
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: BK2INE
        description: "BRK2 BKIN input enable\nThis bit enables the BKIN2 alternate\
          \ function input for the timers BRK2 input. BKIN2 input is ORed with the\
          \ other BRK2 sources.\nNote: This bit can not be modified as long as LOCK\
          \ level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKIN2 input disabled
            value: 0
          - name: B_0x1
            description: BKIN2 input enabled
            value: 1
      - name: BK2INP
        description: "BRK2 BKIN2 input polarity\nThis bit selects the BKIN2 alternate\
          \ function input sensitivity. It must be programmed together with the BK2P\
          \ polarity bit.\nNote: This bit can not be modified as long as LOCK level\
          \ 1 has been programmed (LOCK bits in TIMx_BDTR register)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BKIN2 input polarity is not inverted (active low if BK2P=0,
              active high if BK2P=1)
            value: 0
          - name: B_0x1
            description: BKIN2 input polarity is inverted (active high if BK2P=0,
              active low if BK2P=1)
            value: 1
  - name: TIM1_TISEL
    displayName: TIM1_TISEL
    description: TIM1 timer input selection register
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TI1SEL
        description: "selects TI1[0] to TI1[15] input\nOthers: Reserved"
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1_CH1 input
            value: 0
      - name: TI2SEL
        description: "selects TI2[0] to TI2[15] input\nOthers: Reserved"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1_CH2 input
            value: 0
      - name: TI3SEL
        description: "selects TI3[0] to TI3[15] input\nOthers: Reserved"
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1_CH3 input
            value: 0
      - name: TI4SEL
        description: "selects TI4[0] to TI4[15] input\nOthers: Reserved"
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1_CH4 input
            value: 0
interrupts:
  - name: TIM1_BRK_UP_TRG_COM
    description: TIM1 break, update, trigger and commutation interrupts
  - name: TIM1_CC
    description: TIM1 Capture Compare interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
