// Seed: 3315849905
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input tri1 id_11,
    input wire id_12,
    output wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    output tri1 id_16,
    output wor id_17,
    output tri0 id_18,
    output uwire id_19,
    input tri1 id_20,
    input wand id_21,
    input supply1 id_22
);
  logic [{  -1  ,  -1  ,  -1 'b0 ,  1  } : -1] id_24;
  ;
  assign id_17 = -1'd0;
endmodule
macromodule module_1 (
    input supply0 id_0,
    inout uwire   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
