Running: C:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Paula/Google Drive/Xilinx/Lab7/ClockConverter_tb_isim_beh.exe -prj C:/Users/Paula/Google Drive/Xilinx/Lab7/ClockConverter_tb_beh.prj work.ClockConverter_tb work.glbl 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Paula/Google Drive/Xilinx/Lab7/ClockConverter.v\" into library work
Analyzing Verilog file \"C:/Users/Paula/Google Drive/Xilinx/Lab7/ClockConverter_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module ClockConverter
Compiling module ClockConverter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Paula/Google Drive/Xilinx/Lab7/ClockConverter_tb_isim_beh.exe
Fuse Memory Usage: 16212 KB
Fuse CPU Usage: 218 ms
