Setup Margin (ns),Hold Margin (ns),Transfer Net,Simulation,Waveform Fatal Count,Waveform Quality Count,Waveform Overshoot Count,Min Slew Time (ns),Max Slew Time (ns),VinH Margin (V),VinL Margin (V),Overshoot Low Margin (V),Overshoot High Margin (V),AC Overshoot Low Area Margin (V*ns),AC Overshoot High Area Margin (V*ns),Non Monotonic Time (ns),Eye Width (ns),VinMeas Jitter (ns),Eye Inner Height (V),Eye Outer Height (V),SIMULATOR,DRIVER,AC_NOISE,AC_NOISE_SOURCE,AGGRESSORS,CORNER,$T1:DELAY,UI,PATTERN
2.897,3.633,ADR,designator1_ssse_2\designator1_ssse_2.csd,0,0,0,0.713,1.101,1.376,1.130,,,,,,8.898,0.132,2.960,3.708,IsSpice4,designator1,0.000,tnet,0,SSSE,2in,10n,default_clock
2.799,3.804,ADR,designator1_ssse_3\designator1_ssse_3.csd,0,0,0,0.729,0.966,1.486,1.165,,,,,,8.975,0.091,2.887,3.854,IsSpice4,designator1,0.000,tnet,0,SSSE,3in,10n,default_clock
2.739,3.931,ADR,designator1_ssse_4\designator1_ssse_4.csd,0,0,0,0.742,0.895,1.582,1.215,,,,,,9.042,0.133,2.869,4.000,IsSpice4,designator1,0.000,tnet,0,SSSE,4in,10n,default_clock
2.593,4.127,ADR,designator1_ssse_5\designator1_ssse_5.csd,0,0,0,0.726,0.881,1.678,1.293,,,,,,9.091,0.081,2.928,4.173,IsSpice4,designator1,0.000,tnet,0,SSSE,5in,10n,default_clock
2.410,4.381,ADR,designator1_ssse_6\designator1_ssse_6.csd,0,0,0,0.693,0.823,1.758,1.351,,,,,,9.162,0.062,3.042,4.311,IsSpice4,designator1,0.000,tnet,0,SSSE,6in,10n,default_clock
5.786,1.597,ADR,designator1_fffe_2\designator1_fffe_2.csd,0,0,0,0.290,0.316,2.531,1.793,,,,,,9.633,0.064,3.599,5.527,IsSpice4,designator1,0.000,tnet,0,FFFE,2in,10n,default_clock
5.640,1.731,ADR,designator1_fffe_3\designator1_fffe_3.csd,0,0,0,0.316,0.323,2.670,1.883,,,,,,9.615,0.061,3.034,5.759,IsSpice4,designator1,0.000,tnet,0,FFFE,3in,10n,default_clock
5.457,1.931,ADR,designator1_fffe_4\designator1_fffe_4.csd,0,0,0,0.306,0.311,2.755,1.980,,,,,,9.620,0.070,2.628,5.939,IsSpice4,designator1,0.000,tnet,0,FFFE,4in,10n,default_clock
5.287,2.096,ADR,designator1_fffe_5\designator1_fffe_5.csd,0,0,0,0.306,0.309,2.799,2.001,,,,,,9.611,0.085,2.434,6.002,IsSpice4,designator1,0.000,tnet,0,FFFE,5in,10n,default_clock
5.155,2.224,ADR,designator1_fffe_6\designator1_fffe_6.csd,0,0,0,0.300,0.320,2.808,2.024,,,,,,9.627,0.063,2.415,6.037,IsSpice4,designator1,0.000,tnet,0,FFFE,6in,10n,default_clock
