<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Full transaction-method graph &mdash; Coreblocks documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="https://unpkg.com/mermaid@9.4.0/dist/mermaid.min.js"></script>
        <script>mermaid.initialize({startOnLoad:true});</script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Problem checklist" href="problem-checklist.html" />
    <link rel="prev" title="Reservation Station" href="shared-structs/rs.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> Coreblocks documentation
            <img src="_static/logo-banner.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="home.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="assumptions.html">List of assumptions made during development</a></li>
<li class="toctree-l1"><a class="reference internal" href="development-environment.html">Development environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="transactions.html">Documentation for Coreblocks transaction framework</a></li>
<li class="toctree-l1"><a class="reference internal" href="scheduler/overview.html">Scheduler overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/implementation/rs-impl.html">Proposition of Reservation Station implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/rs.html">Reservation Station</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Full transaction-method graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="problem-checklist.html">Problem checklist</a></li>
<li class="toctree-l1"><a class="reference internal" href="synthesis/synthesis.html">Core verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="components/icache.html">Instruction Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="miscellany/exceptions-summary.html">Summary of papers about interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="api.html">API</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Coreblocks documentation</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Full transaction-method graph</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/current-graph.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="full-transaction-method-graph">
<h1>Full transaction-method graph<a class="headerlink" href="#full-transaction-method-graph" title="Permalink to this heading">ÔÉÅ</a></h1>
<div style="overflow: scroll; white-space: nowrap">
<div style="width: 2000%; height: 2000%">
<div class="mermaid">
            flowchart TB
    subgraph TransactionModule[&quot;TransactionModule&quot;]
        subgraph CoreTestElaboratable[&quot;elaboratable CoreTestElaboratable&quot;]
            subgraph Core[&quot;core Core&quot;]
                Core_InitFreeRFFifo[&quot;InitFreeRFFifo&quot;]
                Core_DiscardBranchVerify[&quot;DiscardBranchVerify&quot;]
                subgraph WishboneMaster[&quot;wb_master_instr WishboneMaster&quot;]
                    WishboneMaster_WishboneMaster[&quot;WishboneMaster&quot;]
                    WishboneMaster_result[&quot;result&quot;]
                    WishboneMaster_request[&quot;request&quot;]
                    subgraph Forwarder[&quot;result Forwarder&quot;]
                        Forwarder_write[&quot;write&quot;]
                        Forwarder_read[&quot;read&quot;]
                    end
                end
                subgraph WishboneMaster1[&quot;wb_master_data WishboneMaster&quot;]
                    WishboneMaster1_WishboneMaster[&quot;WishboneMaster&quot;]
                    WishboneMaster1_result[&quot;result&quot;]
                    WishboneMaster1_request[&quot;request&quot;]
                    subgraph Forwarder1[&quot;result Forwarder&quot;]
                        Forwarder1_write[&quot;write&quot;]
                        Forwarder1_read[&quot;read&quot;]
                    end
                end
                subgraph WishboneMasterAdapter[&quot;bus_master_instr_adapter WishboneMasterAdapter&quot;]
                    WishboneMasterAdapter_get_read_response[&quot;get_read_response&quot;]
                    WishboneMasterAdapter_request_read[&quot;request_read&quot;]
                    subgraph Serializer[&quot;bus_serializer Serializer&quot;]
                        Serializer_Serializer[&quot;Serializer&quot;]
                        Serializer_Serializer1[&quot;Serializer&quot;]
                        subgraph BasicFifo[&quot;pending_requests BasicFifo&quot;]
                            BasicFifo_write[&quot;write&quot;]
                            BasicFifo_read[&quot;read&quot;]
                        end
                    end
                end
                subgraph WishboneMasterAdapter1[&quot;bus_master_data_adapter WishboneMasterAdapter&quot;]
                    WishboneMasterAdapter1_request_write[&quot;request_write&quot;]
                    WishboneMasterAdapter1_get_read_response[&quot;get_read_response&quot;]
                    WishboneMasterAdapter1_request_read[&quot;request_read&quot;]
                    WishboneMasterAdapter1_get_write_response[&quot;get_write_response&quot;]
                    subgraph Serializer1[&quot;bus_serializer Serializer&quot;]
                        Serializer1_Serializer[&quot;Serializer&quot;]
                        Serializer1_Serializer1[&quot;Serializer&quot;]
                        Serializer1_Serializer2[&quot;Serializer&quot;]
                        Serializer1_Serializer3[&quot;Serializer&quot;]
                        subgraph BasicFifo1[&quot;pending_requests BasicFifo&quot;]
                            BasicFifo1_write[&quot;write&quot;]
                            BasicFifo1_read[&quot;read&quot;]
                        end
                    end
                end
                subgraph CoreInstructionCounter[&quot;core_counter CoreInstructionCounter&quot;]
                    CoreInstructionCounter_decrement[&quot;decrement&quot;]
                    CoreInstructionCounter_increment[&quot;increment&quot;]
                end
                subgraph FIFO[&quot;fifo_fetch FIFO&quot;]
                    FIFO_read[&quot;read&quot;]
                    FIFO_write[&quot;write&quot;]
                end
                subgraph MethodMap[&quot;core_counter_increment_discard_map MethodMap&quot;]
                    MethodMap_method[&quot;method&quot;]
                end
                subgraph MethodProduct[&quot;fetch_continue MethodProduct&quot;]
                    MethodProduct_method[&quot;method&quot;]
                end
                subgraph BasicFifo2[&quot;free_rf_fifo BasicFifo&quot;]
                    BasicFifo2_write[&quot;write&quot;]
                    BasicFifo2_read[&quot;read&quot;]
                end
                subgraph SimpleCommonBusCacheRefiller[&quot;icache_refiller SimpleCommonBusCacheRefiller&quot;]
                    SimpleCommonBusCacheRefiller_start_refill[&quot;start_refill&quot;]
                    SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller[&quot;SimpleCommonBusCacheRefiller&quot;]
                    SimpleCommonBusCacheRefiller_accept_refill[&quot;accept_refill&quot;]
                    SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1[&quot;SimpleCommonBusCacheRefiller&quot;]
                    subgraph Forwarder2[&quot;resp_fwd Forwarder&quot;]
                        Forwarder2_write[&quot;write&quot;]
                        Forwarder2_read[&quot;read&quot;]
                    end
                end
                subgraph ICache[&quot;icache ICache&quot;]
                    ICache_accept_res[&quot;accept_res&quot;]
                    ICache_flush[&quot;flush&quot;]
                    ICache_ICache[&quot;ICache&quot;]
                    ICache_MemRead[&quot;MemRead&quot;]
                    ICache_issue_req[&quot;issue_req&quot;]
                    ICache_ICache1[&quot;ICache&quot;]
                    subgraph HwCounter[&quot;perf_loads HwCounter&quot;]
                        HwCounter__incr[&quot;_incr&quot;]
                    end
                    subgraph HwCounter1[&quot;perf_hits HwCounter&quot;]
                        HwCounter1__incr[&quot;_incr&quot;]
                    end
                    subgraph HwCounter2[&quot;perf_misses HwCounter&quot;]
                        HwCounter2__incr[&quot;_incr&quot;]
                    end
                    subgraph HwCounter3[&quot;perf_errors HwCounter&quot;]
                        HwCounter3__incr[&quot;_incr&quot;]
                    end
                    subgraph HwCounter4[&quot;perf_flushes HwCounter&quot;]
                        HwCounter4__incr[&quot;_incr&quot;]
                    end
                    subgraph FIFOLatencyMeasurer[&quot;req_latency FIFOLatencyMeasurer&quot;]
                        FIFOLatencyMeasurer__start[&quot;_start&quot;]
                        FIFOLatencyMeasurer__stop[&quot;_stop&quot;]
                        subgraph HwExpHistogram[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram__add[&quot;_add&quot;]
                        end
                        subgraph FIFO1[&quot;fifo FIFO&quot;]
                            FIFO1_write[&quot;write&quot;]
                            FIFO1_read[&quot;read&quot;]
                        end
                    end
                    subgraph ArgumentsToResultsZipper[&quot;req_zipper ArgumentsToResultsZipper&quot;]
                        ArgumentsToResultsZipper_peek_arg[&quot;peek_arg&quot;]
                        ArgumentsToResultsZipper_write_args[&quot;write_args&quot;]
                        ArgumentsToResultsZipper_write_results[&quot;write_results&quot;]
                        ArgumentsToResultsZipper_read[&quot;read&quot;]
                        subgraph BasicFifo3[&quot;fifo BasicFifo&quot;]
                            BasicFifo3_write[&quot;write&quot;]
                            BasicFifo3_read[&quot;read&quot;]
                            BasicFifo3_peek[&quot;peek&quot;]
                        end
                        subgraph Forwarder3[&quot;forwarder Forwarder&quot;]
                            Forwarder3_read[&quot;read&quot;]
                            Forwarder3_write[&quot;write&quot;]
                        end
                    end
                end
                subgraph FRAT[&quot;FRAT FRAT&quot;]
                    FRAT_rename[&quot;rename&quot;]
                end
                subgraph RRAT[&quot;RRAT RRAT&quot;]
                    RRAT_peek[&quot;peek&quot;]
                    RRAT_commit[&quot;commit&quot;]
                end
                subgraph RegisterFile[&quot;RF RegisterFile&quot;]
                    RegisterFile_perf[&quot;perf&quot;]
                    RegisterFile_read2[&quot;read2&quot;]
                    RegisterFile_free[&quot;free&quot;]
                    RegisterFile_read1[&quot;read1&quot;]
                    RegisterFile_write[&quot;write&quot;]
                    subgraph TaggedLatencyMeasurer[&quot;perf_rf_valid_time TaggedLatencyMeasurer&quot;]
                        TaggedLatencyMeasurer__stop[&quot;_stop&quot;]
                        TaggedLatencyMeasurer__start[&quot;_start&quot;]
                        subgraph HwExpHistogram1[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram1__add[&quot;_add&quot;]
                        end
                        subgraph AsyncMemoryBank[&quot;slots AsyncMemoryBank&quot;]
                            AsyncMemoryBank_write[&quot;write&quot;]
                            AsyncMemoryBank_read[&quot;read&quot;]
                        end
                    end
                    subgraph HwExpHistogram2[&quot;perf_num_valid HwExpHistogram&quot;]
                        HwExpHistogram2__add[&quot;_add&quot;]
                    end
                end
                subgraph ReorderBuffer[&quot;ROB ReorderBuffer&quot;]
                    ReorderBuffer_put[&quot;put&quot;]
                    ReorderBuffer_mark_done[&quot;mark_done&quot;]
                    ReorderBuffer_peek[&quot;peek&quot;]
                    ReorderBuffer_perf[&quot;perf&quot;]
                    ReorderBuffer_retire[&quot;retire&quot;]
                    ReorderBuffer_get_indices[&quot;get_indices&quot;]
                    subgraph FIFOLatencyMeasurer1[&quot;perf_rob_wait_time FIFOLatencyMeasurer&quot;]
                        FIFOLatencyMeasurer1__stop[&quot;_stop&quot;]
                        FIFOLatencyMeasurer1__start[&quot;_start&quot;]
                        subgraph HwExpHistogram3[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram3__add[&quot;_add&quot;]
                        end
                        subgraph FIFO2[&quot;fifo FIFO&quot;]
                            FIFO2_read[&quot;read&quot;]
                            FIFO2_write[&quot;write&quot;]
                        end
                    end
                    subgraph HwExpHistogram4[&quot;perf_rob_size HwExpHistogram&quot;]
                        HwExpHistogram4__add[&quot;_add&quot;]
                    end
                end
                subgraph Fetch[&quot;fetch Fetch&quot;]
                    Fetch_Fetch[&quot;Fetch&quot;]
                    Fetch_stall_exception[&quot;stall_exception&quot;]
                    Fetch_Fetch1[&quot;Fetch&quot;]
                    Fetch_resume[&quot;resume&quot;]
                    subgraph BasicFifo4[&quot;fetch_target_queue BasicFifo&quot;]
                        BasicFifo4_read[&quot;read&quot;]
                        BasicFifo4_write[&quot;write&quot;]
                    end
                end
                subgraph ExceptionCauseRegister[&quot;exception_cause_register ExceptionCauseRegister&quot;]
                    ExceptionCauseRegister_get[&quot;get&quot;]
                    ExceptionCauseRegister_clear[&quot;clear&quot;]
                    ExceptionCauseRegister_report[&quot;report&quot;]
                    subgraph BasicFifo5[&quot;fu_report_fifo BasicFifo&quot;]
                        BasicFifo5_write[&quot;write&quot;]
                        BasicFifo5_read[&quot;read&quot;]
                    end
                    subgraph ConnectTrans[&quot;report_connector ConnectTrans&quot;]
                        ConnectTrans_ConnectTrans[&quot;ConnectTrans&quot;]
                    end
                end
                subgraph FuncBlocksUnifier[&quot;func_blocks_unifier FuncBlocksUnifier&quot;]
                    subgraph Collector[&quot;result_collector Collector&quot;]
                        Collector_method[&quot;method&quot;]
                        subgraph Forwarder4[&quot;forwarder Forwarder&quot;]
                            Forwarder4_read[&quot;read&quot;]
                            Forwarder4_write[&quot;write&quot;]
                        end
                        subgraph ManyToOneConnectTrans[&quot;connect ManyToOneConnectTrans&quot;]
                            subgraph ConnectTrans1[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                ConnectTrans1_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans2[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                ConnectTrans2_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans3[&quot;ManyToOneConnectTrans_input_2 ConnectTrans&quot;]
                                ConnectTrans3_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                    end
                    subgraph MethodProduct1[&quot;update_combiner MethodProduct&quot;]
                        MethodProduct1_method[&quot;method&quot;]
                    end
                    subgraph RSFuncBlock[&quot;rs_block_0 RSFuncBlock&quot;]
                        RSFuncBlock_insert[&quot;insert&quot;]
                        RSFuncBlock_select[&quot;select&quot;]
                        RSFuncBlock_get_result[&quot;get_result&quot;]
                        RSFuncBlock_update[&quot;update&quot;]
                        subgraph RS[&quot;rs RS&quot;]
                            RS_insert[&quot;insert&quot;]
                            RS_RS[&quot;RS&quot;]
                            RS_update[&quot;update&quot;]
                            RS_perf[&quot;perf&quot;]
                            RS_RS1[&quot;RS&quot;]
                            RS_select[&quot;select&quot;]
                            RS_RS2[&quot;RS&quot;]
                            RS_take[&quot;take&quot;]
                            RS_RS3[&quot;RS&quot;]
                            RS_RS4[&quot;RS&quot;]
                            subgraph TaggedLatencyMeasurer1[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer1__stop[&quot;_stop&quot;]
                                TaggedLatencyMeasurer1__start[&quot;_start&quot;]
                                subgraph HwExpHistogram5[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram5__add[&quot;_add&quot;]
                                end
                                subgraph AsyncMemoryBank1[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank1_write[&quot;write&quot;]
                                    AsyncMemoryBank1_read[&quot;read&quot;]
                                end
                            end
                            subgraph HwExpHistogram6[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram6__add[&quot;_add&quot;]
                            end
                        end
                        subgraph AluFuncUnit[&quot;func_unit_0 AluFuncUnit&quot;]
                            AluFuncUnit_issue[&quot;issue&quot;]
                            AluFuncUnit_accept[&quot;accept&quot;]
                            subgraph TaggedCounter[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter__incr[&quot;_incr&quot;]
                            end
                            subgraph FIFO3[&quot;fifo FIFO&quot;]
                                FIFO3_read[&quot;read&quot;]
                                FIFO3_write[&quot;write&quot;]
                            end
                        end
                        subgraph WakeupSelect[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph ShiftFuncUnit[&quot;func_unit_1 ShiftFuncUnit&quot;]
                            ShiftFuncUnit_accept[&quot;accept&quot;]
                            ShiftFuncUnit_issue[&quot;issue&quot;]
                            subgraph FIFO4[&quot;fifo FIFO&quot;]
                                FIFO4_write[&quot;write&quot;]
                                FIFO4_read[&quot;read&quot;]
                            end
                        end
                        subgraph WakeupSelect1[&quot;wakeup_select_1 WakeupSelect&quot;]
                            WakeupSelect1_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph JumpBranchFuncUnit[&quot;func_unit_2 JumpBranchFuncUnit&quot;]
                            JumpBranchFuncUnit_accept[&quot;accept&quot;]
                            JumpBranchFuncUnit_issue[&quot;issue&quot;]
                            subgraph FIFO5[&quot;fifo_branch_resolved FIFO&quot;]
                                FIFO5_read[&quot;read&quot;]
                                FIFO5_write[&quot;write&quot;]
                            end
                            subgraph TaggedCounter1[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter1__incr[&quot;_incr&quot;]
                            end
                            subgraph HwCounter5[&quot;perf_misaligned HwCounter&quot;]
                                HwCounter5__incr[&quot;_incr&quot;]
                            end
                            subgraph FIFO6[&quot;fifo_res FIFO&quot;]
                                FIFO6_write[&quot;write&quot;]
                                FIFO6_read[&quot;read&quot;]
                            end
                        end
                        subgraph WakeupSelect2[&quot;wakeup_select_2 WakeupSelect&quot;]
                            WakeupSelect2_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph ExceptionFuncUnit[&quot;func_unit_3 ExceptionFuncUnit&quot;]
                            ExceptionFuncUnit_issue[&quot;issue&quot;]
                            ExceptionFuncUnit_accept[&quot;accept&quot;]
                            subgraph FIFO7[&quot;fifo FIFO&quot;]
                                FIFO7_read[&quot;read&quot;]
                                FIFO7_write[&quot;write&quot;]
                            end
                        end
                        subgraph WakeupSelect3[&quot;wakeup_select_3 WakeupSelect&quot;]
                            WakeupSelect3_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph PrivilegedFuncUnit[&quot;func_unit_4 PrivilegedFuncUnit&quot;]
                            PrivilegedFuncUnit_precommit_cond1[&quot;precommit_cond1&quot;]
                            PrivilegedFuncUnit_issue[&quot;issue&quot;]
                            PrivilegedFuncUnit_accept[&quot;accept&quot;]
                            PrivilegedFuncUnit_precommit_cond2[&quot;precommit_cond2&quot;]
                            PrivilegedFuncUnit_precommit[&quot;precommit&quot;]
                            PrivilegedFuncUnit_precommit_cond0[&quot;precommit_cond0&quot;]
                            subgraph BasicFifo6[&quot;fetch_resume_fifo BasicFifo&quot;]
                                BasicFifo6_write[&quot;write&quot;]
                                BasicFifo6_read[&quot;read&quot;]
                            end
                            subgraph TaggedCounter2[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter2__incr[&quot;_incr&quot;]
                            end
                        end
                        subgraph WakeupSelect4[&quot;wakeup_select_4 WakeupSelect&quot;]
                            WakeupSelect4_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Collector1[&quot;collector Collector&quot;]
                            Collector1_method[&quot;method&quot;]
                            subgraph Forwarder5[&quot;forwarder Forwarder&quot;]
                                Forwarder5_write[&quot;write&quot;]
                                Forwarder5_read[&quot;read&quot;]
                            end
                            subgraph ManyToOneConnectTrans1[&quot;connect ManyToOneConnectTrans&quot;]
                                subgraph ConnectTrans4[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                    ConnectTrans4_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans5[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                    ConnectTrans5_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans6[&quot;ManyToOneConnectTrans_input_2 ConnectTrans&quot;]
                                    ConnectTrans6_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans7[&quot;ManyToOneConnectTrans_input_3 ConnectTrans&quot;]
                                    ConnectTrans7_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans8[&quot;ManyToOneConnectTrans_input_4 ConnectTrans&quot;]
                                    ConnectTrans8_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph RSFuncBlock1[&quot;rs_block_1 RSFuncBlock&quot;]
                        RSFuncBlock1_select[&quot;select&quot;]
                        RSFuncBlock1_update[&quot;update&quot;]
                        RSFuncBlock1_get_result[&quot;get_result&quot;]
                        RSFuncBlock1_insert[&quot;insert&quot;]
                        subgraph FifoRS[&quot;rs FifoRS&quot;]
                            FifoRS_perf[&quot;perf&quot;]
                            FifoRS_FifoRS[&quot;FifoRS&quot;]
                            FifoRS_take[&quot;take&quot;]
                            FifoRS_select[&quot;select&quot;]
                            FifoRS_insert[&quot;insert&quot;]
                            FifoRS_update[&quot;update&quot;]
                            subgraph TaggedLatencyMeasurer2[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer2__start[&quot;_start&quot;]
                                TaggedLatencyMeasurer2__stop[&quot;_stop&quot;]
                                subgraph HwExpHistogram7[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram7__add[&quot;_add&quot;]
                                end
                                subgraph AsyncMemoryBank2[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank2_write[&quot;write&quot;]
                                    AsyncMemoryBank2_read[&quot;read&quot;]
                                end
                            end
                            subgraph HwExpHistogram8[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram8__add[&quot;_add&quot;]
                            end
                        end
                        subgraph LSUDummy[&quot;func_unit_0 LSUDummy&quot;]
                            LSUDummy_issue[&quot;issue&quot;]
                            LSUDummy_LSUDummy[&quot;LSUDummy&quot;]
                            LSUDummy_LSUDummy1[&quot;LSUDummy&quot;]
                            LSUDummy_accept_cond0[&quot;accept_cond0&quot;]
                            LSUDummy_precommit[&quot;precommit&quot;]
                            LSUDummy_accept[&quot;accept&quot;]
                            LSUDummy_accept_cond1[&quot;accept_cond1&quot;]
                            subgraph LSURequester[&quot;requester LSURequester&quot;]
                                LSURequester_accept[&quot;accept&quot;]
                                LSURequester_issue[&quot;issue&quot;]
                                LSURequester_issue_cond2[&quot;issue_cond2&quot;]
                                LSURequester_accept_cond1[&quot;accept_cond1&quot;]
                                LSURequester_issue_cond1[&quot;issue_cond1&quot;]
                                LSURequester_accept_cond0[&quot;accept_cond0&quot;]
                                LSURequester_issue_cond0[&quot;issue_cond0&quot;]
                            end
                            subgraph Forwarder6[&quot;requests Forwarder&quot;]
                                Forwarder6_read[&quot;read&quot;]
                                Forwarder6_write[&quot;write&quot;]
                            end
                            subgraph FIFO8[&quot;results_noop FIFO&quot;]
                                FIFO8_read[&quot;read&quot;]
                                FIFO8_write[&quot;write&quot;]
                            end
                            subgraph FIFO9[&quot;issued FIFO&quot;]
                                FIFO9_read[&quot;read&quot;]
                                FIFO9_write[&quot;write&quot;]
                            end
                            subgraph FIFO10[&quot;issued_noop FIFO&quot;]
                                FIFO10_read[&quot;read&quot;]
                                FIFO10_write[&quot;write&quot;]
                            end
                        end
                        subgraph WakeupSelect5[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect5_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Collector2[&quot;collector Collector&quot;]
                            Collector2_method[&quot;method&quot;]
                            subgraph Forwarder7[&quot;forwarder Forwarder&quot;]
                                Forwarder7_read[&quot;read&quot;]
                                Forwarder7_write[&quot;write&quot;]
                            end
                            subgraph ManyToOneConnectTrans2[&quot;connect ManyToOneConnectTrans&quot;]
                                subgraph ConnectTrans9[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                    ConnectTrans9_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph CSRUnit[&quot;rs_block_2 CSRUnit&quot;]
                        CSRUnit_update[&quot;update&quot;]
                        CSRUnit_CSRUnit[&quot;CSRUnit&quot;]
                        CSRUnit_select[&quot;select&quot;]
                        CSRUnit_get_result[&quot;get_result&quot;]
                        CSRUnit_precommit[&quot;precommit&quot;]
                        CSRUnit_fetch_resume[&quot;fetch_resume&quot;]
                        CSRUnit_insert[&quot;insert&quot;]
                    end
                    subgraph MethodTryProduct[&quot;InstructionPrecommitKey_unifier MethodTryProduct&quot;]
                        MethodTryProduct_MethodTryProduct[&quot;MethodTryProduct&quot;]
                        MethodTryProduct_MethodTryProduct1[&quot;MethodTryProduct&quot;]
                        MethodTryProduct_method[&quot;method&quot;]
                        MethodTryProduct_MethodTryProduct2[&quot;MethodTryProduct&quot;]
                    end
                    subgraph Collector3[&quot;FetchResumeKey_unifier Collector&quot;]
                        Collector3_method[&quot;method&quot;]
                        subgraph Forwarder8[&quot;forwarder Forwarder&quot;]
                            Forwarder8_read[&quot;read&quot;]
                            Forwarder8_write[&quot;write&quot;]
                        end
                        subgraph ManyToOneConnectTrans3[&quot;connect ManyToOneConnectTrans&quot;]
                            subgraph ConnectTrans10[&quot;ManyToOneConnectTrans_input_0 ConnectTrans&quot;]
                                ConnectTrans10_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans11[&quot;ManyToOneConnectTrans_input_1 ConnectTrans&quot;]
                                ConnectTrans11_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                    end
                end
                subgraph ResultAnnouncement[&quot;announcement ResultAnnouncement&quot;]
                    ResultAnnouncement_ResultAnnouncement[&quot;ResultAnnouncement&quot;]
                end
                subgraph InterruptController[&quot;interrupt_controller InterruptController&quot;]
                    InterruptController_entry[&quot;entry&quot;]
                    InterruptController_mret[&quot;mret&quot;]
                    InterruptController_report_interrupt[&quot;report_interrupt&quot;]
                end
                subgraph GenericCSRRegisters[&quot;csr_generic GenericCSRRegisters&quot;]
                    GenericCSRRegisters_GenericCSRRegisters[&quot;GenericCSRRegisters&quot;]
                    subgraph MachineModeCSRRegisters[&quot;m_mode MachineModeCSRRegisters&quot;]
                        subgraph CSRRegister[&quot;mcause CSRRegister&quot;]
                            CSRRegister__fu_read[&quot;_fu_read&quot;]
                            CSRRegister_write[&quot;write&quot;]
                            CSRRegister__fu_write[&quot;_fu_write&quot;]
                        end
                        subgraph CSRRegister1[&quot;mtvec CSRRegister&quot;]
                            CSRRegister1__fu_write[&quot;_fu_write&quot;]
                            CSRRegister1__fu_read[&quot;_fu_read&quot;]
                            CSRRegister1_read[&quot;read&quot;]
                        end
                        subgraph CSRRegister2[&quot;mepc CSRRegister&quot;]
                            CSRRegister2__fu_write[&quot;_fu_write&quot;]
                            CSRRegister2_read[&quot;read&quot;]
                            CSRRegister2_write[&quot;write&quot;]
                            CSRRegister2__fu_read[&quot;_fu_read&quot;]
                        end
                    end
                    subgraph DoubleCounterCSR[&quot;csr_cycle DoubleCounterCSR&quot;]
                        DoubleCounterCSR_increment[&quot;increment&quot;]
                        subgraph CSRRegister3[&quot;register_low CSRRegister&quot;]
                            CSRRegister3__fu_read[&quot;_fu_read&quot;]
                            CSRRegister3_read[&quot;read&quot;]
                            CSRRegister3_write[&quot;write&quot;]
                        end
                        subgraph CSRRegister4[&quot;register_high CSRRegister&quot;]
                            CSRRegister4__fu_read[&quot;_fu_read&quot;]
                            CSRRegister4_write[&quot;write&quot;]
                            CSRRegister4_read[&quot;read&quot;]
                        end
                    end
                    subgraph DoubleCounterCSR1[&quot;csr_time DoubleCounterCSR&quot;]
                        DoubleCounterCSR1_increment[&quot;increment&quot;]
                        subgraph CSRRegister5[&quot;register_low CSRRegister&quot;]
                            CSRRegister5__fu_read[&quot;_fu_read&quot;]
                            CSRRegister5_read[&quot;read&quot;]
                            CSRRegister5_write[&quot;write&quot;]
                        end
                        subgraph CSRRegister6[&quot;register_high CSRRegister&quot;]
                            CSRRegister6_write[&quot;write&quot;]
                            CSRRegister6_read[&quot;read&quot;]
                            CSRRegister6__fu_read[&quot;_fu_read&quot;]
                        end
                    end
                end
                subgraph FIFO11[&quot;fifo_decode FIFO&quot;]
                    FIFO11_write[&quot;write&quot;]
                    FIFO11_read[&quot;read&quot;]
                end
                subgraph DecodeStage[&quot;decode DecodeStage&quot;]
                    DecodeStage_DecodeStage[&quot;DecodeStage&quot;]
                    subgraph HwCounter6[&quot;perf_illegal_instr HwCounter&quot;]
                        HwCounter6__incr[&quot;_incr&quot;]
                    end
                end
                subgraph Scheduler[&quot;scheduler Scheduler&quot;]
                    subgraph FIFO12[&quot;alloc_rename_buf FIFO&quot;]
                        FIFO12_write[&quot;write&quot;]
                        FIFO12_read[&quot;read&quot;]
                    end
                    subgraph RegAllocation[&quot;reg_alloc RegAllocation&quot;]
                        RegAllocation_RegAllocation[&quot;RegAllocation&quot;]
                    end
                    subgraph FIFO13[&quot;rename_out_buf FIFO&quot;]
                        FIFO13_read[&quot;read&quot;]
                        FIFO13_write[&quot;write&quot;]
                    end
                    subgraph Renaming[&quot;renaming Renaming&quot;]
                        Renaming_Renaming[&quot;Renaming&quot;]
                    end
                    subgraph FIFO14[&quot;reg_alloc_out_buf FIFO&quot;]
                        FIFO14_write[&quot;write&quot;]
                        FIFO14_read[&quot;read&quot;]
                    end
                    subgraph ROBAllocation[&quot;rob_alloc ROBAllocation&quot;]
                        ROBAllocation_ROBAllocation[&quot;ROBAllocation&quot;]
                    end
                    subgraph FIFO15[&quot;rs_select_out_buf FIFO&quot;]
                        FIFO15_read[&quot;read&quot;]
                        FIFO15_write[&quot;write&quot;]
                    end
                    subgraph RSSelection[&quot;rs_selector RSSelection&quot;]
                        RSSelection_RSSelection[&quot;RSSelection&quot;]
                        RSSelection_RSSelection1[&quot;RSSelection&quot;]
                        RSSelection_RSSelection2[&quot;RSSelection&quot;]
                        RSSelection_RSSelection3[&quot;RSSelection&quot;]
                        subgraph Forwarder9[&quot;forwarder Forwarder&quot;]
                            Forwarder9_read[&quot;read&quot;]
                            Forwarder9_write[&quot;write&quot;]
                        end
                    end
                    subgraph RSInsertion[&quot;rs_insertion RSInsertion&quot;]
                        RSInsertion_RSInsertion[&quot;RSInsertion&quot;]
                    end
                end
                subgraph ConnectTrans12[&quot;fetch_resume_connector ConnectTrans&quot;]
                    ConnectTrans12_ConnectTrans[&quot;ConnectTrans&quot;]
                end
                subgraph Retirement[&quot;retirement Retirement&quot;]
                    Retirement_Retirement[&quot;Retirement&quot;]
                    Retirement_Retirement1[&quot;Retirement&quot;]
                    Retirement_Retirement2[&quot;Retirement&quot;]
                    Retirement_core_state[&quot;core_state&quot;]
                    Retirement_Retirement3[&quot;Retirement&quot;]
                    Retirement_Retirement_cond0[&quot;Retirement_cond0&quot;]
                    Retirement_Retirement4[&quot;Retirement&quot;]
                    Retirement_Retirement_cond1[&quot;Retirement_cond1&quot;]
                    subgraph DoubleCounterCSR2[&quot;instret_csr DoubleCounterCSR&quot;]
                        DoubleCounterCSR2_increment[&quot;increment&quot;]
                        subgraph CSRRegister7[&quot;register_low CSRRegister&quot;]
                            CSRRegister7_read[&quot;read&quot;]
                            CSRRegister7__fu_read[&quot;_fu_read&quot;]
                            CSRRegister7_write[&quot;write&quot;]
                        end
                        subgraph CSRRegister8[&quot;register_high CSRRegister&quot;]
                            CSRRegister8_read[&quot;read&quot;]
                            CSRRegister8__fu_read[&quot;_fu_read&quot;]
                            CSRRegister8_write[&quot;write&quot;]
                        end
                    end
                    subgraph HwCounter7[&quot;perf_instr_ret HwCounter&quot;]
                        HwCounter7__incr[&quot;_incr&quot;]
                    end
                end
            end
            subgraph TestbenchIO[&quot;io_in TestbenchIO&quot;]
                subgraph AdapterTrans[&quot;adapter AdapterTrans&quot;]
                    AdapterTrans_AdapterTrans_method[&quot;AdapterTrans_method&quot;]
                end
            end
            subgraph TestbenchIO1[&quot;interrupt TestbenchIO&quot;]
                subgraph AdapterTrans1[&quot;adapter AdapterTrans&quot;]
                    AdapterTrans1_AdapterTrans_report_interrupt[&quot;AdapterTrans_report_interrupt&quot;]
                end
            end
        end
        subgraph TransactionManager[&quot;transactionManager TransactionManager&quot;]
            TransactionManager_ConnectTrans_accept_cond0_accept_cond0[&quot;ConnectTrans_accept_cond0_accept_cond0&quot;]
            TransactionManager_precommit_cond0_MethodTryProduct[&quot;precommit_cond0_MethodTryProduct&quot;]
            TransactionManager_accept_cond1_ConnectTrans[&quot;accept_cond1_ConnectTrans&quot;]
            TransactionManager_accept_cond0_ConnectTrans_accept_cond1[&quot;accept_cond0_ConnectTrans_accept_cond1&quot;]
            TransactionManager_issue_cond1_LSUDummy[&quot;issue_cond1_LSUDummy&quot;]
            TransactionManager_Retirement_Retirement_cond0[&quot;Retirement_Retirement_cond0&quot;]
            TransactionManager_issue_cond2_LSUDummy[&quot;issue_cond2_LSUDummy&quot;]
            TransactionManager_MethodTryProduct_precommit_cond1[&quot;MethodTryProduct_precommit_cond1&quot;]
            TransactionManager_precommit_cond2_MethodTryProduct[&quot;precommit_cond2_MethodTryProduct&quot;]
            TransactionManager_Retirement_Retirement_cond1[&quot;Retirement_Retirement_cond1&quot;]
            TransactionManager_issue_cond0_LSUDummy[&quot;issue_cond0_LSUDummy&quot;]
        end
    end
Core_InitFreeRFFifo --&gt; BasicFifo2_write
Retirement_Retirement --&gt; BasicFifo2_write
TransactionManager_Retirement_Retirement_cond0 --&gt; BasicFifo2_write
TransactionManager_Retirement_Retirement_cond1 --&gt; BasicFifo2_write
FIFO5_read --&gt; Core_DiscardBranchVerify
WishboneMaster_WishboneMaster --&gt; Forwarder_write
WishboneMaster1_WishboneMaster --&gt; Forwarder1_write
RegisterFile_perf --&gt; HwExpHistogram2__add
ReorderBuffer_perf --&gt; HwExpHistogram4__add
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; WishboneMasterAdapter_request_read
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; Serializer_Serializer
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; BasicFifo_write
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; WishboneMaster_request
WishboneMasterAdapter_get_read_response --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
Serializer_Serializer1 --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
BasicFifo_read --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
WishboneMaster_result --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
Forwarder_read --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --&gt; Forwarder2_write
ICache_ICache &lt;--&gt; HwCounter4__incr
ArgumentsToResultsZipper_peek_arg --&gt; ICache_MemRead
BasicFifo3_peek --&gt; ICache_MemRead
ICache_MemRead &lt;--&gt; HwCounter1__incr
ICache_MemRead --&gt; ArgumentsToResultsZipper_write_results
ICache_MemRead --&gt; Forwarder3_write
ICache_MemRead &lt;--&gt; HwCounter2__incr
ICache_MemRead --&gt; SimpleCommonBusCacheRefiller_start_refill
SimpleCommonBusCacheRefiller_accept_refill --&gt; ICache_ICache1
Forwarder2_read --&gt; ICache_ICache1
ICache_ICache1 &lt;--&gt; HwCounter3__incr
Fetch_Fetch1 --&gt; ICache_issue_req
Fetch_Fetch1 &lt;--&gt; HwCounter__incr
Fetch_Fetch1 &lt;--&gt; FIFOLatencyMeasurer__start
Fetch_Fetch1 --&gt; FIFO1_write
Fetch_Fetch1 --&gt; ArgumentsToResultsZipper_write_args
Fetch_Fetch1 --&gt; BasicFifo3_write
Fetch_Fetch1 --&gt; BasicFifo4_write
BasicFifo4_read --&gt; Fetch_Fetch
ICache_accept_res --&gt; Fetch_Fetch
Fetch_Fetch &lt;--&gt; FIFOLatencyMeasurer__stop
FIFO1_read --&gt; Fetch_Fetch
Fetch_Fetch --&gt; HwExpHistogram__add
ArgumentsToResultsZipper_read --&gt; Fetch_Fetch
BasicFifo3_read --&gt; Fetch_Fetch
Forwarder3_read --&gt; Fetch_Fetch
Fetch_Fetch --&gt; MethodProduct_method
AdapterTrans_AdapterTrans_method --&gt; MethodProduct_method
Fetch_Fetch --&gt; FIFO_write
AdapterTrans_AdapterTrans_method --&gt; FIFO_write
Fetch_Fetch --&gt; MethodMap_method
AdapterTrans_AdapterTrans_method --&gt; MethodMap_method
Fetch_Fetch &lt;--&gt; CoreInstructionCounter_increment
AdapterTrans_AdapterTrans_method &lt;--&gt; CoreInstructionCounter_increment
FIFO_read --&gt; DecodeStage_DecodeStage
DecodeStage_DecodeStage &lt;--&gt; HwCounter6__incr
DecodeStage_DecodeStage --&gt; FIFO11_write
FIFO11_read --&gt; RegAllocation_RegAllocation
BasicFifo2_read --&gt; RegAllocation_RegAllocation
RegAllocation_RegAllocation --&gt; FIFO12_write
FIFO12_read --&gt; Renaming_Renaming
Renaming_Renaming --&gt; FRAT_rename
Retirement_Retirement --&gt; FRAT_rename
TransactionManager_Retirement_Retirement_cond1 --&gt; FRAT_rename
Renaming_Renaming --&gt; FIFO13_write
FIFO13_read --&gt; ROBAllocation_ROBAllocation
ROBAllocation_ROBAllocation --&gt; ReorderBuffer_put
ROBAllocation_ROBAllocation &lt;--&gt; FIFOLatencyMeasurer1__start
ROBAllocation_ROBAllocation --&gt; FIFO2_write
ROBAllocation_ROBAllocation --&gt; FIFO14_write
FIFO14_read --&gt; RSSelection_RSSelection2
RSSelection_RSSelection2 --&gt; Forwarder9_write
Forwarder9_read --&gt; RSSelection_RSSelection
Forwarder9_read --&gt; RSSelection_RSSelection3
Forwarder9_read --&gt; RSSelection_RSSelection1
RSFuncBlock_select --&gt; RSSelection_RSSelection
RS_select --&gt; RSSelection_RSSelection
RSSelection_RSSelection --&gt; FIFO15_write
RSSelection_RSSelection3 --&gt; FIFO15_write
RSSelection_RSSelection1 --&gt; FIFO15_write
RSFuncBlock1_select --&gt; RSSelection_RSSelection3
FifoRS_select --&gt; RSSelection_RSSelection3
RSSelection_RSSelection1 &lt;--&gt; CSRUnit_select
FIFO15_read --&gt; RSInsertion_RSInsertion
RegisterFile_read1 --&gt; RSInsertion_RSInsertion
RegisterFile_read2 --&gt; RSInsertion_RSInsertion
Retirement_core_state --&gt; RSInsertion_RSInsertion
RSInsertion_RSInsertion --&gt; RSFuncBlock_insert
RSInsertion_RSInsertion --&gt; RS_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer1__start
RSInsertion_RSInsertion --&gt; AsyncMemoryBank1_write
RSInsertion_RSInsertion --&gt; RSFuncBlock1_insert
RSInsertion_RSInsertion --&gt; FifoRS_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer2__start
RSInsertion_RSInsertion --&gt; AsyncMemoryBank2_write
RSInsertion_RSInsertion --&gt; CSRUnit_insert
BasicFifo5_read --&gt; ConnectTrans_ConnectTrans
ConnectTrans_ConnectTrans --&gt; ExceptionCauseRegister_report
ReorderBuffer_get_indices --&gt; ConnectTrans_ConnectTrans
ConnectTrans_ConnectTrans &lt;--&gt; Fetch_stall_exception
Collector3_method --&gt; ConnectTrans12_ConnectTrans
Forwarder8_read --&gt; ConnectTrans12_ConnectTrans
ConnectTrans12_ConnectTrans --&gt; Fetch_resume
Retirement_Retirement4 --&gt; Fetch_resume
Collector_method --&gt; ResultAnnouncement_ResultAnnouncement
Forwarder4_read --&gt; ResultAnnouncement_ResultAnnouncement
ResultAnnouncement_ResultAnnouncement --&gt; ReorderBuffer_mark_done
ResultAnnouncement_ResultAnnouncement --&gt; RegisterFile_write
ResultAnnouncement_ResultAnnouncement --&gt; TaggedLatencyMeasurer__start
ResultAnnouncement_ResultAnnouncement --&gt; AsyncMemoryBank_write
ResultAnnouncement_ResultAnnouncement --&gt; MethodProduct1_method
ResultAnnouncement_ResultAnnouncement --&gt; RSFuncBlock_update
ResultAnnouncement_ResultAnnouncement --&gt; RS_update
ResultAnnouncement_ResultAnnouncement --&gt; RSFuncBlock1_update
ResultAnnouncement_ResultAnnouncement --&gt; FifoRS_update
ResultAnnouncement_ResultAnnouncement --&gt; CSRUnit_update
RS_perf --&gt; HwExpHistogram6__add
RS_RS1 --&gt; WakeupSelect_WakeupSelect
RS_take --&gt; WakeupSelect_WakeupSelect
RS_take --&gt; WakeupSelect1_WakeupSelect
RS_take --&gt; WakeupSelect2_WakeupSelect
RS_take --&gt; WakeupSelect3_WakeupSelect
RS_take --&gt; WakeupSelect4_WakeupSelect
WakeupSelect_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect1_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect2_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect3_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
WakeupSelect4_WakeupSelect --&gt; TaggedLatencyMeasurer1__stop
AsyncMemoryBank1_read --&gt; WakeupSelect_WakeupSelect
AsyncMemoryBank1_read --&gt; WakeupSelect1_WakeupSelect
AsyncMemoryBank1_read --&gt; WakeupSelect2_WakeupSelect
AsyncMemoryBank1_read --&gt; WakeupSelect3_WakeupSelect
AsyncMemoryBank1_read --&gt; WakeupSelect4_WakeupSelect
WakeupSelect_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect1_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect2_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect3_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect4_WakeupSelect --&gt; HwExpHistogram5__add
WakeupSelect_WakeupSelect --&gt; AluFuncUnit_issue
WakeupSelect_WakeupSelect --&gt; TaggedCounter__incr
WakeupSelect_WakeupSelect --&gt; FIFO3_write
RS_RS --&gt; WakeupSelect1_WakeupSelect
WakeupSelect1_WakeupSelect --&gt; ShiftFuncUnit_issue
WakeupSelect1_WakeupSelect --&gt; FIFO4_write
RS_RS3 --&gt; WakeupSelect2_WakeupSelect
WakeupSelect2_WakeupSelect --&gt; JumpBranchFuncUnit_issue
WakeupSelect2_WakeupSelect --&gt; TaggedCounter1__incr
WakeupSelect2_WakeupSelect &lt;--&gt; HwCounter5__incr
WakeupSelect2_WakeupSelect --&gt; BasicFifo5_write
WakeupSelect3_WakeupSelect --&gt; BasicFifo5_write
ConnectTrans8_ConnectTrans --&gt; BasicFifo5_write
ConnectTrans3_ConnectTrans --&gt; BasicFifo5_write
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 --&gt; BasicFifo5_write
TransactionManager_accept_cond1_ConnectTrans --&gt; BasicFifo5_write
TransactionManager_ConnectTrans_accept_cond0_accept_cond0 --&gt; BasicFifo5_write
WakeupSelect2_WakeupSelect --&gt; FIFO6_write
WakeupSelect2_WakeupSelect --&gt; FIFO5_write
RS_RS2 --&gt; WakeupSelect3_WakeupSelect
WakeupSelect3_WakeupSelect --&gt; ExceptionFuncUnit_issue
WakeupSelect3_WakeupSelect --&gt; FIFO7_write
RS_RS4 --&gt; WakeupSelect4_WakeupSelect
WakeupSelect4_WakeupSelect --&gt; PrivilegedFuncUnit_issue
ConnectTrans4_ConnectTrans --&gt; Forwarder5_write
ConnectTrans5_ConnectTrans --&gt; Forwarder5_write
ConnectTrans6_ConnectTrans --&gt; Forwarder5_write
ConnectTrans7_ConnectTrans --&gt; Forwarder5_write
ConnectTrans8_ConnectTrans --&gt; Forwarder5_write
AluFuncUnit_accept --&gt; ConnectTrans4_ConnectTrans
FIFO3_read --&gt; ConnectTrans4_ConnectTrans
ShiftFuncUnit_accept --&gt; ConnectTrans5_ConnectTrans
FIFO4_read --&gt; ConnectTrans5_ConnectTrans
JumpBranchFuncUnit_accept --&gt; ConnectTrans6_ConnectTrans
FIFO6_read --&gt; ConnectTrans6_ConnectTrans
ExceptionFuncUnit_accept --&gt; ConnectTrans7_ConnectTrans
FIFO7_read --&gt; ConnectTrans7_ConnectTrans
PrivilegedFuncUnit_accept --&gt; ConnectTrans8_ConnectTrans
CSRRegister2_read --&gt; ConnectTrans8_ConnectTrans
ConnectTrans8_ConnectTrans --&gt; BasicFifo6_write
FifoRS_perf --&gt; HwExpHistogram8__add
Forwarder6_read --&gt; LSUDummy_LSUDummy1
Forwarder6_read --&gt; TransactionManager_issue_cond1_LSUDummy
Forwarder6_read --&gt; TransactionManager_issue_cond2_LSUDummy
Forwarder6_read --&gt; TransactionManager_issue_cond0_LSUDummy
LSUDummy_LSUDummy1 --&gt; FIFO8_write
WakeupSelect5_WakeupSelect --&gt; FIFO8_write
TransactionManager_issue_cond1_LSUDummy --&gt; FIFO8_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO8_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO8_write
LSUDummy_LSUDummy1 --&gt; FIFO10_write
WakeupSelect5_WakeupSelect --&gt; FIFO10_write
TransactionManager_issue_cond1_LSUDummy --&gt; FIFO10_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO10_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO10_write
FifoRS_FifoRS --&gt; WakeupSelect5_WakeupSelect
FifoRS_take --&gt; WakeupSelect5_WakeupSelect
WakeupSelect5_WakeupSelect --&gt; TaggedLatencyMeasurer2__stop
AsyncMemoryBank2_read --&gt; WakeupSelect5_WakeupSelect
WakeupSelect5_WakeupSelect --&gt; HwExpHistogram7__add
WakeupSelect5_WakeupSelect --&gt; LSUDummy_issue
WakeupSelect5_WakeupSelect --&gt; Forwarder6_write
CSRRegister__fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; CSRRegister__fu_write
CSRRegister1__fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; CSRRegister1__fu_write
CSRRegister2__fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; CSRRegister2__fu_write
CSRRegister3__fu_read --&gt; CSRUnit_CSRUnit
CSRRegister4__fu_read --&gt; CSRUnit_CSRUnit
CSRRegister5__fu_read --&gt; CSRUnit_CSRUnit
CSRRegister6__fu_read --&gt; CSRUnit_CSRUnit
CSRRegister7__fu_read --&gt; CSRUnit_CSRUnit
CSRRegister8__fu_read --&gt; CSRUnit_CSRUnit
ConnectTrans1_ConnectTrans --&gt; Forwarder4_write
ConnectTrans2_ConnectTrans --&gt; Forwarder4_write
ConnectTrans3_ConnectTrans --&gt; Forwarder4_write
RSFuncBlock_get_result --&gt; ConnectTrans1_ConnectTrans
Collector1_method --&gt; ConnectTrans1_ConnectTrans
Forwarder5_read --&gt; ConnectTrans1_ConnectTrans
RSFuncBlock1_get_result --&gt; ConnectTrans2_ConnectTrans
Collector2_method --&gt; ConnectTrans2_ConnectTrans
Forwarder7_read --&gt; ConnectTrans2_ConnectTrans
CSRUnit_get_result --&gt; ConnectTrans3_ConnectTrans
MethodTryProduct_MethodTryProduct --&gt; LSUDummy_precommit
MethodTryProduct_MethodTryProduct2 --&gt; CSRUnit_precommit
ConnectTrans10_ConnectTrans --&gt; Forwarder8_write
ConnectTrans11_ConnectTrans --&gt; Forwarder8_write
BasicFifo6_read --&gt; ConnectTrans10_ConnectTrans
CSRUnit_fetch_resume --&gt; ConnectTrans11_ConnectTrans
ReorderBuffer_peek --&gt; Retirement_Retirement3
ReorderBuffer_peek --&gt; Retirement_Retirement1
ReorderBuffer_peek --&gt; Retirement_Retirement
ReorderBuffer_peek --&gt; TransactionManager_Retirement_Retirement_cond0
ReorderBuffer_peek --&gt; TransactionManager_Retirement_Retirement_cond1
Retirement_Retirement3 --&gt; MethodTryProduct_method
ExceptionCauseRegister_get --&gt; Retirement_Retirement1
ExceptionCauseRegister_get --&gt; TransactionManager_Retirement_Retirement_cond0
ExceptionCauseRegister_get --&gt; TransactionManager_Retirement_Retirement_cond1
Retirement_Retirement &lt;--&gt; ReorderBuffer_retire
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; ReorderBuffer_retire
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; ReorderBuffer_retire
Retirement_Retirement &lt;--&gt; FIFOLatencyMeasurer1__stop
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; FIFOLatencyMeasurer1__stop
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; FIFOLatencyMeasurer1__stop
FIFO2_read --&gt; Retirement_Retirement
FIFO2_read --&gt; TransactionManager_Retirement_Retirement_cond0
FIFO2_read --&gt; TransactionManager_Retirement_Retirement_cond1
Retirement_Retirement --&gt; HwExpHistogram3__add
TransactionManager_Retirement_Retirement_cond0 --&gt; HwExpHistogram3__add
TransactionManager_Retirement_Retirement_cond1 --&gt; HwExpHistogram3__add
CoreInstructionCounter_decrement --&gt; Retirement_Retirement
CoreInstructionCounter_decrement --&gt; TransactionManager_Retirement_Retirement_cond0
CoreInstructionCounter_decrement --&gt; TransactionManager_Retirement_Retirement_cond1
RRAT_peek --&gt; Retirement_Retirement
RRAT_peek --&gt; TransactionManager_Retirement_Retirement_cond1
Retirement_Retirement --&gt; RegisterFile_free
TransactionManager_Retirement_Retirement_cond0 --&gt; RegisterFile_free
TransactionManager_Retirement_Retirement_cond1 --&gt; RegisterFile_free
Retirement_Retirement --&gt; TaggedLatencyMeasurer__stop
TransactionManager_Retirement_Retirement_cond0 --&gt; TaggedLatencyMeasurer__stop
TransactionManager_Retirement_Retirement_cond1 --&gt; TaggedLatencyMeasurer__stop
AsyncMemoryBank_read --&gt; Retirement_Retirement
AsyncMemoryBank_read --&gt; TransactionManager_Retirement_Retirement_cond0
AsyncMemoryBank_read --&gt; TransactionManager_Retirement_Retirement_cond1
Retirement_Retirement --&gt; HwExpHistogram1__add
TransactionManager_Retirement_Retirement_cond0 --&gt; HwExpHistogram1__add
TransactionManager_Retirement_Retirement_cond1 --&gt; HwExpHistogram1__add
CSRRegister1_read --&gt; Retirement_Retirement4
Retirement_Retirement4 &lt;--&gt; ExceptionCauseRegister_clear
GenericCSRRegisters_GenericCSRRegisters &lt;--&gt; DoubleCounterCSR_increment
CSRRegister3_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister3_write
CSRRegister4_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister4_write
GenericCSRRegisters_GenericCSRRegisters &lt;--&gt; DoubleCounterCSR1_increment
CSRRegister5_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister5_write
CSRRegister6_read --&gt; GenericCSRRegisters_GenericCSRRegisters
GenericCSRRegisters_GenericCSRRegisters --&gt; CSRRegister6_write
AdapterTrans1_AdapterTrans_report_interrupt &lt;--&gt; InterruptController_report_interrupt
TransactionManager_issue_cond1_LSUDummy &lt;--&gt; LSURequester_issue_cond1
TransactionManager_issue_cond1_LSUDummy --&gt; WishboneMasterAdapter1_request_read
TransactionManager_issue_cond1_LSUDummy --&gt; Serializer1_Serializer3
TransactionManager_issue_cond1_LSUDummy --&gt; BasicFifo1_write
TransactionManager_issue_cond0_LSUDummy --&gt; BasicFifo1_write
TransactionManager_issue_cond1_LSUDummy --&gt; WishboneMaster1_request
TransactionManager_issue_cond0_LSUDummy --&gt; WishboneMaster1_request
TransactionManager_issue_cond1_LSUDummy &lt;--&gt; LSUDummy_LSUDummy
TransactionManager_issue_cond2_LSUDummy &lt;--&gt; LSUDummy_LSUDummy
TransactionManager_issue_cond0_LSUDummy &lt;--&gt; LSUDummy_LSUDummy
TransactionManager_issue_cond1_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond2_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond0_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond1_LSUDummy --&gt; FIFO9_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO9_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO9_write
TransactionManager_precommit_cond0_MethodTryProduct &lt;--&gt; PrivilegedFuncUnit_precommit_cond0
TransactionManager_precommit_cond0_MethodTryProduct &lt;--&gt; MethodTryProduct_MethodTryProduct1
TransactionManager_MethodTryProduct_precommit_cond1 &lt;--&gt; MethodTryProduct_MethodTryProduct1
TransactionManager_precommit_cond2_MethodTryProduct &lt;--&gt; MethodTryProduct_MethodTryProduct1
TransactionManager_precommit_cond0_MethodTryProduct --&gt; PrivilegedFuncUnit_precommit
TransactionManager_MethodTryProduct_precommit_cond1 --&gt; PrivilegedFuncUnit_precommit
TransactionManager_precommit_cond2_MethodTryProduct --&gt; PrivilegedFuncUnit_precommit
TransactionManager_precommit_cond0_MethodTryProduct --&gt; TaggedCounter2__incr
TransactionManager_MethodTryProduct_precommit_cond1 --&gt; TaggedCounter2__incr
TransactionManager_precommit_cond2_MethodTryProduct --&gt; TaggedCounter2__incr
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; Retirement_Retirement2
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; Retirement_Retirement2
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister_write
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister_write
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister2_write
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister2_write
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; InterruptController_entry
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; InterruptController_entry
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond0 --&gt; RRAT_commit
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; DoubleCounterCSR2_increment
CSRRegister7_read --&gt; TransactionManager_Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister7_write
CSRRegister8_read --&gt; TransactionManager_Retirement_Retirement_cond0
TransactionManager_Retirement_Retirement_cond0 --&gt; CSRRegister8_write
TransactionManager_Retirement_Retirement_cond0 &lt;--&gt; HwCounter7__incr
TransactionManager_issue_cond2_LSUDummy &lt;--&gt; LSURequester_issue_cond2
TransactionManager_MethodTryProduct_precommit_cond1 &lt;--&gt; PrivilegedFuncUnit_precommit_cond1
TransactionManager_MethodTryProduct_precommit_cond1 &lt;--&gt; InterruptController_mret
TransactionManager_issue_cond0_LSUDummy &lt;--&gt; LSURequester_issue_cond0
TransactionManager_issue_cond0_LSUDummy --&gt; WishboneMasterAdapter1_request_write
TransactionManager_issue_cond0_LSUDummy --&gt; Serializer1_Serializer
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; Retirement_Retirement_cond1
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 &lt;--&gt; LSUDummy_accept_cond0
TransactionManager_ConnectTrans_accept_cond0_accept_cond0 &lt;--&gt; LSUDummy_accept_cond0
LSURequester_accept --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
LSURequester_accept --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
FIFO9_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
FIFO9_read --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 &lt;--&gt; ConnectTrans9_ConnectTrans
TransactionManager_accept_cond1_ConnectTrans &lt;--&gt; ConnectTrans9_ConnectTrans
TransactionManager_ConnectTrans_accept_cond0_accept_cond0 &lt;--&gt; ConnectTrans9_ConnectTrans
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 --&gt; Forwarder7_write
TransactionManager_accept_cond1_ConnectTrans --&gt; Forwarder7_write
TransactionManager_ConnectTrans_accept_cond0_accept_cond0 --&gt; Forwarder7_write
LSUDummy_accept --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
LSUDummy_accept --&gt; TransactionManager_accept_cond1_ConnectTrans
LSUDummy_accept --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
TransactionManager_accept_cond0_ConnectTrans_accept_cond1 &lt;--&gt; LSURequester_accept_cond1
WishboneMasterAdapter1_get_read_response --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
Serializer1_Serializer1 --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
BasicFifo1_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
BasicFifo1_read --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
WishboneMaster1_result --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
WishboneMaster1_result --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
Forwarder1_read --&gt; TransactionManager_accept_cond0_ConnectTrans_accept_cond1
Forwarder1_read --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
TransactionManager_precommit_cond2_MethodTryProduct &lt;--&gt; PrivilegedFuncUnit_precommit_cond2
TransactionManager_precommit_cond2_MethodTryProduct &lt;--&gt; ICache_flush
TransactionManager_accept_cond1_ConnectTrans &lt;--&gt; LSUDummy_accept_cond1
FIFO8_read --&gt; TransactionManager_accept_cond1_ConnectTrans
FIFO10_read --&gt; TransactionManager_accept_cond1_ConnectTrans
TransactionManager_ConnectTrans_accept_cond0_accept_cond0 &lt;--&gt; LSURequester_accept_cond0
WishboneMasterAdapter1_get_write_response --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
Serializer1_Serializer2 --&gt; TransactionManager_ConnectTrans_accept_cond0_accept_cond0
        </div></div>
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="shared-structs/rs.html" class="btn btn-neutral float-left" title="Reservation Station" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="problem-checklist.html" class="btn btn-neutral float-right" title="Problem checklist" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright Ku≈∫nia Rdzeni, 2024.
      <span class="lastupdated">Last updated on 22:24 2024-04-11.
      </span></p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>