,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/mgmt_core,mgmt_core,mgmt_core,0h54m30s,1.8275,19132.14774281806,38264.29548563612,-1,1517.87,34964,0,0,0,0,0,0,256,14,2,3342070,472754,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2525377239,34607,35505,3633,4531,0,0,0,34964,962,152,761,724,4021,1195,246,10887,4387,4051,75,1004,16958,79600,97562,20.0,50.0,50,2,4,50,1,50,153.18,0.52,0,sky130_fd_sc_hd,8,1
