<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r20273 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon	src/add-ons/kernel/drivers/graphics/radeon
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-March/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r20273%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/radeon%20src/add-ons/accelerants/radeon%0A%09src/add-ons/kernel/drivers/graphics/radeon&In-Reply-To=%3C200703010928.l219SRt7001999%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000973.html">
   <LINK REL="Next"  HREF="000978.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r20273 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon	src/add-ons/kernel/drivers/graphics/radeon</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r20273%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/radeon%20src/add-ons/accelerants/radeon%0A%09src/add-ons/kernel/drivers/graphics/radeon&In-Reply-To=%3C200703010928.l219SRt7001999%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r20273 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon	src/add-ons/kernel/drivers/graphics/radeon">axeld at mail.berlios.de
       </A><BR>
    <I>Thu Mar  1 10:28:27 CET 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="000973.html">[Haiku-commits] r20272 - in haiku/trunk:	headers/private/graphics/radeon	src/add-ons/kernel/drivers/graphics/radeon
</A></li>
        <LI>Next message: <A HREF="000978.html">[Haiku-commits] r20274 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon	src/add-ons/kernel/drivers/graphics/radeon
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#977">[ date ]</a>
              <a href="thread.html#977">[ thread ]</a>
              <a href="subject.html#977">[ subject ]</a>
              <a href="author.html#977">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2007-03-01 10:28:25 +0100 (Thu, 01 Mar 2007)
New Revision: 20273
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=20273&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=20273&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/graphics/radeon/radeon_interface.h
   haiku/trunk/headers/private/graphics/radeon/version.h
   haiku/trunk/src/add-ons/accelerants/radeon/Acceleration.c
   haiku/trunk/src/add-ons/accelerants/radeon/EngineManagment.c
   haiku/trunk/src/add-ons/accelerants/radeon/InitAccelerant.c
   haiku/trunk/src/add-ons/accelerants/radeon/driver_wrapper.c
   haiku/trunk/src/add-ons/accelerants/radeon/generic.h
   haiku/trunk/src/add-ons/accelerants/radeon/overlay.c
   haiku/trunk/src/add-ons/accelerants/radeon/palette.c
   haiku/trunk/src/add-ons/accelerants/radeon/radeon_accelerant.h
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/CP_setup.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/bios.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/detect.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/driver.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/init.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/mem_controller.c
   haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/radeon_driver.h
Log:
Patch by Euan Kirkhope:
* option for PIO engine instead of DMA (for dodgy X700s)
* misc RAM config changes inline with x.org codebase


Modified: haiku/trunk/headers/private/graphics/radeon/radeon_interface.h
===================================================================
--- haiku/trunk/headers/private/graphics/radeon/radeon_interface.h	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/headers/private/graphics/radeon/radeon_interface.h	2007-03-01 09:28:25 UTC (rev 20273)
@@ -20,7 +20,8 @@
 #include &quot;ddc.h&quot;
 
 // magic code for ioctls
-#define RADEON_PRIVATE_DATA_MAGIC	'TKRA'
+// changed from TKRA to TKR1 for RADEON_WAITFORFIFO ioctl
+#define RADEON_PRIVATE_DATA_MAGIC	'TKR1'
 
 #define MAX_RADEON_DEVICE_NAME_LENGTH MAXPATHLEN
 
@@ -35,6 +36,7 @@
 	RADEON_FREE_MEM,
 	
 	RADEON_WAITFORIDLE,
+	RADEON_WAITFORFIFO,
 	RADEON_RESETENGINE,
 	RADEON_VIPREAD,
 	RADEON_VIPWRITE,
@@ -396,6 +398,7 @@
 typedef struct {
 	// filled out by kernel
 	CP_info	cp;				// info concerning command processor
+	bool	acc_dma;			// prevent use of dma engine
 	
 	// set by accelerant
 	struct {
@@ -499,6 +502,12 @@
 	bool			keep_lock;	// keep lock after engine is idle
 } radeon_wait_for_idle;
 
+// wait for idle
+typedef struct {
+	uint32 			magic;
+	int				entries;	// keep lock after engine is idle
+} radeon_wait_for_fifo;
+
 // read VIP register
 typedef struct {
 	uint32 			magic;

Modified: haiku/trunk/headers/private/graphics/radeon/version.h
===================================================================
--- haiku/trunk/headers/private/graphics/radeon/version.h	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/headers/private/graphics/radeon/version.h	2007-03-01 09:28:25 UTC (rev 20273)
@@ -8,4 +8,4 @@
 */
 
 // current version
-#define RADEON_DRIVER_VERSION &quot;Version: 5.1.2.1&quot;
+#define RADEON_DRIVER_VERSION &quot;Version: 5.1.3.1&quot;

Modified: haiku/trunk/src/add-ons/accelerants/radeon/Acceleration.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/Acceleration.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/Acceleration.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -13,6 +13,7 @@
 #include &quot;generic.h&quot;
 #include &quot;3d_regs.h&quot;
 #include &quot;2d_regs.h&quot;
+#include &quot;radeon_regs.h&quot;
 #include &quot;mmio.h&quot;
 #include &quot;CP.h&quot;
 
@@ -21,7 +22,7 @@
 //	et - ignored
 //	list - list of rectangles
 //	count - number of rectangles
-void SCREEN_TO_SCREEN_BLIT(engine_token *et, blit_params *list, uint32 count) 
+void SCREEN_TO_SCREEN_BLIT_DMA(engine_token *et, blit_params *list, uint32 count) 
 {
 	virtual_card *vc = ai-&gt;vc;
 		
@@ -55,13 +56,63 @@
 	++ai-&gt;si-&gt;engine.count;
 }
 
+#define SRC_DSTCOLOR			0x00030000
+#define DP_SRC_RECT				0x00000200
 
+void SCREEN_TO_SCREEN_BLIT_PIO(engine_token *et, blit_params *list, uint32 count)
+{
+	int xdir;
+	int ydir;
+	virtual_card *vc = ai-&gt;vc;
+	
+	SHOW_FLOW0( 4, &quot;&quot; );
+	
+	Radeon_WaitForFifo ( ai , 1 );
+
+	// Setup for Screen to screen blit
+	OUTREG(ai-&gt;regs, RADEON_DP_GUI_MASTER_CNTL, (vc-&gt;datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT
+								 | RADEON_GMC_BRUSH_NONE
+								 | RADEON_GMC_SRC_DATATYPE_COLOR
+								 | RADEON_ROP3_S
+								 | RADEON_DP_SRC_SOURCE_MEMORY
+								 | RADEON_GMC_SRC_PITCH_OFFSET_CNTL));
+	
+   
+	for( ; count &gt; 0; --count, ++list ) {
+		
+		// make sure there is space in the FIFO for 4 register writes
+		Radeon_WaitForFifo ( ai , 4 );
+	
+		xdir = ((list-&gt;src_left &lt; list-&gt;dest_left) &amp;&amp; (list-&gt;src_top == list-&gt;dest_top)) ? -1 : 1;
+		ydir = (list-&gt;src_top &lt; list-&gt;dest_top) ? -1 : 1;
+
+		if (xdir &lt; 0) list-&gt;src_left += list-&gt;width , list-&gt;dest_left += list-&gt;width ;
+    	if (ydir &lt; 0) list-&gt;src_top += list-&gt;height , list-&gt;dest_top += list-&gt;height ;
+    
+		OUTREG(ai-&gt;regs, RADEON_DP_CNTL, ((xdir &gt;= 0 ? RADEON_DST_X_LEFT_TO_RIGHT : 0) 
+										| (ydir &gt;= 0 ? RADEON_DST_Y_TOP_TO_BOTTOM : 0)));
+ 		
+		// Tell the engine where the source data resides.
+		OUTREG( ai-&gt;regs, RADEON_SRC_Y_X, (list-&gt;src_top &lt;&lt; 16 ) | list-&gt;src_left);
+		OUTREG( ai-&gt;regs, RADEON_DST_Y_X, (list-&gt;dest_top &lt;&lt; 16 ) | list-&gt;dest_left);
+
+		// this is the blt initiator.
+		OUTREG( ai-&gt;regs, RADEON_DST_HEIGHT_WIDTH, ((list-&gt;height + 1) &lt;&lt; 16 ) | (list-&gt;width + 1));
+    
+	}
+		
+	++ai-&gt;si-&gt;engine.count;
+	et = et;
+
+}
+
+
 // fill rectangles on screen
 //	et - ignored
 //	colorIndex - fill colour
 //	list - list of rectangles
 //	count - number of rectangles
-void FILL_RECTANGLE(engine_token *et, uint32 colorIndex, 
+void FILL_RECTANGLE_DMA(engine_token *et, uint32 colorIndex, 
 	fill_rect_params *list, uint32 count) 
 {
 	virtual_card *vc = ai-&gt;vc;
@@ -98,11 +149,47 @@
 }
 
 
+// fill rectangles on screen
+//	et - ignored
+//	colorIndex - fill colour
+//	list - list of rectangles
+//	count - number of rectangles
+#define BRUSH_SOLIDCOLOR		0x00000d00
+
+void FILL_RECTANGLE_PIO(engine_token *et, uint32 colorIndex, fill_rect_params *list, uint32 count) 
+{
+	virtual_card *vc = ai-&gt;vc;
+			
+	SHOW_FLOW( 4, &quot;colorIndex&quot;, colorIndex);
+	
+	Radeon_WaitForFifo(ai, 3);
+    OUTREG(ai-&gt;regs, RADEON_DP_GUI_MASTER_CNTL, ((vc-&gt;datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT)
+									 | RADEON_GMC_BRUSH_SOLID_COLOR
+									 | RADEON_GMC_SRC_DATATYPE_COLOR
+									 | RADEON_ROP3_P));
+	// Set brush colour								 
+    OUTREG(ai-&gt;regs, RADEON_DP_BRUSH_FRGD_CLR,  colorIndex);
+    OUTREG(ai-&gt;regs, RADEON_DP_CNTL, (RADEON_DST_X_LEFT_TO_RIGHT | RADEON_DST_Y_TOP_TO_BOTTOM));
+
+	for( ; count &gt; 0; --count, ++list ) 
+	{
+		
+		Radeon_WaitForFifo(ai, 2);
+		OUTREG(ai-&gt;regs, RADEON_DST_Y_X,          (list-&gt;top &lt;&lt; 16) | list-&gt;left);
+		OUTREG(ai-&gt;regs, RADEON_DST_WIDTH_HEIGHT, ((list-&gt;right - list-&gt;left + 1) &lt;&lt; 16) | (list-&gt;bottom - list-&gt;top + 1));
+
+	}
+	++ai-&gt;si-&gt;engine.count;
+	et = et;
+}
+
+
+
 // invert rectangle on screen
 //	et - ignored
 //	list - list of rectangles
 //	count - number of rectangles
-void INVERT_RECTANGLE(engine_token *et, fill_rect_params *list, uint32 count) 
+void INVERT_RECTANGLE_DMA(engine_token *et, fill_rect_params *list, uint32 count) 
 {
 	virtual_card *vc = ai-&gt;vc;
 	
@@ -151,12 +238,41 @@
 	++ai-&gt;si-&gt;engine.count;
 }
 
+
+void INVERT_RECTANGLE_PIO(engine_token *et, fill_rect_params *list, uint32 count) 
+{
+	virtual_card *vc = ai-&gt;vc;
+	
+	SHOW_FLOW0( 4, &quot;&quot; );
+	
+	Radeon_WaitForFifo(ai, 3);
+    OUTREG(ai-&gt;regs, RADEON_DP_GUI_MASTER_CNTL, ((vc-&gt;datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT)
+									 | RADEON_GMC_BRUSH_NONE
+									 | RADEON_GMC_SRC_DATATYPE_COLOR
+									 | RADEON_ROP3_Dn
+									 | RADEON_DP_SRC_SOURCE_MEMORY));
+
+    OUTREG(ai-&gt;regs, RADEON_DP_CNTL, (RADEON_DST_X_LEFT_TO_RIGHT | RADEON_DST_Y_TOP_TO_BOTTOM));
+
+	for( ; count &gt; 0; --count, ++list ) 
+	{
+		
+		Radeon_WaitForFifo(ai, 2);
+		OUTREG(ai-&gt;regs, RADEON_DST_Y_X,          (list-&gt;top &lt;&lt; 16) | list-&gt;left);
+		OUTREG(ai-&gt;regs, RADEON_DST_WIDTH_HEIGHT, ((list-&gt;right - list-&gt;left + 1) &lt;&lt; 16) | (list-&gt;bottom - list-&gt;top + 1));
+	}
+		
+	++ai-&gt;si-&gt;engine.count;
+	et = et;
+	
+}
+
 // fill horizontal spans on screen
 //	et - ignored
 //	colorIndex - fill colour
 //	list - list of spans
 //	count - number of spans
-void FILL_SPAN(engine_token *et, uint32 colorIndex, uint16 *list, uint32 count) 
+void FILL_SPAN_DMA(engine_token *et, uint32 colorIndex, uint16 *list, uint32 count) 
 {
 	virtual_card *vc = ai-&gt;vc;
 	
@@ -196,72 +312,181 @@
 }
 
 
+// fill horizontal spans on screen
+//	et - ignored
+//	colorIndex - fill colour
+//	list - list of spans
+//	count - number of spans
+void FILL_SPAN_PIO(engine_token *et, uint32 colorIndex, uint16 *list, uint32 count) 
+{
+
+	virtual_card *vc = ai-&gt;vc;
+	//int offset = 0;
+	uint16 y, x, width;
+	
+	SHOW_FLOW0( 4, &quot;&quot; );
+	
+	Radeon_WaitForFifo( ai , 1);
+    OUTREG( ai-&gt;regs, RADEON_DP_GUI_MASTER_CNTL, 0
+									 | RADEON_GMC_BRUSH_SOLID_COLOR
+									 | (vc-&gt;datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT)
+									 | RADEON_GMC_SRC_DATATYPE_COLOR
+									 | RADEON_ROP3_P);
+	
+	if ( ai-&gt;si-&gt;asic &gt;= rt_rv200 ) {
+		Radeon_WaitForFifo( ai , 1);
+		OUTREG( ai-&gt;regs, RADEON_DST_LINE_PATCOUNT, 0x55 &lt;&lt; RADEON_BRES_CNTL_SHIFT);
+	}
+
+	Radeon_WaitForFifo( ai , 1);
+	OUTREG( ai-&gt;regs, RADEON_DP_BRUSH_FRGD_CLR,  colorIndex);	
+								   
+	for( ; count &gt; 0; --count ) {
+		
+		Radeon_WaitForFifo( ai , 2);
+		  			
+		y = *list++;
+		x = *list++;
+		width = *list++ - x + 1;
+
+	    OUTREG( ai-&gt;regs, RADEON_DST_LINE_START,           (y &lt;&lt; 16) | x);
+    	OUTREG( ai-&gt;regs, RADEON_DST_LINE_END,             ((y) &lt;&lt; 16) | (x + width));
+		
+	}
+		
+	++ai-&gt;si-&gt;engine.count;
+	et = et;
+}
+
+
+void SCREEN_TO_SCREEN_BLIT(engine_token *et, blit_params *list, uint32 count)
+{
+	if ( ai-&gt;si-&gt;acc_dma )
+		SCREEN_TO_SCREEN_BLIT_DMA(et,list,count);
+	else
+		SCREEN_TO_SCREEN_BLIT_PIO(et,list,count);
+}
+
+void FILL_RECTANGLE(engine_token *et, uint32 color, fill_rect_params *list, uint32 count)
+{
+	if ( ai-&gt;si-&gt;acc_dma )
+		FILL_RECTANGLE_DMA(et, color, list, count);
+	else
+		FILL_RECTANGLE_PIO(et, color, list, count);
+}
+
+void INVERT_RECTANGLE(engine_token *et, fill_rect_params *list, uint32 count)
+{
+	if ( ai-&gt;si-&gt;acc_dma )
+		INVERT_RECTANGLE_DMA(et, list, count);
+	else
+		INVERT_RECTANGLE_PIO(et, list, count);
+}
+
+void FILL_SPAN(engine_token *et, uint32 color, uint16 *list, uint32 count)
+{
+	if ( ai-&gt;si-&gt;acc_dma )
+		FILL_SPAN_DMA(et, color, list, count);
+	else
+		FILL_SPAN_PIO(et, color, list, count);
+
+}
+
+
 // prepare 2D acceleration
 void Radeon_Init2D( accelerator_info *ai )
 {
 	SHOW_FLOW0( 3, &quot;&quot; );
 
-	START_IB();
-	
 	// forget about 3D	
-	WRITE_IB_REG( RADEON_RB3D_CNTL, 0 );
-		
-	SUBMIT_IB();
+	if ( ai-&gt;si-&gt;acc_dma ) {
+		START_IB();
+		WRITE_IB_REG( RADEON_RB3D_CNTL, 0 );
+		SUBMIT_IB();
+	}
+	else {
+		OUTREG( ai-&gt;regs, RADEON_RB3D_CNTL, 0 );
+	}
 }
 
-
 // fill state buffer that sets 2D registers up for accelerated operations
 void Radeon_FillStateBuffer( accelerator_info *ai, uint32 datatype )
 {
 	virtual_card *vc = ai-&gt;vc;
 	uint32 pitch_offset;
-	uint32 *buffer, *buffer_start;
+	uint32 *buffer = NULL, *buffer_start = NULL;
 	
 	SHOW_FLOW0( 4, &quot;&quot; );
 
-	// make sure buffer is not used
-	Radeon_InvalidateStateBuffer( ai, vc-&gt;state_buffer_idx );
-	
-	buffer = buffer_start = Radeon_GetIndirectBufferPtr( ai, vc-&gt;state_buffer_idx );
-
 	// set offset of frame buffer and pitch
 	pitch_offset = 
 		((ai-&gt;si-&gt;memory[mt_local].virtual_addr_start + vc-&gt;fb_offset) &gt;&gt; 10) | 
 		((vc-&gt;pitch &gt;&gt; 6) &lt;&lt; 22);
-	WRITE_IB_REG( RADEON_DEFAULT_OFFSET, pitch_offset );
-	WRITE_IB_REG( RADEON_DST_PITCH_OFFSET, pitch_offset );
-	WRITE_IB_REG( RADEON_SRC_PITCH_OFFSET, pitch_offset );
+		
+	if ( ai-&gt;si-&gt;acc_dma ) {
+		// make sure buffer is not used
+		Radeon_InvalidateStateBuffer( ai, vc-&gt;state_buffer_idx );
+		buffer = buffer_start = Radeon_GetIndirectBufferPtr( ai, vc-&gt;state_buffer_idx );
 	
-	// no siccors	
-	WRITE_IB_REG( RADEON_DEFAULT_SC_BOTTOM_RIGHT, 
-		(RADEON_DEFAULT_SC_RIGHT_MAX | RADEON_DEFAULT_SC_BOTTOM_MAX));
+		WRITE_IB_REG( RADEON_DEFAULT_OFFSET, pitch_offset );
+		WRITE_IB_REG( RADEON_DST_PITCH_OFFSET, pitch_offset );
+		WRITE_IB_REG( RADEON_SRC_PITCH_OFFSET, pitch_offset );
+		// no sissors	
+		WRITE_IB_REG( RADEON_DEFAULT_SC_BOTTOM_RIGHT, 
+			(RADEON_DEFAULT_SC_RIGHT_MAX | RADEON_DEFAULT_SC_BOTTOM_MAX));
 
-	// setup general flags - perhaps this is not needed as all
-	// 2D commands contain this register
-	WRITE_IB_REG( RADEON_DP_GUI_MASTER_CNTL, 
-		(datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT)
-		| RADEON_GMC_CLR_CMP_CNTL_DIS
+		// general fluff
+		WRITE_IB_REG( RADEON_DP_GUI_MASTER_CNTL, 
+			(datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT)
+			| RADEON_GMC_CLR_CMP_CNTL_DIS
+			
+			| RADEON_GMC_BRUSH_SOLID_COLOR 
+			| RADEON_GMC_SRC_DATATYPE_COLOR
+			
+			| RADEON_ROP3_P
+			| RADEON_DP_SRC_SOURCE_MEMORY
+			| RADEON_GMC_WR_MSK_DIS );
 		
-		| RADEON_GMC_BRUSH_SOLID_COLOR 
-		| RADEON_GMC_SRC_DATATYPE_COLOR
-		
-		| RADEON_ROP3_P
-		| RADEON_DP_SRC_SOURCE_MEMORY
-		| RADEON_GMC_WR_MSK_DIS );
-	    
+		// most of this init is probably not necessary
+		// as we neither draw lines nor use brushes
+		WRITE_IB_REG( RADEON_DP_BRUSH_FRGD_CLR, 0xffffffff);
+		WRITE_IB_REG( RADEON_DP_BRUSH_BKGD_CLR, 0x00000000);
+		WRITE_IB_REG( RADEON_DP_SRC_FRGD_CLR,   0xffffffff);
+		WRITE_IB_REG( RADEON_DP_SRC_BKGD_CLR,   0x00000000);
+		WRITE_IB_REG( RADEON_DP_WRITE_MASK,     0xffffffff);
 	
-	// most of this init is probably not nessacary
-	// as we neither draw lines nor use brushes
-	WRITE_IB_REG( RADEON_DST_LINE_START,    0);
-	WRITE_IB_REG( RADEON_DST_LINE_END,      0);
-	WRITE_IB_REG( RADEON_DP_BRUSH_FRGD_CLR, 0xffffffff);
-	WRITE_IB_REG( RADEON_DP_BRUSH_BKGD_CLR, 0x00000000);
-	WRITE_IB_REG( RADEON_DP_SRC_FRGD_CLR,   0xffffffff);
-	WRITE_IB_REG( RADEON_DP_SRC_BKGD_CLR,   0x00000000);
-	WRITE_IB_REG( RADEON_DP_WRITE_MASK,     0xffffffff);
+		// this is required
+		vc-&gt;state_buffer_size = buffer - buffer_start;
 
+	} else {
+		Radeon_WaitForFifo( ai, 10 );
+		OUTREG( ai-&gt;regs, RADEON_DEFAULT_OFFSET, pitch_offset );
+		OUTREG( ai-&gt;regs, RADEON_DST_PITCH_OFFSET, pitch_offset );
+		OUTREG( ai-&gt;regs, RADEON_SRC_PITCH_OFFSET, pitch_offset );
+		// no sissors	
+		OUTREG( ai-&gt;regs, RADEON_DEFAULT_SC_BOTTOM_RIGHT, (RADEON_DEFAULT_SC_RIGHT_MAX
+		    | RADEON_DEFAULT_SC_BOTTOM_MAX));
+		// general fluff
+		OUTREG( ai-&gt;regs, RADEON_DP_GUI_MASTER_CNTL, 
+			(datatype &lt;&lt; RADEON_GMC_DST_DATATYPE_SHIFT)
+			| RADEON_GMC_CLR_CMP_CNTL_DIS
+			
+			| RADEON_GMC_BRUSH_SOLID_COLOR 
+			| RADEON_GMC_SRC_DATATYPE_COLOR
+			
+			| RADEON_ROP3_P
+			| RADEON_DP_SRC_SOURCE_MEMORY
+			| RADEON_GMC_WR_MSK_DIS );
+		
+		// most of this init is probably not necessary
+		// as we neither draw lines nor use brushes
+		OUTREG( ai-&gt;regs, RADEON_DP_BRUSH_FRGD_CLR, 0xffffffff);
+		OUTREG( ai-&gt;regs, RADEON_DP_BRUSH_BKGD_CLR, 0x00000000);
+		OUTREG( ai-&gt;regs, RADEON_DP_SRC_FRGD_CLR,   0xffffffff);
+		OUTREG( ai-&gt;regs, RADEON_DP_SRC_BKGD_CLR,   0x00000000);
+		OUTREG( ai-&gt;regs, RADEON_DP_WRITE_MASK,     0xffffffff);
 
-	vc-&gt;state_buffer_size = buffer - buffer_start;
+	}
 	
 	ai-&gt;si-&gt;active_vc = vc-&gt;id;
 }

Modified: haiku/trunk/src/add-ons/accelerants/radeon/EngineManagment.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/EngineManagment.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/EngineManagment.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -65,21 +65,30 @@
 	if( ai-&gt;si-&gt;engine.count == ai-&gt;si-&gt;engine.written )
 		return;
 
-	START_IB();
-
-	// flush pending data
-	WRITE_IB_REG( RADEON_RB2D_DSTCACHE_CTLSTAT, RADEON_RB2D_DC_FLUSH_ALL );
+	if( ai-&gt;si-&gt;acc_dma ) {
+		START_IB();
 	
-	// make sure commands are finished
-	WRITE_IB_REG( RADEON_WAIT_UNTIL, RADEON_WAIT_2D_IDLECLEAN |
-		RADEON_WAIT_3D_IDLECLEAN | RADEON_WAIT_HOST_IDLECLEAN );
+		// flush pending data
+		WRITE_IB_REG( RADEON_RB2D_DSTCACHE_CTLSTAT, RADEON_RB2D_DC_FLUSH_ALL );
 		
-	// write scratch register
-	WRITE_IB_REG( RADEON_SCRATCH_REG0, ai-&gt;si-&gt;engine.count );
-	
-	ai-&gt;si-&gt;engine.written = ai-&gt;si-&gt;engine.count;
-	
-	SUBMIT_IB();
+		// make sure commands are finished
+		WRITE_IB_REG( RADEON_WAIT_UNTIL, RADEON_WAIT_2D_IDLECLEAN |
+			RADEON_WAIT_3D_IDLECLEAN | RADEON_WAIT_HOST_IDLECLEAN );
+			
+		// write scratch register
+		WRITE_IB_REG( RADEON_SCRATCH_REG0, ai-&gt;si-&gt;engine.count );
+		
+		ai-&gt;si-&gt;engine.written = ai-&gt;si-&gt;engine.count;
+		
+		SUBMIT_IB();
+	} else {
+		Radeon_WaitForFifo( ai, 2 );
+		OUTREG( ai-&gt;regs, RADEON_RB2D_DSTCACHE_CTLSTAT, RADEON_RB2D_DC_FLUSH_ALL);
+		OUTREG( ai-&gt;regs, RADEON_WAIT_UNTIL, RADEON_WAIT_2D_IDLECLEAN |
+		   RADEON_WAIT_3D_IDLECLEAN |
+		   RADEON_WAIT_HOST_IDLECLEAN);
+		ai-&gt;si-&gt;engine.written = ai-&gt;si-&gt;engine.count;
+	}
 }
 
 // public function: acquire engine for future use
@@ -178,6 +187,13 @@
 	
 	SHOW_FLOW0( 4, &quot;&quot; );
 	
+	if ( !ai-&gt;si-&gt;acc_dma )
+	{
+		Radeon_WaitForFifo( ai, 64 );
+		Radeon_WaitForIdle( ai, false );
+		return B_OK;
+	}
+	
 	start_time = system_time();
 
 	while( 1 ) {

Modified: haiku/trunk/src/add-ons/accelerants/radeon/InitAccelerant.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/InitAccelerant.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/InitAccelerant.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -111,7 +111,8 @@
 static void uninit_common( void )
 {
 	if( !ai-&gt;accelerant_is_clone ) {
-		Radeon_FreeVirtualCardStateBuffer( ai );
+		if ( ai-&gt;si-&gt;acc_dma ) 
+			Radeon_FreeVirtualCardStateBuffer( ai );
 
 		// the last accelerant should must wait for the card to become quite,
 		// else some nasty command could lunger in some FIFO
@@ -200,7 +201,8 @@
 	// mark engine as having no state
 	//si-&gt;cp.active_state_buffer = -1;
 	
-	Radeon_AllocateVirtualCardStateBuffer( ai );
+	if ( ai-&gt;si-&gt;acc_dma )
+		Radeon_AllocateVirtualCardStateBuffer( ai );
 
 	// everything else is initialized upon set_display_mode
 	return B_OK;

Modified: haiku/trunk/src/add-ons/accelerants/radeon/driver_wrapper.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/driver_wrapper.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/driver_wrapper.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -23,7 +23,28 @@
 	return ioctl( ai-&gt;fd, RADEON_WAITFORIDLE, &amp;wfi, sizeof( wfi ));
 }
 
+// wait until &quot;entries&quot; FIFO entries are empty
+// lock must be hold
+status_t Radeon_WaitForFifo( accelerator_info *ai, int entries )
+{
+	while( 1 ) {
+		bigtime_t start_time = system_time();
+	
+		do {
+			int slots = INREG( ai-&gt;regs, RADEON_RBBM_STATUS ) &amp; RADEON_RBBM_FIFOCNT_MASK;
+			
+			if ( slots &gt;= entries ) 
+				return B_OK;
 
+			snooze( 1 );
+		} while( system_time() - start_time &lt; 1000000 );
+			
+		Radeon_ResetEngine( ai );
+	}
+	
+	return B_ERROR;
+}
+
 void Radeon_ResetEngine( accelerator_info *ai )
 {
 	radeon_no_arg na;

Modified: haiku/trunk/src/add-ons/accelerants/radeon/generic.h
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/generic.h	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/generic.h	2007-03-01 09:28:25 UTC (rev 20273)
@@ -49,6 +49,18 @@
 
 void FILL_SPAN(engine_token *et, uint32 color, uint16 *list, uint32 count);
 
+void SCREEN_TO_SCREEN_BLIT_DMA(engine_token *et, blit_params *list, uint32 count);
+void FILL_RECTANGLE_DMA(engine_token *et, uint32 color, fill_rect_params *list, uint32 count);
+void INVERT_RECTANGLE_DMA(engine_token *et, fill_rect_params *list, uint32 count);
+
+void FILL_SPAN_DMA(engine_token *et, uint32 color, uint16 *list, uint32 count);
+
+void SCREEN_TO_SCREEN_BLIT_PIO(engine_token *et, blit_params *list, uint32 count);
+void FILL_RECTANGLE_PIO(engine_token *et, uint32 color, fill_rect_params *list, uint32 count);
+void INVERT_RECTANGLE_PIO(engine_token *et, fill_rect_params *list, uint32 count);
+
+void FILL_SPAN_PIO(engine_token *et, uint32 color, uint16 *list, uint32 count);
+
 uint32 OVERLAY_COUNT(const display_mode *dm);
 const uint32 *OVERLAY_SUPPORTED_SPACES(const display_mode *dm);
 uint32 OVERLAY_SUPPORTED_FEATURES(uint32 a_color_space);

Modified: haiku/trunk/src/add-ons/accelerants/radeon/overlay.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/overlay.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/overlay.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -973,17 +973,27 @@
 	shared_info *si = ai-&gt;si;
 	uint32 offset;
 	
-	START_IB();
-
-	offset = si-&gt;pending_overlay.on-&gt;mem_offset + si-&gt;active_overlay.rel_offset;
+	if ( ai-&gt;si-&gt;acc_dma )
+	{
+		START_IB();
 	
-	WRITE_IB_REG( RADEON_OV0_VID_BUF0_BASE_ADRS, offset);
-	
-	si-&gt;overlay_mgr.auto_flip_reg ^= RADEON_OV0_SOFT_EOF_TOGGLE;
-	WRITE_IB_REG( RADEON_OV0_AUTO_FLIP_CNTRL, si-&gt;overlay_mgr.auto_flip_reg );
-	
-	SUBMIT_IB();
-	
+		offset = si-&gt;pending_overlay.on-&gt;mem_offset + si-&gt;active_overlay.rel_offset;
+		
+		WRITE_IB_REG( RADEON_OV0_VID_BUF0_BASE_ADRS, offset);
+		
+		si-&gt;overlay_mgr.auto_flip_reg ^= RADEON_OV0_SOFT_EOF_TOGGLE;
+		WRITE_IB_REG( RADEON_OV0_AUTO_FLIP_CNTRL, si-&gt;overlay_mgr.auto_flip_reg );
+		
+		SUBMIT_IB();
+	} else {
+		Radeon_WaitForFifo( ai, 2 );
+		offset = si-&gt;pending_overlay.on-&gt;mem_offset + si-&gt;active_overlay.rel_offset;
+		
+		OUTREG( ai-&gt;regs, RADEON_OV0_VID_BUF0_BASE_ADRS, offset);
+		
+		si-&gt;overlay_mgr.auto_flip_reg ^= RADEON_OV0_SOFT_EOF_TOGGLE;
+		OUTREG( ai-&gt;regs, RADEON_OV0_AUTO_FLIP_CNTRL, si-&gt;overlay_mgr.auto_flip_reg );
+	}	
 	ai-&gt;si-&gt;active_overlay.on = ai-&gt;si-&gt;pending_overlay.on;
 #endif
 }

Modified: haiku/trunk/src/add-ons/accelerants/radeon/palette.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/palette.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/palette.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -13,33 +13,41 @@
 
 #include &quot;GlobalData.h&quot;
 #include &quot;dac_regs.h&quot;
+#include &quot;mmio.h&quot;
 #include &quot;CP.h&quot;
 #include &quot;generic.h&quot;
 
-// Radeon's DACs share same public registers, this function
-// selects the DAC you'll talk to
-#define selectPalette( crtc_idx ) \
-	WRITE_IB_REG( RADEON_DAC_CNTL2, \
-		(crtc_idx == 0 ? 0 : RADEON_DAC2_PALETTE_ACC_CTL) | \
-		(ai-&gt;si-&gt;dac_cntl2 &amp; ~RADEON_DAC2_PALETTE_ACC_CTL) );
-
-
 // set standard colour palette (needed for non-palette modes)
 void Radeon_InitPalette( 
 	accelerator_info *ai, int crtc_idx )
 {
 	int i;
 	
-	START_IB();
-	
-	selectPalette( crtc_idx );
-	
-	WRITE_IB_REG( RADEON_PALETTE_INDEX, 0 );
-	
-	for( i = 0; i &lt; 256; ++i )
-		WRITE_IB_REG( RADEON_PALETTE_DATA, (i &lt;&lt; 16) | (i &lt;&lt; 8) | i );
+	if ( ai-&gt;si-&gt;acc_dma ) {
+		START_IB();
 		
-	SUBMIT_IB();
+		WRITE_IB_REG( RADEON_DAC_CNTL2,
+			(crtc_idx == 0 ? 0 : RADEON_DAC2_PALETTE_ACC_CTL) |
+			(ai-&gt;si-&gt;dac_cntl2 &amp; ~RADEON_DAC2_PALETTE_ACC_CTL) );
+		
+		WRITE_IB_REG( RADEON_PALETTE_INDEX, 0 );
+		
+		for( i = 0; i &lt; 256; ++i )
+			WRITE_IB_REG( RADEON_PALETTE_DATA, (i &lt;&lt; 16) | (i &lt;&lt; 8) | i );
+			
+		SUBMIT_IB();
+	} else {
+		Radeon_WaitForFifo ( ai , 1 );
+		OUTREG( ai-&gt;regs, RADEON_DAC_CNTL2,
+			(crtc_idx == 0 ? 0 : RADEON_DAC2_PALETTE_ACC_CTL) |
+			(ai-&gt;si-&gt;dac_cntl2 &amp; ~RADEON_DAC2_PALETTE_ACC_CTL) );
+
+		OUTREG( ai-&gt;regs, RADEON_PALETTE_INDEX, 0 );
+		for( i = 0; i &lt; 256; ++i ) {
+			Radeon_WaitForFifo ( ai , 1 );  // TODO FIXME good god this is gonna be slow...
+			OUTREG( ai-&gt;regs, RADEON_PALETTE_DATA, (i &lt;&lt; 16) | (i &lt;&lt; 8) | i );
+		}
+	}
 }
 
 static void setPalette( 
@@ -75,17 +83,35 @@
 {
 	uint i;
 	
-	START_IB();
-	
-	selectPalette( crtc_idx );
-	
-	WRITE_IB_REG( RADEON_PALETTE_INDEX, first );
-	
-	for( i = 0; i &lt; count; ++i, color_data += 3 )
-		WRITE_IB_REG( RADEON_PALETTE_DATA, 
-			((uint32)color_data[0] &lt;&lt; 16) | 
-			((uint32)color_data[1] &lt;&lt; 8) | 
-			 color_data[2] );
-			 
-	SUBMIT_IB();
+	if ( ai-&gt;si-&gt;acc_dma ) {
+		START_IB();
+		
+		WRITE_IB_REG( RADEON_DAC_CNTL2,
+			(crtc_idx == 0 ? 0 : RADEON_DAC2_PALETTE_ACC_CTL) |
+			(ai-&gt;si-&gt;dac_cntl2 &amp; ~RADEON_DAC2_PALETTE_ACC_CTL) );
+		
+		WRITE_IB_REG( RADEON_PALETTE_INDEX, first );
+		
+		for( i = 0; i &lt; count; ++i, color_data += 3 )
+			WRITE_IB_REG( RADEON_PALETTE_DATA, 
+				((uint32)color_data[0] &lt;&lt; 16) | 
+				((uint32)color_data[1] &lt;&lt; 8) | 
+				 color_data[2] );
+				 
+		SUBMIT_IB();
+	} else {
+		Radeon_WaitForFifo ( ai , 1 );
+		OUTREG( ai-&gt;regs, RADEON_DAC_CNTL2,
+			(crtc_idx == 0 ? 0 : RADEON_DAC2_PALETTE_ACC_CTL) |
+			(ai-&gt;si-&gt;dac_cntl2 &amp; ~RADEON_DAC2_PALETTE_ACC_CTL) );
+
+		OUTREG( ai-&gt;regs, RADEON_PALETTE_INDEX, first );
+		for( i = 0; i &lt; count; ++i, color_data += 3 ) {
+			Radeon_WaitForFifo ( ai , 1 );  // TODO FIXME good god this is gonna be slow...
+			OUTREG( ai-&gt;regs, RADEON_PALETTE_DATA, 
+				((uint32)color_data[0] &lt;&lt; 16) | 
+				((uint32)color_data[1] &lt;&lt; 8) | 
+				 color_data[2] );
+		}
+	}
 }

Modified: haiku/trunk/src/add-ons/accelerants/radeon/radeon_accelerant.h
===================================================================
--- haiku/trunk/src/add-ons/accelerants/radeon/radeon_accelerant.h	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/accelerants/radeon/radeon_accelerant.h	2007-03-01 09:28:25 UTC (rev 20273)
@@ -115,6 +115,7 @@
 
 // driver_wrapper.c
 status_t Radeon_WaitForIdle( accelerator_info *ai, bool keep_lock );
+status_t Radeon_WaitForFifo( accelerator_info *ai, int entries );
 void Radeon_ResetEngine( accelerator_info *ai );
 
 status_t Radeon_VIPRead( accelerator_info *ai, uint channel, uint address, uint32 *data );

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/CP_setup.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/CP_setup.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/CP_setup.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -227,71 +227,54 @@
     host_path_cntl = INREG( regs, RADEON_HOST_PATH_CNTL );
 	rbbm_soft_reset = INREG( regs, RADEON_RBBM_SOFT_RESET );
 
-	switch( di-&gt;asic ) {
-	case rt_r300:
-		OUTREG( regs, RADEON_RBBM_SOFT_RESET, (rbbm_soft_reset |
+	OUTREG( regs, RADEON_RBBM_SOFT_RESET, (rbbm_soft_reset |
 			RADEON_SOFT_RESET_CP |
 			RADEON_SOFT_RESET_HI |
-			RADEON_SOFT_RESET_E2 |
-			RADEON_SOFT_RESET_AIC ));
-		INREG( regs, RADEON_RBBM_SOFT_RESET);
-		OUTREG( regs, RADEON_RBBM_SOFT_RESET, 0);
-		// this bit has no description
-		OUTREGP( regs, RADEON_RB2D_DSTCACHE_MODE, (1 &lt;&lt; 17), ~0 );
-
-		break;
-	default:
-		OUTREG( regs, RADEON_RBBM_SOFT_RESET, rbbm_soft_reset |
-			RADEON_SOFT_RESET_CP |
-			RADEON_SOFT_RESET_HI |
 			RADEON_SOFT_RESET_SE |
 			RADEON_SOFT_RESET_RE |
 			RADEON_SOFT_RESET_PP |
 			RADEON_SOFT_RESET_E2 |
-			RADEON_SOFT_RESET_RB |
-			RADEON_SOFT_RESET_AIC );
-		INREG( regs, RADEON_RBBM_SOFT_RESET );
-		OUTREG( regs, RADEON_RBBM_SOFT_RESET, rbbm_soft_reset &amp;
-			~( RADEON_SOFT_RESET_CP |
-			RADEON_SOFT_RESET_HI |
-			RADEON_SOFT_RESET_SE |
-			RADEON_SOFT_RESET_RE |
-			RADEON_SOFT_RESET_PP |
-			RADEON_SOFT_RESET_E2 |
-			RADEON_SOFT_RESET_RB |
-			RADEON_SOFT_RESET_AIC ) );
-		INREG( regs, RADEON_RBBM_SOFT_RESET );
-	}
-
+			RADEON_SOFT_RESET_RB ) );
+	INREG( regs, RADEON_RBBM_SOFT_RESET);
+	OUTREG( regs, RADEON_RBBM_SOFT_RESET, rbbm_soft_reset &amp;
+		~( RADEON_SOFT_RESET_CP |
+		   RADEON_SOFT_RESET_HI |
+		   RADEON_SOFT_RESET_SE |
+		   RADEON_SOFT_RESET_RE |
+		   RADEON_SOFT_RESET_PP |
+		   RADEON_SOFT_RESET_E2 |
+		   RADEON_SOFT_RESET_RB ) );
+	INREG( regs, RADEON_RBBM_SOFT_RESET);
+	
     OUTREG( regs, RADEON_HOST_PATH_CNTL, host_path_cntl | RADEON_HDP_SOFT_RESET );
     INREG( regs, RADEON_HOST_PATH_CNTL );
     OUTREG( regs, RADEON_HOST_PATH_CNTL, host_path_cntl );
 
-	// restore regs
-	OUTREG( regs, RADEON_RBBM_SOFT_RESET, rbbm_soft_reset);
-
-	OUTREG( regs, RADEON_CLOCK_CNTL_INDEX, clock_cntl_index );
-	//R300_PLLFix( regs, di-&gt;asic );
 	Radeon_OUTPLL( regs, di-&gt;asic, RADEON_MCLK_CNTL, mclk_cntl );
+   	OUTREG( regs, RADEON_CLOCK_CNTL_INDEX, clock_cntl_index );
+   	//RADEONPllErrataAfterIndex( regs, di-&gt;asic ); // drm doesn't do this here!
+   	OUTREG( regs, RADEON_RBBM_SOFT_RESET, rbbm_soft_reset);
+   	
+	if ( di-&gt;acc_dma )
+	{
+		// reset ring buffer
+		cur_read_ptr = INREG( regs, RADEON_CP_RB_RPTR );
+		OUTREG( regs, RADEON_CP_RB_WPTR, cur_read_ptr );
+		
+		//if( si-&gt;cp.ring.head ) {
+		// during init, there are no feedback data
+		if( si-&gt;cp.feedback.mem_handle != 0 ) {
+			*(uint32 *)MEM2CPU( si-&gt;cp.feedback.mem_type, si-&gt;cp.feedback.head_mem_offset) = 
+				cur_read_ptr;
+			//	*si-&gt;cp.ring.head = cur_read_ptr;
+			si-&gt;cp.ring.tail = cur_read_ptr;
+		}
 	
-	// reset ring buffer
-	cur_read_ptr = INREG( regs, RADEON_CP_RB_RPTR );
-	OUTREG( regs, RADEON_CP_RB_WPTR, cur_read_ptr );
-	
-	//if( si-&gt;cp.ring.head ) {
-	// during init, there are no feedback data
-	if( si-&gt;cp.feedback.mem_handle != 0 ) {
-		*(uint32 *)MEM2CPU( si-&gt;cp.feedback.mem_type, si-&gt;cp.feedback.head_mem_offset) = 
-			cur_read_ptr;
-		//	*si-&gt;cp.ring.head = cur_read_ptr;
-		si-&gt;cp.ring.tail = cur_read_ptr;
+		// mark all buffers as being finished
+		Radeon_DiscardAllIndirectBuffers( di );
 	}
 
 	++si-&gt;engine.count;
-	
-	// mark all buffers as being finished
-	Radeon_DiscardAllIndirectBuffers( di );
-
 	return;
 }
 
@@ -522,7 +505,7 @@
     set_sem_owner( di-&gt;si-&gt;cp.lock.sem, thinfo.team );
 	
 	// init raw CP
-	loadMicroEngineRAMData( di );
+	if ( di-&gt;acc_dma ) loadMicroEngineRAMData( di );
 
 	// do soft-reset
 	Radeon_ResetEngine( di );
@@ -536,27 +519,31 @@
 	// reset CP to make disabling active
 	Radeon_ResetEngine( di );
 
-	res = initRingBuffer( di, CP_RING_SIZE );
-	if( res &lt; 0 )
-		goto err4;
-	
-	res = initCPFeedback( di );
-	if( res &lt; 0 )
-		goto err3;
+	if ( di-&gt;acc_dma )
+	{
+		res = initRingBuffer( di, CP_RING_SIZE );
+		if( res &lt; 0 )
+			goto err4;
 		
-	res = initIndirectBuffers( di );
-	if( res &lt; 0 )
-		goto err2;
+		res = initCPFeedback( di );
+		if( res &lt; 0 )
+			goto err3;
+			
+		res = initIndirectBuffers( di );
+		if( res &lt; 0 )
+			goto err2;
+			
+		// tell CP to use BM
+		Radeon_WaitForIdle( di, false, false );
 		
-	// tell CP to use BM
-	Radeon_WaitForIdle( di, false, false );
-	
-	// enable direct and indirect CP bus mastering
-	OUTREG( di-&gt;regs, RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIBM_INDBM );
-	
-	// allow bus mastering in general
-	OUTREGP( di-&gt;regs, RADEON_BUS_CNTL, 0, ~RADEON_BUS_MASTER_DIS );
+		// enable direct and indirect CP bus mastering
+		OUTREG( di-&gt;regs, RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIBM_INDBM );
+		
+		// allow bus mastering in general
+		OUTREGP( di-&gt;regs, RADEON_BUS_CNTL, 0, ~RADEON_BUS_MASTER_DIS );
+	}
 
+
 	// don't allow mixing of 2D/3D/scratch/wait_until commands
 	// (in fact, this doesn't seem to make any difference as we do a
 	// manual sync in all these cases anyway)
@@ -596,11 +583,14 @@
 	OUTREG( regs, RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIDIS_INDDIS );	
 	// read-back for flushing
 	INREG( regs, RADEON_CP_CSQ_CNTL );
-
-	uninitRingBuffer( di );
-	uninitCPFeedback( di );
-	uninitIndirectBuffers( di );
 	
+	if ( di-&gt;acc_dma )
+	{
+		uninitRingBuffer( di );
+		uninitCPFeedback( di );
+		uninitIndirectBuffers( di );
+	}
+		
 	DELETE_BEN( di-&gt;si-&gt;cp.lock );
 }
 

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/bios.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/bios.c	2007-03-01 09:05:12 UTC (rev 20272)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/radeon/bios.c	2007-03-01 09:28:25 UTC (rev 20273)
@@ -536,58 +536,142 @@
 	SHOW_INFO( 2, &quot;pixel_clock=%d&quot;, di-&gt;fp_info.dot_clock );
 }
 
+
+// Depending on card genertation, chipset bugs, etc... the amount of vram
+// accessible to the CPU can vary. This function is our best shot at figuring
+// it out. Returns a value in KB.
+static uint32 RADEON_GetAccessibleVRAM( device_info *di )
+{
+	vuint8 *regs = di-&gt;regs;
+	pci_info *pcii = &amp;(di-&gt;pcii);
+
+    uint32 aper_size = INREG( regs, RADEON_CONFIG_APER_SIZE );
+
+    // Set HDP_APER_CNTL only on cards that are known not to be broken,
+    // that is has the 2nd generation multifunction PCI interface
+    if (di-&gt;asic == rt_rv280 ||
+		di-&gt;asic == rt_rv350 ||
+		di-&gt;asic == rt_rv380 ||
+		di-&gt;asic == rt_r420  ) {
+			OUTREGP( regs, RADEON_HOST_PATH_CNTL, RADEON_HDP_APER_CNTL,
+		     ~RADEON_HDP_APER_CNTL);
+	    SHOW_INFO0( 0, &quot;Generation 2 PCI interface, using max accessible memory&quot;);
+	    return aper_size * 2;
+    }
+
+    // Older cards have all sorts of funny issues to deal with. First
+    // check if it's a multifunction card by reading the PCI config
+    // header type... Limit those to one aperture size
+    if (get_pci(PCI_header_type, 1) &amp; 0x80) {
+		SHOW_INFO0( 0, &quot;Generation 1 PCI interface in multifunction mode&quot;
+				&quot;, accessible memory limited to one aperture\n&quot;);
+		return aper_size;
+    }
+
+    // Single function older card. We read HDP_APER_CNTL to see how the BIOS

[... truncated: 384 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000973.html">[Haiku-commits] r20272 - in haiku/trunk:	headers/private/graphics/radeon	src/add-ons/kernel/drivers/graphics/radeon
</A></li>
	<LI>Next message: <A HREF="000978.html">[Haiku-commits] r20274 - in haiku/trunk:	headers/private/graphics/radeon src/add-ons/accelerants/radeon	src/add-ons/kernel/drivers/graphics/radeon
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#977">[ date ]</a>
              <a href="thread.html#977">[ thread ]</a>
              <a href="subject.html#977">[ subject ]</a>
              <a href="author.html#977">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
