Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Nov 20 21:14:58 2017
| Host         : localhost.localdomain running 64-bit Fedora release 26 (Twenty Six)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calc_top_timing_summary_routed.rpt -rpx calc_top_timing_summary_routed.rpx
| Design       : calc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.871        0.000                      0                  331        0.138        0.000                      0                  331        4.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.871        0.000                      0                  331        0.138        0.000                      0                  331        4.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.963ns (18.521%)  route 4.236ns (81.479%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          1.274     9.624    i_calc_ctrl/result_o_reg[3]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.748 r  i_calc_ctrl/result_o[0]_i_4/O
                         net (fo=1, routed)           0.407    10.156    i_alu/sqrtCount_s_reg[0]_1
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.280 r  i_alu/result_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.280    i_alu/result_o[0]_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  i_alu/result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.508    14.849    i_alu/clk_i_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  i_alu/result_o_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.151    i_alu/result_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.839ns (17.477%)  route 3.962ns (82.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          1.407     9.757    i_calc_ctrl/result_o_reg[3]
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.881 r  i_calc_ctrl/result_o[6]_i_1/O
                         net (fo=1, routed)           0.000     9.881    i_alu/sqrtCount_s_reg[14]_0[3]
    SLICE_X59Y16         FDCE                                         r  i_alu/result_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  i_alu/result_o_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y16         FDCE (Setup_fdce_C_D)        0.029    15.106    i_alu/result_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.839ns (18.010%)  route 3.819ns (81.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          1.265     9.615    i_calc_ctrl/result_o_reg[3]
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  i_calc_ctrl/result_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.739    i_alu/sqrtCount_s_reg[14]_0[2]
    SLICE_X61Y16         FDCE                                         r  i_alu/result_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  i_alu/result_o_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.029    15.106    i_alu/result_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.839ns (18.306%)  route 3.744ns (81.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          1.190     9.540    i_alu/workNumber1_s_reg[15]_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.664 r  i_alu/result_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.664    i_alu/result_o[2]_i_1_n_0
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.029    15.106    i_alu/result_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.715ns (16.881%)  route 3.520ns (83.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.643     8.142    i_calc_ctrl/Q[11]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.296     8.438 r  i_calc_ctrl/result_o[11]_i_1/O
                         net (fo=13, routed)          0.877     9.316    i_alu/E[0]
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_alu/result_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.715ns (17.067%)  route 3.474ns (82.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.643     8.142    i_calc_ctrl/Q[11]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.296     8.438 r  i_calc_ctrl/result_o[11]_i_1/O
                         net (fo=13, routed)          0.831     9.270    i_alu/E[0]
    SLICE_X59Y18         FDCE                                         r  i_alu/result_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.508    14.849    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  i_alu/result_o_reg[11]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.869    i_alu/result_o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.839ns (18.894%)  route 3.601ns (81.106%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          1.047     9.397    i_calc_ctrl/result_o_reg[3]
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.521 r  i_calc_ctrl/result_o[4]_i_1/O
                         net (fo=1, routed)           0.000     9.521    i_alu/sqrtCount_s_reg[14]_0[1]
    SLICE_X60Y16         FDCE                                         r  i_alu/result_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  i_alu/result_o_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.077    15.154    i_alu/result_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.839ns (18.934%)  route 3.592ns (81.066%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          1.037     9.388    i_calc_ctrl/result_o_reg[3]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.512 r  i_calc_ctrl/result_o[3]_i_1/O
                         net (fo=1, routed)           0.000     9.512    i_alu/sqrtCount_s_reg[14]_0[0]
    SLICE_X60Y18         FDCE                                         r  i_alu/result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.508    14.849    i_alu/clk_i_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  i_alu/result_o_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.155    i_alu/result_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 i_alu/workNumber1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.839ns (19.467%)  route 3.471ns (80.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.559     5.080    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  i_alu/workNumber1_s_reg[15]/Q
                         net (fo=53, routed)          2.555     8.054    i_calc_ctrl/Q[11]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.296     8.350 r  i_calc_ctrl/result_o[15]_i_4/O
                         net (fo=16, routed)          0.916     9.266    i_calc_ctrl/result_o_reg[3]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.390 r  i_calc_ctrl/result_o[10]_i_1/O
                         net (fo=1, routed)           0.000     9.390    i_alu/sqrtCount_s_reg[14]_0[7]
    SLICE_X59Y21         FDCE                                         r  i_alu/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.506    14.847    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  i_alu/result_o_reg[10]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.029    15.101    i_alu/result_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 i_alu/oddNumber_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber1_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.999ns (47.179%)  route 2.238ns (52.821%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.560     5.081    i_alu/clk_i_IBUF_BUFG
    SLICE_X53Y18         FDCE                                         r  i_alu/oddNumber_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  i_alu/oddNumber_s_reg[1]/Q
                         net (fo=3, routed)           1.274     6.775    i_alu/oddNumber_s[1]
    SLICE_X56Y16         LUT2 (Prop_lut2_I1_O)        0.299     7.074 r  i_alu/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.074    i_alu/minusOp_carry_i_3_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.607 r  i_alu/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.607    i_alu/minusOp_carry_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  i_alu/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    i_alu/minusOp_carry__0_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  i_alu/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.841    i_alu/minusOp_carry__1_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.060 r  i_alu/minusOp_carry__2/O[0]
                         net (fo=1, routed)           0.964     9.023    i_alu/minusOp[12]
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.295     9.318 r  i_alu/workNumber1_s[12]_i_1/O
                         net (fo=1, routed)           0.000     9.318    i_alu/workNumber1_s[12]_i_1_n_0
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.441    14.782    i_alu/clk_i_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  i_alu/workNumber1_s_reg[12]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.029    15.036    i_alu/workNumber1_s_reg[12]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op1_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber1_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.586     1.469    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y19         FDCE                                         r  i_calc_ctrl/op1_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_calc_ctrl/op1_o_reg[7]/Q
                         net (fo=1, routed)           0.057     1.668    i_calc_ctrl/p_1_in[7]
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.713 r  i_calc_ctrl/workNumber1_s[7]_i_1/O
                         net (fo=1, routed)           0.000     1.713    i_alu/D[7]
    SLICE_X58Y19         FDCE                                         r  i_alu/workNumber1_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.854     1.981    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  i_alu/workNumber1_s_reg[7]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.092     1.574    i_alu/workNumber1_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op1_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber1_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.473    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  i_calc_ctrl/op1_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_calc_ctrl/op1_o_reg[5]/Q
                         net (fo=1, routed)           0.058     1.672    i_calc_ctrl/p_1_in[5]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.717 r  i_calc_ctrl/workNumber1_s[5]_i_1/O
                         net (fo=1, routed)           0.000     1.717    i_alu/D[5]
    SLICE_X58Y15         FDCE                                         r  i_alu/workNumber1_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.858     1.985    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  i_alu/workNumber1_s_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.092     1.578    i_alu/workNumber1_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig3_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.208%)  route 0.099ns (34.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.583     1.466    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  i_calc_ctrl/dig3_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  i_calc_ctrl/dig3_o_reg[6]/Q
                         net (fo=1, routed)           0.099     1.706    i_io_ctrl/dig3_o_reg[7][6]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  i_io_ctrl/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     1.751    i_io_ctrl/s_ss[6]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  i_io_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  i_io_ctrl/s_ss_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.121     1.602    i_io_ctrl/s_ss_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig2_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.585     1.468    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  i_calc_ctrl/dig2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  i_calc_ctrl/dig2_o_reg[4]/Q
                         net (fo=1, routed)           0.102     1.711    i_io_ctrl/dig2_o_reg[7][4]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.756 r  i_io_ctrl/s_ss[4]_i_1/O
                         net (fo=1, routed)           0.000     1.756    i_io_ctrl/s_ss[4]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  i_io_ctrl/s_ss_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.853     1.980    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  i_io_ctrl/s_ss_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.120     1.601    i_io_ctrl/s_ss_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.591     1.474    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  i_calc_ctrl/op2_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_calc_ctrl/op2_o_reg[5]/Q
                         net (fo=1, routed)           0.116     1.731    i_alu/op2_o_reg[11][5]
    SLICE_X63Y16         FDCE                                         r  i_alu/workNumber2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.859     1.986    i_alu/clk_i_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  i_alu/workNumber2_s_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.071     1.558    i_alu/workNumber2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op1_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.473    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  i_calc_ctrl/op1_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_calc_ctrl/op1_o_reg[0]/Q
                         net (fo=1, routed)           0.097     1.711    i_calc_ctrl/p_1_in[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  i_calc_ctrl/workNumber1_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    i_alu/D[0]
    SLICE_X58Y15         FDCE                                         r  i_alu/workNumber1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.858     1.985    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  i_alu/workNumber1_s_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.091     1.577    i_alu/workNumber1_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op1_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber1_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.586     1.469    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y19         FDCE                                         r  i_calc_ctrl/op1_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_calc_ctrl/op1_o_reg[11]/Q
                         net (fo=1, routed)           0.097     1.707    i_calc_ctrl/p_1_in[11]
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.752 r  i_calc_ctrl/workNumber1_s[11]_i_1/O
                         net (fo=1, routed)           0.000     1.752    i_alu/D[11]
    SLICE_X58Y19         FDCE                                         r  i_alu/workNumber1_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.854     1.981    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  i_alu/workNumber1_s_reg[11]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.091     1.573    i_alu/workNumber1_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op1_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber1_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.586     1.469    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y19         FDCE                                         r  i_calc_ctrl/op1_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_calc_ctrl/op1_o_reg[8]/Q
                         net (fo=1, routed)           0.099     1.709    i_calc_ctrl/p_1_in[8]
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.754 r  i_calc_ctrl/workNumber1_s[8]_i_1/O
                         net (fo=1, routed)           0.000     1.754    i_alu/D[8]
    SLICE_X58Y19         FDCE                                         r  i_alu/workNumber1_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.854     1.981    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  i_alu/workNumber1_s_reg[8]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.092     1.574    i_alu/workNumber1_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.588     1.471    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  i_calc_ctrl/op2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  i_calc_ctrl/op2_o_reg[4]/Q
                         net (fo=1, routed)           0.100     1.735    i_alu/op2_o_reg[11][4]
    SLICE_X59Y17         FDCE                                         r  i_alu/workNumber2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.856     1.983    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  i_alu/workNumber2_s_reg[4]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.070     1.555    i_alu/workNumber2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.584     1.467    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  i_calc_ctrl/op2_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  i_calc_ctrl/op2_o_reg[8]/Q
                         net (fo=1, routed)           0.101     1.732    i_alu/op2_o_reg[11][8]
    SLICE_X59Y22         FDCE                                         r  i_alu/workNumber2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.851     1.978    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  i_alu/workNumber2_s_reg[8]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.066     1.546    i_alu/workNumber2_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y18   i_alu/oddNumber_s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   i_alu/oddNumber_s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   i_alu/oddNumber_s_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   i_alu/oddNumber_s_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y18   i_alu/oddNumber_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   i_alu/oddNumber_s_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   i_alu/oddNumber_s_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   i_alu/oddNumber_s_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   i_alu/oddNumber_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   i_alu/result_o_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   i_alu/result_o_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   i_alu/result_o_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   i_alu/result_o_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   i_alu/sqrtCount_s_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   i_alu/sqrtCount_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_alu/workNumber1_s_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu/workNumber1_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu/workNumber1_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   i_alu/workNumber1_s_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   i_alu/oddNumber_s_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   i_alu/oddNumber_s_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   i_alu/oddNumber_s_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   i_alu/oddNumber_s_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   i_alu/oddNumber_s_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   i_alu/oddNumber_s_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   i_alu/oddNumber_s_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   i_alu/result_o_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   i_alu/result_o_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   i_alu/result_o_reg[4]/C



