==============================================================
File generated on Sun Mar 28 21:59:11 -0600 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Mar 28 21:59:44 -0600 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FFR_Reorder_x_num/Reorder_FFT.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.816 ; gain = 18.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.816 ; gain = 18.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1203.512 ; gain = 1118.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1203.516 ; gain = 1118.844
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FFR_Reorder_x_num/Reorder_FFT.cpp:72) in function 'Reorder_fft' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FFR_Reorder_x_num/Reorder_FFT.cpp:96) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FFR_Reorder_x_num/Reorder_FFT.cpp:96) in function 'Reorder_fft' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'sign' (FFR_Reorder_x_num/Reorder_FFT.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'signRE' (FFR_Reorder_x_num/Reorder_FFT.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'signIM' (FFR_Reorder_x_num/Reorder_FFT.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'RE_vec_128_c' (FFR_Reorder_x_num/Reorder_FFT.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'IM_vec_128_c' (FFR_Reorder_x_num/Reorder_FFT.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'RE_vec_128_d' (FFR_Reorder_x_num/Reorder_FFT.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'IM_vec_128_d' (FFR_Reorder_x_num/Reorder_FFT.cpp:47) automatically.
INFO: [XFORM 203-101] Partitioning array 'Real' (FFR_Reorder_x_num/Reorder_FFT.cpp:16) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Imag' (FFR_Reorder_x_num/Reorder_FFT.cpp:16) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FFR_Reorder_x_num/Reorder_FFT.cpp:119:3) to (FFR_Reorder_x_num/Reorder_FFT.cpp:142:3) in function 'Reorder_fft'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FFR_Reorder_x_num/Reorder_FFT.cpp:72:5) in function 'Reorder_fft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1203.516 ; gain = 1118.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1203.516 ; gain = 1118.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Reorder_fft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reorder_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:111) of variable 'tmp_7', FFR_Reorder_x_num/Reorder_FFT.cpp:103 on array 'Real_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Real_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'Reorder_fft': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:143) of variable 'tmp_17', FFR_Reorder_x_num/Reorder_FFT.cpp:143 on array 'Imag_0' and 'load' operation ('Imag_0_load', FFR_Reorder_x_num/Reorder_FFT.cpp:141) on array 'Imag_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Reorder_fft': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:145) of variable 'tempi', FFR_Reorder_x_num/Reorder_FFT.cpp:141 on array 'Imag_0' and 'load' operation ('Imag_0_load_1', FFR_Reorder_x_num/Reorder_FFT.cpp:143) on array 'Imag_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Reorder_fft': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:145) of variable 'tempi', FFR_Reorder_x_num/Reorder_FFT.cpp:141 on array 'Imag_0' and 'load' operation ('Imag_0_load_1', FFR_Reorder_x_num/Reorder_FFT.cpp:143) on array 'Imag_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Reorder_fft': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:145) of variable 'tempi', FFR_Reorder_x_num/Reorder_FFT.cpp:141 on array 'Imag_0' and 'load' operation ('Imag_0_load_1', FFR_Reorder_x_num/Reorder_FFT.cpp:143) on array 'Imag_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.8 seconds; current allocated memory: 83.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 85.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reorder_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/num_word' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Reorder_fft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_I_1024' to 'Reorder_fft_lut_rbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_J_1024' to 'Reorder_fft_lut_rcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_I_4096' to 'Reorder_fft_lut_rdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_J_4096' to 'Reorder_fft_lut_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_I_16384' to 'Reorder_fft_lut_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_J_16384' to 'Reorder_fft_lut_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_fadd_32ns_32ns_32_10_full_dsp_1' to 'Reorder_fft_fadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_mux_432_32_1_1' to 'Reorder_fft_mux_4ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Reorder_fft_fadd_hbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Reorder_fft_mux_4ibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reorder_fft'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 86.901 MB.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_reOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rg8j_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1203.516 ; gain = 1118.844
INFO: [SYSC 207-301] Generating SystemC RTL for Reorder_fft.
INFO: [VHDL 208-304] Generating VHDL RTL for Reorder_fft.
INFO: [VLOG 209-307] Generating Verilog RTL for Reorder_fft.
INFO: [HLS 200-112] Total elapsed time: 33.641 seconds; peak allocated memory: 86.901 MB.
==============================================================
File generated on Sun Mar 28 22:02:25 -0600 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'FFR_Reorder_x_num/Reorder_FFT.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 105.020 ; gain = 19.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 105.020 ; gain = 19.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1205.340 ; gain = 1120.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1205.340 ; gain = 1120.043
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (FFR_Reorder_x_num/Reorder_FFT.cpp:72) in function 'Reorder_fft' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (FFR_Reorder_x_num/Reorder_FFT.cpp:96) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (FFR_Reorder_x_num/Reorder_FFT.cpp:96) in function 'Reorder_fft' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'sign' (FFR_Reorder_x_num/Reorder_FFT.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'signRE' (FFR_Reorder_x_num/Reorder_FFT.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'signIM' (FFR_Reorder_x_num/Reorder_FFT.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'RE_vec_128_c' (FFR_Reorder_x_num/Reorder_FFT.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'IM_vec_128_c' (FFR_Reorder_x_num/Reorder_FFT.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'RE_vec_128_d' (FFR_Reorder_x_num/Reorder_FFT.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'IM_vec_128_d' (FFR_Reorder_x_num/Reorder_FFT.cpp:47) automatically.
INFO: [XFORM 203-101] Partitioning array 'Real' (FFR_Reorder_x_num/Reorder_FFT.cpp:16) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Imag' (FFR_Reorder_x_num/Reorder_FFT.cpp:16) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FFR_Reorder_x_num/Reorder_FFT.cpp:119:3) to (FFR_Reorder_x_num/Reorder_FFT.cpp:142:3) in function 'Reorder_fft'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (FFR_Reorder_x_num/Reorder_FFT.cpp:72:5) in function 'Reorder_fft'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.340 ; gain = 1120.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.340 ; gain = 1120.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Reorder_fft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reorder_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:111) of variable 'tmp_7', FFR_Reorder_x_num/Reorder_FFT.cpp:103 on array 'Real_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Real_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'Reorder_fft': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:143) of variable 'tmp_17', FFR_Reorder_x_num/Reorder_FFT.cpp:143 on array 'Imag_0' and 'load' operation ('Imag_0_load', FFR_Reorder_x_num/Reorder_FFT.cpp:141) on array 'Imag_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Reorder_fft': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (FFR_Reorder_x_num/Reorder_FFT.cpp:145) of variable 'tempi', FFR_Reorder_x_num/Reorder_FFT.cpp:141 on array 'Imag_0' and 'load' operation ('Imag_0_load_1', FFR_Reorder_x_num/Reorder_FFT.cpp:143) on array 'Imag_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Real_0_load', FFR_Reorder_x_num/Reorder_FFT.cpp:140) on array 'Real_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Real_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.65 seconds; current allocated memory: 84.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 85.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reorder_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/num_word' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Real_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Reorder_fft/Imag_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Reorder_fft' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_I_1024' to 'Reorder_fft_lut_rbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_J_1024' to 'Reorder_fft_lut_rcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_I_4096' to 'Reorder_fft_lut_rdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_J_4096' to 'Reorder_fft_lut_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_I_16384' to 'Reorder_fft_lut_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_lut_reorder_J_16384' to 'Reorder_fft_lut_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_fadd_32ns_32ns_32_8_full_dsp_1' to 'Reorder_fft_fadd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Reorder_fft_mux_432_32_1_1' to 'Reorder_fft_mux_4ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Reorder_fft_fadd_hbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Reorder_fft_mux_4ibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reorder_fft'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 87.567 MB.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_reOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Reorder_fft_lut_rg8j_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1205.340 ; gain = 1120.043
INFO: [SYSC 207-301] Generating SystemC RTL for Reorder_fft.
INFO: [VHDL 208-304] Generating VHDL RTL for Reorder_fft.
INFO: [VLOG 209-307] Generating Verilog RTL for Reorder_fft.
INFO: [HLS 200-112] Total elapsed time: 32.126 seconds; peak allocated memory: 87.567 MB.
==============================================================
File generated on Sun Mar 28 22:07:36 -0600 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated on Sun Mar 28 22:14:24 -0600 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
