ARM GAS  /tmp/ccFTh0V1.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB39:
  26              		.file 2 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.7
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     13. March 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
ARM GAS  /tmp/ccFTh0V1.s 			page 2


  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  /tmp/ccFTh0V1.s 			page 3


  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
ARM GAS  /tmp/ccFTh0V1.s 			page 4


 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
ARM GAS  /tmp/ccFTh0V1.s 			page 5


 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
ARM GAS  /tmp/ccFTh0V1.s 			page 6


 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 7


 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  /tmp/ccFTh0V1.s 			page 8


 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 9


 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  /tmp/ccFTh0V1.s 			page 10


 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
ARM GAS  /tmp/ccFTh0V1.s 			page 11


 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 12


 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  /tmp/ccFTh0V1.s 			page 13


 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 14


 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccFTh0V1.s 			page 15


 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  /tmp/ccFTh0V1.s 			page 16


 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 855:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 857:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 858:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 859:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 860:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 861:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 862:Drivers/CMSIS/Include/core_cm0plus.h **** }
 863:Drivers/CMSIS/Include/core_cm0plus.h **** 
 864:Drivers/CMSIS/Include/core_cm0plus.h **** 
 865:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 866:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 869:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:Drivers/CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 874:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:Drivers/CMSIS/Include/core_cm0plus.h **** {
 876:Drivers/CMSIS/Include/core_cm0plus.h **** 
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 879:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 881:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 882:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 883:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 885:Drivers/CMSIS/Include/core_cm0plus.h **** }
 886:Drivers/CMSIS/Include/core_cm0plus.h **** 
 887:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 17


 888:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 889:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Encode Priority
 890:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 899:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:Drivers/CMSIS/Include/core_cm0plus.h **** {
 901:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:Drivers/CMSIS/Include/core_cm0plus.h **** 
 905:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:Drivers/CMSIS/Include/core_cm0plus.h **** 
 908:Drivers/CMSIS/Include/core_cm0plus.h ****   return (
 909:Drivers/CMSIS/Include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:Drivers/CMSIS/Include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:Drivers/CMSIS/Include/core_cm0plus.h ****          );
 912:Drivers/CMSIS/Include/core_cm0plus.h **** }
 913:Drivers/CMSIS/Include/core_cm0plus.h **** 
 914:Drivers/CMSIS/Include/core_cm0plus.h **** 
 915:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 916:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Decode Priority
 917:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 926:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:Drivers/CMSIS/Include/core_cm0plus.h **** {
 928:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:Drivers/CMSIS/Include/core_cm0plus.h **** 
 932:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:Drivers/CMSIS/Include/core_cm0plus.h **** 
 935:Drivers/CMSIS/Include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:Drivers/CMSIS/Include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:Drivers/CMSIS/Include/core_cm0plus.h **** }
 938:Drivers/CMSIS/Include/core_cm0plus.h **** 
 939:Drivers/CMSIS/Include/core_cm0plus.h **** 
 940:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 941:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
ARM GAS  /tmp/ccFTh0V1.s 			page 18


 945:Drivers/CMSIS/Include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:Drivers/CMSIS/Include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 950:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:Drivers/CMSIS/Include/core_cm0plus.h **** {
 952:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t vectors = SCB->VTOR;
 954:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 955:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t vectors = 0x0U;
 956:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 957:Drivers/CMSIS/Include/core_cm0plus.h ****   (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
 958:Drivers/CMSIS/Include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 959:Drivers/CMSIS/Include/core_cm0plus.h **** }
 960:Drivers/CMSIS/Include/core_cm0plus.h **** 
 961:Drivers/CMSIS/Include/core_cm0plus.h **** 
 962:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 963:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 964:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 965:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 966:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 967:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 968:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 969:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 970:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 971:Drivers/CMSIS/Include/core_cm0plus.h **** {
 972:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 973:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t vectors = SCB->VTOR;
 974:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 975:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t vectors = 0x0U;
 976:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 977:Drivers/CMSIS/Include/core_cm0plus.h ****   return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
 978:Drivers/CMSIS/Include/core_cm0plus.h **** }
 979:Drivers/CMSIS/Include/core_cm0plus.h **** 
 980:Drivers/CMSIS/Include/core_cm0plus.h **** 
 981:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 982:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 983:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 984:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 985:Drivers/CMSIS/Include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 986:Drivers/CMSIS/Include/core_cm0plus.h **** {
  27              		.loc 2 986 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 987:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
  33              		.loc 2 987 3 view .LVU1
  34              	.LBB8:
  35              	.LBI8:
  36              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
ARM GAS  /tmp/ccFTh0V1.s 			page 19


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  /tmp/ccFTh0V1.s 			page 20


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFTh0V1.s 			page 21


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFTh0V1.s 			page 22


 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccFTh0V1.s 			page 23


 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 24


 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
ARM GAS  /tmp/ccFTh0V1.s 			page 25


 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 26


 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
ARM GAS  /tmp/ccFTh0V1.s 			page 27


 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
ARM GAS  /tmp/ccFTh0V1.s 			page 28


 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFTh0V1.s 			page 29


 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccFTh0V1.s 			page 30


 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
ARM GAS  /tmp/ccFTh0V1.s 			page 31


 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccFTh0V1.s 			page 32


 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 33


 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
ARM GAS  /tmp/ccFTh0V1.s 			page 34


 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccFTh0V1.s 			page 35


 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  37              		.loc 3 944 27 view .LVU2
  38              	.LBB9:
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 3 946 3 view .LVU3
  40              		.syntax divided
  41              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE9:
  47              	.LBE8:
 988:Drivers/CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 989:Drivers/CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  48              		.loc 2 989 3 view .LVU4
  49              		.loc 2 989 15 is_stmt 0 view .LVU5
  50 0004 034B     		ldr	r3, .L3
  51 0006 044A     		ldr	r2, .L3+4
  52 0008 DA60     		str	r2, [r3, #12]
 990:Drivers/CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 991:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
  53              		.loc 2 991 3 is_stmt 1 view .LVU6
  54              	.LBB10:
  55              	.LBI10:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  56              		.loc 3 944 27 view .LVU7
  57              	.LBB11:
  58              		.loc 3 946 3 view .LVU8
ARM GAS  /tmp/ccFTh0V1.s 			page 36


  59              		.syntax divided
  60              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  61 000a BFF34F8F 		dsb 0xF
  62              	@ 0 "" 2
  63              		.thumb
  64              		.syntax unified
  65              	.L2:
  66              	.LBE11:
  67              	.LBE10:
 992:Drivers/CMSIS/Include/core_cm0plus.h **** 
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
  68              		.loc 2 993 3 view .LVU9
 994:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 995:Drivers/CMSIS/Include/core_cm0plus.h ****     __NOP();
  69              		.loc 2 995 5 discriminator 1 view .LVU10
  70              		.syntax divided
  71              	@ 995 "Drivers/CMSIS/Include/core_cm0plus.h" 1
  72 000e C046     		nop
  73              	@ 0 "" 2
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   {
  74              		.loc 2 993 3 view .LVU11
  75              		.thumb
  76              		.syntax unified
  77 0010 FDE7     		b	.L2
  78              	.L4:
  79 0012 C046     		.align	2
  80              	.L3:
  81 0014 00ED00E0 		.word	-536810240
  82 0018 0400FA05 		.word	100270084
  83              		.cfi_endproc
  84              	.LFE39:
  86              		.section	.text.MX_GPIO_Init,"ax",%progbits
  87              		.align	1
  88              		.syntax unified
  89              		.code	16
  90              		.thumb_func
  92              	MX_GPIO_Init:
  93              	.LFB540:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/ccFTh0V1.s 			page 37


  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "app_fatfs.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include <string.h>
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include <stdlib.h>
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** #define CAN_CMD_ID     0x124
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef hlpuart2;
  54:Core/Src/main.c **** UART_HandleTypeDef huart1;
  55:Core/Src/main.c **** UART_HandleTypeDef huart2;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  58:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PV */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  65:Core/Src/main.c **** void SystemClock_Config(void);
  66:Core/Src/main.c **** static void MX_GPIO_Init(void);
  67:Core/Src/main.c **** static void MX_ADC1_Init(void);
  68:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  69:Core/Src/main.c **** static void MX_I2C1_Init(void);
  70:Core/Src/main.c **** static void MX_SPI1_Init(void);
  71:Core/Src/main.c **** static void MX_SPI2_Init(void);
  72:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  73:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  74:Core/Src/main.c **** static void MX_LPUART2_UART_Init(void);
  75:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  76:Core/Src/main.c **** void CAN_Send(uint8_t cmd);
ARM GAS  /tmp/ccFTh0V1.s 			page 38


  77:Core/Src/main.c **** void UART_Print(char *s);
  78:Core/Src/main.c **** void UART2_Print(char *s);
  79:Core/Src/main.c **** void Process_UART_Command(char *cmd);
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** int next_can_id;
  85:Core/Src/main.c **** uint8_t lastRxData[8];
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** void CAN_Rx_Default(FDCAN_RxHeaderTypeDef rxHeader) {
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   UART2_Print("OK\r\n");
  90:Core/Src/main.c **** }
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** void CAN_Rx_TC(FDCAN_RxHeaderTypeDef rxHeader) {
  93:Core/Src/main.c ****   char buff[64];
  94:Core/Src/main.c ****   int16_t tc_t = *(int16_t*)(lastRxData+1);
  95:Core/Src/main.c ****   float tc_tf = ((float)tc_t) / 4.0;
  96:Core/Src/main.c ****   if (lastRxData[1] == 0xFF && lastRxData[2] == 0xFF) {
  97:Core/Src/main.c ****     sprintf(buff, "TC Fault\r\n");
  98:Core/Src/main.c ****   } else {
  99:Core/Src/main.c ****     sprintf(buff, "T = %.2f C\r\n", tc_tf);
 100:Core/Src/main.c ****   }
 101:Core/Src/main.c ****   UART2_Print(buff);
 102:Core/Src/main.c **** }
 103:Core/Src/main.c **** void CAN_Rx_PT(FDCAN_RxHeaderTypeDef rxHeader) {
 104:Core/Src/main.c ****   char buff[64];
 105:Core/Src/main.c ****   int16_t pt_p = *(int16_t*)(lastRxData+1);
 106:Core/Src/main.c ****   float pt_v = 3000.0f * ((float)pt_p - 500.0f) / 4000.0f;
 107:Core/Src/main.c ****   sprintf(buff, "P = %.2f psi\r\n", pt_v);
 108:Core/Src/main.c ****   UART2_Print(buff);
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** void CAN_Rx_TCStat(FDCAN_RxHeaderTypeDef rxHeader) {
 111:Core/Src/main.c ****   char buff[64];
 112:Core/Src/main.c ****   uint8_t tc_f = lastRxData[1];
 113:Core/Src/main.c ****   int16_t tc_t = *(int16_t*)(lastRxData+2);
 114:Core/Src/main.c ****   float tc_tf = ((float)tc_t) / 16.0;
 115:Core/Src/main.c ****   sprintf(buff, "CJC = %.2f C; ", tc_tf);
 116:Core/Src/main.c ****   UART2_Print(buff);
 117:Core/Src/main.c ****   if (tc_f == 0) {
 118:Core/Src/main.c ****     UART2_Print("no fault\r\n");
 119:Core/Src/main.c ****   } else {
 120:Core/Src/main.c ****     if (tc_f & 1) UART2_Print("open ");
 121:Core/Src/main.c ****     if (tc_f & 2) UART2_Print("GND-short ");
 122:Core/Src/main.c ****     if (tc_f & 4) UART2_Print("VCC-short ");
 123:Core/Src/main.c ****     if (tc_f & 8) UART2_Print("fault ");
 124:Core/Src/main.c ****     UART2_Print("\r\n");
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c **** }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** void (*CAN_Rx_Func)(FDCAN_RxHeaderTypeDef) = CAN_Rx_Default;
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** void CAN_Decode() {
 131:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 132:Core/Src/main.c ****   uint32_t tick = HAL_GetTick();
 133:Core/Src/main.c **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 39


 134:Core/Src/main.c ****   while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) == 0 && HAL_GetTick() - tick < 500)
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) == 0) {
 137:Core/Src/main.c ****     UART2_Print("(NO ACK)\r\n");
 138:Core/Src/main.c ****     return;
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, lastRxData);
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   CAN_Rx_Func(rxHeader);
 144:Core/Src/main.c ****   CAN_Rx_Func = CAN_Rx_Default;
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** void CAN_Send_Long(uint8_t *buf, uint8_t len) {
 149:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 150:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   txHeader.Identifier = next_can_id;
 153:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 154:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 155:Core/Src/main.c ****   txHeader.DataLength = len;
 156:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 157:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, buf);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* Wait for response */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   CAN_Decode();
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** }
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** void CAN_Send(uint8_t cmd)
 171:Core/Src/main.c **** {
 172:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 173:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 174:Core/Src/main.c ****   uint8_t txData[8] = {cmd};
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   txHeader.Identifier = next_can_id;
 177:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 178:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 179:Core/Src/main.c ****   txHeader.DataLength = FDCAN_DLC_BYTES_1;
 180:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 181:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, txData);
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Wait for response */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   CAN_Decode();
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** int muted = 0;
ARM GAS  /tmp/ccFTh0V1.s 			page 40


 191:Core/Src/main.c **** void UART_Print(char *s)
 192:Core/Src/main.c **** {
 193:Core/Src/main.c ****   if (muted) return;
 194:Core/Src/main.c ****   HAL_UART_Transmit(&hlpuart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 195:Core/Src/main.c **** }
 196:Core/Src/main.c **** void UART2_Print_Int(int a) {
 197:Core/Src/main.c ****   char buf[8];
 198:Core/Src/main.c ****   if (muted) return;
 199:Core/Src/main.c ****   sprintf(buf, "%d", a);
 200:Core/Src/main.c ****   UART2_Print(buf);
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** void UART2_Print(char *s)
 204:Core/Src/main.c **** {
 205:Core/Src/main.c ****   if (muted) return;
 206:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 207:Core/Src/main.c **** }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** typedef struct ServoCfg {
 210:Core/Src/main.c ****   int initialized;
 211:Core/Src/main.c ****   uint16_t min_angle;
 212:Core/Src/main.c ****   uint16_t max_angle;
 213:Core/Src/main.c ****   uint16_t min_us;
 214:Core/Src/main.c ****   uint16_t max_us;
 215:Core/Src/main.c **** } ServoCfg;
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** typedef struct NameMap {
 218:Core/Src/main.c ****   int can_id;
 219:Core/Src/main.c ****   int num_names;
 220:Core/Src/main.c ****   struct {
 221:Core/Src/main.c ****     char name[15];
 222:Core/Src/main.c ****     uint8_t index;
 223:Core/Src/main.c ****   } names[8];
 224:Core/Src/main.c ****   union {
 225:Core/Src/main.c ****     ServoCfg servo;
 226:Core/Src/main.c ****   } cfg;
 227:Core/Src/main.c **** } NameMap;
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** int num_maps = 0;
 230:Core/Src/main.c **** NameMap name_maps[32];
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** int add_namemap(int can_id, char *name, uint8_t index) {
 233:Core/Src/main.c ****   NameMap *m = NULL;
 234:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 235:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 236:Core/Src/main.c ****         m = &name_maps[i];
 237:Core/Src/main.c ****       break;
 238:Core/Src/main.c ****     }
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c ****   if (num_maps == 32) return 1;
 241:Core/Src/main.c ****   if (m == NULL) {
 242:Core/Src/main.c ****     m = &name_maps[num_maps];
 243:Core/Src/main.c ****     num_maps++;
 244:Core/Src/main.c ****   }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   for (int i = 0; i < m->num_names; i++) {
 247:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
ARM GAS  /tmp/ccFTh0V1.s 			page 41


 248:Core/Src/main.c ****   }
 249:Core/Src/main.c ****   if (m->num_names == 8) return 3;
 250:Core/Src/main.c ****   if (strlen(name) > 14) return 4;
 251:Core/Src/main.c ****   strcpy(m->names[m->num_names].name, name);
 252:Core/Src/main.c ****   m->names[m->num_names].index = index;
 253:Core/Src/main.c ****   m->num_names++;
 254:Core/Src/main.c ****   m->can_id = can_id;
 255:Core/Src/main.c ****   memset(&(m->cfg), 0, sizeof(m->cfg));
 256:Core/Src/main.c ****   return 0;
 257:Core/Src/main.c **** }
 258:Core/Src/main.c **** int last_index;
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** int retrieve_id(char *label) {
 261:Core/Src/main.c ****   last_index = -1;
 262:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 263:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 264:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 265:Core/Src/main.c ****         last_index = name_maps[i].names[j].index;
 266:Core/Src/main.c ****         return name_maps[i].can_id;
 267:Core/Src/main.c ****       }
 268:Core/Src/main.c ****     }
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   return atoi(label);
 271:Core/Src/main.c **** }
 272:Core/Src/main.c **** const char *dev_classes[] = {"System", "Relay", "Servo", "Thermocouple", "PT"};
 273:Core/Src/main.c **** void bus_list_function() {
 274:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 275:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 276:Core/Src/main.c ****   uint8_t txData[8] = {0x00};
 277:Core/Src/main.c ****   uint8_t rxData[8];
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   txHeader.Identifier = 0;
 280:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 281:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 282:Core/Src/main.c ****   txHeader.DataLength = FDCAN_DLC_BYTES_1;
 283:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 284:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 285:Core/Src/main.c ****   UART2_Print("Devices on bus:\r\n");
 286:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, txData);
 287:Core/Src/main.c ****   uint32_t tick = HAL_GetTick();
 288:Core/Src/main.c ****   while (HAL_GetTick() - tick < 500) {
 289:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) != 0) {
 290:Core/Src/main.c ****       HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData);
 291:Core/Src/main.c ****       uint16_t resp_id = rxHeader.Identifier;
 292:Core/Src/main.c ****       UART2_Print_Int(resp_id);
 293:Core/Src/main.c ****       for (int i = 0; i < num_maps; i++) {
 294:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 295:Core/Src/main.c ****           UART2_Print(" (");
 296:Core/Src/main.c ****           for (int j = 0; j < name_maps[i].num_names; j++) {
 297:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 298:Core/Src/main.c ****             if (name_maps[i].names[j].index != 0xFF) {
 299:Core/Src/main.c ****               UART2_Print("/");
 300:Core/Src/main.c ****               UART2_Print_Int(name_maps[i].names[j].index);
 301:Core/Src/main.c ****             }
 302:Core/Src/main.c ****             if (j != name_maps[i].num_names-1) UART2_Print(", ");
 303:Core/Src/main.c ****           }
 304:Core/Src/main.c ****           UART2_Print(")");
ARM GAS  /tmp/ccFTh0V1.s 			page 42


 305:Core/Src/main.c ****         }
 306:Core/Src/main.c ****       }
 307:Core/Src/main.c ****       UART2_Print(" - ");
 308:Core/Src/main.c ****       if (rxData[1] > 4) {
 309:Core/Src/main.c ****         UART2_Print("Unknown");
 310:Core/Src/main.c ****       } else {
 311:Core/Src/main.c ****         UART2_Print(dev_classes[rxData[1]]);
 312:Core/Src/main.c ****       }
 313:Core/Src/main.c ****       UART2_Print("\r\n");
 314:Core/Src/main.c ****     }
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   UART2_Print("(end of list)\r\n");
 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** void next_word(char *word, char **buf) {
 321:Core/Src/main.c ****   int wlen = strcspn(*buf, " ");
 322:Core/Src/main.c ****   memcpy(word, *buf, wlen);
 323:Core/Src/main.c ****   word[wlen] = 0;
 324:Core/Src/main.c ****   if ((*buf)[wlen]) wlen++;
 325:Core/Src/main.c ****   *buf += wlen;
 326:Core/Src/main.c **** }
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** int all_numeric(char *s) {
 329:Core/Src/main.c ****   if (!*s) return 0;
 330:Core/Src/main.c ****   for (int i = 0; i < strlen(s); i++) {
 331:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 332:Core/Src/main.c ****   }
 333:Core/Src/main.c ****   return 1;
 334:Core/Src/main.c **** }
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** int cmd_invalid = 0;
 337:Core/Src/main.c **** void command_help(char *rest) {
 338:Core/Src/main.c ****   cmd_invalid = 1;
 339:Core/Src/main.c ****   UART2_Print("Todo\r\n");
 340:Core/Src/main.c **** }
 341:Core/Src/main.c **** void command_bus(char *rest) {
 342:Core/Src/main.c ****   char word[32];
 343:Core/Src/main.c ****   next_word(word, &rest);
 344:Core/Src/main.c ****   if (!strcmp(word, "reset")) {
 345:Core/Src/main.c ****     UART2_Print("Full bus reset...\r\n");
 346:Core/Src/main.c ****     NVIC_SystemReset();
 347:Core/Src/main.c ****   } else if (!strcmp(word, "list")) {
 348:Core/Src/main.c ****     bus_list_function();
 349:Core/Src/main.c ****   } else if (!*word) {
 350:Core/Src/main.c ****     cmd_invalid = 1;
 351:Core/Src/main.c ****     UART2_Print("Option needed for \"bus\".\r\n");
 352:Core/Src/main.c ****   } else {
 353:Core/Src/main.c ****     cmd_invalid = 1;
 354:Core/Src/main.c ****     UART2_Print("Unknown option for \"bus\": ");
 355:Core/Src/main.c ****     UART2_Print(word);
 356:Core/Src/main.c ****     UART2_Print("\r\n");
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c **** }
 359:Core/Src/main.c **** void command_name(char *rest) {
 360:Core/Src/main.c ****   char word[32];
 361:Core/Src/main.c ****   next_word(word, &rest);
ARM GAS  /tmp/ccFTh0V1.s 			page 43


 362:Core/Src/main.c ****   if (!strcmp(word, "clear")) {
 363:Core/Src/main.c ****     UART2_Print("Todo\r\n");
 364:Core/Src/main.c ****   } else if (!strcmp(word, "list")) {
 365:Core/Src/main.c ****     int id = retrieve_id(rest);
 366:Core/Src/main.c ****     if (id == 0) {
 367:Core/Src/main.c ****       cmd_invalid = 1;
 368:Core/Src/main.c ****       UART2_Print("Format: name list <device>\r\n");
 369:Core/Src/main.c ****       return;
 370:Core/Src/main.c ****     }
 371:Core/Src/main.c ****     int yes = 0;
 372:Core/Src/main.c ****     for (int i = 0; i < num_maps; i++) {
 373:Core/Src/main.c ****       if (name_maps[i].can_id == id) {
 374:Core/Src/main.c ****         yes = 1;
 375:Core/Src/main.c ****         UART2_Print("Names for device ");
 376:Core/Src/main.c ****         UART2_Print_Int(id);
 377:Core/Src/main.c ****         UART2_Print(": ");
 378:Core/Src/main.c ****         for (int j = 0; j < name_maps[i].num_names; j++) {
 379:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 380:Core/Src/main.c ****           if (name_maps[i].names[j].index != 0xFF) {
 381:Core/Src/main.c ****             UART2_Print("/");
 382:Core/Src/main.c ****             UART2_Print_Int(name_maps[i].names[j].index);
 383:Core/Src/main.c ****           }
 384:Core/Src/main.c ****           if (j != name_maps[i].num_names - 1) UART2_Print(", ");
 385:Core/Src/main.c ****         }
 386:Core/Src/main.c ****         UART2_Print("\r\n");
 387:Core/Src/main.c ****       }
 388:Core/Src/main.c ****     }
 389:Core/Src/main.c ****     if (!yes) {
 390:Core/Src/main.c ****       UART2_Print("No names for that device.\r\n");
 391:Core/Src/main.c ****     }
 392:Core/Src/main.c ****   } else {
 393:Core/Src/main.c ****     int id = retrieve_id(word);
 394:Core/Src/main.c ****     if (id == 0) {
 395:Core/Src/main.c ****       UART2_Print("Option or device needed for \"name\".\r\n");
 396:Core/Src/main.c ****       return;
 397:Core/Src/main.c ****     }
 398:Core/Src/main.c ****     if (!*rest) {
 399:Core/Src/main.c ****       cmd_invalid = 1;
 400:Core/Src/main.c ****       UART2_Print("Format: name <device> <name> [<index>]\r\n");
 401:Core/Src/main.c ****     }
 402:Core/Src/main.c ****     next_word(word, &rest);
 403:Core/Src/main.c ****     int index = -1;
 404:Core/Src/main.c ****     if (*rest) {
 405:Core/Src/main.c ****       if (all_numeric(rest)) {
 406:Core/Src/main.c ****         index = atoi(rest);
 407:Core/Src/main.c ****       } else {
 408:Core/Src/main.c ****         cmd_invalid = 1;
 409:Core/Src/main.c ****         UART2_Print("Format: name <device> <name> [<index>]\r\n");
 410:Core/Src/main.c ****         return;
 411:Core/Src/main.c ****       }
 412:Core/Src/main.c ****     }
 413:Core/Src/main.c ****     int result = add_namemap(id, word, index);
 414:Core/Src/main.c ****     if (result == 1) {
 415:Core/Src/main.c ****       UART2_Print("Too many devices in map.\r\n");
 416:Core/Src/main.c ****     } else if (result == 2) {
 417:Core/Src/main.c ****       UART2_Print("Name already registered.\r\n");
 418:Core/Src/main.c ****     } else if (result == 3) {
ARM GAS  /tmp/ccFTh0V1.s 			page 44


 419:Core/Src/main.c ****       UART2_Print("Too many names on device.\r\n");
 420:Core/Src/main.c ****     } else if (result == 4) {
 421:Core/Src/main.c ****       UART2_Print("Name too long.\r\n");
 422:Core/Src/main.c ****     } else {
 423:Core/Src/main.c ****       UART2_Print("Name registered.\r\n");
 424:Core/Src/main.c ****     }
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c **** }
 427:Core/Src/main.c **** void command_relay(char *rest) {
 428:Core/Src/main.c ****   /* Relay fmt:
 429:Core/Src/main.c ****    * 1: R1 ON
 430:Core/Src/main.c ****    * 2: R1 OFF
 431:Core/Src/main.c ****    * 3: R2 ON
 432:Core/Src/main.c ****    * 4: R2 OFF
 433:Core/Src/main.c ****    * 5: R3 ON
 434:Core/Src/main.c ****    * 6: R3 OFF
 435:Core/Src/main.c ****    * 16: Get R1
 436:Core/Src/main.c ****    * 17: Get R2
 437:Core/Src/main.c ****    * 18: Get R3
 438:Core/Src/main.c ****    */
 439:Core/Src/main.c ****   char word[32];
 440:Core/Src/main.c ****   next_word(word, &rest);
 441:Core/Src/main.c ****   if (!strcmp(word, "off")) {
 442:Core/Src/main.c ****     int id = retrieve_id(rest);
 443:Core/Src/main.c ****     if (id == 0) {
 444:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 445:Core/Src/main.c ****       return;
 446:Core/Src/main.c ****     }
 447:Core/Src/main.c ****     next_can_id = id;
 448:Core/Src/main.c ****     int cmd;
 449:Core/Src/main.c ****     UART2_Print(rest);
 450:Core/Src/main.c ****     UART2_Print(": ");
 451:Core/Src/main.c ****     if (last_index == 1) {
 452:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 453:Core/Src/main.c ****       CAN_Send(0x02);
 454:Core/Src/main.c ****     } else if (last_index == 2) {
 455:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 456:Core/Src/main.c ****       CAN_Send(0x04);
 457:Core/Src/main.c ****     } else if (last_index == 3) {
 458:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 459:Core/Src/main.c ****       CAN_Send(0x06);
 460:Core/Src/main.c ****     } else {
 461:Core/Src/main.c ****       UART2_Print("Turning relays OFF.\r\n");
 462:Core/Src/main.c ****       CAN_Send(0x02);
 463:Core/Src/main.c ****       CAN_Send(0x04);
 464:Core/Src/main.c ****       CAN_Send(0x06);
 465:Core/Src/main.c ****     }
 466:Core/Src/main.c ****   } else if (!strcmp(word, "on")) {
 467:Core/Src/main.c ****     int id = retrieve_id(rest);
 468:Core/Src/main.c ****     if (id == 0) {
 469:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 470:Core/Src/main.c ****       return;
 471:Core/Src/main.c ****     }
 472:Core/Src/main.c ****     next_can_id = id;
 473:Core/Src/main.c ****     int cmd;
 474:Core/Src/main.c ****     UART2_Print(rest);
 475:Core/Src/main.c ****     UART2_Print(": ");
ARM GAS  /tmp/ccFTh0V1.s 			page 45


 476:Core/Src/main.c ****     if (last_index == 1) {
 477:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 478:Core/Src/main.c ****       CAN_Send(0x01);
 479:Core/Src/main.c ****     } else if (last_index == 2) {
 480:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 481:Core/Src/main.c ****       CAN_Send(0x03);
 482:Core/Src/main.c ****     } else if (last_index == 3) {
 483:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 484:Core/Src/main.c ****       CAN_Send(0x05);
 485:Core/Src/main.c ****     } else {
 486:Core/Src/main.c ****       UART2_Print("Need to specify individual relay.\r\n");
 487:Core/Src/main.c ****     }
 488:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 489:Core/Src/main.c ****     int id = retrieve_id(rest);
 490:Core/Src/main.c ****     if (id == 0) {
 491:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 492:Core/Src/main.c ****       return;
 493:Core/Src/main.c ****     }
 494:Core/Src/main.c ****     next_can_id = id;
 495:Core/Src/main.c ****     UART2_Print(rest);
 496:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 497:Core/Src/main.c ****     CAN_Send(0xFF);
 498:Core/Src/main.c ****   } else if (!*word) {
 499:Core/Src/main.c ****     cmd_invalid = 1;
 500:Core/Src/main.c ****     UART2_Print("Option needed for \"relay\".\r\n");
 501:Core/Src/main.c ****   } else {
 502:Core/Src/main.c ****     cmd_invalid = 1;
 503:Core/Src/main.c ****     UART2_Print("Unknown option for \"relay\": ");
 504:Core/Src/main.c ****     UART2_Print(word);
 505:Core/Src/main.c ****     UART2_Print("\r\n");
 506:Core/Src/main.c ****   }
 507:Core/Src/main.c **** }
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** uint16_t servo_get_us(char *label, uint16_t angle) {
 510:Core/Src/main.c ****   ServoCfg *servo = NULL;
 511:Core/Src/main.c ****   ServoCfg def = {0};
 512:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 513:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
 514:Core/Src/main.c ****       servo = &name_maps[i].cfg.servo;
 515:Core/Src/main.c ****       break;
 516:Core/Src/main.c ****     }
 517:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 518:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 519:Core/Src/main.c ****         servo = &name_maps[i].cfg.servo;
 520:Core/Src/main.c ****         break;
 521:Core/Src/main.c ****       }
 522:Core/Src/main.c ****     }
 523:Core/Src/main.c ****   }
 524:Core/Src/main.c ****   if (servo == NULL) {
 525:Core/Src/main.c ****     servo = &def;
 526:Core/Src/main.c ****   }
 527:Core/Src/main.c ****   if (!servo->initialized) {
 528:Core/Src/main.c ****     servo->initialized = 1;
 529:Core/Src/main.c ****     servo->min_us = 1000;
 530:Core/Src/main.c ****     servo->max_us = 2000;
 531:Core/Src/main.c ****     servo->min_angle = 0;
 532:Core/Src/main.c ****     servo->max_angle = 180;
ARM GAS  /tmp/ccFTh0V1.s 			page 46


 533:Core/Src/main.c ****   }
 534:Core/Src/main.c ****   if (angle < servo->min_angle) return 0;
 535:Core/Src/main.c ****   if (angle > servo->max_angle) return 0;
 536:Core/Src/main.c ****   uint16_t delta = angle - servo->min_angle;
 537:Core/Src/main.c ****   return servo->min_us + ((uint32_t)(delta) * (servo->max_us - servo->min_us)) / (servo->max_angle 
 538:Core/Src/main.c **** }
 539:Core/Src/main.c **** 
 540:Core/Src/main.c **** void command_servo(char *rest) {
 541:Core/Src/main.c ****   /* 1: S1 ON
 542:Core/Src/main.c ****    * 2: S2 On
 543:Core/Src/main.c ****    * 3: S3 ON
 544:Core/Src/main.c ****    * 4: S4 On
 545:Core/Src/main.c ****    * 5: S1 OFF
 546:Core/Src/main.c ****    * 6: S2 OFF
 547:Core/Src/main.c ****    * 7: S3 off
 548:Core/Src/main.c ****    * 8: S4 off
 549:Core/Src/main.c ****    * 10: set S1 (next 2 bytes pulsewidth us)
 550:Core/Src/main.c ****    * 11: set S2
 551:Core/Src/main.c ****    * 12: set S3
 552:Core/Src/main.c ****    * 13: Set S4
 553:Core/Src/main.c ****    * 14: get S1
 554:Core/Src/main.c ****    * 15: get S2
 555:Core/Src/main.c ****    * 16: get S3
 556:Core/Src/main.c ****    * 17: get S4
 557:Core/Src/main.c ****    *
 558:Core/Src/main.c ****    */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   char word[32];
 561:Core/Src/main.c ****   next_word(word, &rest);
 562:Core/Src/main.c ****   if (!strcmp(word, "on")) {
 563:Core/Src/main.c ****     int id = retrieve_id(rest);
 564:Core/Src/main.c ****     if (id == 0) {
 565:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 566:Core/Src/main.c ****       return;
 567:Core/Src/main.c ****     }
 568:Core/Src/main.c ****     next_can_id = id;
 569:Core/Src/main.c ****     int cmd;
 570:Core/Src/main.c ****     UART2_Print(rest);
 571:Core/Src/main.c ****     UART2_Print(": ");
 572:Core/Src/main.c ****     if (last_index == 1) {
 573:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 574:Core/Src/main.c ****       CAN_Send(0x01);
 575:Core/Src/main.c ****     } else if (last_index == 2) {
 576:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 577:Core/Src/main.c ****       CAN_Send(0x02);
 578:Core/Src/main.c ****     } else if (last_index == 3) {
 579:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 580:Core/Src/main.c ****       CAN_Send(0x03);
 581:Core/Src/main.c ****     } else if (last_index == 4) {
 582:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 583:Core/Src/main.c ****       CAN_Send(0x04);
 584:Core/Src/main.c ****     } else {
 585:Core/Src/main.c ****       UART2_Print("Need to specify individual servo.\r\n");
 586:Core/Src/main.c ****     }
 587:Core/Src/main.c ****   } else if (!strcmp(word, "off")) {
 588:Core/Src/main.c ****     int id = retrieve_id(rest);
 589:Core/Src/main.c ****     if (id == 0) {
ARM GAS  /tmp/ccFTh0V1.s 			page 47


 590:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 591:Core/Src/main.c ****       return;
 592:Core/Src/main.c ****     }
 593:Core/Src/main.c ****     next_can_id = id;
 594:Core/Src/main.c ****     int cmd;
 595:Core/Src/main.c ****     UART2_Print(rest);
 596:Core/Src/main.c ****     UART2_Print(": ");
 597:Core/Src/main.c ****     if (last_index == 1) {
 598:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 599:Core/Src/main.c ****       CAN_Send(0x05);
 600:Core/Src/main.c ****     } else if (last_index == 2) {
 601:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 602:Core/Src/main.c ****       CAN_Send(0x06);
 603:Core/Src/main.c ****     } else if (last_index == 3) {
 604:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 605:Core/Src/main.c ****       CAN_Send(0x07);
 606:Core/Src/main.c ****     } else if (last_index == 4) {
 607:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 608:Core/Src/main.c ****       CAN_Send(0x08);
 609:Core/Src/main.c ****     } else {
 610:Core/Src/main.c ****       UART2_Print("Need to specify individual servo.\r\n");
 611:Core/Src/main.c ****     }
 612:Core/Src/main.c ****   } else if (!strcmp(word, "set")) {
 613:Core/Src/main.c ****     next_word(word, &rest);
 614:Core/Src/main.c ****     int id = retrieve_id(word);
 615:Core/Src/main.c ****     if (id == 0) {
 616:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 617:Core/Src/main.c ****       return;
 618:Core/Src/main.c ****     }
 619:Core/Src/main.c ****     uint16_t angle = atoi(rest);
 620:Core/Src/main.c ****     if (angle == 0 && *rest != '0') {
 621:Core/Src/main.c ****       UART2_Print("Invalid angle.\r\n");
 622:Core/Src/main.c ****       return;
 623:Core/Src/main.c ****     }
 624:Core/Src/main.c ****     uint16_t serv_us = servo_get_us(word, angle);
 625:Core/Src/main.c ****     if (serv_us == 0) {
 626:Core/Src/main.c ****       UART2_Print("Angle out of range.\r\n");
 627:Core/Src/main.c ****       return;
 628:Core/Src/main.c ****     }
 629:Core/Src/main.c ****     char buf[3];
 630:Core/Src/main.c ****     if (last_index < 1 || last_index > 4) {
 631:Core/Src/main.c ****       UART2_Print("Need to specify individual servo.\r\n");
 632:Core/Src/main.c ****       return;
 633:Core/Src/main.c ****     }
 634:Core/Src/main.c ****     UART2_Print(rest);
 635:Core/Src/main.c ****     UART2_Print(": Setting servo -> ");
 636:Core/Src/main.c ****     UART2_Print_Int(angle);
 637:Core/Src/main.c ****     UART2_Print(" deg (");
 638:Core/Src/main.c ****     UART2_Print_Int(serv_us);
 639:Core/Src/main.c ****     UART2_Print(" us).\r\n");
 640:Core/Src/main.c ****     buf[0] = 0x10 + last_index;
 641:Core/Src/main.c ****     *(uint16_t*)&buf[1] = serv_us;
 642:Core/Src/main.c ****     CAN_Send_Long(buf, 3);
 643:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 644:Core/Src/main.c ****     int id = retrieve_id(rest);
 645:Core/Src/main.c ****     if (id == 0) {
 646:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
ARM GAS  /tmp/ccFTh0V1.s 			page 48


 647:Core/Src/main.c ****       return;
 648:Core/Src/main.c ****     }
 649:Core/Src/main.c ****     next_can_id = id;
 650:Core/Src/main.c ****     UART2_Print(rest);
 651:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 652:Core/Src/main.c ****     CAN_Send(0xFF);
 653:Core/Src/main.c ****   } else if (!*word) {
 654:Core/Src/main.c ****     cmd_invalid = 1;
 655:Core/Src/main.c ****     UART2_Print("Option needed for \"servo\".\r\n");
 656:Core/Src/main.c ****   } else {
 657:Core/Src/main.c ****     cmd_invalid = 1;
 658:Core/Src/main.c ****     UART2_Print("Unknown option for \"servo\": ");
 659:Core/Src/main.c ****     UART2_Print(word);
 660:Core/Src/main.c ****     UART2_Print("\r\n");
 661:Core/Src/main.c ****   }
 662:Core/Src/main.c **** }
 663:Core/Src/main.c **** void command_tc(char *rest) {
 664:Core/Src/main.c ****   char word[32];
 665:Core/Src/main.c ****   next_word(word, &rest);
 666:Core/Src/main.c ****   if (!strcmp(word, "get")) {
 667:Core/Src/main.c ****     int id = retrieve_id(rest);
 668:Core/Src/main.c ****     if (id == 0) {
 669:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 670:Core/Src/main.c ****       return;
 671:Core/Src/main.c ****     }
 672:Core/Src/main.c ****     if (last_index < 1 || last_index > 3) {
 673:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 674:Core/Src/main.c ****       return;
 675:Core/Src/main.c ****     }
 676:Core/Src/main.c ****     next_can_id = id;
 677:Core/Src/main.c ****     UART2_Print(rest);
 678:Core/Src/main.c ****     UART2_Print(": ");
 679:Core/Src/main.c ****     CAN_Rx_Func = CAN_Rx_TC;
 680:Core/Src/main.c ****     CAN_Send(last_index);
 681:Core/Src/main.c ****   } else if (!strcmp(word, "status")) {
 682:Core/Src/main.c ****     int id = retrieve_id(rest);
 683:Core/Src/main.c ****     if (id == 0) {
 684:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 685:Core/Src/main.c ****       return;
 686:Core/Src/main.c ****     }
 687:Core/Src/main.c ****     if (last_index < 1 || last_index > 3) {
 688:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 689:Core/Src/main.c ****       return;
 690:Core/Src/main.c ****     }
 691:Core/Src/main.c ****     next_can_id = id;
 692:Core/Src/main.c ****     UART2_Print(rest);
 693:Core/Src/main.c ****     UART2_Print(": ");
 694:Core/Src/main.c ****     CAN_Rx_Func = CAN_Rx_TCStat;
 695:Core/Src/main.c ****     CAN_Send(0x03 + last_index);
 696:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 697:Core/Src/main.c ****     int id = retrieve_id(rest);
 698:Core/Src/main.c ****     if (id == 0) {
 699:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 700:Core/Src/main.c ****       return;
 701:Core/Src/main.c ****     }
 702:Core/Src/main.c ****     next_can_id = id;
 703:Core/Src/main.c ****     UART2_Print(rest);
ARM GAS  /tmp/ccFTh0V1.s 			page 49


 704:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 705:Core/Src/main.c ****     CAN_Send(0xFF);
 706:Core/Src/main.c ****   } else if (!*word) {
 707:Core/Src/main.c ****     cmd_invalid = 1;
 708:Core/Src/main.c ****     UART2_Print("Option needed for \"tc\".\r\n");
 709:Core/Src/main.c ****   } else {
 710:Core/Src/main.c ****     cmd_invalid = 1;
 711:Core/Src/main.c ****     UART2_Print("Unknown option for \"tc\": ");
 712:Core/Src/main.c ****     UART2_Print(word);
 713:Core/Src/main.c ****     UART2_Print("\r\n");
 714:Core/Src/main.c ****   }
 715:Core/Src/main.c **** 
 716:Core/Src/main.c **** }
 717:Core/Src/main.c **** void command_pt(char *rest) {
 718:Core/Src/main.c ****   char word[32];
 719:Core/Src/main.c ****   next_word(word, &rest);
 720:Core/Src/main.c ****   if (!strcmp(word, "get")) {
 721:Core/Src/main.c ****     int id = retrieve_id(rest);
 722:Core/Src/main.c ****     if (id == 0) {
 723:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 724:Core/Src/main.c ****       return;
 725:Core/Src/main.c ****     }
 726:Core/Src/main.c ****     if (last_index < 1 || last_index > 3) {
 727:Core/Src/main.c ****       UART2_Print("Need to specify individual PT.\r\n");
 728:Core/Src/main.c ****       return;
 729:Core/Src/main.c ****     }
 730:Core/Src/main.c ****     next_can_id = id;
 731:Core/Src/main.c ****     UART2_Print(rest);
 732:Core/Src/main.c ****     UART2_Print(": ");
 733:Core/Src/main.c ****     CAN_Rx_Func = CAN_Rx_PT;
 734:Core/Src/main.c ****     CAN_Send(last_index);
 735:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 736:Core/Src/main.c ****     int id = retrieve_id(rest);
 737:Core/Src/main.c ****     if (id == 0) {
 738:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 739:Core/Src/main.c ****       return;
 740:Core/Src/main.c ****     }
 741:Core/Src/main.c ****     next_can_id = id;
 742:Core/Src/main.c ****     UART2_Print(rest);
 743:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 744:Core/Src/main.c ****     CAN_Send(0xFF);
 745:Core/Src/main.c ****   } else if (!*word) {
 746:Core/Src/main.c ****     cmd_invalid = 1;
 747:Core/Src/main.c ****     UART2_Print("Option needed for \"pt\".\r\n");
 748:Core/Src/main.c ****   } else {
 749:Core/Src/main.c ****     cmd_invalid = 1;
 750:Core/Src/main.c ****     UART2_Print("Unknown option for \"pt\": ");
 751:Core/Src/main.c ****     UART2_Print(word);
 752:Core/Src/main.c ****     UART2_Print("\r\n");
 753:Core/Src/main.c ****   }
 754:Core/Src/main.c **** 
 755:Core/Src/main.c **** }
 756:Core/Src/main.c **** 
 757:Core/Src/main.c **** int sd_ok = 0;
 758:Core/Src/main.c **** void initialize_sd();
 759:Core/Src/main.c **** void sd_free_space();
 760:Core/Src/main.c **** void deinit_sd();
ARM GAS  /tmp/ccFTh0V1.s 			page 50


 761:Core/Src/main.c **** void command_sd(char *rest) {
 762:Core/Src/main.c ****   char word[32];
 763:Core/Src/main.c ****   next_word(word, &rest);
 764:Core/Src/main.c ****   if (!strcmp(word, "init")) {
 765:Core/Src/main.c ****     if (sd_ok) UART2_Print("SD card already initialized.\r\n");
 766:Core/Src/main.c ****     else initialize_sd();
 767:Core/Src/main.c ****   } else if (!strcmp(word, "free")) {
 768:Core/Src/main.c ****     if (sd_ok) sd_free_space();
 769:Core/Src/main.c ****     else UART2_Print("SD card not initialized.\r\n");
 770:Core/Src/main.c ****   } else if (!strcmp(word, "deinit")) {
 771:Core/Src/main.c ****     if (sd_ok) deinit_sd();
 772:Core/Src/main.c ****     else UART2_Print("SD Card not initialized.\r\n");
 773:Core/Src/main.c ****   } else if (!*word) {
 774:Core/Src/main.c ****     cmd_invalid = 1;
 775:Core/Src/main.c ****     UART2_Print("Option needed for \"sd\".\r\n");
 776:Core/Src/main.c ****   } else {
 777:Core/Src/main.c ****     cmd_invalid = 1;
 778:Core/Src/main.c ****     UART2_Print("Unknown option for \"sd\": ");
 779:Core/Src/main.c ****     UART2_Print(word);
 780:Core/Src/main.c ****     UART2_Print("\r\n");
 781:Core/Src/main.c ****   }
 782:Core/Src/main.c **** }
 783:Core/Src/main.c **** 
 784:Core/Src/main.c **** FATFS FatFs;
 785:Core/Src/main.c **** FIL pfil;
 786:Core/Src/main.c **** int cur_programming = 0;
 787:Core/Src/main.c **** void list_all_files() {
 788:Core/Src/main.c ****   FRESULT fres;
 789:Core/Src/main.c ****   DIR dir;
 790:Core/Src/main.c ****   FILINFO filinfo;
 791:Core/Src/main.c ****   fres = f_opendir(&dir, "/");
 792:Core/Src/main.c ****   char buffer[256];
 793:Core/Src/main.c ****   if (fres != FR_OK) {
 794:Core/Src/main.c ****     UART2_Print("Unable to open directory.\r\n");
 795:Core/Src/main.c ****     return;
 796:Core/Src/main.c ****   }
 797:Core/Src/main.c ****   UART2_Print("Files on SD card:\r\n");
 798:Core/Src/main.c ****   while (1) {
 799:Core/Src/main.c ****     fres = f_readdir(&dir, &filinfo);
 800:Core/Src/main.c ****     if (fres != FR_OK || filinfo.fname[0] == 0) break;
 801:Core/Src/main.c ****     unsigned long size = filinfo.fsize;
 802:Core/Src/main.c ****     const char *prefix;
 803:Core/Src/main.c ****     if (size > 10*1073741824) {
 804:Core/Src/main.c ****       prefix = "GiB";
 805:Core/Src/main.c ****       size >>= 30;
 806:Core/Src/main.c ****     } else if (size > 10*1048576) {
 807:Core/Src/main.c ****       prefix = "MiB";
 808:Core/Src/main.c ****       size >>= 20;
 809:Core/Src/main.c ****     } else if (size > 10*1024) {
 810:Core/Src/main.c ****       prefix = "KiB";
 811:Core/Src/main.c ****       size >>= 10;
 812:Core/Src/main.c ****     } else {
 813:Core/Src/main.c ****       prefix = "B";
 814:Core/Src/main.c ****     }
 815:Core/Src/main.c ****     sprintf(buffer, "%-18s %lu %s\r\n", filinfo.fname, size, prefix);
 816:Core/Src/main.c ****     UART2_Print(buffer);
 817:Core/Src/main.c ****   }
ARM GAS  /tmp/ccFTh0V1.s 			page 51


 818:Core/Src/main.c ****   f_closedir(&dir);
 819:Core/Src/main.c **** }
 820:Core/Src/main.c **** void process_command(char *buf);
 821:Core/Src/main.c **** void command_file(char *rest) {
 822:Core/Src/main.c ****   FIL fil;
 823:Core/Src/main.c ****   FRESULT fres;
 824:Core/Src/main.c ****   char word[32];
 825:Core/Src/main.c ****   if (!sd_ok) {
 826:Core/Src/main.c ****     UART2_Print("SD card must be initialized to use \"file\".\r\n");
 827:Core/Src/main.c ****     return;
 828:Core/Src/main.c ****   } else if (cur_programming && strcmp(word, "endp")) {
 829:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 830:Core/Src/main.c ****   }
 831:Core/Src/main.c ****   next_word(word, &rest);
 832:Core/Src/main.c ****   if (!strcmp(word, "list")) {
 833:Core/Src/main.c ****     list_all_files();
 834:Core/Src/main.c ****   } else if (!strcmp(word, "delete")) {
 835:Core/Src/main.c ****     fres = f_unlink(rest);
 836:Core/Src/main.c ****     if (fres != FR_OK) {
 837:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 838:Core/Src/main.c ****       return;
 839:Core/Src/main.c ****     } else {
 840:Core/Src/main.c ****       UART2_Print("File deleted.\r\n");
 841:Core/Src/main.c ****     }
 842:Core/Src/main.c ****   } else if (!strcmp(word, "read")) {
 843:Core/Src/main.c ****     char cmdbuf[320];
 844:Core/Src/main.c ****     fres = f_open(&fil, rest, FA_READ);
 845:Core/Src/main.c ****     if (fres != FR_OK) {
 846:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 847:Core/Src/main.c ****       return;
 848:Core/Src/main.c ****     }
 849:Core/Src/main.c ****     UART2_Print("File contents:\r\n");
 850:Core/Src/main.c ****     char lnbuf[8];
 851:Core/Src/main.c ****     for (int i = 0; ;i++) {
 852:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 853:Core/Src/main.c ****       if (cmdbuf[strlen(cmdbuf)-1] == '\n') cmdbuf[strlen(cmdbuf)-1] = 0;
 854:Core/Src/main.c ****       if (rres == 0) break;
 855:Core/Src/main.c ****       sprintf(lnbuf, "%04d|", i+1);
 856:Core/Src/main.c ****       UART2_Print(lnbuf);
 857:Core/Src/main.c ****       UART2_Print(cmdbuf);
 858:Core/Src/main.c ****       UART2_Print("\r\n");
 859:Core/Src/main.c ****     }
 860:Core/Src/main.c ****     f_close(&fil);
 861:Core/Src/main.c ****   } else if (!strcmp(word, "delline")) {
 862:Core/Src/main.c ****     next_word(word, &rest);
 863:Core/Src/main.c ****     int delline = atoi(rest);
 864:Core/Src/main.c ****     if (delline == 0) {
 865:Core/Src/main.c ****       UART2_Print("Format: file delline <file> <linenum>\r\n");
 866:Core/Src/main.c ****       return;
 867:Core/Src/main.c ****     }
 868:Core/Src/main.c ****     fres = f_open(&fil, word, FA_READ);
 869:Core/Src/main.c ****     if (fres != FR_OK) {
 870:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 871:Core/Src/main.c ****       return;
 872:Core/Src/main.c ****     }
 873:Core/Src/main.c ****     FIL fil2;
 874:Core/Src/main.c ****     fres = f_open(&fil2, "tmp", FA_WRITE | FA_CREATE_ALWAYS);
ARM GAS  /tmp/ccFTh0V1.s 			page 52


 875:Core/Src/main.c ****     if (fres != FR_OK) {
 876:Core/Src/main.c ****       UART2_Print("Unable to open temporary file.\r\n");
 877:Core/Src/main.c ****       return;
 878:Core/Src/main.c ****     }
 879:Core/Src/main.c ****     char linebuf[320];
 880:Core/Src/main.c ****     int curline = 1;
 881:Core/Src/main.c ****     while (f_gets(linebuf, 320, &fil)) {
 882:Core/Src/main.c ****       if (curline != delline) {
 883:Core/Src/main.c ****         f_puts(linebuf, &fil2);
 884:Core/Src/main.c ****       }
 885:Core/Src/main.c ****       curline++;
 886:Core/Src/main.c ****     }
 887:Core/Src/main.c ****     f_close(&fil);
 888:Core/Src/main.c ****     f_close(&fil2);
 889:Core/Src/main.c ****     fres = f_unlink(word);
 890:Core/Src/main.c ****     if (fres != FR_OK) {
 891:Core/Src/main.c ****       UART2_Print("Unable to delete old file.\r\n");
 892:Core/Src/main.c ****       return;
 893:Core/Src/main.c ****     }
 894:Core/Src/main.c ****     fres = f_rename("tmp", word);
 895:Core/Src/main.c ****     if (fres != FR_OK) {
 896:Core/Src/main.c ****       UART2_Print("Unable to rename file; temporary copy saved in \"tmp\".\r\n");
 897:Core/Src/main.c ****       return;
 898:Core/Src/main.c ****     }
 899:Core/Src/main.c ****     UART2_Print("Line deleted.\r\n");
 900:Core/Src/main.c ****   } else if (!strcmp(word, "run")) {
 901:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 902:Core/Src/main.c ****     char cmdbuf[320];
 903:Core/Src/main.c ****     fres = f_open(&fil, rest, FA_READ);
 904:Core/Src/main.c ****     if (fres != FR_OK) {
 905:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 906:Core/Src/main.c ****       return;
 907:Core/Src/main.c ****     }
 908:Core/Src/main.c ****     while (1) {
 909:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 910:Core/Src/main.c ****       if (cmdbuf[strlen(cmdbuf)-1] == '\n') cmdbuf[strlen(cmdbuf)-1] = 0;
 911:Core/Src/main.c ****       if (rres == 0) break;
 912:Core/Src/main.c ****       process_command(cmdbuf);
 913:Core/Src/main.c ****     }
 914:Core/Src/main.c ****     f_close(&fil);
 915:Core/Src/main.c ****   } else if (!strcmp(word, "program")) {
 916:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 917:Core/Src/main.c ****     fres = f_open(&pfil, rest, FA_WRITE | FA_OPEN_APPEND);
 918:Core/Src/main.c ****     if (fres != FR_OK) {
 919:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 920:Core/Src/main.c ****       return;
 921:Core/Src/main.c ****     }
 922:Core/Src/main.c ****     cur_programming = 1;
 923:Core/Src/main.c ****   } else if (!*word) {
 924:Core/Src/main.c ****     cmd_invalid = 1;
 925:Core/Src/main.c ****     UART2_Print("Option needed for \"file\".\r\n");
 926:Core/Src/main.c ****   } else {
 927:Core/Src/main.c ****     cmd_invalid = 1;
 928:Core/Src/main.c ****     UART2_Print("Unknown option for \"file\": ");
 929:Core/Src/main.c ****     UART2_Print(word);
 930:Core/Src/main.c ****     UART2_Print("\r\n");
 931:Core/Src/main.c ****   }
ARM GAS  /tmp/ccFTh0V1.s 			page 53


 932:Core/Src/main.c **** }
 933:Core/Src/main.c **** void command_msg(char *rest) {
 934:Core/Src/main.c ****   char word[32];
 935:Core/Src/main.c ****   next_word(word, &rest);
 936:Core/Src/main.c ****   if (!strcmp(word, "echo")) {
 937:Core/Src/main.c ****     UART2_Print(rest);
 938:Core/Src/main.c ****     UART2_Print("\r\n");
 939:Core/Src/main.c ****   } else if (!*word) {
 940:Core/Src/main.c ****     cmd_invalid = 1;
 941:Core/Src/main.c ****     UART2_Print("Option needed for \"msg\".\r\n");
 942:Core/Src/main.c ****   } else {
 943:Core/Src/main.c ****     cmd_invalid = 1;
 944:Core/Src/main.c ****     UART2_Print("Unknown option for \"msg\": ");
 945:Core/Src/main.c ****     UART2_Print(word);
 946:Core/Src/main.c ****     UART2_Print("\r\n");
 947:Core/Src/main.c ****   }
 948:Core/Src/main.c **** }
 949:Core/Src/main.c **** struct TimeEntry {
 950:Core/Src/main.c ****   char cmdbuf[320];
 951:Core/Src/main.c ****   int reload;
 952:Core/Src/main.c ****   int timeout;
 953:Core/Src/main.c ****   struct TimeEntry *next;
 954:Core/Src/main.c **** };
 955:Core/Src/main.c **** typedef struct TimeEntry TimeEntry;
 956:Core/Src/main.c **** TimeEntry *root = NULL;
 957:Core/Src/main.c **** 
 958:Core/Src/main.c **** void add_time_entry(char *cmd, int reload, int timeout) {
 959:Core/Src/main.c ****   TimeEntry **t = &root;
 960:Core/Src/main.c ****   while (*t != NULL) {
 961:Core/Src/main.c ****     t = &((*t)->next);
 962:Core/Src/main.c ****   }
 963:Core/Src/main.c ****   *t = malloc(sizeof(TimeEntry));
 964:Core/Src/main.c ****   strcpy((*t)->cmdbuf, cmd);
 965:Core/Src/main.c ****   (*t)->reload = reload;
 966:Core/Src/main.c ****   (*t)->timeout = timeout;
 967:Core/Src/main.c ****   (*t)->next = NULL;
 968:Core/Src/main.c **** }
 969:Core/Src/main.c **** 
 970:Core/Src/main.c **** int time_mark = 0;
 971:Core/Src/main.c **** void main_tick() {
 972:Core/Src/main.c ****   TimeEntry *t = root;
 973:Core/Src/main.c ****   while (t != NULL) {
 974:Core/Src/main.c ****     t->timeout--;
 975:Core/Src/main.c ****     t = t->next;
 976:Core/Src/main.c ****   }
 977:Core/Src/main.c **** }
 978:Core/Src/main.c **** void command_time(char *rest) {
 979:Core/Src/main.c ****   char word[32];
 980:Core/Src/main.c ****   next_word(word, &rest);
 981:Core/Src/main.c ****   if (!strcmp(word, "stamp")) {
 982:Core/Src/main.c ****     char buff[64];
 983:Core/Src/main.c ****     sprintf(buff, "Timestamp %dms", HAL_GetTick());
 984:Core/Src/main.c ****     UART2_Print(buff);
 985:Core/Src/main.c ****     if (time_mark) {
 986:Core/Src/main.c ****       sprintf(buff, ", %dms since mark\r\n", HAL_GetTick() - time_mark);
 987:Core/Src/main.c ****       UART2_Print(buff);
 988:Core/Src/main.c ****     } else {
ARM GAS  /tmp/ccFTh0V1.s 			page 54


 989:Core/Src/main.c ****       UART2_Print("\r\n");
 990:Core/Src/main.c ****     }
 991:Core/Src/main.c ****   } else if (!strcmp(word, "mark")) {
 992:Core/Src/main.c ****     char buff[64];
 993:Core/Src/main.c ****     time_mark = HAL_GetTick();
 994:Core/Src/main.c ****     sprintf(buff, "Mark set at %dms\r\n", HAL_GetTick());
 995:Core/Src/main.c ****     UART2_Print(buff);
 996:Core/Src/main.c ****   } else if (!strcmp(word, "sleep")) {
 997:Core/Src/main.c ****     int ms = atoi(rest);
 998:Core/Src/main.c ****     if (ms == 0) {
 999:Core/Src/main.c ****       UART2_Print("Format: time sleep <ms>\r\n");
1000:Core/Src/main.c ****       return;
1001:Core/Src/main.c ****     }
1002:Core/Src/main.c ****     HAL_Delay(ms);
1003:Core/Src/main.c ****   } else if (!strcmp(word, "delay")) {
1004:Core/Src/main.c ****     next_word(word, &rest);
1005:Core/Src/main.c ****     int ms = atoi(word);
1006:Core/Src/main.c ****     if (ms == 0 || !*rest) {
1007:Core/Src/main.c ****       UART2_Print("Format: time delay <ms> <command...>\r\n");
1008:Core/Src/main.c ****       return;
1009:Core/Src/main.c ****     }
1010:Core/Src/main.c ****     add_time_entry(rest, 0, ms);
1011:Core/Src/main.c ****     UART2_Print("Running command in ");
1012:Core/Src/main.c ****     UART2_Print_Int(ms);
1013:Core/Src/main.c ****     UART2_Print("ms.\r\n");
1014:Core/Src/main.c ****   } else if (!strcmp(word, "every")) {
1015:Core/Src/main.c ****     next_word(word, &rest);
1016:Core/Src/main.c ****     int ms = atoi(word);
1017:Core/Src/main.c ****     if (ms == 0 || !*rest) {
1018:Core/Src/main.c ****       UART2_Print("Format: time every <ms> <command...>\r\n");
1019:Core/Src/main.c ****       return;
1020:Core/Src/main.c ****     }
1021:Core/Src/main.c ****     add_time_entry(rest, ms, ms);
1022:Core/Src/main.c ****     UART2_Print("Running command every ");
1023:Core/Src/main.c ****     UART2_Print_Int(ms);
1024:Core/Src/main.c ****     UART2_Print("ms.\r\n");
1025:Core/Src/main.c ****   } else if (!strcmp(word, "list")) {
1026:Core/Src/main.c ****     if (root == NULL) {
1027:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
1028:Core/Src/main.c ****       return;
1029:Core/Src/main.c ****     }
1030:Core/Src/main.c ****     TimeEntry *t = root;
1031:Core/Src/main.c ****     UART2_Print("Timers active:\r\n");
1032:Core/Src/main.c ****     int i = 0;
1033:Core/Src/main.c ****     while (t != NULL) {
1034:Core/Src/main.c ****       UART2_Print_Int(++i);
1035:Core/Src/main.c ****       if (t->reload) {
1036:Core/Src/main.c ****         UART2_Print(" Every ");
1037:Core/Src/main.c ****         UART2_Print_Int(t->reload);
1038:Core/Src/main.c ****       } else {
1039:Core/Src/main.c ****         UART2_Print(" In ");
1040:Core/Src/main.c ****         UART2_Print_Int(t->timeout);
1041:Core/Src/main.c ****       }
1042:Core/Src/main.c ****       UART2_Print("ms: ");
1043:Core/Src/main.c ****       UART2_Print(t->cmdbuf);
1044:Core/Src/main.c ****       UART2_Print("\r\n");
1045:Core/Src/main.c ****       t = t->next;
ARM GAS  /tmp/ccFTh0V1.s 			page 55


1046:Core/Src/main.c ****     }
1047:Core/Src/main.c ****   } else if (!strcmp(word, "delete")) {
1048:Core/Src/main.c ****     int idx = atoi(rest);
1049:Core/Src/main.c ****     if (idx == 0 && *rest) {
1050:Core/Src/main.c ****       UART2_Print("Format: time delete <index>\r\n");
1051:Core/Src/main.c ****       return;
1052:Core/Src/main.c ****     }
1053:Core/Src/main.c ****     if (root == NULL) {
1054:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
1055:Core/Src/main.c ****       return;
1056:Core/Src/main.c ****     }
1057:Core/Src/main.c ****     TimeEntry *t = root;
1058:Core/Src/main.c ****     TimeEntry **last = &root;
1059:Core/Src/main.c ****     int i = 0;
1060:Core/Src/main.c ****     while (t != NULL) {
1061:Core/Src/main.c ****       i++;
1062:Core/Src/main.c ****       if (i == idx || (!idx && t->next == NULL)) {
1063:Core/Src/main.c ****         *last = t->next;
1064:Core/Src/main.c ****         free(t);
1065:Core/Src/main.c ****         break;
1066:Core/Src/main.c ****       }
1067:Core/Src/main.c ****       last = &(t->next);
1068:Core/Src/main.c ****       t = t->next;
1069:Core/Src/main.c ****     }
1070:Core/Src/main.c ****     if (t == NULL) {
1071:Core/Src/main.c ****       UART2_Print("No timer with that index.\r\n");
1072:Core/Src/main.c ****     } else {
1073:Core/Src/main.c ****       UART2_Print("Timer deleted.\r\n");
1074:Core/Src/main.c ****     }
1075:Core/Src/main.c ****   } else if (!*word) {
1076:Core/Src/main.c ****     cmd_invalid = 1;
1077:Core/Src/main.c ****     UART2_Print("Option needed for \"time\".\r\n");
1078:Core/Src/main.c ****   } else {
1079:Core/Src/main.c ****     cmd_invalid = 1;
1080:Core/Src/main.c ****     UART2_Print("Unknown option for \"time\": ");
1081:Core/Src/main.c ****     UART2_Print(word);
1082:Core/Src/main.c ****     UART2_Print("\r\n");
1083:Core/Src/main.c ****   }
1084:Core/Src/main.c **** }
1085:Core/Src/main.c **** int prog_lines = 0;
1086:Core/Src/main.c **** void process_command(char *buf) {
1087:Core/Src/main.c ****   char word[32];
1088:Core/Src/main.c ****   FRESULT fres;
1089:Core/Src/main.c ****   // int wlen = strcspn(buf, " ");
1090:Core/Src/main.c ****   // memcpy(word, buf, wlen);
1091:Core/Src/main.c ****   // word[wlen] = 0;
1092:Core/Src/main.c ****   // buf += wlen + 1;
1093:Core/Src/main.c ****   if (cur_programming) {
1094:Core/Src/main.c ****     if (!strcmp(buf, "file endp")) {
1095:Core/Src/main.c ****       char buffer[64];
1096:Core/Src/main.c ****       sprintf(buffer, "Programmed %d lines.\r\n", prog_lines);
1097:Core/Src/main.c ****       UART2_Print(buffer);
1098:Core/Src/main.c ****       prog_lines = 0;
1099:Core/Src/main.c ****       cur_programming = 0;
1100:Core/Src/main.c ****       f_close(&pfil);
1101:Core/Src/main.c ****     } else {
1102:Core/Src/main.c ****       int len = strlen(buf);
ARM GAS  /tmp/ccFTh0V1.s 			page 56


1103:Core/Src/main.c ****       buf[len] = '\n';
1104:Core/Src/main.c ****       buf[++len] = 0;
1105:Core/Src/main.c ****       int olen;
1106:Core/Src/main.c ****       fres = f_write(&pfil, buf, len, &olen);
1107:Core/Src/main.c ****       if (fres != FR_OK) {
1108:Core/Src/main.c ****         UART2_Print("Warning, write failed.\r\n");
1109:Core/Src/main.c ****       } else {
1110:Core/Src/main.c ****         prog_lines += 1;
1111:Core/Src/main.c ****       }
1112:Core/Src/main.c ****       f_sync(&pfil);
1113:Core/Src/main.c ****     }
1114:Core/Src/main.c ****     return;
1115:Core/Src/main.c ****   }
1116:Core/Src/main.c ****   next_word(word, &buf);
1117:Core/Src/main.c ****   cmd_invalid = 0;
1118:Core/Src/main.c ****   if (!strcmp(word, "help")) {
1119:Core/Src/main.c ****     command_help(buf);
1120:Core/Src/main.c ****   } else if (!strcmp(word, "bus")) {
1121:Core/Src/main.c ****     command_bus(buf);
1122:Core/Src/main.c ****   } else if (!strcmp(word, "name")) {
1123:Core/Src/main.c ****     command_name(buf);
1124:Core/Src/main.c ****   } else if (!strcmp(word, "relay")) {
1125:Core/Src/main.c ****     command_relay(buf);
1126:Core/Src/main.c ****   } else if (!strcmp(word, "sd")) {
1127:Core/Src/main.c ****     command_sd(buf);
1128:Core/Src/main.c ****   } else if (!strcmp(word, "file")) {
1129:Core/Src/main.c ****     command_file(buf);
1130:Core/Src/main.c ****   } else if (!strcmp(word, "servo")) {
1131:Core/Src/main.c ****     command_servo(buf);
1132:Core/Src/main.c ****   } else if (!strcmp(word, "tc")) {
1133:Core/Src/main.c ****     command_tc(buf);
1134:Core/Src/main.c ****   } else if (!strcmp(word, "time")) {
1135:Core/Src/main.c ****     command_time(buf);
1136:Core/Src/main.c ****   } else if (!strcmp(word, "msg")) {
1137:Core/Src/main.c ****     command_msg(buf);
1138:Core/Src/main.c ****   } else if (!strcmp(word, "pt")) {
1139:Core/Src/main.c ****     command_pt(buf);
1140:Core/Src/main.c ****   } else if (!*word) {
1141:Core/Src/main.c ****     cmd_invalid = 1;
1142:Core/Src/main.c ****     UART2_Print("Enter a command.\r\n");
1143:Core/Src/main.c ****   } else {
1144:Core/Src/main.c ****     cmd_invalid = 1;
1145:Core/Src/main.c ****     UART2_Print("Unknown command: ");
1146:Core/Src/main.c ****     UART2_Print(word);
1147:Core/Src/main.c ****     UART2_Print("\r\n");
1148:Core/Src/main.c ****   }
1149:Core/Src/main.c **** }
1150:Core/Src/main.c **** void initialize_sd() {
1151:Core/Src/main.c ****   FRESULT fres;
1152:Core/Src/main.c ****   UART2_Print("Mounting SD card...\r\n");
1153:Core/Src/main.c ****   fres = f_mount(&FatFs, "", 1); //1=mount now
1154:Core/Src/main.c ****   if (fres != FR_OK) {
1155:Core/Src/main.c ****     UART2_Print("f_mount error\r\n");
1156:Core/Src/main.c ****     sd_ok = 0;
1157:Core/Src/main.c ****     return;
1158:Core/Src/main.c ****   }
1159:Core/Src/main.c **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 57


1160:Core/Src/main.c **** 
1161:Core/Src/main.c ****   UART2_Print("SD card setup.\r\n");
1162:Core/Src/main.c ****   sd_ok = 1;
1163:Core/Src/main.c ****   return;
1164:Core/Src/main.c **** }
1165:Core/Src/main.c **** void deinit_sd() {
1166:Core/Src/main.c ****   f_mount(NULL, "", 0);
1167:Core/Src/main.c ****   UART2_Print("SD card removed.\r\n");
1168:Core/Src/main.c ****   sd_ok = 0;
1169:Core/Src/main.c ****   return;
1170:Core/Src/main.c **** }
1171:Core/Src/main.c **** void sd_free_space() {
1172:Core/Src/main.c ****   FATFS* getFreeFs;
1173:Core/Src/main.c ****   FRESULT fres;
1174:Core/Src/main.c ****   DWORD free_clusters, free_sectors, total_sectors;
1175:Core/Src/main.c ****   fres = f_getfree("", &free_clusters, &getFreeFs);
1176:Core/Src/main.c ****   if (fres != FR_OK) {
1177:Core/Src/main.c ****     UART2_Print("f_getfree error\r\n");
1178:Core/Src/main.c ****     return;
1179:Core/Src/main.c ****   }
1180:Core/Src/main.c ****   //Formula comes from ChaN's documentation
1181:Core/Src/main.c ****   total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
1182:Core/Src/main.c ****   free_sectors = free_clusters * getFreeFs->csize;
1183:Core/Src/main.c ****   char buffer[256];
1184:Core/Src/main.c ****   sprintf(buffer, "SD card space:\r\n%10lu MiB total drive space.\r\n%10lu MiB available.\r\n", tot
1185:Core/Src/main.c ****   UART2_Print(buffer);
1186:Core/Src/main.c **** }
1187:Core/Src/main.c **** 
1188:Core/Src/main.c **** /* USER CODE END 0 */
1189:Core/Src/main.c **** 
1190:Core/Src/main.c **** /**
1191:Core/Src/main.c ****   * @brief  The application entry point.
1192:Core/Src/main.c ****   * @retval int
1193:Core/Src/main.c ****   */
1194:Core/Src/main.c **** int main(void)
1195:Core/Src/main.c **** {
1196:Core/Src/main.c **** 
1197:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
1198:Core/Src/main.c **** 
1199:Core/Src/main.c ****   /* USER CODE END 1 */
1200:Core/Src/main.c **** 
1201:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
1202:Core/Src/main.c **** 
1203:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
1204:Core/Src/main.c ****   HAL_Init();
1205:Core/Src/main.c **** 
1206:Core/Src/main.c ****   /* USER CODE BEGIN Init */
1207:Core/Src/main.c **** 
1208:Core/Src/main.c ****   /* USER CODE END Init */
1209:Core/Src/main.c **** 
1210:Core/Src/main.c ****   /* Configure the system clock */
1211:Core/Src/main.c ****   SystemClock_Config();
1212:Core/Src/main.c **** 
1213:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
1214:Core/Src/main.c **** 
1215:Core/Src/main.c ****   /* USER CODE END SysInit */
1216:Core/Src/main.c **** 
ARM GAS  /tmp/ccFTh0V1.s 			page 58


1217:Core/Src/main.c ****   /* Initialize all configured peripherals */
1218:Core/Src/main.c ****   MX_GPIO_Init();
1219:Core/Src/main.c ****   MX_ADC1_Init();
1220:Core/Src/main.c ****   MX_FDCAN1_Init();
1221:Core/Src/main.c ****   MX_I2C1_Init();
1222:Core/Src/main.c ****   MX_SPI1_Init();
1223:Core/Src/main.c ****   MX_SPI2_Init();
1224:Core/Src/main.c ****   MX_USART1_UART_Init();
1225:Core/Src/main.c ****   MX_USART2_UART_Init();
1226:Core/Src/main.c ****   //MX_LPUART2_UART_Init();
1227:Core/Src/main.c ****   if (MX_FATFS_Init() != APP_OK) {
1228:Core/Src/main.c ****     Error_Handler();
1229:Core/Src/main.c ****   }
1230:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
1231:Core/Src/main.c **** 
1232:Core/Src/main.c ****   HAL_FDCAN_Start(&hfdcan1);
1233:Core/Src/main.c **** 
1234:Core/Src/main.c ****   HAL_Delay(400); //a short delay is important to let the SD card settle
1235:Core/Src/main.c **** 
1236:Core/Src/main.c ****   //some variables for FatFs
1237:Core/Src/main.c **** 
1238:Core/Src/main.c **** 
1239:Core/Src/main.c ****   //Open the file system
1240:Core/Src/main.c ****   initialize_sd();
1241:Core/Src/main.c **** 
1242:Core/Src/main.c **** 
1243:Core/Src/main.c ****   char rxChar;
1244:Core/Src/main.c ****   char cmdBuf[320];
1245:Core/Src/main.c ****   uint8_t idx = 0;
1246:Core/Src/main.c ****   UART2_Print("Papyrus reset\r\n");
1247:Core/Src/main.c ****   muted = 1;
1248:Core/Src/main.c ****   process_command("file run startup.scr");
1249:Core/Src/main.c ****   muted = 0;
1250:Core/Src/main.c **** 
1251:Core/Src/main.c ****   /* USER CODE END 2 */
1252:Core/Src/main.c **** 
1253:Core/Src/main.c ****   /* Infinite loop */
1254:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
1255:Core/Src/main.c ****   while (1)
1256:Core/Src/main.c ****   {
1257:Core/Src/main.c ****     /* USER CODE END WHILE */
1258:Core/Src/main.c **** 
1259:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
1260:Core/Src/main.c ****     /* UART command input (blocking, simple) */
1261:Core/Src/main.c ****     if (HAL_UART_Receive(&huart2, (uint8_t *)&rxChar, 1, 1) == HAL_OK)
1262:Core/Src/main.c ****     {
1263:Core/Src/main.c ****       if (rxChar == '\r' || rxChar == '\n')
1264:Core/Src/main.c ****       {
1265:Core/Src/main.c ****         cmdBuf[idx] = 0;
1266:Core/Src/main.c ****         /*UART2_Print("> ");
1267:Core/Src/main.c ****         UART2_Print(cmdBuf);
1268:Core/Src/main.c ****         UART2_Print("\r\n");*/
1269:Core/Src/main.c ****         process_command(cmdBuf);
1270:Core/Src/main.c ****         idx = 0;
1271:Core/Src/main.c ****       }
1272:Core/Src/main.c ****       else {
1273:Core/Src/main.c ****         cmdBuf[idx++] = rxChar;
ARM GAS  /tmp/ccFTh0V1.s 			page 59


1274:Core/Src/main.c ****         //HAL_UART_Transmit(&huart2, (uint8_t *)&rxChar, 1, 10);
1275:Core/Src/main.c ****         //UART2_Print("\r\n");
1276:Core/Src/main.c ****       }
1277:Core/Src/main.c ****     }
1278:Core/Src/main.c ****     TimeEntry *t = root;
1279:Core/Src/main.c ****     TimeEntry **last = &root;
1280:Core/Src/main.c ****     while (t != NULL) {
1281:Core/Src/main.c ****       if (t->timeout <= 0) {
1282:Core/Src/main.c ****         process_command(t->cmdbuf);
1283:Core/Src/main.c ****         if (t->reload) {
1284:Core/Src/main.c ****           t->timeout = t->reload;
1285:Core/Src/main.c ****         } else {
1286:Core/Src/main.c ****           *last = t->next;
1287:Core/Src/main.c ****           free(t);
1288:Core/Src/main.c ****           t = *last;
1289:Core/Src/main.c ****         }
1290:Core/Src/main.c ****       } else {
1291:Core/Src/main.c ****         last = &(t->next);
1292:Core/Src/main.c ****         t = t->next;
1293:Core/Src/main.c ****       }
1294:Core/Src/main.c ****     }
1295:Core/Src/main.c ****   }
1296:Core/Src/main.c ****   /* USER CODE END 3 */
1297:Core/Src/main.c **** }
1298:Core/Src/main.c **** 
1299:Core/Src/main.c **** /**
1300:Core/Src/main.c ****   * @brief System Clock Configuration
1301:Core/Src/main.c ****   * @retval None
1302:Core/Src/main.c ****   */
1303:Core/Src/main.c **** void SystemClock_Config(void)
1304:Core/Src/main.c **** {
1305:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
1306:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
1307:Core/Src/main.c **** 
1308:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
1309:Core/Src/main.c ****   */
1310:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
1311:Core/Src/main.c **** 
1312:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
1313:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
1314:Core/Src/main.c ****   */
1315:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
1316:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
1317:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
1318:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
1319:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
1320:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
1321:Core/Src/main.c ****   {
1322:Core/Src/main.c ****     Error_Handler();
1323:Core/Src/main.c ****   }
1324:Core/Src/main.c **** 
1325:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
1326:Core/Src/main.c ****   */
1327:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
1328:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
1329:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
1330:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /tmp/ccFTh0V1.s 			page 60


1331:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
1332:Core/Src/main.c **** 
1333:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
1334:Core/Src/main.c ****   {
1335:Core/Src/main.c ****     Error_Handler();
1336:Core/Src/main.c ****   }
1337:Core/Src/main.c **** }
1338:Core/Src/main.c **** 
1339:Core/Src/main.c **** /**
1340:Core/Src/main.c ****   * @brief ADC1 Initialization Function
1341:Core/Src/main.c ****   * @param None
1342:Core/Src/main.c ****   * @retval None
1343:Core/Src/main.c ****   */
1344:Core/Src/main.c **** static void MX_ADC1_Init(void)
1345:Core/Src/main.c **** {
1346:Core/Src/main.c **** 
1347:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
1348:Core/Src/main.c **** 
1349:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
1350:Core/Src/main.c **** 
1351:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
1352:Core/Src/main.c **** 
1353:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
1354:Core/Src/main.c **** 
1355:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
1356:Core/Src/main.c **** 
1357:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
1358:Core/Src/main.c ****   */
1359:Core/Src/main.c ****   hadc1.Instance = ADC1;
1360:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
1361:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
1362:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
1363:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
1364:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
1365:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
1366:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
1367:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
1368:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
1369:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
1370:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
1371:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
1372:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
1373:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
1374:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
1375:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
1376:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
1377:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
1378:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
1379:Core/Src/main.c ****   {
1380:Core/Src/main.c ****     Error_Handler();
1381:Core/Src/main.c ****   }
1382:Core/Src/main.c **** 
1383:Core/Src/main.c ****   /** Configure Regular Channel
1384:Core/Src/main.c ****   */
1385:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
1386:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
1387:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
ARM GAS  /tmp/ccFTh0V1.s 			page 61


1388:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
1389:Core/Src/main.c ****   {
1390:Core/Src/main.c ****     Error_Handler();
1391:Core/Src/main.c ****   }
1392:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
1393:Core/Src/main.c **** 
1394:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
1395:Core/Src/main.c **** 
1396:Core/Src/main.c **** }
1397:Core/Src/main.c **** 
1398:Core/Src/main.c **** /**
1399:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
1400:Core/Src/main.c ****   * @param None
1401:Core/Src/main.c ****   * @retval None
1402:Core/Src/main.c ****   */
1403:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
1404:Core/Src/main.c **** {
1405:Core/Src/main.c **** 
1406:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
1407:Core/Src/main.c **** 
1408:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
1409:Core/Src/main.c **** 
1410:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
1411:Core/Src/main.c **** 
1412:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
1413:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
1414:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
1415:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
1416:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
1417:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
1418:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
1419:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
1420:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 4;
1421:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
1422:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 13;
1423:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
1424:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
1425:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
1426:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
1427:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
1428:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
1429:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
1430:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
1431:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
1432:Core/Src/main.c ****   {
1433:Core/Src/main.c ****     Error_Handler();
1434:Core/Src/main.c ****   }
1435:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
1436:Core/Src/main.c **** 
1437:Core/Src/main.c ****   // FDCAN_FilterTypeDef filter = {0};
1438:Core/Src/main.c ****   // filter.IdType = FDCAN_STANDARD_ID;
1439:Core/Src/main.c ****   // filter.FilterIndex = 0;
1440:Core/Src/main.c ****   // filter.FilterType = FDCAN_FILTER_MASK;
1441:Core/Src/main.c ****   // filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
1442:Core/Src/main.c ****   // filter.FilterID1 = CAN_CMD_ID << 18;
1443:Core/Src/main.c ****   // filter.FilterID2 = 0x7FF << 18;
1444:Core/Src/main.c ****   //
ARM GAS  /tmp/ccFTh0V1.s 			page 62


1445:Core/Src/main.c ****   // HAL_FDCAN_ConfigFilter(&hfdcan1, &filter);
1446:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
1447:Core/Src/main.c **** 
1448:Core/Src/main.c **** }
1449:Core/Src/main.c **** 
1450:Core/Src/main.c **** /**
1451:Core/Src/main.c ****   * @brief I2C1 Initialization Function
1452:Core/Src/main.c ****   * @param None
1453:Core/Src/main.c ****   * @retval None
1454:Core/Src/main.c ****   */
1455:Core/Src/main.c **** static void MX_I2C1_Init(void)
1456:Core/Src/main.c **** {
1457:Core/Src/main.c **** 
1458:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
1459:Core/Src/main.c **** 
1460:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
1461:Core/Src/main.c **** 
1462:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
1463:Core/Src/main.c **** 
1464:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
1465:Core/Src/main.c ****   hi2c1.Instance = I2C1;
1466:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00503D58;
1467:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
1468:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
1469:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
1470:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
1471:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
1472:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
1473:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
1474:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
1475:Core/Src/main.c ****   {
1476:Core/Src/main.c ****     Error_Handler();
1477:Core/Src/main.c ****   }
1478:Core/Src/main.c **** 
1479:Core/Src/main.c ****   /** Configure Analogue filter
1480:Core/Src/main.c ****   */
1481:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
1482:Core/Src/main.c ****   {
1483:Core/Src/main.c ****     Error_Handler();
1484:Core/Src/main.c ****   }
1485:Core/Src/main.c **** 
1486:Core/Src/main.c ****   /** Configure Digital filter
1487:Core/Src/main.c ****   */
1488:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
1489:Core/Src/main.c ****   {
1490:Core/Src/main.c ****     Error_Handler();
1491:Core/Src/main.c ****   }
1492:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
1493:Core/Src/main.c **** 
1494:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
1495:Core/Src/main.c **** 
1496:Core/Src/main.c **** }
1497:Core/Src/main.c **** 
1498:Core/Src/main.c **** /**
1499:Core/Src/main.c ****   * @brief LPUART2 Initialization Function
1500:Core/Src/main.c ****   * @param None
1501:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccFTh0V1.s 			page 63


1502:Core/Src/main.c ****   */
1503:Core/Src/main.c **** static void MX_LPUART2_UART_Init(void)
1504:Core/Src/main.c **** {
1505:Core/Src/main.c **** 
1506:Core/Src/main.c ****   /* USER CODE BEGIN LPUART2_Init 0 */
1507:Core/Src/main.c **** 
1508:Core/Src/main.c ****   /* USER CODE END LPUART2_Init 0 */
1509:Core/Src/main.c **** 
1510:Core/Src/main.c ****   /* USER CODE BEGIN LPUART2_Init 1 */
1511:Core/Src/main.c **** 
1512:Core/Src/main.c ****   /* USER CODE END LPUART2_Init 1 */
1513:Core/Src/main.c ****   hlpuart2.Instance = LPUART2;
1514:Core/Src/main.c ****   hlpuart2.Init.BaudRate = 115200;
1515:Core/Src/main.c ****   hlpuart2.Init.WordLength = UART_WORDLENGTH_8B;
1516:Core/Src/main.c ****   hlpuart2.Init.StopBits = UART_STOPBITS_1;
1517:Core/Src/main.c ****   hlpuart2.Init.Parity = UART_PARITY_NONE;
1518:Core/Src/main.c ****   hlpuart2.Init.Mode = UART_MODE_TX_RX;
1519:Core/Src/main.c ****   hlpuart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1520:Core/Src/main.c ****   hlpuart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1521:Core/Src/main.c ****   hlpuart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
1522:Core/Src/main.c ****   hlpuart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1523:Core/Src/main.c ****   hlpuart2.FifoMode = UART_FIFOMODE_DISABLE;
1524:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart2) != HAL_OK)
1525:Core/Src/main.c ****   {
1526:Core/Src/main.c ****     Error_Handler();
1527:Core/Src/main.c ****   }
1528:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
1529:Core/Src/main.c ****   {
1530:Core/Src/main.c ****     Error_Handler();
1531:Core/Src/main.c ****   }
1532:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
1533:Core/Src/main.c ****   {
1534:Core/Src/main.c ****     Error_Handler();
1535:Core/Src/main.c ****   }
1536:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart2) != HAL_OK)
1537:Core/Src/main.c ****   {
1538:Core/Src/main.c ****     Error_Handler();
1539:Core/Src/main.c ****   }
1540:Core/Src/main.c ****   /* USER CODE BEGIN LPUART2_Init 2 */
1541:Core/Src/main.c **** 
1542:Core/Src/main.c ****   /* USER CODE END LPUART2_Init 2 */
1543:Core/Src/main.c **** 
1544:Core/Src/main.c **** }
1545:Core/Src/main.c **** 
1546:Core/Src/main.c **** /**
1547:Core/Src/main.c ****   * @brief USART1 Initialization Function
1548:Core/Src/main.c ****   * @param None
1549:Core/Src/main.c ****   * @retval None
1550:Core/Src/main.c ****   */
1551:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
1552:Core/Src/main.c **** {
1553:Core/Src/main.c **** 
1554:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
1555:Core/Src/main.c **** 
1556:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
1557:Core/Src/main.c **** 
1558:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
ARM GAS  /tmp/ccFTh0V1.s 			page 64


1559:Core/Src/main.c **** 
1560:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
1561:Core/Src/main.c ****   huart1.Instance = USART1;
1562:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
1563:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
1564:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
1565:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
1566:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
1567:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1568:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
1569:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1570:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
1571:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1572:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
1573:Core/Src/main.c ****   {
1574:Core/Src/main.c ****     Error_Handler();
1575:Core/Src/main.c ****   }
1576:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
1577:Core/Src/main.c ****   {
1578:Core/Src/main.c ****     Error_Handler();
1579:Core/Src/main.c ****   }
1580:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
1581:Core/Src/main.c ****   {
1582:Core/Src/main.c ****     Error_Handler();
1583:Core/Src/main.c ****   }
1584:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
1585:Core/Src/main.c ****   {
1586:Core/Src/main.c ****     Error_Handler();
1587:Core/Src/main.c ****   }
1588:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
1589:Core/Src/main.c **** 
1590:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
1591:Core/Src/main.c **** 
1592:Core/Src/main.c **** }
1593:Core/Src/main.c **** 
1594:Core/Src/main.c **** /**
1595:Core/Src/main.c ****   * @brief USART2 Initialization Function
1596:Core/Src/main.c ****   * @param None
1597:Core/Src/main.c ****   * @retval None
1598:Core/Src/main.c ****   */
1599:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
1600:Core/Src/main.c **** {
1601:Core/Src/main.c **** 
1602:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
1603:Core/Src/main.c **** 
1604:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
1605:Core/Src/main.c **** 
1606:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
1607:Core/Src/main.c **** 
1608:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
1609:Core/Src/main.c ****   huart2.Instance = USART2;
1610:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
1611:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
1612:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
1613:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
1614:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
1615:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/ccFTh0V1.s 			page 65


1616:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
1617:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1618:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
1619:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1620:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
1621:Core/Src/main.c ****   {
1622:Core/Src/main.c ****     Error_Handler();
1623:Core/Src/main.c ****   }
1624:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
1625:Core/Src/main.c ****   {
1626:Core/Src/main.c ****     Error_Handler();
1627:Core/Src/main.c ****   }
1628:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
1629:Core/Src/main.c ****   {
1630:Core/Src/main.c ****     Error_Handler();
1631:Core/Src/main.c ****   }
1632:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
1633:Core/Src/main.c ****   {
1634:Core/Src/main.c ****     Error_Handler();
1635:Core/Src/main.c ****   }
1636:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
1637:Core/Src/main.c **** 
1638:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
1639:Core/Src/main.c **** 
1640:Core/Src/main.c **** }
1641:Core/Src/main.c **** 
1642:Core/Src/main.c **** /**
1643:Core/Src/main.c ****   * @brief SPI1 Initialization Function
1644:Core/Src/main.c ****   * @param None
1645:Core/Src/main.c ****   * @retval None
1646:Core/Src/main.c ****   */
1647:Core/Src/main.c **** static void MX_SPI1_Init(void)
1648:Core/Src/main.c **** {
1649:Core/Src/main.c **** 
1650:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
1651:Core/Src/main.c **** 
1652:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
1653:Core/Src/main.c **** 
1654:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
1655:Core/Src/main.c **** 
1656:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
1657:Core/Src/main.c ****   /* SPI1 parameter configuration*/
1658:Core/Src/main.c ****   hspi1.Instance = SPI1;
1659:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
1660:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
1661:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
1662:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
1663:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
1664:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
1665:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
1666:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
1667:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
1668:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
1669:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
1670:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
1671:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
1672:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
ARM GAS  /tmp/ccFTh0V1.s 			page 66


1673:Core/Src/main.c ****   {
1674:Core/Src/main.c ****     Error_Handler();
1675:Core/Src/main.c ****   }
1676:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
1677:Core/Src/main.c **** 
1678:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
1679:Core/Src/main.c **** 
1680:Core/Src/main.c **** }
1681:Core/Src/main.c **** 
1682:Core/Src/main.c **** /**
1683:Core/Src/main.c ****   * @brief SPI2 Initialization Function
1684:Core/Src/main.c ****   * @param None
1685:Core/Src/main.c ****   * @retval None
1686:Core/Src/main.c ****   */
1687:Core/Src/main.c **** static void MX_SPI2_Init(void)
1688:Core/Src/main.c **** {
1689:Core/Src/main.c **** 
1690:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
1691:Core/Src/main.c **** 
1692:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
1693:Core/Src/main.c **** 
1694:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
1695:Core/Src/main.c **** 
1696:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
1697:Core/Src/main.c ****   /* SPI2 parameter configuration*/
1698:Core/Src/main.c ****   hspi2.Instance = SPI2;
1699:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
1700:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
1701:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
1702:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
1703:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
1704:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
1705:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
1706:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
1707:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
1708:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
1709:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
1710:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
1711:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
1712:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
1713:Core/Src/main.c ****   {
1714:Core/Src/main.c ****     Error_Handler();
1715:Core/Src/main.c ****   }
1716:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
1717:Core/Src/main.c **** 
1718:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
1719:Core/Src/main.c **** 
1720:Core/Src/main.c **** }
1721:Core/Src/main.c **** 
1722:Core/Src/main.c **** /**
1723:Core/Src/main.c ****   * @brief GPIO Initialization Function
1724:Core/Src/main.c ****   * @param None
1725:Core/Src/main.c ****   * @retval None
1726:Core/Src/main.c ****   */
1727:Core/Src/main.c **** static void MX_GPIO_Init(void)
1728:Core/Src/main.c **** {
  94              		.loc 1 1728 1 view -0
ARM GAS  /tmp/ccFTh0V1.s 			page 67


  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  99              	.LCFI0:
 100              		.cfi_def_cfa_offset 20
 101              		.cfi_offset 4, -20
 102              		.cfi_offset 5, -16
 103              		.cfi_offset 6, -12
 104              		.cfi_offset 7, -8
 105              		.cfi_offset 14, -4
 106 0002 C646     		mov	lr, r8
 107 0004 00B5     		push	{lr}
 108              	.LCFI1:
 109              		.cfi_def_cfa_offset 24
 110              		.cfi_offset 8, -24
 111 0006 88B0     		sub	sp, sp, #32
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 56
1729:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 1729 3 view .LVU13
 115              		.loc 1 1729 20 is_stmt 0 view .LVU14
 116 0008 03AC     		add	r4, sp, #12
 117 000a 1422     		movs	r2, #20
 118 000c 0021     		movs	r1, #0
 119 000e 2000     		movs	r0, r4
 120 0010 FFF7FEFF 		bl	memset
 121              	.LVL0:
1730:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
1731:Core/Src/main.c **** 
1732:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
1733:Core/Src/main.c **** 
1734:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
1735:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 122              		.loc 1 1735 3 is_stmt 1 view .LVU15
 123              	.LBB12:
 124              		.loc 1 1735 3 view .LVU16
 125              		.loc 1 1735 3 view .LVU17
 126 0014 244B     		ldr	r3, .L6
 127 0016 5A6B     		ldr	r2, [r3, #52]
 128 0018 0125     		movs	r5, #1
 129 001a 2A43     		orrs	r2, r5
 130 001c 5A63     		str	r2, [r3, #52]
 131              		.loc 1 1735 3 view .LVU18
 132 001e 5A6B     		ldr	r2, [r3, #52]
 133 0020 2A40     		ands	r2, r5
 134 0022 0092     		str	r2, [sp]
 135              		.loc 1 1735 3 view .LVU19
 136 0024 009A     		ldr	r2, [sp]
 137              	.LBE12:
 138              		.loc 1 1735 3 view .LVU20
1736:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 139              		.loc 1 1736 3 view .LVU21
 140              	.LBB13:
 141              		.loc 1 1736 3 view .LVU22
 142              		.loc 1 1736 3 view .LVU23
 143 0026 596B     		ldr	r1, [r3, #52]
ARM GAS  /tmp/ccFTh0V1.s 			page 68


 144 0028 0222     		movs	r2, #2
 145 002a 1143     		orrs	r1, r2
 146 002c 5963     		str	r1, [r3, #52]
 147              		.loc 1 1736 3 view .LVU24
 148 002e 596B     		ldr	r1, [r3, #52]
 149 0030 0A40     		ands	r2, r1
 150 0032 0192     		str	r2, [sp, #4]
 151              		.loc 1 1736 3 view .LVU25
 152 0034 019A     		ldr	r2, [sp, #4]
 153              	.LBE13:
 154              		.loc 1 1736 3 view .LVU26
1737:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 155              		.loc 1 1737 3 view .LVU27
 156              	.LBB14:
 157              		.loc 1 1737 3 view .LVU28
 158              		.loc 1 1737 3 view .LVU29
 159 0036 596B     		ldr	r1, [r3, #52]
 160 0038 0822     		movs	r2, #8
 161 003a 1143     		orrs	r1, r2
 162 003c 5963     		str	r1, [r3, #52]
 163              		.loc 1 1737 3 view .LVU30
 164 003e 5B6B     		ldr	r3, [r3, #52]
 165 0040 1A40     		ands	r2, r3
 166 0042 0292     		str	r2, [sp, #8]
 167              		.loc 1 1737 3 view .LVU31
 168 0044 029B     		ldr	r3, [sp, #8]
 169              	.LBE14:
 170              		.loc 1 1737 3 view .LVU32
1738:Core/Src/main.c **** 
1739:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1740:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 171              		.loc 1 1740 3 view .LVU33
 172 0046 194F     		ldr	r7, .L6+4
 173 0048 0022     		movs	r2, #0
 174 004a 0321     		movs	r1, #3
 175 004c 3800     		movs	r0, r7
 176 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 177              	.LVL1:
1741:Core/Src/main.c **** 
1742:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1743:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 178              		.loc 1 1743 3 view .LVU34
 179 0052 0122     		movs	r2, #1
 180 0054 0421     		movs	r1, #4
 181 0056 3800     		movs	r0, r7
 182 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL2:
1744:Core/Src/main.c **** 
1745:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1746:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 184              		.loc 1 1746 3 view .LVU35
 185 005c 144B     		ldr	r3, .L6+8
 186 005e 9846     		mov	r8, r3
 187 0060 0022     		movs	r2, #0
 188 0062 0F21     		movs	r1, #15
 189 0064 1800     		movs	r0, r3
 190 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccFTh0V1.s 			page 69


 191              	.LVL3:
1747:Core/Src/main.c **** 
1748:Core/Src/main.c ****   /*Configure GPIO pin : PB0 */
1749:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 192              		.loc 1 1749 3 view .LVU36
 193              		.loc 1 1749 23 is_stmt 0 view .LVU37
 194 006a 0395     		str	r5, [sp, #12]
1750:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 195              		.loc 1 1750 3 is_stmt 1 view .LVU38
 196              		.loc 1 1750 24 is_stmt 0 view .LVU39
 197 006c 0495     		str	r5, [sp, #16]
1751:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 1751 3 is_stmt 1 view .LVU40
 199              		.loc 1 1751 24 is_stmt 0 view .LVU41
 200 006e 0026     		movs	r6, #0
 201 0070 0596     		str	r6, [sp, #20]
1752:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 202              		.loc 1 1752 3 is_stmt 1 view .LVU42
 203              		.loc 1 1752 25 is_stmt 0 view .LVU43
 204 0072 0696     		str	r6, [sp, #24]
1753:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 205              		.loc 1 1753 3 is_stmt 1 view .LVU44
 206 0074 2100     		movs	r1, r4
 207 0076 3800     		movs	r0, r7
 208 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL4:
1754:Core/Src/main.c **** 
1755:Core/Src/main.c ****   /*Configure GPIO pins : PB1 PB2 */
1756:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 210              		.loc 1 1756 3 view .LVU45
 211              		.loc 1 1756 23 is_stmt 0 view .LVU46
 212 007c 0623     		movs	r3, #6
 213 007e 0393     		str	r3, [sp, #12]
1757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 214              		.loc 1 1757 3 is_stmt 1 view .LVU47
 215              		.loc 1 1757 24 is_stmt 0 view .LVU48
 216 0080 0495     		str	r5, [sp, #16]
1758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 217              		.loc 1 1758 3 is_stmt 1 view .LVU49
 218              		.loc 1 1758 24 is_stmt 0 view .LVU50
 219 0082 0595     		str	r5, [sp, #20]
1759:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 220              		.loc 1 1759 3 is_stmt 1 view .LVU51
 221              		.loc 1 1759 25 is_stmt 0 view .LVU52
 222 0084 0696     		str	r6, [sp, #24]
1760:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 223              		.loc 1 1760 3 is_stmt 1 view .LVU53
 224 0086 2100     		movs	r1, r4
 225 0088 3800     		movs	r0, r7
 226 008a FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL5:
1761:Core/Src/main.c **** 
1762:Core/Src/main.c ****   /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
1763:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 228              		.loc 1 1763 3 view .LVU54
 229              		.loc 1 1763 23 is_stmt 0 view .LVU55
 230 008e 0F23     		movs	r3, #15
ARM GAS  /tmp/ccFTh0V1.s 			page 70


 231 0090 0393     		str	r3, [sp, #12]
1764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 232              		.loc 1 1764 3 is_stmt 1 view .LVU56
 233              		.loc 1 1764 24 is_stmt 0 view .LVU57
 234 0092 0495     		str	r5, [sp, #16]
1765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 1765 3 is_stmt 1 view .LVU58
 236              		.loc 1 1765 24 is_stmt 0 view .LVU59
 237 0094 0596     		str	r6, [sp, #20]
1766:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 238              		.loc 1 1766 3 is_stmt 1 view .LVU60
 239              		.loc 1 1766 25 is_stmt 0 view .LVU61
 240 0096 0696     		str	r6, [sp, #24]
1767:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 241              		.loc 1 1767 3 is_stmt 1 view .LVU62
 242 0098 2100     		movs	r1, r4
 243 009a 4046     		mov	r0, r8
 244 009c FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL6:
1768:Core/Src/main.c **** 
1769:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
1770:Core/Src/main.c **** 
1771:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
1772:Core/Src/main.c **** }
 246              		.loc 1 1772 1 is_stmt 0 view .LVU63
 247 00a0 08B0     		add	sp, sp, #32
 248              		@ sp needed
 249 00a2 80BC     		pop	{r7}
 250 00a4 B846     		mov	r8, r7
 251 00a6 F0BD     		pop	{r4, r5, r6, r7, pc}
 252              	.L7:
 253              		.align	2
 254              	.L6:
 255 00a8 00100240 		.word	1073876992
 256 00ac 00040050 		.word	1342178304
 257 00b0 000C0050 		.word	1342180352
 258              		.cfi_endproc
 259              	.LFE540:
 261              		.section	.text.UART_Print,"ax",%progbits
 262              		.align	1
 263              		.global	UART_Print
 264              		.syntax unified
 265              		.code	16
 266              		.thumb_func
 268              	UART_Print:
 269              	.LVL7:
 270              	.LFB503:
 192:Core/Src/main.c ****   if (muted) return;
 271              		.loc 1 192 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 192:Core/Src/main.c ****   if (muted) return;
 275              		.loc 1 192 1 is_stmt 0 view .LVU65
 276 0000 10B5     		push	{r4, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccFTh0V1.s 			page 71


 279              		.cfi_offset 4, -8
 280              		.cfi_offset 14, -4
 281 0002 0400     		movs	r4, r0
 193:Core/Src/main.c ****   HAL_UART_Transmit(&hlpuart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 282              		.loc 1 193 3 is_stmt 1 view .LVU66
 193:Core/Src/main.c ****   HAL_UART_Transmit(&hlpuart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 283              		.loc 1 193 7 is_stmt 0 view .LVU67
 284 0004 074B     		ldr	r3, .L11
 285 0006 1B68     		ldr	r3, [r3]
 193:Core/Src/main.c ****   HAL_UART_Transmit(&hlpuart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 286              		.loc 1 193 6 view .LVU68
 287 0008 002B     		cmp	r3, #0
 288 000a 00D0     		beq	.L10
 289              	.LVL8:
 290              	.L8:
 195:Core/Src/main.c **** void UART2_Print_Int(int a) {
 291              		.loc 1 195 1 view .LVU69
 292              		@ sp needed
 293              	.LVL9:
 195:Core/Src/main.c **** void UART2_Print_Int(int a) {
 294              		.loc 1 195 1 view .LVU70
 295 000c 10BD     		pop	{r4, pc}
 296              	.LVL10:
 297              	.L10:
 194:Core/Src/main.c **** }
 298              		.loc 1 194 3 is_stmt 1 view .LVU71
 194:Core/Src/main.c **** }
 299              		.loc 1 194 46 is_stmt 0 view .LVU72
 300 000e FFF7FEFF 		bl	strlen
 301              	.LVL11:
 194:Core/Src/main.c **** }
 302              		.loc 1 194 3 discriminator 1 view .LVU73
 303 0012 0123     		movs	r3, #1
 304 0014 82B2     		uxth	r2, r0
 305 0016 0448     		ldr	r0, .L11+4
 306 0018 5B42     		rsbs	r3, r3, #0
 307 001a 2100     		movs	r1, r4
 308 001c FFF7FEFF 		bl	HAL_UART_Transmit
 309              	.LVL12:
 310 0020 F4E7     		b	.L8
 311              	.L12:
 312 0022 C046     		.align	2
 313              	.L11:
 314 0024 00000000 		.word	muted
 315 0028 00000000 		.word	hlpuart2
 316              		.cfi_endproc
 317              	.LFE503:
 319              		.section	.text.UART2_Print,"ax",%progbits
 320              		.align	1
 321              		.global	UART2_Print
 322              		.syntax unified
 323              		.code	16
 324              		.thumb_func
 326              	UART2_Print:
 327              	.LVL13:
 328              	.LFB505:
 204:Core/Src/main.c ****   if (muted) return;
ARM GAS  /tmp/ccFTh0V1.s 			page 72


 329              		.loc 1 204 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 204:Core/Src/main.c ****   if (muted) return;
 333              		.loc 1 204 1 is_stmt 0 view .LVU75
 334 0000 10B5     		push	{r4, lr}
 335              	.LCFI4:
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 4, -8
 338              		.cfi_offset 14, -4
 339 0002 0400     		movs	r4, r0
 205:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 340              		.loc 1 205 3 is_stmt 1 view .LVU76
 205:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 341              		.loc 1 205 7 is_stmt 0 view .LVU77
 342 0004 074B     		ldr	r3, .L16
 343 0006 1B68     		ldr	r3, [r3]
 205:Core/Src/main.c ****   HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 344              		.loc 1 205 6 view .LVU78
 345 0008 002B     		cmp	r3, #0
 346 000a 00D0     		beq	.L15
 347              	.LVL14:
 348              	.L13:
 207:Core/Src/main.c **** 
 349              		.loc 1 207 1 view .LVU79
 350              		@ sp needed
 351              	.LVL15:
 207:Core/Src/main.c **** 
 352              		.loc 1 207 1 view .LVU80
 353 000c 10BD     		pop	{r4, pc}
 354              	.LVL16:
 355              	.L15:
 206:Core/Src/main.c **** }
 356              		.loc 1 206 3 is_stmt 1 view .LVU81
 206:Core/Src/main.c **** }
 357              		.loc 1 206 44 is_stmt 0 view .LVU82
 358 000e FFF7FEFF 		bl	strlen
 359              	.LVL17:
 206:Core/Src/main.c **** }
 360              		.loc 1 206 3 discriminator 1 view .LVU83
 361 0012 0123     		movs	r3, #1
 362 0014 82B2     		uxth	r2, r0
 363 0016 0448     		ldr	r0, .L16+4
 364 0018 5B42     		rsbs	r3, r3, #0
 365 001a 2100     		movs	r1, r4
 366 001c FFF7FEFF 		bl	HAL_UART_Transmit
 367              	.LVL18:
 368 0020 F4E7     		b	.L13
 369              	.L17:
 370 0022 C046     		.align	2
 371              	.L16:
 372 0024 00000000 		.word	muted
 373 0028 00000000 		.word	huart2
 374              		.cfi_endproc
 375              	.LFE505:
 377              		.section	.rodata.CAN_Rx_Default.str1.4,"aMS",%progbits,1
ARM GAS  /tmp/ccFTh0V1.s 			page 73


 378              		.align	2
 379              	.LC4:
 380 0000 4F4B0D0A 		.ascii	"OK\015\012\000"
 380      00
 381              		.section	.text.CAN_Rx_Default,"ax",%progbits
 382              		.align	1
 383              		.global	CAN_Rx_Default
 384              		.syntax unified
 385              		.code	16
 386              		.thumb_func
 388              	CAN_Rx_Default:
 389              	.LFB496:
  87:Core/Src/main.c **** 
 390              		.loc 1 87 53 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 40, pretend = 16, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 84B0     		sub	sp, sp, #16
 395              	.LCFI5:
 396              		.cfi_def_cfa_offset 16
 397 0002 10B5     		push	{r4, lr}
 398              	.LCFI6:
 399              		.cfi_def_cfa_offset 24
 400              		.cfi_offset 4, -24
 401              		.cfi_offset 14, -20
 402 0004 0290     		str	r0, [sp, #8]
 403 0006 0391     		str	r1, [sp, #12]
 404 0008 0492     		str	r2, [sp, #16]
 405 000a 0593     		str	r3, [sp, #20]
  89:Core/Src/main.c **** }
 406              		.loc 1 89 3 view .LVU85
 407 000c 0348     		ldr	r0, .L19
 408 000e FFF7FEFF 		bl	UART2_Print
 409              	.LVL19:
  90:Core/Src/main.c **** 
 410              		.loc 1 90 1 is_stmt 0 view .LVU86
 411              		@ sp needed
 412 0012 10BC     		pop	{r4}
 413 0014 08BC     		pop	{r3}
 414 0016 04B0     		add	sp, sp, #16
 415 0018 1847     		bx	r3
 416              	.L20:
 417 001a C046     		.align	2
 418              	.L19:
 419 001c 00000000 		.word	.LC4
 420              		.cfi_endproc
 421              	.LFE496:
 423              		.section	.rodata.CAN_Rx_TC.str1.4,"aMS",%progbits,1
 424              		.align	2
 425              	.LC7:
 426 0000 54432046 		.ascii	"TC Fault\015\012\000"
 426      61756C74 
 426      0D0A00
 427 000b 00       		.align	2
 428              	.LC9:
 429 000c 54203D20 		.ascii	"T = %.2f C\015\012\000"
 429      252E3266 
ARM GAS  /tmp/ccFTh0V1.s 			page 74


 429      20430D0A 
 429      00
 430              		.section	.text.CAN_Rx_TC,"ax",%progbits
 431              		.align	1
 432              		.global	CAN_Rx_TC
 433              		.syntax unified
 434              		.code	16
 435              		.thumb_func
 437              	CAN_Rx_TC:
 438              	.LFB497:
  92:Core/Src/main.c ****   char buff[64];
 439              		.loc 1 92 48 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 40, pretend = 16, frame = 64
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443 0000 84B0     		sub	sp, sp, #16
 444              	.LCFI7:
 445              		.cfi_def_cfa_offset 16
 446 0002 10B5     		push	{r4, lr}
 447              	.LCFI8:
 448              		.cfi_def_cfa_offset 24
 449              		.cfi_offset 4, -24
 450              		.cfi_offset 14, -20
 451 0004 90B0     		sub	sp, sp, #64
 452              	.LCFI9:
 453              		.cfi_def_cfa_offset 88
 454 0006 1290     		str	r0, [sp, #72]
 455 0008 1391     		str	r1, [sp, #76]
 456 000a 1492     		str	r2, [sp, #80]
 457 000c 1593     		str	r3, [sp, #84]
  93:Core/Src/main.c ****   int16_t tc_t = *(int16_t*)(lastRxData+1);
 458              		.loc 1 93 3 view .LVU88
  94:Core/Src/main.c ****   float tc_tf = ((float)tc_t) / 4.0;
 459              		.loc 1 94 3 view .LVU89
  94:Core/Src/main.c ****   float tc_tf = ((float)tc_t) / 4.0;
 460              		.loc 1 94 11 is_stmt 0 view .LVU90
 461 000e 164C     		ldr	r4, .L25
 462 0010 6378     		ldrb	r3, [r4, #1]
 463 0012 A078     		ldrb	r0, [r4, #2]
 464 0014 0002     		lsls	r0, r0, #8
 465 0016 1843     		orrs	r0, r3
 466 0018 0004     		lsls	r0, r0, #16
 467 001a 0014     		asrs	r0, r0, #16
 468              	.LVL20:
  95:Core/Src/main.c ****   if (lastRxData[1] == 0xFF && lastRxData[2] == 0xFF) {
 469              		.loc 1 95 3 is_stmt 1 view .LVU91
  95:Core/Src/main.c ****   if (lastRxData[1] == 0xFF && lastRxData[2] == 0xFF) {
 470              		.loc 1 95 18 is_stmt 0 view .LVU92
 471 001c FFF7FEFF 		bl	__aeabi_i2f
 472              	.LVL21:
  95:Core/Src/main.c ****   if (lastRxData[1] == 0xFF && lastRxData[2] == 0xFF) {
 473              		.loc 1 95 9 view .LVU93
 474 0020 FA21     		movs	r1, #250
 475 0022 8905     		lsls	r1, r1, #22
 476 0024 FFF7FEFF 		bl	__aeabi_fmul
 477              	.LVL22:
  96:Core/Src/main.c ****     sprintf(buff, "TC Fault\r\n");
ARM GAS  /tmp/ccFTh0V1.s 			page 75


 478              		.loc 1 96 3 is_stmt 1 view .LVU94
  96:Core/Src/main.c ****     sprintf(buff, "TC Fault\r\n");
 479              		.loc 1 96 17 is_stmt 0 view .LVU95
 480 0028 6378     		ldrb	r3, [r4, #1]
  96:Core/Src/main.c ****     sprintf(buff, "TC Fault\r\n");
 481              		.loc 1 96 6 view .LVU96
 482 002a FF2B     		cmp	r3, #255
 483 002c 02D1     		bne	.L22
  96:Core/Src/main.c ****     sprintf(buff, "TC Fault\r\n");
 484              		.loc 1 96 42 discriminator 1 view .LVU97
 485 002e A378     		ldrb	r3, [r4, #2]
  96:Core/Src/main.c ****     sprintf(buff, "TC Fault\r\n");
 486              		.loc 1 96 29 discriminator 1 view .LVU98
 487 0030 FF2B     		cmp	r3, #255
 488 0032 0FD0     		beq	.L24
 489              	.L22:
  99:Core/Src/main.c ****   }
 490              		.loc 1 99 5 is_stmt 1 view .LVU99
 491 0034 FFF7FEFF 		bl	__aeabi_f2d
 492              	.LVL23:
  99:Core/Src/main.c ****   }
 493              		.loc 1 99 5 is_stmt 0 view .LVU100
 494 0038 0200     		movs	r2, r0
 495 003a 0B00     		movs	r3, r1
 496 003c 0B49     		ldr	r1, .L25+4
 497 003e 6846     		mov	r0, sp
 498 0040 FFF7FEFF 		bl	sprintf
 499              	.LVL24:
 500              	.L23:
 101:Core/Src/main.c **** }
 501              		.loc 1 101 3 is_stmt 1 view .LVU101
 502 0044 6846     		mov	r0, sp
 503 0046 FFF7FEFF 		bl	UART2_Print
 504              	.LVL25:
 102:Core/Src/main.c **** void CAN_Rx_PT(FDCAN_RxHeaderTypeDef rxHeader) {
 505              		.loc 1 102 1 is_stmt 0 view .LVU102
 506 004a 10B0     		add	sp, sp, #64
 507              		@ sp needed
 508 004c 10BC     		pop	{r4}
 509 004e 08BC     		pop	{r3}
 510 0050 04B0     		add	sp, sp, #16
 511 0052 1847     		bx	r3
 512              	.LVL26:
 513              	.L24:
  97:Core/Src/main.c ****   } else {
 514              		.loc 1 97 5 is_stmt 1 view .LVU103
 515 0054 6A46     		mov	r2, sp
 516 0056 064B     		ldr	r3, .L25+8
  97:Core/Src/main.c ****   } else {
 517              		.loc 1 97 5 is_stmt 0 view .LVU104
 518 0058 11CB     		ldmia	r3!, {r0, r4}
 519 005a 11C2     		stmia	r2!, {r0, r4}
 520              	.LVL27:
  97:Core/Src/main.c ****   } else {
 521              		.loc 1 97 5 view .LVU105
 522 005c 1100     		movs	r1, r2
 523 005e 1A88     		ldrh	r2, [r3]
ARM GAS  /tmp/ccFTh0V1.s 			page 76


 524 0060 0A80     		strh	r2, [r1]
 525 0062 9B78     		ldrb	r3, [r3, #2]
 526 0064 8B70     		strb	r3, [r1, #2]
 527 0066 EDE7     		b	.L23
 528              	.L26:
 529              		.align	2
 530              	.L25:
 531 0068 00000000 		.word	lastRxData
 532 006c 0C000000 		.word	.LC9
 533 0070 00000000 		.word	.LC7
 534              		.cfi_endproc
 535              	.LFE497:
 537              		.section	.rodata.CAN_Rx_PT.str1.4,"aMS",%progbits,1
 538              		.align	2
 539              	.LC13:
 540 0000 50203D20 		.ascii	"P = %.2f psi\015\012\000"
 540      252E3266 
 540      20707369 
 540      0D0A00
 541              		.section	.text.CAN_Rx_PT,"ax",%progbits
 542              		.align	1
 543              		.global	CAN_Rx_PT
 544              		.syntax unified
 545              		.code	16
 546              		.thumb_func
 548              	CAN_Rx_PT:
 549              	.LFB498:
 103:Core/Src/main.c ****   char buff[64];
 550              		.loc 1 103 48 is_stmt 1 view -0
 551              		.cfi_startproc
 552              		@ args = 40, pretend = 16, frame = 64
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554 0000 84B0     		sub	sp, sp, #16
 555              	.LCFI10:
 556              		.cfi_def_cfa_offset 16
 557 0002 10B5     		push	{r4, lr}
 558              	.LCFI11:
 559              		.cfi_def_cfa_offset 24
 560              		.cfi_offset 4, -24
 561              		.cfi_offset 14, -20
 562 0004 90B0     		sub	sp, sp, #64
 563              	.LCFI12:
 564              		.cfi_def_cfa_offset 88
 565 0006 1290     		str	r0, [sp, #72]
 566 0008 1391     		str	r1, [sp, #76]
 567 000a 1492     		str	r2, [sp, #80]
 568 000c 1593     		str	r3, [sp, #84]
 104:Core/Src/main.c ****   int16_t pt_p = *(int16_t*)(lastRxData+1);
 569              		.loc 1 104 3 view .LVU107
 105:Core/Src/main.c ****   float pt_v = 3000.0f * ((float)pt_p - 500.0f) / 4000.0f;
 570              		.loc 1 105 3 view .LVU108
 105:Core/Src/main.c ****   float pt_v = 3000.0f * ((float)pt_p - 500.0f) / 4000.0f;
 571              		.loc 1 105 11 is_stmt 0 view .LVU109
 572 000e 114B     		ldr	r3, .L28
 573 0010 5A78     		ldrb	r2, [r3, #1]
 574 0012 9878     		ldrb	r0, [r3, #2]
 575 0014 0002     		lsls	r0, r0, #8
ARM GAS  /tmp/ccFTh0V1.s 			page 77


 576 0016 1043     		orrs	r0, r2
 577 0018 0004     		lsls	r0, r0, #16
 578 001a 0014     		asrs	r0, r0, #16
 579              	.LVL28:
 106:Core/Src/main.c ****   sprintf(buff, "P = %.2f psi\r\n", pt_v);
 580              		.loc 1 106 3 is_stmt 1 view .LVU110
 106:Core/Src/main.c ****   sprintf(buff, "P = %.2f psi\r\n", pt_v);
 581              		.loc 1 106 27 is_stmt 0 view .LVU111
 582 001c FFF7FEFF 		bl	__aeabi_i2f
 583              	.LVL29:
 106:Core/Src/main.c ****   sprintf(buff, "P = %.2f psi\r\n", pt_v);
 584              		.loc 1 106 39 view .LVU112
 585 0020 0D49     		ldr	r1, .L28+4
 586 0022 FFF7FEFF 		bl	__aeabi_fsub
 587              	.LVL30:
 106:Core/Src/main.c ****   sprintf(buff, "P = %.2f psi\r\n", pt_v);
 588              		.loc 1 106 24 view .LVU113
 589 0026 0D49     		ldr	r1, .L28+8
 590 0028 FFF7FEFF 		bl	__aeabi_fmul
 591              	.LVL31:
 106:Core/Src/main.c ****   sprintf(buff, "P = %.2f psi\r\n", pt_v);
 592              		.loc 1 106 9 view .LVU114
 593 002c 0C49     		ldr	r1, .L28+12
 594 002e FFF7FEFF 		bl	__aeabi_fdiv
 595              	.LVL32:
 107:Core/Src/main.c ****   UART2_Print(buff);
 596              		.loc 1 107 3 is_stmt 1 view .LVU115
 597 0032 FFF7FEFF 		bl	__aeabi_f2d
 598              	.LVL33:
 107:Core/Src/main.c ****   UART2_Print(buff);
 599              		.loc 1 107 3 is_stmt 0 view .LVU116
 600 0036 0200     		movs	r2, r0
 601 0038 0B00     		movs	r3, r1
 602 003a 0A49     		ldr	r1, .L28+16
 603 003c 6846     		mov	r0, sp
 604 003e FFF7FEFF 		bl	sprintf
 605              	.LVL34:
 108:Core/Src/main.c **** }
 606              		.loc 1 108 3 is_stmt 1 view .LVU117
 607 0042 6846     		mov	r0, sp
 608 0044 FFF7FEFF 		bl	UART2_Print
 609              	.LVL35:
 109:Core/Src/main.c **** void CAN_Rx_TCStat(FDCAN_RxHeaderTypeDef rxHeader) {
 610              		.loc 1 109 1 is_stmt 0 view .LVU118
 611 0048 10B0     		add	sp, sp, #64
 612              		@ sp needed
 613 004a 10BC     		pop	{r4}
 614 004c 08BC     		pop	{r3}
 615 004e 04B0     		add	sp, sp, #16
 616 0050 1847     		bx	r3
 617              	.L29:
 618 0052 C046     		.align	2
 619              	.L28:
 620 0054 00000000 		.word	lastRxData
 621 0058 0000FA43 		.word	1140457472
 622 005c 00803B45 		.word	1161527296
 623 0060 00007A45 		.word	1165623296
ARM GAS  /tmp/ccFTh0V1.s 			page 78


 624 0064 00000000 		.word	.LC13
 625              		.cfi_endproc
 626              	.LFE498:
 628              		.section	.rodata.CAN_Rx_TCStat.str1.4,"aMS",%progbits,1
 629              		.align	2
 630              	.LC17:
 631 0000 434A4320 		.ascii	"CJC = %.2f C; \000"
 631      3D20252E 
 631      32662043 
 631      3B2000
 632 000f 00       		.align	2
 633              	.LC19:
 634 0010 6E6F2066 		.ascii	"no fault\015\012\000"
 634      61756C74 
 634      0D0A00
 635 001b 00       		.align	2
 636              	.LC21:
 637 001c 6F70656E 		.ascii	"open \000"
 637      2000
 638 0022 0000     		.align	2
 639              	.LC23:
 640 0024 474E442D 		.ascii	"GND-short \000"
 640      73686F72 
 640      742000
 641 002f 00       		.align	2
 642              	.LC25:
 643 0030 5643432D 		.ascii	"VCC-short \000"
 643      73686F72 
 643      742000
 644 003b 00       		.align	2
 645              	.LC27:
 646 003c 6661756C 		.ascii	"fault \000"
 646      742000
 647 0043 00       		.align	2
 648              	.LC29:
 649 0044 0D0A00   		.ascii	"\015\012\000"
 650              		.section	.text.CAN_Rx_TCStat,"ax",%progbits
 651              		.align	1
 652              		.global	CAN_Rx_TCStat
 653              		.syntax unified
 654              		.code	16
 655              		.thumb_func
 657              	CAN_Rx_TCStat:
 658              	.LFB499:
 110:Core/Src/main.c ****   char buff[64];
 659              		.loc 1 110 52 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 40, pretend = 16, frame = 64
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663 0000 84B0     		sub	sp, sp, #16
 664              	.LCFI13:
 665              		.cfi_def_cfa_offset 16
 666 0002 30B5     		push	{r4, r5, lr}
 667              	.LCFI14:
 668              		.cfi_def_cfa_offset 28
 669              		.cfi_offset 4, -28
 670              		.cfi_offset 5, -24
ARM GAS  /tmp/ccFTh0V1.s 			page 79


 671              		.cfi_offset 14, -20
 672 0004 91B0     		sub	sp, sp, #68
 673              	.LCFI15:
 674              		.cfi_def_cfa_offset 96
 675 0006 1490     		str	r0, [sp, #80]
 676 0008 1591     		str	r1, [sp, #84]
 677 000a 1692     		str	r2, [sp, #88]
 678 000c 1793     		str	r3, [sp, #92]
 111:Core/Src/main.c ****   uint8_t tc_f = lastRxData[1];
 679              		.loc 1 111 3 view .LVU120
 112:Core/Src/main.c ****   int16_t tc_t = *(int16_t*)(lastRxData+2);
 680              		.loc 1 112 3 view .LVU121
 112:Core/Src/main.c ****   int16_t tc_t = *(int16_t*)(lastRxData+2);
 681              		.loc 1 112 11 is_stmt 0 view .LVU122
 682 000e 1D4B     		ldr	r3, .L46
 683 0010 5C78     		ldrb	r4, [r3, #1]
 684              	.LVL36:
 113:Core/Src/main.c ****   float tc_tf = ((float)tc_t) / 16.0;
 685              		.loc 1 113 3 is_stmt 1 view .LVU123
 113:Core/Src/main.c ****   float tc_tf = ((float)tc_t) / 16.0;
 686              		.loc 1 113 11 is_stmt 0 view .LVU124
 687 0012 0220     		movs	r0, #2
 688 0014 185E     		ldrsh	r0, [r3, r0]
 689              	.LVL37:
 114:Core/Src/main.c ****   sprintf(buff, "CJC = %.2f C; ", tc_tf);
 690              		.loc 1 114 3 is_stmt 1 view .LVU125
 114:Core/Src/main.c ****   sprintf(buff, "CJC = %.2f C; ", tc_tf);
 691              		.loc 1 114 18 is_stmt 0 view .LVU126
 692 0016 FFF7FEFF 		bl	__aeabi_i2f
 693              	.LVL38:
 114:Core/Src/main.c ****   sprintf(buff, "CJC = %.2f C; ", tc_tf);
 694              		.loc 1 114 9 view .LVU127
 695 001a F621     		movs	r1, #246
 696 001c 8905     		lsls	r1, r1, #22
 697 001e FFF7FEFF 		bl	__aeabi_fmul
 698              	.LVL39:
 115:Core/Src/main.c ****   UART2_Print(buff);
 699              		.loc 1 115 3 is_stmt 1 view .LVU128
 700 0022 FFF7FEFF 		bl	__aeabi_f2d
 701              	.LVL40:
 115:Core/Src/main.c ****   UART2_Print(buff);
 702              		.loc 1 115 3 is_stmt 0 view .LVU129
 703 0026 0200     		movs	r2, r0
 704 0028 0B00     		movs	r3, r1
 705 002a 1749     		ldr	r1, .L46+4
 706 002c 6846     		mov	r0, sp
 707 002e FFF7FEFF 		bl	sprintf
 708              	.LVL41:
 116:Core/Src/main.c ****   if (tc_f == 0) {
 709              		.loc 1 116 3 is_stmt 1 view .LVU130
 710 0032 6846     		mov	r0, sp
 711 0034 FFF7FEFF 		bl	UART2_Print
 712              	.LVL42:
 117:Core/Src/main.c ****     UART2_Print("no fault\r\n");
 713              		.loc 1 117 3 view .LVU131
 117:Core/Src/main.c ****     UART2_Print("no fault\r\n");
 714              		.loc 1 117 6 is_stmt 0 view .LVU132
ARM GAS  /tmp/ccFTh0V1.s 			page 80


 715 0038 002C     		cmp	r4, #0
 716 003a 0FD0     		beq	.L41
 120:Core/Src/main.c ****     if (tc_f & 2) UART2_Print("GND-short ");
 717              		.loc 1 120 5 is_stmt 1 view .LVU133
 120:Core/Src/main.c ****     if (tc_f & 2) UART2_Print("GND-short ");
 718              		.loc 1 120 8 is_stmt 0 view .LVU134
 719 003c E307     		lsls	r3, r4, #31
 720 003e 11D4     		bmi	.L42
 721              	.L33:
 121:Core/Src/main.c ****     if (tc_f & 4) UART2_Print("VCC-short ");
 722              		.loc 1 121 5 is_stmt 1 view .LVU135
 121:Core/Src/main.c ****     if (tc_f & 4) UART2_Print("VCC-short ");
 723              		.loc 1 121 8 is_stmt 0 view .LVU136
 724 0040 A307     		lsls	r3, r4, #30
 725 0042 13D4     		bmi	.L43
 726              	.L34:
 122:Core/Src/main.c ****     if (tc_f & 8) UART2_Print("fault ");
 727              		.loc 1 122 5 is_stmt 1 view .LVU137
 122:Core/Src/main.c ****     if (tc_f & 8) UART2_Print("fault ");
 728              		.loc 1 122 8 is_stmt 0 view .LVU138
 729 0044 6307     		lsls	r3, r4, #29
 730 0046 15D4     		bmi	.L44
 731              	.L35:
 123:Core/Src/main.c ****     UART2_Print("\r\n");
 732              		.loc 1 123 5 is_stmt 1 view .LVU139
 123:Core/Src/main.c ****     UART2_Print("\r\n");
 733              		.loc 1 123 8 is_stmt 0 view .LVU140
 734 0048 2407     		lsls	r4, r4, #28
 735 004a 17D4     		bmi	.L45
 736              	.LVL43:
 737              	.L36:
 124:Core/Src/main.c ****   }
 738              		.loc 1 124 5 is_stmt 1 view .LVU141
 739 004c 0F48     		ldr	r0, .L46+8
 740 004e FFF7FEFF 		bl	UART2_Print
 741              	.LVL44:
 742              	.L30:
 126:Core/Src/main.c **** 
 743              		.loc 1 126 1 is_stmt 0 view .LVU142
 744 0052 11B0     		add	sp, sp, #68
 745              		@ sp needed
 746 0054 30BC     		pop	{r4, r5}
 747 0056 08BC     		pop	{r3}
 748 0058 04B0     		add	sp, sp, #16
 749 005a 1847     		bx	r3
 750              	.LVL45:
 751              	.L41:
 118:Core/Src/main.c ****   } else {
 752              		.loc 1 118 5 is_stmt 1 view .LVU143
 753 005c 0C48     		ldr	r0, .L46+12
 754 005e FFF7FEFF 		bl	UART2_Print
 755              	.LVL46:
 756 0062 F6E7     		b	.L30
 757              	.L42:
 120:Core/Src/main.c ****     if (tc_f & 2) UART2_Print("GND-short ");
 758              		.loc 1 120 19 discriminator 1 view .LVU144
 759 0064 0B48     		ldr	r0, .L46+16
ARM GAS  /tmp/ccFTh0V1.s 			page 81


 760 0066 FFF7FEFF 		bl	UART2_Print
 761              	.LVL47:
 762 006a E9E7     		b	.L33
 763              	.L43:
 121:Core/Src/main.c ****     if (tc_f & 4) UART2_Print("VCC-short ");
 764              		.loc 1 121 19 discriminator 1 view .LVU145
 765 006c 0A48     		ldr	r0, .L46+20
 766 006e FFF7FEFF 		bl	UART2_Print
 767              	.LVL48:
 768 0072 E7E7     		b	.L34
 769              	.L44:
 122:Core/Src/main.c ****     if (tc_f & 8) UART2_Print("fault ");
 770              		.loc 1 122 19 discriminator 1 view .LVU146
 771 0074 0948     		ldr	r0, .L46+24
 772 0076 FFF7FEFF 		bl	UART2_Print
 773              	.LVL49:
 774 007a E5E7     		b	.L35
 775              	.LVL50:
 776              	.L45:
 123:Core/Src/main.c ****     UART2_Print("\r\n");
 777              		.loc 1 123 19 discriminator 1 view .LVU147
 778 007c 0848     		ldr	r0, .L46+28
 779 007e FFF7FEFF 		bl	UART2_Print
 780              	.LVL51:
 781 0082 E3E7     		b	.L36
 782              	.L47:
 783              		.align	2
 784              	.L46:
 785 0084 00000000 		.word	lastRxData
 786 0088 00000000 		.word	.LC17
 787 008c 44000000 		.word	.LC29
 788 0090 10000000 		.word	.LC19
 789 0094 1C000000 		.word	.LC21
 790 0098 24000000 		.word	.LC23
 791 009c 30000000 		.word	.LC25
 792 00a0 3C000000 		.word	.LC27
 793              		.cfi_endproc
 794              	.LFE499:
 796              		.section	.rodata.CAN_Decode.str1.4,"aMS",%progbits,1
 797              		.align	2
 798              	.LC32:
 799 0000 284E4F20 		.ascii	"(NO ACK)\015\012\000"
 799      41434B29 
 799      0D0A00
 800              		.section	.text.CAN_Decode,"ax",%progbits
 801              		.align	1
 802              		.global	CAN_Decode
 803              		.syntax unified
 804              		.code	16
 805              		.thumb_func
 807              	CAN_Decode:
 808              	.LFB500:
 130:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 809              		.loc 1 130 19 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 40
 812              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccFTh0V1.s 			page 82


 813 0000 70B5     		push	{r4, r5, r6, lr}
 814              	.LCFI16:
 815              		.cfi_def_cfa_offset 16
 816              		.cfi_offset 4, -16
 817              		.cfi_offset 5, -12
 818              		.cfi_offset 6, -8
 819              		.cfi_offset 14, -4
 820 0002 90B0     		sub	sp, sp, #64
 821              	.LCFI17:
 822              		.cfi_def_cfa_offset 80
 131:Core/Src/main.c ****   uint32_t tick = HAL_GetTick();
 823              		.loc 1 131 3 view .LVU149
 132:Core/Src/main.c **** 
 824              		.loc 1 132 3 view .LVU150
 132:Core/Src/main.c **** 
 825              		.loc 1 132 19 is_stmt 0 view .LVU151
 826 0004 FFF7FEFF 		bl	HAL_GetTick
 827              	.LVL52:
 828 0008 0400     		movs	r4, r0
 829              	.LVL53:
 134:Core/Src/main.c **** 
 830              		.loc 1 134 3 is_stmt 1 view .LVU152
 831              	.L50:
 134:Core/Src/main.c **** 
 832              		.loc 1 134 70 discriminator 2 view .LVU153
 134:Core/Src/main.c **** 
 833              		.loc 1 134 10 is_stmt 0 discriminator 2 view .LVU154
 834 000a 1748     		ldr	r0, .L54
 835 000c 4021     		movs	r1, #64
 836 000e FFF7FEFF 		bl	HAL_FDCAN_GetRxFifoFillLevel
 837              	.LVL54:
 134:Core/Src/main.c **** 
 838              		.loc 1 134 70 discriminator 2 view .LVU155
 839 0012 0028     		cmp	r0, #0
 840 0014 06D1     		bne	.L49
 134:Core/Src/main.c **** 
 841              		.loc 1 134 73 discriminator 1 view .LVU156
 842 0016 FFF7FEFF 		bl	HAL_GetTick
 843              	.LVL55:
 134:Core/Src/main.c **** 
 844              		.loc 1 134 87 discriminator 1 view .LVU157
 845 001a 001B     		subs	r0, r0, r4
 134:Core/Src/main.c **** 
 846              		.loc 1 134 70 discriminator 1 view .LVU158
 847 001c FA23     		movs	r3, #250
 848 001e 5B00     		lsls	r3, r3, #1
 849 0020 9842     		cmp	r0, r3
 850 0022 F2D3     		bcc	.L50
 851              	.L49:
 136:Core/Src/main.c ****     UART2_Print("(NO ACK)\r\n");
 852              		.loc 1 136 3 is_stmt 1 view .LVU159
 136:Core/Src/main.c ****     UART2_Print("(NO ACK)\r\n");
 853              		.loc 1 136 7 is_stmt 0 view .LVU160
 854 0024 1048     		ldr	r0, .L54
 855 0026 4021     		movs	r1, #64
 856 0028 FFF7FEFF 		bl	HAL_FDCAN_GetRxFifoFillLevel
 857              	.LVL56:
ARM GAS  /tmp/ccFTh0V1.s 			page 83


 136:Core/Src/main.c ****     UART2_Print("(NO ACK)\r\n");
 858              		.loc 1 136 6 discriminator 1 view .LVU161
 859 002c 0028     		cmp	r0, #0
 860 002e 17D0     		beq	.L53
 141:Core/Src/main.c **** 
 861              		.loc 1 141 3 is_stmt 1 view .LVU162
 862 0030 0E4B     		ldr	r3, .L54+4
 863 0032 06AD     		add	r5, sp, #24
 864 0034 0C48     		ldr	r0, .L54
 865 0036 2A00     		movs	r2, r5
 866 0038 4021     		movs	r1, #64
 867 003a FFF7FEFF 		bl	HAL_FDCAN_GetRxMessage
 868              	.LVL57:
 143:Core/Src/main.c ****   CAN_Rx_Func = CAN_Rx_Default;
 869              		.loc 1 143 3 view .LVU163
 870 003e 0C4C     		ldr	r4, .L54+8
 871              	.LVL58:
 143:Core/Src/main.c ****   CAN_Rx_Func = CAN_Rx_Default;
 872              		.loc 1 143 3 is_stmt 0 view .LVU164
 873 0040 0AAB     		add	r3, sp, #40
 874 0042 6A46     		mov	r2, sp
 875 0044 43CB     		ldmia	r3!, {r0, r1, r6}
 876 0046 43C2     		stmia	r2!, {r0, r1, r6}
 877 0048 43CB     		ldmia	r3!, {r0, r1, r6}
 878 004a 43C2     		stmia	r2!, {r0, r1, r6}
 879 004c 0698     		ldr	r0, [sp, #24]
 880 004e 0799     		ldr	r1, [sp, #28]
 881 0050 089A     		ldr	r2, [sp, #32]
 882 0052 099B     		ldr	r3, [sp, #36]
 883 0054 2568     		ldr	r5, [r4]
 884 0056 A847     		blx	r5
 885              	.LVL59:
 144:Core/Src/main.c **** 
 886              		.loc 1 144 3 is_stmt 1 view .LVU165
 144:Core/Src/main.c **** 
 887              		.loc 1 144 15 is_stmt 0 view .LVU166
 888 0058 064B     		ldr	r3, .L54+12
 889 005a 2360     		str	r3, [r4]
 890              	.L48:
 146:Core/Src/main.c **** 
 891              		.loc 1 146 1 view .LVU167
 892 005c 10B0     		add	sp, sp, #64
 893              		@ sp needed
 894 005e 70BD     		pop	{r4, r5, r6, pc}
 895              	.LVL60:
 896              	.L53:
 137:Core/Src/main.c ****     return;
 897              		.loc 1 137 5 is_stmt 1 view .LVU168
 898 0060 0548     		ldr	r0, .L54+16
 899 0062 FFF7FEFF 		bl	UART2_Print
 900              	.LVL61:
 138:Core/Src/main.c ****   }
 901              		.loc 1 138 5 view .LVU169
 902 0066 F9E7     		b	.L48
 903              	.L55:
 904              		.align	2
 905              	.L54:
ARM GAS  /tmp/ccFTh0V1.s 			page 84


 906 0068 00000000 		.word	hfdcan1
 907 006c 00000000 		.word	lastRxData
 908 0070 00000000 		.word	CAN_Rx_Func
 909 0074 00000000 		.word	CAN_Rx_Default
 910 0078 00000000 		.word	.LC32
 911              		.cfi_endproc
 912              	.LFE500:
 914              		.section	.text.CAN_Send_Long,"ax",%progbits
 915              		.align	1
 916              		.global	CAN_Send_Long
 917              		.syntax unified
 918              		.code	16
 919              		.thumb_func
 921              	CAN_Send_Long:
 922              	.LVL62:
 923              	.LFB501:
 148:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 924              		.loc 1 148 47 view -0
 925              		.cfi_startproc
 926              		@ args = 0, pretend = 0, frame = 40
 927              		@ frame_needed = 0, uses_anonymous_args = 0
 148:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 928              		.loc 1 148 47 is_stmt 0 view .LVU171
 929 0000 70B5     		push	{r4, r5, r6, lr}
 930              	.LCFI18:
 931              		.cfi_def_cfa_offset 16
 932              		.cfi_offset 4, -16
 933              		.cfi_offset 5, -12
 934              		.cfi_offset 6, -8
 935              		.cfi_offset 14, -4
 936 0002 8AB0     		sub	sp, sp, #40
 937              	.LCFI19:
 938              		.cfi_def_cfa_offset 56
 939 0004 0500     		movs	r5, r0
 940 0006 0E00     		movs	r6, r1
 149:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 941              		.loc 1 149 3 is_stmt 1 view .LVU172
 149:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 942              		.loc 1 149 25 is_stmt 0 view .LVU173
 943 0008 01AC     		add	r4, sp, #4
 944 000a 2422     		movs	r2, #36
 945 000c 0021     		movs	r1, #0
 946              	.LVL63:
 149:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 947              		.loc 1 149 25 view .LVU174
 948 000e 2000     		movs	r0, r4
 949              	.LVL64:
 149:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 950              		.loc 1 149 25 view .LVU175
 951 0010 FFF7FEFF 		bl	memset
 952              	.LVL65:
 150:Core/Src/main.c **** 
 953              		.loc 1 150 3 is_stmt 1 view .LVU176
 152:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 954              		.loc 1 152 3 view .LVU177
 152:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 955              		.loc 1 152 23 is_stmt 0 view .LVU178
ARM GAS  /tmp/ccFTh0V1.s 			page 85


 956 0014 064B     		ldr	r3, .L57
 957 0016 1B68     		ldr	r3, [r3]
 958 0018 0193     		str	r3, [sp, #4]
 153:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 959              		.loc 1 153 3 is_stmt 1 view .LVU179
 154:Core/Src/main.c ****   txHeader.DataLength = len;
 960              		.loc 1 154 3 view .LVU180
 155:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 961              		.loc 1 155 3 view .LVU181
 155:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 962              		.loc 1 155 23 is_stmt 0 view .LVU182
 963 001a 0496     		str	r6, [sp, #16]
 156:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 964              		.loc 1 156 3 is_stmt 1 view .LVU183
 157:Core/Src/main.c **** 
 965              		.loc 1 157 3 view .LVU184
 159:Core/Src/main.c **** 
 966              		.loc 1 159 3 view .LVU185
 967 001c 0548     		ldr	r0, .L57+4
 968 001e 2A00     		movs	r2, r5
 969 0020 2100     		movs	r1, r4
 970 0022 FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 971              	.LVL66:
 163:Core/Src/main.c **** 
 972              		.loc 1 163 3 view .LVU186
 973 0026 FFF7FEFF 		bl	CAN_Decode
 974              	.LVL67:
 166:Core/Src/main.c **** 
 975              		.loc 1 166 1 is_stmt 0 view .LVU187
 976 002a 0AB0     		add	sp, sp, #40
 977              		@ sp needed
 978              	.LVL68:
 979              	.LVL69:
 166:Core/Src/main.c **** 
 980              		.loc 1 166 1 view .LVU188
 981 002c 70BD     		pop	{r4, r5, r6, pc}
 982              	.L58:
 983 002e C046     		.align	2
 984              	.L57:
 985 0030 00000000 		.word	next_can_id
 986 0034 00000000 		.word	hfdcan1
 987              		.cfi_endproc
 988              	.LFE501:
 990              		.section	.text.CAN_Send,"ax",%progbits
 991              		.align	1
 992              		.global	CAN_Send
 993              		.syntax unified
 994              		.code	16
 995              		.thumb_func
 997              	CAN_Send:
 998              	.LVL70:
 999              	.LFB502:
 171:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 1000              		.loc 1 171 1 is_stmt 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 48
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccFTh0V1.s 			page 86


 171:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 1004              		.loc 1 171 1 is_stmt 0 view .LVU190
 1005 0000 70B5     		push	{r4, r5, r6, lr}
 1006              	.LCFI20:
 1007              		.cfi_def_cfa_offset 16
 1008              		.cfi_offset 4, -16
 1009              		.cfi_offset 5, -12
 1010              		.cfi_offset 6, -8
 1011              		.cfi_offset 14, -4
 1012 0002 8CB0     		sub	sp, sp, #48
 1013              	.LCFI21:
 1014              		.cfi_def_cfa_offset 64
 1015 0004 0600     		movs	r6, r0
 172:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 1016              		.loc 1 172 3 is_stmt 1 view .LVU191
 172:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 1017              		.loc 1 172 25 is_stmt 0 view .LVU192
 1018 0006 03AC     		add	r4, sp, #12
 1019 0008 2422     		movs	r2, #36
 1020 000a 0021     		movs	r1, #0
 1021 000c 2000     		movs	r0, r4
 1022              	.LVL71:
 172:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 1023              		.loc 1 172 25 view .LVU193
 1024 000e FFF7FEFF 		bl	memset
 1025              	.LVL72:
 173:Core/Src/main.c ****   uint8_t txData[8] = {cmd};
 1026              		.loc 1 173 3 is_stmt 1 view .LVU194
 174:Core/Src/main.c **** 
 1027              		.loc 1 174 3 view .LVU195
 174:Core/Src/main.c **** 
 1028              		.loc 1 174 11 is_stmt 0 view .LVU196
 1029 0012 01AD     		add	r5, sp, #4
 1030 0014 0822     		movs	r2, #8
 1031 0016 0021     		movs	r1, #0
 1032 0018 2800     		movs	r0, r5
 1033 001a FFF7FEFF 		bl	memset
 1034              	.LVL73:
 1035 001e 2E70     		strb	r6, [r5]
 176:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 1036              		.loc 1 176 3 is_stmt 1 view .LVU197
 176:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 1037              		.loc 1 176 23 is_stmt 0 view .LVU198
 1038 0020 064B     		ldr	r3, .L60
 1039 0022 1B68     		ldr	r3, [r3]
 1040 0024 0393     		str	r3, [sp, #12]
 177:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 1041              		.loc 1 177 3 is_stmt 1 view .LVU199
 178:Core/Src/main.c ****   txHeader.DataLength = FDCAN_DLC_BYTES_1;
 1042              		.loc 1 178 3 view .LVU200
 179:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 1043              		.loc 1 179 3 view .LVU201
 179:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 1044              		.loc 1 179 23 is_stmt 0 view .LVU202
 1045 0026 0123     		movs	r3, #1
 1046 0028 0693     		str	r3, [sp, #24]
 180:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
ARM GAS  /tmp/ccFTh0V1.s 			page 87


 1047              		.loc 1 180 3 is_stmt 1 view .LVU203
 181:Core/Src/main.c **** 
 1048              		.loc 1 181 3 view .LVU204
 183:Core/Src/main.c **** 
 1049              		.loc 1 183 3 view .LVU205
 1050 002a 0548     		ldr	r0, .L60+4
 1051 002c 2A00     		movs	r2, r5
 1052 002e 2100     		movs	r1, r4
 1053 0030 FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 1054              	.LVL74:
 187:Core/Src/main.c **** }
 1055              		.loc 1 187 3 view .LVU206
 1056 0034 FFF7FEFF 		bl	CAN_Decode
 1057              	.LVL75:
 188:Core/Src/main.c **** 
 1058              		.loc 1 188 1 is_stmt 0 view .LVU207
 1059 0038 0CB0     		add	sp, sp, #48
 1060              		@ sp needed
 1061              	.LVL76:
 188:Core/Src/main.c **** 
 1062              		.loc 1 188 1 view .LVU208
 1063 003a 70BD     		pop	{r4, r5, r6, pc}
 1064              	.L61:
 1065              		.align	2
 1066              	.L60:
 1067 003c 00000000 		.word	next_can_id
 1068 0040 00000000 		.word	hfdcan1
 1069              		.cfi_endproc
 1070              	.LFE502:
 1072              		.section	.rodata.UART2_Print_Int.str1.4,"aMS",%progbits,1
 1073              		.align	2
 1074              	.LC42:
 1075 0000 256400   		.ascii	"%d\000"
 1076              		.section	.text.UART2_Print_Int,"ax",%progbits
 1077              		.align	1
 1078              		.global	UART2_Print_Int
 1079              		.syntax unified
 1080              		.code	16
 1081              		.thumb_func
 1083              	UART2_Print_Int:
 1084              	.LVL77:
 1085              	.LFB504:
 196:Core/Src/main.c ****   char buf[8];
 1086              		.loc 1 196 29 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 8
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 196:Core/Src/main.c ****   char buf[8];
 1090              		.loc 1 196 29 is_stmt 0 view .LVU210
 1091 0000 10B5     		push	{r4, lr}
 1092              	.LCFI22:
 1093              		.cfi_def_cfa_offset 8
 1094              		.cfi_offset 4, -8
 1095              		.cfi_offset 14, -4
 1096 0002 82B0     		sub	sp, sp, #8
 1097              	.LCFI23:
 1098              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccFTh0V1.s 			page 88


 197:Core/Src/main.c ****   if (muted) return;
 1099              		.loc 1 197 3 is_stmt 1 view .LVU211
 198:Core/Src/main.c ****   sprintf(buf, "%d", a);
 1100              		.loc 1 198 3 view .LVU212
 198:Core/Src/main.c ****   sprintf(buf, "%d", a);
 1101              		.loc 1 198 7 is_stmt 0 view .LVU213
 1102 0004 074B     		ldr	r3, .L66
 1103 0006 1B68     		ldr	r3, [r3]
 198:Core/Src/main.c ****   sprintf(buf, "%d", a);
 1104              		.loc 1 198 6 view .LVU214
 1105 0008 002B     		cmp	r3, #0
 1106 000a 01D0     		beq	.L65
 1107              	.LVL78:
 1108              	.L62:
 201:Core/Src/main.c **** 
 1109              		.loc 1 201 1 view .LVU215
 1110 000c 02B0     		add	sp, sp, #8
 1111              		@ sp needed
 1112 000e 10BD     		pop	{r4, pc}
 1113              	.LVL79:
 1114              	.L65:
 199:Core/Src/main.c ****   UART2_Print(buf);
 1115              		.loc 1 199 3 is_stmt 1 view .LVU216
 1116 0010 0549     		ldr	r1, .L66+4
 1117 0012 0200     		movs	r2, r0
 1118 0014 6846     		mov	r0, sp
 1119              	.LVL80:
 199:Core/Src/main.c ****   UART2_Print(buf);
 1120              		.loc 1 199 3 is_stmt 0 view .LVU217
 1121 0016 FFF7FEFF 		bl	sprintf
 1122              	.LVL81:
 200:Core/Src/main.c **** }
 1123              		.loc 1 200 3 is_stmt 1 view .LVU218
 1124 001a 6846     		mov	r0, sp
 1125 001c FFF7FEFF 		bl	UART2_Print
 1126              	.LVL82:
 1127 0020 F4E7     		b	.L62
 1128              	.L67:
 1129 0022 C046     		.align	2
 1130              	.L66:
 1131 0024 00000000 		.word	muted
 1132 0028 00000000 		.word	.LC42
 1133              		.cfi_endproc
 1134              	.LFE504:
 1136              		.section	.text.add_namemap,"ax",%progbits
 1137              		.align	1
 1138              		.global	add_namemap
 1139              		.syntax unified
 1140              		.code	16
 1141              		.thumb_func
 1143              	add_namemap:
 1144              	.LVL83:
 1145              	.LFB506:
 232:Core/Src/main.c ****   NameMap *m = NULL;
 1146              		.loc 1 232 56 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccFTh0V1.s 			page 89


 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 232:Core/Src/main.c ****   NameMap *m = NULL;
 1150              		.loc 1 232 56 is_stmt 0 view .LVU220
 1151 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1152              	.LCFI24:
 1153              		.cfi_def_cfa_offset 20
 1154              		.cfi_offset 4, -20
 1155              		.cfi_offset 5, -16
 1156              		.cfi_offset 6, -12
 1157              		.cfi_offset 7, -8
 1158              		.cfi_offset 14, -4
 1159 0002 C646     		mov	lr, r8
 1160 0004 00B5     		push	{lr}
 1161              	.LCFI25:
 1162              		.cfi_def_cfa_offset 24
 1163              		.cfi_offset 8, -24
 1164 0006 82B0     		sub	sp, sp, #8
 1165              	.LCFI26:
 1166              		.cfi_def_cfa_offset 32
 1167 0008 0500     		movs	r5, r0
 1168 000a 8846     		mov	r8, r1
 1169 000c 0192     		str	r2, [sp, #4]
 233:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 1170              		.loc 1 233 3 is_stmt 1 view .LVU221
 1171              	.LVL84:
 234:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 1172              		.loc 1 234 3 view .LVU222
 1173              	.LBB15:
 234:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 1174              		.loc 1 234 8 view .LVU223
 234:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 1175              		.loc 1 234 12 is_stmt 0 view .LVU224
 1176 000e 0023     		movs	r3, #0
 234:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 1177              		.loc 1 234 3 view .LVU225
 1178 0010 00E0     		b	.L69
 1179              	.LVL85:
 1180              	.L70:
 234:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 1181              		.loc 1 234 34 is_stmt 1 discriminator 2 view .LVU226
 1182 0012 0133     		adds	r3, r3, #1
 1183              	.LVL86:
 1184              	.L69:
 234:Core/Src/main.c ****     if (name_maps[i].can_id == can_id) {
 1185              		.loc 1 234 21 discriminator 1 view .LVU227
 1186 0014 274A     		ldr	r2, .L84
 1187 0016 1768     		ldr	r7, [r2]
 1188 0018 9F42     		cmp	r7, r3
 1189 001a 08DD     		ble	.L81
 235:Core/Src/main.c ****         m = &name_maps[i];
 1190              		.loc 1 235 5 view .LVU228
 235:Core/Src/main.c ****         m = &name_maps[i];
 1191              		.loc 1 235 21 is_stmt 0 view .LVU229
 1192 001c 264A     		ldr	r2, .L84+4
 1193 001e 9421     		movs	r1, #148
 1194 0020 5943     		muls	r1, r3
 1195 0022 8A58     		ldr	r2, [r1, r2]
ARM GAS  /tmp/ccFTh0V1.s 			page 90


 235:Core/Src/main.c ****         m = &name_maps[i];
 1196              		.loc 1 235 8 view .LVU230
 1197 0024 AA42     		cmp	r2, r5
 1198 0026 F4D1     		bne	.L70
 236:Core/Src/main.c ****       break;
 1199              		.loc 1 236 9 is_stmt 1 view .LVU231
 236:Core/Src/main.c ****       break;
 1200              		.loc 1 236 11 is_stmt 0 view .LVU232
 1201 0028 234C     		ldr	r4, .L84+4
 1202 002a 0C19     		adds	r4, r1, r4
 1203              	.LVL87:
 237:Core/Src/main.c ****     }
 1204              		.loc 1 237 7 is_stmt 1 view .LVU233
 1205 002c 00E0     		b	.L71
 1206              	.LVL88:
 1207              	.L81:
 237:Core/Src/main.c ****     }
 1208              		.loc 1 237 7 is_stmt 0 view .LVU234
 1209              	.LBE15:
 233:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 1210              		.loc 1 233 12 view .LVU235
 1211 002e 0024     		movs	r4, #0
 1212              	.LVL89:
 1213              	.L71:
 240:Core/Src/main.c ****   if (m == NULL) {
 1214              		.loc 1 240 3 is_stmt 1 view .LVU236
 240:Core/Src/main.c ****   if (m == NULL) {
 1215              		.loc 1 240 6 is_stmt 0 view .LVU237
 1216 0030 202F     		cmp	r7, #32
 1217 0032 34D0     		beq	.L77
 241:Core/Src/main.c ****     m = &name_maps[num_maps];
 1218              		.loc 1 241 3 is_stmt 1 view .LVU238
 241:Core/Src/main.c ****     m = &name_maps[num_maps];
 1219              		.loc 1 241 6 is_stmt 0 view .LVU239
 1220 0034 002C     		cmp	r4, #0
 1221 0036 0DD0     		beq	.L82
 1222              	.LVL90:
 1223              	.L74:
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1224              		.loc 1 246 3 is_stmt 1 view .LVU240
 1225              	.LBB16:
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1226              		.loc 1 246 8 view .LVU241
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1227              		.loc 1 246 12 is_stmt 0 view .LVU242
 1228 0038 0027     		movs	r7, #0
 1229              	.LVL91:
 1230              	.L75:
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1231              		.loc 1 246 21 is_stmt 1 discriminator 1 view .LVU243
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1232              		.loc 1 246 24 is_stmt 0 discriminator 1 view .LVU244
 1233 003a 6668     		ldr	r6, [r4, #4]
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1234              		.loc 1 246 21 discriminator 1 view .LVU245
 1235 003c BE42     		cmp	r6, r7
 1236 003e 11DD     		ble	.L83
ARM GAS  /tmp/ccFTh0V1.s 			page 91


 247:Core/Src/main.c ****   }
 1237              		.loc 1 247 5 is_stmt 1 view .LVU246
 247:Core/Src/main.c ****   }
 1238              		.loc 1 247 28 is_stmt 0 view .LVU247
 1239 0040 3801     		lsls	r0, r7, #4
 1240 0042 0830     		adds	r0, r0, #8
 1241 0044 2018     		adds	r0, r4, r0
 247:Core/Src/main.c ****   }
 1242              		.loc 1 247 10 view .LVU248
 1243 0046 4146     		mov	r1, r8
 1244 0048 FFF7FEFF 		bl	strcmp
 1245              	.LVL92:
 247:Core/Src/main.c ****   }
 1246              		.loc 1 247 8 discriminator 1 view .LVU249
 1247 004c 0028     		cmp	r0, #0
 1248 004e 28D0     		beq	.L78
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1249              		.loc 1 246 38 is_stmt 1 discriminator 2 view .LVU250
 1250 0050 0137     		adds	r7, r7, #1
 1251              	.LVL93:
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1252              		.loc 1 246 38 is_stmt 0 discriminator 2 view .LVU251
 1253 0052 F2E7     		b	.L75
 1254              	.LVL94:
 1255              	.L82:
 246:Core/Src/main.c ****     if (!strcmp(m->names[i].name, name)) return 2;
 1256              		.loc 1 246 38 discriminator 2 view .LVU252
 1257              	.LBE16:
 242:Core/Src/main.c ****     num_maps++;
 1258              		.loc 1 242 5 is_stmt 1 view .LVU253
 242:Core/Src/main.c ****     num_maps++;
 1259              		.loc 1 242 7 is_stmt 0 view .LVU254
 1260 0054 9420     		movs	r0, #148
 1261              	.LVL95:
 242:Core/Src/main.c ****     num_maps++;
 1262              		.loc 1 242 7 view .LVU255
 1263 0056 7843     		muls	r0, r7
 1264 0058 174C     		ldr	r4, .L84+4
 1265              	.LVL96:
 242:Core/Src/main.c ****     num_maps++;
 1266              		.loc 1 242 7 view .LVU256
 1267 005a 0419     		adds	r4, r0, r4
 1268              	.LVL97:
 243:Core/Src/main.c ****   }
 1269              		.loc 1 243 5 is_stmt 1 view .LVU257
 243:Core/Src/main.c ****   }
 1270              		.loc 1 243 13 is_stmt 0 view .LVU258
 1271 005c 154B     		ldr	r3, .L84
 1272              	.LVL98:
 243:Core/Src/main.c ****   }
 1273              		.loc 1 243 13 view .LVU259
 1274 005e 0137     		adds	r7, r7, #1
 1275 0060 1F60     		str	r7, [r3]
 1276 0062 E9E7     		b	.L74
 1277              	.LVL99:
 1278              	.L83:
 249:Core/Src/main.c ****   if (strlen(name) > 14) return 4;
ARM GAS  /tmp/ccFTh0V1.s 			page 92


 1279              		.loc 1 249 3 is_stmt 1 view .LVU260
 249:Core/Src/main.c ****   if (strlen(name) > 14) return 4;
 1280              		.loc 1 249 6 is_stmt 0 view .LVU261
 1281 0064 082E     		cmp	r6, #8
 1282 0066 21D0     		beq	.L79
 250:Core/Src/main.c ****   strcpy(m->names[m->num_names].name, name);
 1283              		.loc 1 250 3 is_stmt 1 view .LVU262
 250:Core/Src/main.c ****   strcpy(m->names[m->num_names].name, name);
 1284              		.loc 1 250 7 is_stmt 0 view .LVU263
 1285 0068 4046     		mov	r0, r8
 1286 006a FFF7FEFF 		bl	strlen
 1287              	.LVL100:
 250:Core/Src/main.c ****   strcpy(m->names[m->num_names].name, name);
 1288              		.loc 1 250 6 discriminator 1 view .LVU264
 1289 006e 0E28     		cmp	r0, #14
 1290 0070 1ED8     		bhi	.L80
 251:Core/Src/main.c ****   m->names[m->num_names].index = index;
 1291              		.loc 1 251 3 is_stmt 1 view .LVU265
 251:Core/Src/main.c ****   m->names[m->num_names].index = index;
 1292              		.loc 1 251 32 is_stmt 0 view .LVU266
 1293 0072 3001     		lsls	r0, r6, #4
 1294 0074 0830     		adds	r0, r0, #8
 1295 0076 2018     		adds	r0, r4, r0
 251:Core/Src/main.c ****   m->names[m->num_names].index = index;
 1296              		.loc 1 251 3 view .LVU267
 1297 0078 4146     		mov	r1, r8
 1298 007a FFF7FEFF 		bl	strcpy
 1299              	.LVL101:
 252:Core/Src/main.c ****   m->num_names++;
 1300              		.loc 1 252 3 is_stmt 1 view .LVU268
 252:Core/Src/main.c ****   m->num_names++;
 1301              		.loc 1 252 13 is_stmt 0 view .LVU269
 1302 007e 6368     		ldr	r3, [r4, #4]
 252:Core/Src/main.c ****   m->num_names++;
 1303              		.loc 1 252 32 view .LVU270
 1304 0080 0133     		adds	r3, r3, #1
 1305 0082 1A01     		lsls	r2, r3, #4
 1306 0084 A218     		adds	r2, r4, r2
 1307 0086 0199     		ldr	r1, [sp, #4]
 1308 0088 D171     		strb	r1, [r2, #7]
 253:Core/Src/main.c ****   m->can_id = can_id;
 1309              		.loc 1 253 3 is_stmt 1 view .LVU271
 253:Core/Src/main.c ****   m->can_id = can_id;
 1310              		.loc 1 253 15 is_stmt 0 view .LVU272
 1311 008a 6360     		str	r3, [r4, #4]
 254:Core/Src/main.c ****   memset(&(m->cfg), 0, sizeof(m->cfg));
 1312              		.loc 1 254 3 is_stmt 1 view .LVU273
 254:Core/Src/main.c ****   memset(&(m->cfg), 0, sizeof(m->cfg));
 1313              		.loc 1 254 13 is_stmt 0 view .LVU274
 1314 008c 2560     		str	r5, [r4]
 255:Core/Src/main.c ****   return 0;
 1315              		.loc 1 255 3 is_stmt 1 view .LVU275
 255:Core/Src/main.c ****   return 0;
 1316              		.loc 1 255 10 is_stmt 0 view .LVU276
 1317 008e 2000     		movs	r0, r4
 1318 0090 8830     		adds	r0, r0, #136
 255:Core/Src/main.c ****   return 0;
ARM GAS  /tmp/ccFTh0V1.s 			page 93


 1319              		.loc 1 255 3 view .LVU277
 1320 0092 0C22     		movs	r2, #12
 1321 0094 0021     		movs	r1, #0
 1322 0096 FFF7FEFF 		bl	memset
 1323              	.LVL102:
 256:Core/Src/main.c **** }
 1324              		.loc 1 256 3 is_stmt 1 view .LVU278
 256:Core/Src/main.c **** }
 1325              		.loc 1 256 10 is_stmt 0 view .LVU279
 1326 009a 0020     		movs	r0, #0
 1327 009c 02E0     		b	.L68
 1328              	.LVL103:
 1329              	.L77:
 240:Core/Src/main.c ****   if (m == NULL) {
 1330              		.loc 1 240 30 discriminator 1 view .LVU280
 1331 009e 0120     		movs	r0, #1
 1332              	.LVL104:
 240:Core/Src/main.c ****   if (m == NULL) {
 1333              		.loc 1 240 30 discriminator 1 view .LVU281
 1334 00a0 00E0     		b	.L68
 1335              	.LVL105:
 1336              	.L78:
 1337              	.LBB17:
 247:Core/Src/main.c ****   }
 1338              		.loc 1 247 49 discriminator 1 view .LVU282
 1339 00a2 0220     		movs	r0, #2
 1340              	.LVL106:
 1341              	.L68:
 247:Core/Src/main.c ****   }
 1342              		.loc 1 247 49 discriminator 1 view .LVU283
 1343              	.LBE17:
 257:Core/Src/main.c **** int last_index;
 1344              		.loc 1 257 1 view .LVU284
 1345 00a4 02B0     		add	sp, sp, #8
 1346              		@ sp needed
 1347              	.LVL107:
 1348              	.LVL108:
 1349              	.LVL109:
 257:Core/Src/main.c **** int last_index;
 1350              		.loc 1 257 1 view .LVU285
 1351 00a6 80BC     		pop	{r7}
 1352 00a8 B846     		mov	r8, r7
 1353 00aa F0BD     		pop	{r4, r5, r6, r7, pc}
 1354              	.LVL110:
 1355              	.L79:
 249:Core/Src/main.c ****   if (strlen(name) > 14) return 4;
 1356              		.loc 1 249 33 discriminator 1 view .LVU286
 1357 00ac 0320     		movs	r0, #3
 1358 00ae F9E7     		b	.L68
 1359              	.L80:
 250:Core/Src/main.c ****   strcpy(m->names[m->num_names].name, name);
 1360              		.loc 1 250 33 discriminator 1 view .LVU287
 1361 00b0 0420     		movs	r0, #4
 1362 00b2 F7E7     		b	.L68
 1363              	.L85:
 1364              		.align	2
 1365              	.L84:
ARM GAS  /tmp/ccFTh0V1.s 			page 94


 1366 00b4 00000000 		.word	num_maps
 1367 00b8 00000000 		.word	name_maps
 1368              		.cfi_endproc
 1369              	.LFE506:
 1371              		.section	.text.retrieve_id,"ax",%progbits
 1372              		.align	1
 1373              		.global	retrieve_id
 1374              		.syntax unified
 1375              		.code	16
 1376              		.thumb_func
 1378              	retrieve_id:
 1379              	.LVL111:
 1380              	.LFB507:
 260:Core/Src/main.c ****   last_index = -1;
 1381              		.loc 1 260 30 is_stmt 1 view -0
 1382              		.cfi_startproc
 1383              		@ args = 0, pretend = 0, frame = 0
 1384              		@ frame_needed = 0, uses_anonymous_args = 0
 260:Core/Src/main.c ****   last_index = -1;
 1385              		.loc 1 260 30 is_stmt 0 view .LVU289
 1386 0000 70B5     		push	{r4, r5, r6, lr}
 1387              	.LCFI27:
 1388              		.cfi_def_cfa_offset 16
 1389              		.cfi_offset 4, -16
 1390              		.cfi_offset 5, -12
 1391              		.cfi_offset 6, -8
 1392              		.cfi_offset 14, -4
 1393 0002 0600     		movs	r6, r0
 261:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 1394              		.loc 1 261 3 is_stmt 1 view .LVU290
 261:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 1395              		.loc 1 261 14 is_stmt 0 view .LVU291
 1396 0004 184B     		ldr	r3, .L95
 1397 0006 0122     		movs	r2, #1
 1398 0008 5242     		rsbs	r2, r2, #0
 1399 000a 1A60     		str	r2, [r3]
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1400              		.loc 1 262 3 is_stmt 1 view .LVU292
 1401              	.LBB18:
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1402              		.loc 1 262 8 view .LVU293
 1403              	.LVL112:
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1404              		.loc 1 262 12 is_stmt 0 view .LVU294
 1405 000c 0025     		movs	r5, #0
 1406              	.LVL113:
 1407              	.L87:
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1408              		.loc 1 262 21 is_stmt 1 discriminator 1 view .LVU295
 1409 000e 174B     		ldr	r3, .L95+4
 1410 0010 1B68     		ldr	r3, [r3]
 1411 0012 AB42     		cmp	r3, r5
 1412 0014 23DD     		ble	.L93
 1413              	.LBB19:
 263:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 1414              		.loc 1 263 14 is_stmt 0 view .LVU296
 1415 0016 0024     		movs	r4, #0
ARM GAS  /tmp/ccFTh0V1.s 			page 95


 1416 0018 00E0     		b	.L91
 1417              	.LVL114:
 1418              	.L88:
 263:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 1419              		.loc 1 263 50 is_stmt 1 discriminator 2 view .LVU297
 1420 001a 0134     		adds	r4, r4, #1
 1421              	.LVL115:
 1422              	.L91:
 263:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 1423              		.loc 1 263 23 discriminator 1 view .LVU298
 263:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 1424              		.loc 1 263 37 is_stmt 0 discriminator 1 view .LVU299
 1425 001c 144B     		ldr	r3, .L95+8
 1426 001e 9422     		movs	r2, #148
 1427 0020 6A43     		muls	r2, r5
 1428 0022 9B18     		adds	r3, r3, r2
 1429 0024 5B68     		ldr	r3, [r3, #4]
 263:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 1430              		.loc 1 263 23 discriminator 1 view .LVU300
 1431 0026 A342     		cmp	r3, r4
 1432 0028 17DD     		ble	.L94
 264:Core/Src/main.c ****         last_index = name_maps[i].names[j].index;
 1433              		.loc 1 264 7 is_stmt 1 view .LVU301
 264:Core/Src/main.c ****         last_index = name_maps[i].names[j].index;
 1434              		.loc 1 264 40 is_stmt 0 view .LVU302
 1435 002a 2301     		lsls	r3, r4, #4
 1436 002c 9422     		movs	r2, #148
 1437 002e 6A43     		muls	r2, r5
 1438 0030 9818     		adds	r0, r3, r2
 1439 0032 0830     		adds	r0, r0, #8
 1440 0034 0E4B     		ldr	r3, .L95+8
 1441 0036 C018     		adds	r0, r0, r3
 264:Core/Src/main.c ****         last_index = name_maps[i].names[j].index;
 1442              		.loc 1 264 12 view .LVU303
 1443 0038 3100     		movs	r1, r6
 1444 003a FFF7FEFF 		bl	strcmp
 1445              	.LVL116:
 264:Core/Src/main.c ****         last_index = name_maps[i].names[j].index;
 1446              		.loc 1 264 10 discriminator 1 view .LVU304
 1447 003e 0028     		cmp	r0, #0
 1448 0040 EBD1     		bne	.L88
 265:Core/Src/main.c ****         return name_maps[i].can_id;
 1449              		.loc 1 265 9 is_stmt 1 view .LVU305
 265:Core/Src/main.c ****         return name_maps[i].can_id;
 1450              		.loc 1 265 43 is_stmt 0 view .LVU306
 1451 0042 0B4A     		ldr	r2, .L95+8
 1452 0044 0134     		adds	r4, r4, #1
 1453              	.LVL117:
 265:Core/Src/main.c ****         return name_maps[i].can_id;
 1454              		.loc 1 265 43 view .LVU307
 1455 0046 2301     		lsls	r3, r4, #4
 1456 0048 9421     		movs	r1, #148
 1457 004a 6943     		muls	r1, r5
 1458 004c 5B18     		adds	r3, r3, r1
 1459 004e D318     		adds	r3, r2, r3
 1460 0050 D879     		ldrb	r0, [r3, #7]
 265:Core/Src/main.c ****         return name_maps[i].can_id;
ARM GAS  /tmp/ccFTh0V1.s 			page 96


 1461              		.loc 1 265 20 view .LVU308
 1462 0052 054B     		ldr	r3, .L95
 1463 0054 1860     		str	r0, [r3]
 266:Core/Src/main.c ****       }
 1464              		.loc 1 266 9 is_stmt 1 view .LVU309
 266:Core/Src/main.c ****       }
 1465              		.loc 1 266 28 is_stmt 0 view .LVU310
 1466 0056 8858     		ldr	r0, [r1, r2]
 1467              	.LVL118:
 1468              	.L86:
 266:Core/Src/main.c ****       }
 1469              		.loc 1 266 28 view .LVU311
 1470              	.LBE19:
 1471              	.LBE18:
 271:Core/Src/main.c **** const char *dev_classes[] = {"System", "Relay", "Servo", "Thermocouple", "PT"};
 1472              		.loc 1 271 1 view .LVU312
 1473              		@ sp needed
 1474              	.LVL119:
 1475              	.LVL120:
 271:Core/Src/main.c **** const char *dev_classes[] = {"System", "Relay", "Servo", "Thermocouple", "PT"};
 1476              		.loc 1 271 1 view .LVU313
 1477 0058 70BD     		pop	{r4, r5, r6, pc}
 1478              	.LVL121:
 1479              	.L94:
 1480              	.LBB20:
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1481              		.loc 1 262 34 is_stmt 1 discriminator 2 view .LVU314
 1482 005a 0135     		adds	r5, r5, #1
 1483              	.LVL122:
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1484              		.loc 1 262 34 is_stmt 0 discriminator 2 view .LVU315
 1485 005c D7E7     		b	.L87
 1486              	.LVL123:
 1487              	.L93:
 262:Core/Src/main.c ****     for (int j = 0; j < name_maps[i].num_names; j++) {
 1488              		.loc 1 262 34 discriminator 2 view .LVU316
 1489              	.LBE20:
 270:Core/Src/main.c **** }
 1490              		.loc 1 270 3 is_stmt 1 view .LVU317
 270:Core/Src/main.c **** }
 1491              		.loc 1 270 10 is_stmt 0 view .LVU318
 1492 005e 3000     		movs	r0, r6
 1493 0060 FFF7FEFF 		bl	atoi
 1494              	.LVL124:
 1495 0064 F8E7     		b	.L86
 1496              	.L96:
 1497 0066 C046     		.align	2
 1498              	.L95:
 1499 0068 00000000 		.word	last_index
 1500 006c 00000000 		.word	num_maps
 1501 0070 00000000 		.word	name_maps
 1502              		.cfi_endproc
 1503              	.LFE507:
 1505              		.section	.rodata.bus_list_function.str1.4,"aMS",%progbits,1
 1506              		.align	2
 1507              	.LC49:
 1508 0000 44657669 		.ascii	"Devices on bus:\015\012\000"
ARM GAS  /tmp/ccFTh0V1.s 			page 97


 1508      63657320 
 1508      6F6E2062 
 1508      75733A0D 
 1508      0A00
 1509 0012 0000     		.align	2
 1510              	.LC53:
 1511 0014 202800   		.ascii	" (\000"
 1512 0017 00       		.align	2
 1513              	.LC55:
 1514 0018 2F00     		.ascii	"/\000"
 1515 001a 0000     		.align	2
 1516              	.LC57:
 1517 001c 2C2000   		.ascii	", \000"
 1518 001f 00       		.align	2
 1519              	.LC59:
 1520 0020 2900     		.ascii	")\000"
 1521 0022 0000     		.align	2
 1522              	.LC62:
 1523 0024 202D2000 		.ascii	" - \000"
 1524              		.align	2
 1525              	.LC64:
 1526 0028 556E6B6E 		.ascii	"Unknown\000"
 1526      6F776E00 
 1527              		.align	2
 1528              	.LC68:
 1529 0030 28656E64 		.ascii	"(end of list)\015\012\000"
 1529      206F6620 
 1529      6C697374 
 1529      290D0A00 
 1530              		.section	.text.bus_list_function,"ax",%progbits
 1531              		.align	1
 1532              		.global	bus_list_function
 1533              		.syntax unified
 1534              		.code	16
 1535              		.thumb_func
 1537              	bus_list_function:
 1538              	.LFB508:
 273:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 1539              		.loc 1 273 26 is_stmt 1 view -0
 1540              		.cfi_startproc
 1541              		@ args = 0, pretend = 0, frame = 96
 1542              		@ frame_needed = 0, uses_anonymous_args = 0
 1543 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1544              	.LCFI28:
 1545              		.cfi_def_cfa_offset 20
 1546              		.cfi_offset 4, -20
 1547              		.cfi_offset 5, -16
 1548              		.cfi_offset 6, -12
 1549              		.cfi_offset 7, -8
 1550              		.cfi_offset 14, -4
 1551 0002 CE46     		mov	lr, r9
 1552 0004 4746     		mov	r7, r8
 1553 0006 80B5     		push	{r7, lr}
 1554              	.LCFI29:
 1555              		.cfi_def_cfa_offset 28
 1556              		.cfi_offset 8, -28
 1557              		.cfi_offset 9, -24
ARM GAS  /tmp/ccFTh0V1.s 			page 98


 1558 0008 99B0     		sub	sp, sp, #100
 1559              	.LCFI30:
 1560              		.cfi_def_cfa_offset 128
 274:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 1561              		.loc 1 274 3 view .LVU320
 274:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 1562              		.loc 1 274 25 is_stmt 0 view .LVU321
 1563 000a 0FAC     		add	r4, sp, #60
 1564 000c 2422     		movs	r2, #36
 1565 000e 0021     		movs	r1, #0
 1566 0010 2000     		movs	r0, r4
 1567 0012 FFF7FEFF 		bl	memset
 1568              	.LVL125:
 275:Core/Src/main.c ****   uint8_t txData[8] = {0x00};
 1569              		.loc 1 275 3 is_stmt 1 view .LVU322
 276:Core/Src/main.c ****   uint8_t rxData[8];
 1570              		.loc 1 276 3 view .LVU323
 276:Core/Src/main.c ****   uint8_t rxData[8];
 1571              		.loc 1 276 11 is_stmt 0 view .LVU324
 1572 0016 03AD     		add	r5, sp, #12
 1573 0018 0822     		movs	r2, #8
 1574 001a 0021     		movs	r1, #0
 1575 001c 2800     		movs	r0, r5
 1576 001e FFF7FEFF 		bl	memset
 1577              	.LVL126:
 277:Core/Src/main.c **** 
 1578              		.loc 1 277 3 is_stmt 1 view .LVU325
 279:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 1579              		.loc 1 279 3 view .LVU326
 280:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 1580              		.loc 1 280 3 view .LVU327
 281:Core/Src/main.c ****   txHeader.DataLength = FDCAN_DLC_BYTES_1;
 1581              		.loc 1 281 3 view .LVU328
 282:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 1582              		.loc 1 282 3 view .LVU329
 282:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 1583              		.loc 1 282 23 is_stmt 0 view .LVU330
 1584 0022 0123     		movs	r3, #1
 1585 0024 1293     		str	r3, [sp, #72]
 283:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 1586              		.loc 1 283 3 is_stmt 1 view .LVU331
 284:Core/Src/main.c ****   UART2_Print("Devices on bus:\r\n");
 1587              		.loc 1 284 3 view .LVU332
 285:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, txData);
 1588              		.loc 1 285 3 view .LVU333
 1589 0026 4348     		ldr	r0, .L114
 1590 0028 FFF7FEFF 		bl	UART2_Print
 1591              	.LVL127:
 286:Core/Src/main.c ****   uint32_t tick = HAL_GetTick();
 1592              		.loc 1 286 3 view .LVU334
 1593 002c 4248     		ldr	r0, .L114+4
 1594 002e 2A00     		movs	r2, r5
 1595 0030 2100     		movs	r1, r4
 1596 0032 FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 1597              	.LVL128:
 287:Core/Src/main.c ****   while (HAL_GetTick() - tick < 500) {
 1598              		.loc 1 287 3 view .LVU335
ARM GAS  /tmp/ccFTh0V1.s 			page 99


 287:Core/Src/main.c ****   while (HAL_GetTick() - tick < 500) {
 1599              		.loc 1 287 19 is_stmt 0 view .LVU336
 1600 0036 FFF7FEFF 		bl	HAL_GetTick
 1601              	.LVL129:
 1602 003a 0400     		movs	r4, r0
 1603              	.LVL130:
 288:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) != 0) {
 1604              		.loc 1 288 3 is_stmt 1 view .LVU337
 1605              	.L99:
 288:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) != 0) {
 1606              		.loc 1 288 31 view .LVU338
 288:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) != 0) {
 1607              		.loc 1 288 10 is_stmt 0 view .LVU339
 1608 003c FFF7FEFF 		bl	HAL_GetTick
 1609              	.LVL131:
 288:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) != 0) {
 1610              		.loc 1 288 24 discriminator 1 view .LVU340
 1611 0040 001B     		subs	r0, r0, r4
 288:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) != 0) {
 1612              		.loc 1 288 31 discriminator 1 view .LVU341
 1613 0042 FA23     		movs	r3, #250
 1614 0044 5B00     		lsls	r3, r3, #1
 1615 0046 9842     		cmp	r0, r3
 1616 0048 6CD2     		bcs	.L110
 289:Core/Src/main.c ****       HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData);
 1617              		.loc 1 289 5 is_stmt 1 view .LVU342
 289:Core/Src/main.c ****       HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData);
 1618              		.loc 1 289 9 is_stmt 0 view .LVU343
 1619 004a 3B48     		ldr	r0, .L114+4
 1620 004c 4021     		movs	r1, #64
 1621 004e FFF7FEFF 		bl	HAL_FDCAN_GetRxFifoFillLevel
 1622              	.LVL132:
 289:Core/Src/main.c ****       HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData);
 1623              		.loc 1 289 8 discriminator 1 view .LVU344
 1624 0052 0028     		cmp	r0, #0
 1625 0054 F2D0     		beq	.L99
 1626              	.LBB21:
 290:Core/Src/main.c ****       uint16_t resp_id = rxHeader.Identifier;
 1627              		.loc 1 290 7 is_stmt 1 view .LVU345
 1628 0056 3848     		ldr	r0, .L114+4
 1629 0058 01AB     		add	r3, sp, #4
 1630 005a 05AA     		add	r2, sp, #20
 1631 005c 4021     		movs	r1, #64
 1632 005e FFF7FEFF 		bl	HAL_FDCAN_GetRxMessage
 1633              	.LVL133:
 291:Core/Src/main.c ****       UART2_Print_Int(resp_id);
 1634              		.loc 1 291 7 view .LVU346
 291:Core/Src/main.c ****       UART2_Print_Int(resp_id);
 1635              		.loc 1 291 34 is_stmt 0 view .LVU347
 1636 0062 059B     		ldr	r3, [sp, #20]
 1637              	.LVL134:
 292:Core/Src/main.c ****       for (int i = 0; i < num_maps; i++) {
 1638              		.loc 1 292 7 is_stmt 1 view .LVU348
 1639 0064 1B04     		lsls	r3, r3, #16
 1640 0066 1B0C     		lsrs	r3, r3, #16
 1641 0068 9846     		mov	r8, r3
 1642 006a 1800     		movs	r0, r3
ARM GAS  /tmp/ccFTh0V1.s 			page 100


 1643 006c FFF7FEFF 		bl	UART2_Print_Int
 1644              	.LVL135:
 293:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 1645              		.loc 1 293 7 view .LVU349
 1646              	.LBB22:
 293:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 1647              		.loc 1 293 12 view .LVU350
 293:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 1648              		.loc 1 293 16 is_stmt 0 view .LVU351
 1649 0070 0025     		movs	r5, #0
 293:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 1650              		.loc 1 293 7 view .LVU352
 1651 0072 34E0     		b	.L100
 1652              	.LVL136:
 1653              	.L112:
 1654              	.LBB23:
 299:Core/Src/main.c ****               UART2_Print_Int(name_maps[i].names[j].index);
 1655              		.loc 1 299 15 is_stmt 1 view .LVU353
 1656 0074 3148     		ldr	r0, .L114+8
 1657 0076 FFF7FEFF 		bl	UART2_Print
 1658              	.LVL137:
 300:Core/Src/main.c ****             }
 1659              		.loc 1 300 15 view .LVU354
 300:Core/Src/main.c ****             }
 1660              		.loc 1 300 52 is_stmt 0 view .LVU355
 1661 007a 314B     		ldr	r3, .L114+12
 1662 007c 721C     		adds	r2, r6, #1
 1663 007e 1201     		lsls	r2, r2, #4
 1664 0080 D219     		adds	r2, r2, r7
 1665 0082 9B18     		adds	r3, r3, r2
 1666 0084 D879     		ldrb	r0, [r3, #7]
 300:Core/Src/main.c ****             }
 1667              		.loc 1 300 15 view .LVU356
 1668 0086 FFF7FEFF 		bl	UART2_Print_Int
 1669              	.LVL138:
 1670 008a 18E0     		b	.L103
 1671              	.L104:
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1672              		.loc 1 296 56 is_stmt 1 discriminator 2 view .LVU357
 1673 008c 0136     		adds	r6, r6, #1
 1674              	.LVL139:
 1675              	.L102:
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1676              		.loc 1 296 29 discriminator 1 view .LVU358
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1677              		.loc 1 296 43 is_stmt 0 discriminator 1 view .LVU359
 1678 008e 2C4B     		ldr	r3, .L114+12
 1679 0090 9422     		movs	r2, #148
 1680 0092 6A43     		muls	r2, r5
 1681 0094 9B18     		adds	r3, r3, r2
 1682 0096 5B68     		ldr	r3, [r3, #4]
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1683              		.loc 1 296 29 discriminator 1 view .LVU360
 1684 0098 B342     		cmp	r3, r6
 1685 009a 1CDD     		ble	.L111
 297:Core/Src/main.c ****             if (name_maps[i].names[j].index != 0xFF) {
 1686              		.loc 1 297 13 is_stmt 1 view .LVU361
ARM GAS  /tmp/ccFTh0V1.s 			page 101


 297:Core/Src/main.c ****             if (name_maps[i].names[j].index != 0xFF) {
 1687              		.loc 1 297 46 is_stmt 0 view .LVU362
 1688 009c 3301     		lsls	r3, r6, #4
 1689 009e 9427     		movs	r7, #148
 1690 00a0 6F43     		muls	r7, r5
 1691 00a2 D819     		adds	r0, r3, r7
 1692 00a4 0830     		adds	r0, r0, #8
 1693 00a6 264B     		ldr	r3, .L114+12
 1694 00a8 9946     		mov	r9, r3
 1695 00aa 4844     		add	r0, r0, r9
 297:Core/Src/main.c ****             if (name_maps[i].names[j].index != 0xFF) {
 1696              		.loc 1 297 13 view .LVU363
 1697 00ac FFF7FEFF 		bl	UART2_Print
 1698              	.LVL140:
 298:Core/Src/main.c ****               UART2_Print("/");
 1699              		.loc 1 298 13 is_stmt 1 view .LVU364
 298:Core/Src/main.c ****               UART2_Print("/");
 1700              		.loc 1 298 38 is_stmt 0 view .LVU365
 1701 00b0 731C     		adds	r3, r6, #1
 1702 00b2 1B01     		lsls	r3, r3, #4
 1703 00b4 DB19     		adds	r3, r3, r7
 1704 00b6 4B44     		add	r3, r3, r9
 1705 00b8 DB79     		ldrb	r3, [r3, #7]
 298:Core/Src/main.c ****               UART2_Print("/");
 1706              		.loc 1 298 16 view .LVU366
 1707 00ba FF2B     		cmp	r3, #255
 1708 00bc DAD1     		bne	.L112
 1709              	.L103:
 302:Core/Src/main.c ****           }
 1710              		.loc 1 302 13 is_stmt 1 view .LVU367
 302:Core/Src/main.c ****           }
 1711              		.loc 1 302 34 is_stmt 0 view .LVU368
 1712 00be 204B     		ldr	r3, .L114+12
 1713 00c0 9422     		movs	r2, #148
 1714 00c2 6A43     		muls	r2, r5
 1715 00c4 9B18     		adds	r3, r3, r2
 1716 00c6 5B68     		ldr	r3, [r3, #4]
 302:Core/Src/main.c ****           }
 1717              		.loc 1 302 44 view .LVU369
 1718 00c8 013B     		subs	r3, r3, #1
 302:Core/Src/main.c ****           }
 1719              		.loc 1 302 16 view .LVU370
 1720 00ca B342     		cmp	r3, r6
 1721 00cc DED0     		beq	.L104
 302:Core/Src/main.c ****           }
 1722              		.loc 1 302 48 is_stmt 1 discriminator 1 view .LVU371
 1723 00ce 1D48     		ldr	r0, .L114+16
 1724 00d0 FFF7FEFF 		bl	UART2_Print
 1725              	.LVL141:
 1726 00d4 DAE7     		b	.L104
 1727              	.L111:
 302:Core/Src/main.c ****           }
 1728              		.loc 1 302 48 is_stmt 0 discriminator 1 view .LVU372
 1729              	.LBE23:
 304:Core/Src/main.c ****         }
 1730              		.loc 1 304 11 is_stmt 1 view .LVU373
 1731 00d6 1C48     		ldr	r0, .L114+20
ARM GAS  /tmp/ccFTh0V1.s 			page 102


 1732 00d8 FFF7FEFF 		bl	UART2_Print
 1733              	.LVL142:
 1734              	.L101:
 293:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 1735              		.loc 1 293 38 discriminator 2 view .LVU374
 1736 00dc 0135     		adds	r5, r5, #1
 1737              	.LVL143:
 1738              	.L100:
 293:Core/Src/main.c ****         if (name_maps[i].can_id == resp_id) {
 1739              		.loc 1 293 25 discriminator 1 view .LVU375
 1740 00de 1B4B     		ldr	r3, .L114+24
 1741 00e0 1B68     		ldr	r3, [r3]
 1742 00e2 AB42     		cmp	r3, r5
 1743 00e4 0ADD     		ble	.L113
 294:Core/Src/main.c ****           UART2_Print(" (");
 1744              		.loc 1 294 9 view .LVU376
 294:Core/Src/main.c ****           UART2_Print(" (");
 1745              		.loc 1 294 25 is_stmt 0 view .LVU377
 1746 00e6 164B     		ldr	r3, .L114+12
 1747 00e8 9422     		movs	r2, #148
 1748 00ea 6A43     		muls	r2, r5
 1749 00ec D358     		ldr	r3, [r2, r3]
 294:Core/Src/main.c ****           UART2_Print(" (");
 1750              		.loc 1 294 12 view .LVU378
 1751 00ee 9845     		cmp	r8, r3
 1752 00f0 F4D1     		bne	.L101
 295:Core/Src/main.c ****           for (int j = 0; j < name_maps[i].num_names; j++) {
 1753              		.loc 1 295 11 is_stmt 1 view .LVU379
 1754 00f2 1748     		ldr	r0, .L114+28
 1755 00f4 FFF7FEFF 		bl	UART2_Print
 1756              	.LVL144:
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1757              		.loc 1 296 11 view .LVU380
 1758              	.LBB24:
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1759              		.loc 1 296 16 view .LVU381
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1760              		.loc 1 296 20 is_stmt 0 view .LVU382
 1761 00f8 0026     		movs	r6, #0
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1762              		.loc 1 296 11 view .LVU383
 1763 00fa C8E7     		b	.L102
 1764              	.LVL145:
 1765              	.L113:
 296:Core/Src/main.c ****             UART2_Print(name_maps[i].names[j].name);
 1766              		.loc 1 296 11 view .LVU384
 1767              	.LBE24:
 1768              	.LBE22:
 307:Core/Src/main.c ****       if (rxData[1] > 4) {
 1769              		.loc 1 307 7 is_stmt 1 view .LVU385
 1770 00fc 1548     		ldr	r0, .L114+32
 1771 00fe FFF7FEFF 		bl	UART2_Print
 1772              	.LVL146:
 308:Core/Src/main.c ****         UART2_Print("Unknown");
 1773              		.loc 1 308 7 view .LVU386
 308:Core/Src/main.c ****         UART2_Print("Unknown");
 1774              		.loc 1 308 17 is_stmt 0 view .LVU387
ARM GAS  /tmp/ccFTh0V1.s 			page 103


 1775 0102 01AB     		add	r3, sp, #4
 1776 0104 5B78     		ldrb	r3, [r3, #1]
 308:Core/Src/main.c ****         UART2_Print("Unknown");
 1777              		.loc 1 308 10 view .LVU388
 1778 0106 042B     		cmp	r3, #4
 1779 0108 06D9     		bls	.L107
 309:Core/Src/main.c ****       } else {
 1780              		.loc 1 309 9 is_stmt 1 view .LVU389
 1781 010a 1348     		ldr	r0, .L114+36
 1782 010c FFF7FEFF 		bl	UART2_Print
 1783              	.LVL147:
 1784              	.L108:
 313:Core/Src/main.c ****     }
 1785              		.loc 1 313 7 view .LVU390
 1786 0110 1248     		ldr	r0, .L114+40
 1787 0112 FFF7FEFF 		bl	UART2_Print
 1788              	.LVL148:
 1789 0116 91E7     		b	.L99
 1790              	.L107:
 311:Core/Src/main.c ****       }
 1791              		.loc 1 311 9 view .LVU391
 311:Core/Src/main.c ****       }
 1792              		.loc 1 311 32 is_stmt 0 view .LVU392
 1793 0118 114A     		ldr	r2, .L114+44
 1794 011a 9B00     		lsls	r3, r3, #2
 1795 011c 9858     		ldr	r0, [r3, r2]
 311:Core/Src/main.c ****       }
 1796              		.loc 1 311 9 view .LVU393
 1797 011e FFF7FEFF 		bl	UART2_Print
 1798              	.LVL149:
 1799 0122 F5E7     		b	.L108
 1800              	.LVL150:
 1801              	.L110:
 311:Core/Src/main.c ****       }
 1802              		.loc 1 311 9 view .LVU394
 1803              	.LBE21:
 316:Core/Src/main.c **** 
 1804              		.loc 1 316 3 is_stmt 1 view .LVU395
 1805 0124 0F48     		ldr	r0, .L114+48
 1806 0126 FFF7FEFF 		bl	UART2_Print
 1807              	.LVL151:
 318:Core/Src/main.c **** 
 1808              		.loc 1 318 1 is_stmt 0 view .LVU396
 1809 012a 19B0     		add	sp, sp, #100
 1810              		@ sp needed
 1811              	.LVL152:
 318:Core/Src/main.c **** 
 1812              		.loc 1 318 1 view .LVU397
 1813 012c C0BC     		pop	{r6, r7}
 1814 012e B946     		mov	r9, r7
 1815 0130 B046     		mov	r8, r6
 1816 0132 F0BD     		pop	{r4, r5, r6, r7, pc}
 1817              	.L115:
 1818              		.align	2
 1819              	.L114:
 1820 0134 00000000 		.word	.LC49
 1821 0138 00000000 		.word	hfdcan1
ARM GAS  /tmp/ccFTh0V1.s 			page 104


 1822 013c 18000000 		.word	.LC55
 1823 0140 00000000 		.word	name_maps
 1824 0144 1C000000 		.word	.LC57
 1825 0148 20000000 		.word	.LC59
 1826 014c 00000000 		.word	num_maps
 1827 0150 14000000 		.word	.LC53
 1828 0154 24000000 		.word	.LC62
 1829 0158 28000000 		.word	.LC64
 1830 015c 44000000 		.word	.LC29
 1831 0160 00000000 		.word	dev_classes
 1832 0164 30000000 		.word	.LC68
 1833              		.cfi_endproc
 1834              	.LFE508:
 1836              		.section	.rodata.next_word.str1.4,"aMS",%progbits,1
 1837              		.align	2
 1838              	.LC70:
 1839 0000 2000     		.ascii	" \000"
 1840              		.section	.text.next_word,"ax",%progbits
 1841              		.align	1
 1842              		.global	next_word
 1843              		.syntax unified
 1844              		.code	16
 1845              		.thumb_func
 1847              	next_word:
 1848              	.LVL153:
 1849              	.LFB509:
 320:Core/Src/main.c ****   int wlen = strcspn(*buf, " ");
 1850              		.loc 1 320 40 is_stmt 1 view -0
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 0
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 320:Core/Src/main.c ****   int wlen = strcspn(*buf, " ");
 1854              		.loc 1 320 40 is_stmt 0 view .LVU399
 1855 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1856              	.LCFI31:
 1857              		.cfi_def_cfa_offset 24
 1858              		.cfi_offset 3, -24
 1859              		.cfi_offset 4, -20
 1860              		.cfi_offset 5, -16
 1861              		.cfi_offset 6, -12
 1862              		.cfi_offset 7, -8
 1863              		.cfi_offset 14, -4
 1864 0002 0500     		movs	r5, r0
 1865 0004 0E00     		movs	r6, r1
 321:Core/Src/main.c ****   memcpy(word, *buf, wlen);
 1866              		.loc 1 321 3 is_stmt 1 view .LVU400
 321:Core/Src/main.c ****   memcpy(word, *buf, wlen);
 1867              		.loc 1 321 14 is_stmt 0 view .LVU401
 1868 0006 0F68     		ldr	r7, [r1]
 1869 0008 0A49     		ldr	r1, .L118
 1870              	.LVL154:
 321:Core/Src/main.c ****   memcpy(word, *buf, wlen);
 1871              		.loc 1 321 14 view .LVU402
 1872 000a 3800     		movs	r0, r7
 1873              	.LVL155:
 321:Core/Src/main.c ****   memcpy(word, *buf, wlen);
 1874              		.loc 1 321 14 view .LVU403
ARM GAS  /tmp/ccFTh0V1.s 			page 105


 1875 000c FFF7FEFF 		bl	strcspn
 1876              	.LVL156:
 1877 0010 0400     		movs	r4, r0
 1878              	.LVL157:
 322:Core/Src/main.c ****   word[wlen] = 0;
 1879              		.loc 1 322 3 is_stmt 1 view .LVU404
 1880 0012 0200     		movs	r2, r0
 1881 0014 3900     		movs	r1, r7
 1882 0016 2800     		movs	r0, r5
 1883              	.LVL158:
 322:Core/Src/main.c ****   word[wlen] = 0;
 1884              		.loc 1 322 3 is_stmt 0 view .LVU405
 1885 0018 FFF7FEFF 		bl	memcpy
 1886              	.LVL159:
 323:Core/Src/main.c ****   if ((*buf)[wlen]) wlen++;
 1887              		.loc 1 323 3 is_stmt 1 view .LVU406
 323:Core/Src/main.c ****   if ((*buf)[wlen]) wlen++;
 1888              		.loc 1 323 7 is_stmt 0 view .LVU407
 1889 001c 2D19     		adds	r5, r5, r4
 1890              	.LVL160:
 323:Core/Src/main.c ****   if ((*buf)[wlen]) wlen++;
 1891              		.loc 1 323 14 view .LVU408
 1892 001e 0023     		movs	r3, #0
 1893 0020 2B70     		strb	r3, [r5]
 324:Core/Src/main.c ****   *buf += wlen;
 1894              		.loc 1 324 3 is_stmt 1 view .LVU409
 324:Core/Src/main.c ****   *buf += wlen;
 1895              		.loc 1 324 8 is_stmt 0 view .LVU410
 1896 0022 3368     		ldr	r3, [r6]
 324:Core/Src/main.c ****   *buf += wlen;
 1897              		.loc 1 324 13 view .LVU411
 1898 0024 1A5D     		ldrb	r2, [r3, r4]
 324:Core/Src/main.c ****   *buf += wlen;
 1899              		.loc 1 324 6 view .LVU412
 1900 0026 002A     		cmp	r2, #0
 1901 0028 00D0     		beq	.L117
 324:Core/Src/main.c ****   *buf += wlen;
 1902              		.loc 1 324 21 is_stmt 1 discriminator 1 view .LVU413
 324:Core/Src/main.c ****   *buf += wlen;
 1903              		.loc 1 324 25 is_stmt 0 discriminator 1 view .LVU414
 1904 002a 0134     		adds	r4, r4, #1
 1905              	.LVL161:
 1906              	.L117:
 325:Core/Src/main.c **** }
 1907              		.loc 1 325 3 is_stmt 1 view .LVU415
 325:Core/Src/main.c **** }
 1908              		.loc 1 325 8 is_stmt 0 view .LVU416
 1909 002c 1B19     		adds	r3, r3, r4
 1910 002e 3360     		str	r3, [r6]
 326:Core/Src/main.c **** 
 1911              		.loc 1 326 1 view .LVU417
 1912              		@ sp needed
 1913              	.LVL162:
 1914              	.LVL163:
 326:Core/Src/main.c **** 
 1915              		.loc 1 326 1 view .LVU418
 1916 0030 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  /tmp/ccFTh0V1.s 			page 106


 1917              	.L119:
 1918 0032 C046     		.align	2
 1919              	.L118:
 1920 0034 00000000 		.word	.LC70
 1921              		.cfi_endproc
 1922              	.LFE509:
 1924              		.section	.text.all_numeric,"ax",%progbits
 1925              		.align	1
 1926              		.global	all_numeric
 1927              		.syntax unified
 1928              		.code	16
 1929              		.thumb_func
 1931              	all_numeric:
 1932              	.LVL164:
 1933              	.LFB510:
 328:Core/Src/main.c ****   if (!*s) return 0;
 1934              		.loc 1 328 26 is_stmt 1 view -0
 1935              		.cfi_startproc
 1936              		@ args = 0, pretend = 0, frame = 0
 1937              		@ frame_needed = 0, uses_anonymous_args = 0
 328:Core/Src/main.c ****   if (!*s) return 0;
 1938              		.loc 1 328 26 is_stmt 0 view .LVU420
 1939 0000 70B5     		push	{r4, r5, r6, lr}
 1940              	.LCFI32:
 1941              		.cfi_def_cfa_offset 16
 1942              		.cfi_offset 4, -16
 1943              		.cfi_offset 5, -12
 1944              		.cfi_offset 6, -8
 1945              		.cfi_offset 14, -4
 1946 0002 0500     		movs	r5, r0
 329:Core/Src/main.c ****   for (int i = 0; i < strlen(s); i++) {
 1947              		.loc 1 329 3 is_stmt 1 view .LVU421
 329:Core/Src/main.c ****   for (int i = 0; i < strlen(s); i++) {
 1948              		.loc 1 329 8 is_stmt 0 view .LVU422
 1949 0004 0378     		ldrb	r3, [r0]
 329:Core/Src/main.c ****   for (int i = 0; i < strlen(s); i++) {
 1950              		.loc 1 329 6 view .LVU423
 1951 0006 002B     		cmp	r3, #0
 1952 0008 0ED0     		beq	.L124
 1953              	.LBB25:
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1954              		.loc 1 330 12 view .LVU424
 1955 000a 0024     		movs	r4, #0
 1956              	.LVL165:
 1957              	.L122:
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1958              		.loc 1 330 21 is_stmt 1 discriminator 1 view .LVU425
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1959              		.loc 1 330 23 is_stmt 0 discriminator 1 view .LVU426
 1960 000c 2800     		movs	r0, r5
 1961 000e FFF7FEFF 		bl	strlen
 1962              	.LVL166:
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1963              		.loc 1 330 21 discriminator 1 view .LVU427
 1964 0012 A042     		cmp	r0, r4
 1965 0014 06D9     		bls	.L126
 331:Core/Src/main.c ****   }
ARM GAS  /tmp/ccFTh0V1.s 			page 107


 1966              		.loc 1 331 5 is_stmt 1 view .LVU428
 331:Core/Src/main.c ****   }
 1967              		.loc 1 331 10 is_stmt 0 view .LVU429
 1968 0016 2B5D     		ldrb	r3, [r5, r4]
 331:Core/Src/main.c ****   }
 1969              		.loc 1 331 20 view .LVU430
 1970 0018 303B     		subs	r3, r3, #48
 1971 001a DBB2     		uxtb	r3, r3
 331:Core/Src/main.c ****   }
 1972              		.loc 1 331 8 view .LVU431
 1973 001c 092B     		cmp	r3, #9
 1974 001e 05D8     		bhi	.L125
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1975              		.loc 1 330 35 is_stmt 1 discriminator 2 view .LVU432
 1976 0020 0134     		adds	r4, r4, #1
 1977              	.LVL167:
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1978              		.loc 1 330 35 is_stmt 0 discriminator 2 view .LVU433
 1979 0022 F3E7     		b	.L122
 1980              	.LVL168:
 1981              	.L126:
 330:Core/Src/main.c ****     if (s[i] > '9' || s[i] < '0') return 0;
 1982              		.loc 1 330 35 discriminator 2 view .LVU434
 1983              	.LBE25:
 333:Core/Src/main.c **** }
 1984              		.loc 1 333 10 view .LVU435
 1985 0024 0120     		movs	r0, #1
 1986              	.LBB26:
 1987 0026 00E0     		b	.L120
 1988              	.LVL169:
 1989              	.L124:
 333:Core/Src/main.c **** }
 1990              		.loc 1 333 10 view .LVU436
 1991              	.LBE26:
 329:Core/Src/main.c ****   for (int i = 0; i < strlen(s); i++) {
 1992              		.loc 1 329 19 discriminator 1 view .LVU437
 1993 0028 0020     		movs	r0, #0
 1994              	.LVL170:
 1995              	.L120:
 334:Core/Src/main.c **** 
 1996              		.loc 1 334 1 view .LVU438
 1997              		@ sp needed
 1998              	.LVL171:
 334:Core/Src/main.c **** 
 1999              		.loc 1 334 1 view .LVU439
 2000 002a 70BD     		pop	{r4, r5, r6, pc}
 2001              	.LVL172:
 2002              	.L125:
 2003              	.LBB27:
 331:Core/Src/main.c ****   }
 2004              		.loc 1 331 42 discriminator 1 view .LVU440
 2005 002c 0020     		movs	r0, #0
 2006 002e FCE7     		b	.L120
 2007              	.LBE27:
 2008              		.cfi_endproc
 2009              	.LFE510:
 2011              		.section	.rodata.command_help.str1.4,"aMS",%progbits,1
ARM GAS  /tmp/ccFTh0V1.s 			page 108


 2012              		.align	2
 2013              	.LC73:
 2014 0000 546F646F 		.ascii	"Todo\015\012\000"
 2014      0D0A00
 2015              		.section	.text.command_help,"ax",%progbits
 2016              		.align	1
 2017              		.global	command_help
 2018              		.syntax unified
 2019              		.code	16
 2020              		.thumb_func
 2022              	command_help:
 2023              	.LVL173:
 2024              	.LFB511:
 337:Core/Src/main.c ****   cmd_invalid = 1;
 2025              		.loc 1 337 31 is_stmt 1 view -0
 2026              		.cfi_startproc
 2027              		@ args = 0, pretend = 0, frame = 0
 2028              		@ frame_needed = 0, uses_anonymous_args = 0
 337:Core/Src/main.c ****   cmd_invalid = 1;
 2029              		.loc 1 337 31 is_stmt 0 view .LVU442
 2030 0000 10B5     		push	{r4, lr}
 2031              	.LCFI33:
 2032              		.cfi_def_cfa_offset 8
 2033              		.cfi_offset 4, -8
 2034              		.cfi_offset 14, -4
 338:Core/Src/main.c ****   UART2_Print("Todo\r\n");
 2035              		.loc 1 338 3 is_stmt 1 view .LVU443
 338:Core/Src/main.c ****   UART2_Print("Todo\r\n");
 2036              		.loc 1 338 15 is_stmt 0 view .LVU444
 2037 0002 034B     		ldr	r3, .L128
 2038 0004 0122     		movs	r2, #1
 2039 0006 1A60     		str	r2, [r3]
 339:Core/Src/main.c **** }
 2040              		.loc 1 339 3 is_stmt 1 view .LVU445
 2041 0008 0248     		ldr	r0, .L128+4
 2042              	.LVL174:
 339:Core/Src/main.c **** }
 2043              		.loc 1 339 3 is_stmt 0 view .LVU446
 2044 000a FFF7FEFF 		bl	UART2_Print
 2045              	.LVL175:
 340:Core/Src/main.c **** void command_bus(char *rest) {
 2046              		.loc 1 340 1 view .LVU447
 2047              		@ sp needed
 2048 000e 10BD     		pop	{r4, pc}
 2049              	.L129:
 2050              		.align	2
 2051              	.L128:
 2052 0010 00000000 		.word	cmd_invalid
 2053 0014 00000000 		.word	.LC73
 2054              		.cfi_endproc
 2055              	.LFE511:
 2057              		.section	.rodata.command_bus.str1.4,"aMS",%progbits,1
 2058              		.align	2
 2059              	.LC75:
 2060 0000 72657365 		.ascii	"reset\000"
 2060      7400
 2061 0006 0000     		.align	2
ARM GAS  /tmp/ccFTh0V1.s 			page 109


 2062              	.LC77:
 2063 0008 46756C6C 		.ascii	"Full bus reset...\015\012\000"
 2063      20627573 
 2063      20726573 
 2063      65742E2E 
 2063      2E0D0A00 
 2064              		.align	2
 2065              	.LC79:
 2066 001c 6C697374 		.ascii	"list\000"
 2066      00
 2067 0021 000000   		.align	2
 2068              	.LC82:
 2069 0024 4F707469 		.ascii	"Option needed for \"bus\".\015\012\000"
 2069      6F6E206E 
 2069      65656465 
 2069      6420666F 
 2069      72202262 
 2070 003f 00       		.align	2
 2071              	.LC84:
 2072 0040 556E6B6E 		.ascii	"Unknown option for \"bus\": \000"
 2072      6F776E20 
 2072      6F707469 
 2072      6F6E2066 
 2072      6F722022 
 2073              		.section	.text.command_bus,"ax",%progbits
 2074              		.align	1
 2075              		.global	command_bus
 2076              		.syntax unified
 2077              		.code	16
 2078              		.thumb_func
 2080              	command_bus:
 2081              	.LVL176:
 2082              	.LFB512:
 341:Core/Src/main.c ****   char word[32];
 2083              		.loc 1 341 30 is_stmt 1 view -0
 2084              		.cfi_startproc
 2085              		@ args = 0, pretend = 0, frame = 40
 2086              		@ frame_needed = 0, uses_anonymous_args = 0
 341:Core/Src/main.c ****   char word[32];
 2087              		.loc 1 341 30 is_stmt 0 view .LVU449
 2088 0000 10B5     		push	{r4, lr}
 2089              	.LCFI34:
 2090              		.cfi_def_cfa_offset 8
 2091              		.cfi_offset 4, -8
 2092              		.cfi_offset 14, -4
 2093 0002 8AB0     		sub	sp, sp, #40
 2094              	.LCFI35:
 2095              		.cfi_def_cfa_offset 48
 2096 0004 0190     		str	r0, [sp, #4]
 342:Core/Src/main.c ****   next_word(word, &rest);
 2097              		.loc 1 342 3 is_stmt 1 view .LVU450
 343:Core/Src/main.c ****   if (!strcmp(word, "reset")) {
 2098              		.loc 1 343 3 view .LVU451
 2099 0006 02AC     		add	r4, sp, #8
 2100 0008 01A9     		add	r1, sp, #4
 2101 000a 2000     		movs	r0, r4
 2102              	.LVL177:
ARM GAS  /tmp/ccFTh0V1.s 			page 110


 343:Core/Src/main.c ****   if (!strcmp(word, "reset")) {
 2103              		.loc 1 343 3 is_stmt 0 view .LVU452
 2104 000c FFF7FEFF 		bl	next_word
 2105              	.LVL178:
 344:Core/Src/main.c ****     UART2_Print("Full bus reset...\r\n");
 2106              		.loc 1 344 3 is_stmt 1 view .LVU453
 344:Core/Src/main.c ****     UART2_Print("Full bus reset...\r\n");
 2107              		.loc 1 344 8 is_stmt 0 view .LVU454
 2108 0010 1649     		ldr	r1, .L137
 2109 0012 2000     		movs	r0, r4
 2110 0014 FFF7FEFF 		bl	strcmp
 2111              	.LVL179:
 344:Core/Src/main.c ****     UART2_Print("Full bus reset...\r\n");
 2112              		.loc 1 344 6 discriminator 1 view .LVU455
 2113 0018 0028     		cmp	r0, #0
 2114 001a 11D0     		beq	.L135
 347:Core/Src/main.c ****     bus_list_function();
 2115              		.loc 1 347 10 is_stmt 1 view .LVU456
 347:Core/Src/main.c ****     bus_list_function();
 2116              		.loc 1 347 15 is_stmt 0 view .LVU457
 2117 001c 1449     		ldr	r1, .L137+4
 2118 001e 02A8     		add	r0, sp, #8
 2119 0020 FFF7FEFF 		bl	strcmp
 2120              	.LVL180:
 347:Core/Src/main.c ****     bus_list_function();
 2121              		.loc 1 347 13 discriminator 1 view .LVU458
 2122 0024 0028     		cmp	r0, #0
 2123 0026 10D0     		beq	.L136
 349:Core/Src/main.c ****     cmd_invalid = 1;
 2124              		.loc 1 349 10 is_stmt 1 view .LVU459
 349:Core/Src/main.c ****     cmd_invalid = 1;
 2125              		.loc 1 349 15 is_stmt 0 view .LVU460
 2126 0028 02AB     		add	r3, sp, #8
 2127 002a 1B78     		ldrb	r3, [r3]
 349:Core/Src/main.c ****     cmd_invalid = 1;
 2128              		.loc 1 349 13 view .LVU461
 2129 002c 002B     		cmp	r3, #0
 2130 002e 0FD1     		bne	.L134
 350:Core/Src/main.c ****     UART2_Print("Option needed for \"bus\".\r\n");
 2131              		.loc 1 350 5 is_stmt 1 view .LVU462
 350:Core/Src/main.c ****     UART2_Print("Option needed for \"bus\".\r\n");
 2132              		.loc 1 350 17 is_stmt 0 view .LVU463
 2133 0030 104B     		ldr	r3, .L137+8
 2134 0032 0122     		movs	r2, #1
 2135 0034 1A60     		str	r2, [r3]
 351:Core/Src/main.c ****   } else {
 2136              		.loc 1 351 5 is_stmt 1 view .LVU464
 2137 0036 1048     		ldr	r0, .L137+12
 2138 0038 FFF7FEFF 		bl	UART2_Print
 2139              	.LVL181:
 2140              	.L130:
 358:Core/Src/main.c **** void command_name(char *rest) {
 2141              		.loc 1 358 1 is_stmt 0 view .LVU465
 2142 003c 0AB0     		add	sp, sp, #40
 2143              		@ sp needed
 2144 003e 10BD     		pop	{r4, pc}
 2145              	.L135:
ARM GAS  /tmp/ccFTh0V1.s 			page 111


 345:Core/Src/main.c ****     NVIC_SystemReset();
 2146              		.loc 1 345 5 is_stmt 1 view .LVU466
 2147 0040 0E48     		ldr	r0, .L137+16
 2148 0042 FFF7FEFF 		bl	UART2_Print
 2149              	.LVL182:
 346:Core/Src/main.c ****   } else if (!strcmp(word, "list")) {
 2150              		.loc 1 346 5 view .LVU467
 2151 0046 FFF7FEFF 		bl	__NVIC_SystemReset
 2152              	.LVL183:
 2153              	.L136:
 348:Core/Src/main.c ****   } else if (!*word) {
 2154              		.loc 1 348 5 view .LVU468
 2155 004a FFF7FEFF 		bl	bus_list_function
 2156              	.LVL184:
 2157 004e F5E7     		b	.L130
 2158              	.L134:
 353:Core/Src/main.c ****     UART2_Print("Unknown option for \"bus\": ");
 2159              		.loc 1 353 5 view .LVU469
 353:Core/Src/main.c ****     UART2_Print("Unknown option for \"bus\": ");
 2160              		.loc 1 353 17 is_stmt 0 view .LVU470
 2161 0050 084B     		ldr	r3, .L137+8
 2162 0052 0122     		movs	r2, #1
 2163 0054 1A60     		str	r2, [r3]
 354:Core/Src/main.c ****     UART2_Print(word);
 2164              		.loc 1 354 5 is_stmt 1 view .LVU471
 2165 0056 0A48     		ldr	r0, .L137+20
 2166 0058 FFF7FEFF 		bl	UART2_Print
 2167              	.LVL185:
 355:Core/Src/main.c ****     UART2_Print("\r\n");
 2168              		.loc 1 355 5 view .LVU472
 2169 005c 02A8     		add	r0, sp, #8
 2170 005e FFF7FEFF 		bl	UART2_Print
 2171              	.LVL186:
 356:Core/Src/main.c ****   }
 2172              		.loc 1 356 5 view .LVU473
 2173 0062 0848     		ldr	r0, .L137+24
 2174 0064 FFF7FEFF 		bl	UART2_Print
 2175              	.LVL187:
 358:Core/Src/main.c **** void command_name(char *rest) {
 2176              		.loc 1 358 1 is_stmt 0 view .LVU474
 2177 0068 E8E7     		b	.L130
 2178              	.L138:
 2179 006a C046     		.align	2
 2180              	.L137:
 2181 006c 00000000 		.word	.LC75
 2182 0070 1C000000 		.word	.LC79
 2183 0074 00000000 		.word	cmd_invalid
 2184 0078 24000000 		.word	.LC82
 2185 007c 08000000 		.word	.LC77
 2186 0080 40000000 		.word	.LC84
 2187 0084 44000000 		.word	.LC29
 2188              		.cfi_endproc
 2189              	.LFE512:
 2191              		.section	.rodata.command_name.str1.4,"aMS",%progbits,1
 2192              		.align	2
 2193              	.LC87:
 2194 0000 636C6561 		.ascii	"clear\000"
ARM GAS  /tmp/ccFTh0V1.s 			page 112


 2194      7200
 2195 0006 0000     		.align	2
 2196              	.LC92:
 2197 0008 466F726D 		.ascii	"Format: name list <device>\015\012\000"
 2197      61743A20 
 2197      6E616D65 
 2197      206C6973 
 2197      74203C64 
 2198 0025 000000   		.align	2
 2199              	.LC95:
 2200 0028 4E616D65 		.ascii	"Names for device \000"
 2200      7320666F 
 2200      72206465 
 2200      76696365 
 2200      2000
 2201 003a 0000     		.align	2
 2202              	.LC97:
 2203 003c 3A2000   		.ascii	": \000"
 2204 003f 00       		.align	2
 2205              	.LC103:
 2206 0040 4E6F206E 		.ascii	"No names for that device.\015\012\000"
 2206      616D6573 
 2206      20666F72 
 2206      20746861 
 2206      74206465 
 2207              		.align	2
 2208              	.LC105:
 2209 005c 4F707469 		.ascii	"Option or device needed for \"name\".\015\012\000"
 2209      6F6E206F 
 2209      72206465 
 2209      76696365 
 2209      206E6565 
 2210 0082 0000     		.align	2
 2211              	.LC107:
 2212 0084 466F726D 		.ascii	"Format: name <device> <name> [<index>]\015\012\000"
 2212      61743A20 
 2212      6E616D65 
 2212      203C6465 
 2212      76696365 
 2213 00ad 000000   		.align	2
 2214              	.LC109:
 2215 00b0 546F6F20 		.ascii	"Too many devices in map.\015\012\000"
 2215      6D616E79 
 2215      20646576 
 2215      69636573 
 2215      20696E20 
 2216 00cb 00       		.align	2
 2217              	.LC111:
 2218 00cc 4E616D65 		.ascii	"Name already registered.\015\012\000"
 2218      20616C72 
 2218      65616479 
 2218      20726567 
 2218      69737465 
 2219 00e7 00       		.align	2
 2220              	.LC113:
 2221 00e8 546F6F20 		.ascii	"Too many names on device.\015\012\000"
 2221      6D616E79 
ARM GAS  /tmp/ccFTh0V1.s 			page 113


 2221      206E616D 
 2221      6573206F 
 2221      6E206465 
 2222              		.align	2
 2223              	.LC115:
 2224 0104 4E616D65 		.ascii	"Name too long.\015\012\000"
 2224      20746F6F 
 2224      206C6F6E 
 2224      672E0D0A 
 2224      00
 2225 0115 000000   		.align	2
 2226              	.LC117:
 2227 0118 4E616D65 		.ascii	"Name registered.\015\012\000"
 2227      20726567 
 2227      69737465 
 2227      7265642E 
 2227      0D0A00
 2228              		.section	.text.command_name,"ax",%progbits
 2229              		.align	1
 2230              		.global	command_name
 2231              		.syntax unified
 2232              		.code	16
 2233              		.thumb_func
 2235              	command_name:
 2236              	.LVL188:
 2237              	.LFB513:
 359:Core/Src/main.c ****   char word[32];
 2238              		.loc 1 359 31 is_stmt 1 view -0
 2239              		.cfi_startproc
 2240              		@ args = 0, pretend = 0, frame = 40
 2241              		@ frame_needed = 0, uses_anonymous_args = 0
 359:Core/Src/main.c ****   char word[32];
 2242              		.loc 1 359 31 is_stmt 0 view .LVU476
 2243 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2244              	.LCFI36:
 2245              		.cfi_def_cfa_offset 20
 2246              		.cfi_offset 4, -20
 2247              		.cfi_offset 5, -16
 2248              		.cfi_offset 6, -12
 2249              		.cfi_offset 7, -8
 2250              		.cfi_offset 14, -4
 2251 0002 CE46     		mov	lr, r9
 2252 0004 00B5     		push	{lr}
 2253              	.LCFI37:
 2254              		.cfi_def_cfa_offset 24
 2255              		.cfi_offset 9, -24
 2256 0006 8AB0     		sub	sp, sp, #40
 2257              	.LCFI38:
 2258              		.cfi_def_cfa_offset 64
 2259 0008 0190     		str	r0, [sp, #4]
 360:Core/Src/main.c ****   next_word(word, &rest);
 2260              		.loc 1 360 3 is_stmt 1 view .LVU477
 361:Core/Src/main.c ****   if (!strcmp(word, "clear")) {
 2261              		.loc 1 361 3 view .LVU478
 2262 000a 02AC     		add	r4, sp, #8
 2263 000c 01A9     		add	r1, sp, #4
 2264 000e 2000     		movs	r0, r4
ARM GAS  /tmp/ccFTh0V1.s 			page 114


 2265              	.LVL189:
 361:Core/Src/main.c ****   if (!strcmp(word, "clear")) {
 2266              		.loc 1 361 3 is_stmt 0 view .LVU479
 2267 0010 FFF7FEFF 		bl	next_word
 2268              	.LVL190:
 362:Core/Src/main.c ****     UART2_Print("Todo\r\n");
 2269              		.loc 1 362 3 is_stmt 1 view .LVU480
 362:Core/Src/main.c ****     UART2_Print("Todo\r\n");
 2270              		.loc 1 362 8 is_stmt 0 view .LVU481
 2271 0014 6149     		ldr	r1, .L173
 2272 0016 2000     		movs	r0, r4
 2273 0018 FFF7FEFF 		bl	strcmp
 2274              	.LVL191:
 362:Core/Src/main.c ****     UART2_Print("Todo\r\n");
 2275              		.loc 1 362 6 discriminator 1 view .LVU482
 2276 001c 0028     		cmp	r0, #0
 2277 001e 0ED0     		beq	.L162
 364:Core/Src/main.c ****     int id = retrieve_id(rest);
 2278              		.loc 1 364 10 is_stmt 1 view .LVU483
 364:Core/Src/main.c ****     int id = retrieve_id(rest);
 2279              		.loc 1 364 15 is_stmt 0 view .LVU484
 2280 0020 5F49     		ldr	r1, .L173+4
 2281 0022 02A8     		add	r0, sp, #8
 2282 0024 FFF7FEFF 		bl	strcmp
 2283              	.LVL192:
 2284 0028 0090     		str	r0, [sp]
 364:Core/Src/main.c ****     int id = retrieve_id(rest);
 2285              		.loc 1 364 13 discriminator 1 view .LVU485
 2286 002a 0028     		cmp	r0, #0
 2287 002c 66D1     		bne	.L142
 2288              	.LBB28:
 365:Core/Src/main.c ****     if (id == 0) {
 2289              		.loc 1 365 5 is_stmt 1 view .LVU486
 365:Core/Src/main.c ****     if (id == 0) {
 2290              		.loc 1 365 14 is_stmt 0 view .LVU487
 2291 002e 0198     		ldr	r0, [sp, #4]
 2292 0030 FFF7FEFF 		bl	retrieve_id
 2293              	.LVL193:
 2294 0034 041E     		subs	r4, r0, #0
 2295              	.LVL194:
 366:Core/Src/main.c ****       cmd_invalid = 1;
 2296              		.loc 1 366 5 is_stmt 1 view .LVU488
 366:Core/Src/main.c ****       cmd_invalid = 1;
 2297              		.loc 1 366 8 is_stmt 0 view .LVU489
 2298 0036 09D0     		beq	.L163
 2299              	.LBB29:
 372:Core/Src/main.c ****       if (name_maps[i].can_id == id) {
 2300              		.loc 1 372 14 view .LVU490
 2301 0038 0099     		ldr	r1, [sp]
 2302 003a 0D00     		movs	r5, r1
 2303 003c 43E0     		b	.L143
 2304              	.LVL195:
 2305              	.L162:
 372:Core/Src/main.c ****       if (name_maps[i].can_id == id) {
 2306              		.loc 1 372 14 view .LVU491
 2307              	.LBE29:
 2308              	.LBE28:
ARM GAS  /tmp/ccFTh0V1.s 			page 115


 363:Core/Src/main.c ****   } else if (!strcmp(word, "list")) {
 2309              		.loc 1 363 5 is_stmt 1 view .LVU492
 2310 003e 5948     		ldr	r0, .L173+8
 2311 0040 FFF7FEFF 		bl	UART2_Print
 2312              	.LVL196:
 2313              	.L139:
 426:Core/Src/main.c **** void command_relay(char *rest) {
 2314              		.loc 1 426 1 is_stmt 0 view .LVU493
 2315 0044 0AB0     		add	sp, sp, #40
 2316              		@ sp needed
 2317 0046 80BC     		pop	{r7}
 2318 0048 B946     		mov	r9, r7
 2319 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 2320              	.LVL197:
 2321              	.L163:
 2322              	.LBB33:
 367:Core/Src/main.c ****       UART2_Print("Format: name list <device>\r\n");
 2323              		.loc 1 367 7 is_stmt 1 view .LVU494
 367:Core/Src/main.c ****       UART2_Print("Format: name list <device>\r\n");
 2324              		.loc 1 367 19 is_stmt 0 view .LVU495
 2325 004c 564B     		ldr	r3, .L173+12
 2326 004e 0122     		movs	r2, #1
 2327 0050 1A60     		str	r2, [r3]
 368:Core/Src/main.c ****       return;
 2328              		.loc 1 368 7 is_stmt 1 view .LVU496
 2329 0052 5648     		ldr	r0, .L173+16
 2330              	.LVL198:
 368:Core/Src/main.c ****       return;
 2331              		.loc 1 368 7 is_stmt 0 view .LVU497
 2332 0054 FFF7FEFF 		bl	UART2_Print
 2333              	.LVL199:
 369:Core/Src/main.c ****     }
 2334              		.loc 1 369 7 is_stmt 1 view .LVU498
 2335 0058 F4E7     		b	.L139
 2336              	.LVL200:
 2337              	.L165:
 2338              	.LBB32:
 2339              	.LBB30:
 381:Core/Src/main.c ****             UART2_Print_Int(name_maps[i].names[j].index);
 2340              		.loc 1 381 13 view .LVU499
 2341 005a 5548     		ldr	r0, .L173+20
 2342 005c FFF7FEFF 		bl	UART2_Print
 2343              	.LVL201:
 382:Core/Src/main.c ****           }
 2344              		.loc 1 382 13 view .LVU500
 382:Core/Src/main.c ****           }
 2345              		.loc 1 382 50 is_stmt 0 view .LVU501
 2346 0060 544B     		ldr	r3, .L173+24
 2347 0062 721C     		adds	r2, r6, #1
 2348 0064 1201     		lsls	r2, r2, #4
 2349 0066 D219     		adds	r2, r2, r7
 2350 0068 9B18     		adds	r3, r3, r2
 2351 006a D879     		ldrb	r0, [r3, #7]
 382:Core/Src/main.c ****           }
 2352              		.loc 1 382 13 view .LVU502
 2353 006c FFF7FEFF 		bl	UART2_Print_Int
 2354              	.LVL202:
ARM GAS  /tmp/ccFTh0V1.s 			page 116


 2355 0070 18E0     		b	.L147
 2356              	.L148:
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2357              		.loc 1 378 54 is_stmt 1 discriminator 2 view .LVU503
 2358 0072 0136     		adds	r6, r6, #1
 2359              	.LVL203:
 2360              	.L146:
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2361              		.loc 1 378 27 discriminator 1 view .LVU504
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2362              		.loc 1 378 41 is_stmt 0 discriminator 1 view .LVU505
 2363 0074 4F4B     		ldr	r3, .L173+24
 2364 0076 9422     		movs	r2, #148
 2365 0078 6A43     		muls	r2, r5
 2366 007a 9B18     		adds	r3, r3, r2
 2367 007c 5B68     		ldr	r3, [r3, #4]
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2368              		.loc 1 378 27 discriminator 1 view .LVU506
 2369 007e B342     		cmp	r3, r6
 2370 0080 1CDD     		ble	.L164
 379:Core/Src/main.c ****           if (name_maps[i].names[j].index != 0xFF) {
 2371              		.loc 1 379 11 is_stmt 1 view .LVU507
 379:Core/Src/main.c ****           if (name_maps[i].names[j].index != 0xFF) {
 2372              		.loc 1 379 44 is_stmt 0 view .LVU508
 2373 0082 3301     		lsls	r3, r6, #4
 2374 0084 9427     		movs	r7, #148
 2375 0086 6F43     		muls	r7, r5
 2376 0088 D819     		adds	r0, r3, r7
 2377 008a 0830     		adds	r0, r0, #8
 2378 008c 494B     		ldr	r3, .L173+24
 2379 008e 9946     		mov	r9, r3
 2380 0090 4844     		add	r0, r0, r9
 379:Core/Src/main.c ****           if (name_maps[i].names[j].index != 0xFF) {
 2381              		.loc 1 379 11 view .LVU509
 2382 0092 FFF7FEFF 		bl	UART2_Print
 2383              	.LVL204:
 380:Core/Src/main.c ****             UART2_Print("/");
 2384              		.loc 1 380 11 is_stmt 1 view .LVU510
 380:Core/Src/main.c ****             UART2_Print("/");
 2385              		.loc 1 380 36 is_stmt 0 view .LVU511
 2386 0096 731C     		adds	r3, r6, #1
 2387 0098 1B01     		lsls	r3, r3, #4
 2388 009a DB19     		adds	r3, r3, r7
 2389 009c 4B44     		add	r3, r3, r9
 2390 009e DB79     		ldrb	r3, [r3, #7]
 380:Core/Src/main.c ****             UART2_Print("/");
 2391              		.loc 1 380 14 view .LVU512
 2392 00a0 FF2B     		cmp	r3, #255
 2393 00a2 DAD1     		bne	.L165
 2394              	.L147:
 384:Core/Src/main.c ****         }
 2395              		.loc 1 384 11 is_stmt 1 view .LVU513
 384:Core/Src/main.c ****         }
 2396              		.loc 1 384 32 is_stmt 0 view .LVU514
 2397 00a4 434B     		ldr	r3, .L173+24
 2398 00a6 9422     		movs	r2, #148
 2399 00a8 6A43     		muls	r2, r5
ARM GAS  /tmp/ccFTh0V1.s 			page 117


 2400 00aa 9B18     		adds	r3, r3, r2
 2401 00ac 5B68     		ldr	r3, [r3, #4]
 384:Core/Src/main.c ****         }
 2402              		.loc 1 384 43 view .LVU515
 2403 00ae 013B     		subs	r3, r3, #1
 384:Core/Src/main.c ****         }
 2404              		.loc 1 384 14 view .LVU516
 2405 00b0 B342     		cmp	r3, r6
 2406 00b2 DED0     		beq	.L148
 384:Core/Src/main.c ****         }
 2407              		.loc 1 384 48 is_stmt 1 discriminator 1 view .LVU517
 2408 00b4 4048     		ldr	r0, .L173+28
 2409 00b6 FFF7FEFF 		bl	UART2_Print
 2410              	.LVL205:
 2411 00ba DAE7     		b	.L148
 2412              	.L164:
 384:Core/Src/main.c ****         }
 2413              		.loc 1 384 48 is_stmt 0 discriminator 1 view .LVU518
 2414              	.LBE30:
 386:Core/Src/main.c ****       }
 2415              		.loc 1 386 9 is_stmt 1 view .LVU519
 2416 00bc 3F48     		ldr	r0, .L173+32
 2417 00be FFF7FEFF 		bl	UART2_Print
 2418              	.LVL206:
 374:Core/Src/main.c ****         UART2_Print("Names for device ");
 2419              		.loc 1 374 13 is_stmt 0 view .LVU520
 2420 00c2 0121     		movs	r1, #1
 2421              	.LVL207:
 2422              	.L145:
 372:Core/Src/main.c ****       if (name_maps[i].can_id == id) {
 2423              		.loc 1 372 36 is_stmt 1 discriminator 2 view .LVU521
 2424 00c4 0135     		adds	r5, r5, #1
 2425              	.LVL208:
 2426              	.L143:
 372:Core/Src/main.c ****       if (name_maps[i].can_id == id) {
 2427              		.loc 1 372 23 discriminator 1 view .LVU522
 2428 00c6 3E4B     		ldr	r3, .L173+36
 2429 00c8 1B68     		ldr	r3, [r3]
 2430 00ca AB42     		cmp	r3, r5
 2431 00cc 10DD     		ble	.L166
 373:Core/Src/main.c ****         yes = 1;
 2432              		.loc 1 373 7 view .LVU523
 373:Core/Src/main.c ****         yes = 1;
 2433              		.loc 1 373 23 is_stmt 0 view .LVU524
 2434 00ce 394B     		ldr	r3, .L173+24
 2435 00d0 9422     		movs	r2, #148
 2436 00d2 6A43     		muls	r2, r5
 2437 00d4 D358     		ldr	r3, [r2, r3]
 373:Core/Src/main.c ****         yes = 1;
 2438              		.loc 1 373 10 view .LVU525
 2439 00d6 A342     		cmp	r3, r4
 2440 00d8 F4D1     		bne	.L145
 374:Core/Src/main.c ****         UART2_Print("Names for device ");
 2441              		.loc 1 374 9 is_stmt 1 view .LVU526
 2442              	.LVL209:
 375:Core/Src/main.c ****         UART2_Print_Int(id);
 2443              		.loc 1 375 9 view .LVU527
ARM GAS  /tmp/ccFTh0V1.s 			page 118


 2444 00da 3A48     		ldr	r0, .L173+40
 2445 00dc FFF7FEFF 		bl	UART2_Print
 2446              	.LVL210:
 376:Core/Src/main.c ****         UART2_Print(": ");
 2447              		.loc 1 376 9 view .LVU528
 2448 00e0 2000     		movs	r0, r4
 2449 00e2 FFF7FEFF 		bl	UART2_Print_Int
 2450              	.LVL211:
 377:Core/Src/main.c ****         for (int j = 0; j < name_maps[i].num_names; j++) {
 2451              		.loc 1 377 9 view .LVU529
 2452 00e6 3848     		ldr	r0, .L173+44
 2453 00e8 FFF7FEFF 		bl	UART2_Print
 2454              	.LVL212:
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2455              		.loc 1 378 9 view .LVU530
 2456              	.LBB31:
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2457              		.loc 1 378 14 view .LVU531
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2458              		.loc 1 378 18 is_stmt 0 view .LVU532
 2459 00ec 009E     		ldr	r6, [sp]
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2460              		.loc 1 378 9 view .LVU533
 2461 00ee C1E7     		b	.L146
 2462              	.LVL213:
 2463              	.L166:
 378:Core/Src/main.c ****           UART2_Print(name_maps[i].names[j].name);
 2464              		.loc 1 378 9 view .LVU534
 2465              	.LBE31:
 2466              	.LBE32:
 389:Core/Src/main.c ****       UART2_Print("No names for that device.\r\n");
 2467              		.loc 1 389 5 is_stmt 1 view .LVU535
 389:Core/Src/main.c ****       UART2_Print("No names for that device.\r\n");
 2468              		.loc 1 389 8 is_stmt 0 view .LVU536
 2469 00f0 0029     		cmp	r1, #0
 2470 00f2 A7D1     		bne	.L139
 390:Core/Src/main.c ****     }
 2471              		.loc 1 390 7 is_stmt 1 view .LVU537
 2472 00f4 3548     		ldr	r0, .L173+48
 2473 00f6 FFF7FEFF 		bl	UART2_Print
 2474              	.LVL214:
 390:Core/Src/main.c ****     }
 2475              		.loc 1 390 7 is_stmt 0 view .LVU538
 2476 00fa A3E7     		b	.L139
 2477              	.LVL215:
 2478              	.L142:
 390:Core/Src/main.c ****     }
 2479              		.loc 1 390 7 view .LVU539
 2480              	.LBE33:
 2481              	.LBB34:
 393:Core/Src/main.c ****     if (id == 0) {
 2482              		.loc 1 393 5 is_stmt 1 view .LVU540
 393:Core/Src/main.c ****     if (id == 0) {
 2483              		.loc 1 393 14 is_stmt 0 view .LVU541
 2484 00fc 02A8     		add	r0, sp, #8
 2485 00fe FFF7FEFF 		bl	retrieve_id
 2486              	.LVL216:
ARM GAS  /tmp/ccFTh0V1.s 			page 119


 2487 0102 041E     		subs	r4, r0, #0
 2488              	.LVL217:
 394:Core/Src/main.c ****       UART2_Print("Option or device needed for \"name\".\r\n");
 2489              		.loc 1 394 5 is_stmt 1 view .LVU542
 394:Core/Src/main.c ****       UART2_Print("Option or device needed for \"name\".\r\n");
 2490              		.loc 1 394 8 is_stmt 0 view .LVU543
 2491 0104 24D0     		beq	.L167
 398:Core/Src/main.c ****       cmd_invalid = 1;
 2492              		.loc 1 398 5 is_stmt 1 view .LVU544
 398:Core/Src/main.c ****       cmd_invalid = 1;
 2493              		.loc 1 398 10 is_stmt 0 view .LVU545
 2494 0106 019B     		ldr	r3, [sp, #4]
 2495 0108 1B78     		ldrb	r3, [r3]
 398:Core/Src/main.c ****       cmd_invalid = 1;
 2496              		.loc 1 398 8 view .LVU546
 2497 010a 002B     		cmp	r3, #0
 2498 010c 24D0     		beq	.L168
 2499              	.LVL218:
 2500              	.L152:
 402:Core/Src/main.c ****     int index = -1;
 2501              		.loc 1 402 5 is_stmt 1 view .LVU547
 2502 010e 01A9     		add	r1, sp, #4
 2503 0110 02A8     		add	r0, sp, #8
 2504 0112 FFF7FEFF 		bl	next_word
 2505              	.LVL219:
 403:Core/Src/main.c ****     if (*rest) {
 2506              		.loc 1 403 5 view .LVU548
 404:Core/Src/main.c ****       if (all_numeric(rest)) {
 2507              		.loc 1 404 5 view .LVU549
 404:Core/Src/main.c ****       if (all_numeric(rest)) {
 2508              		.loc 1 404 9 is_stmt 0 view .LVU550
 2509 0116 019D     		ldr	r5, [sp, #4]
 2510 0118 2B78     		ldrb	r3, [r5]
 404:Core/Src/main.c ****       if (all_numeric(rest)) {
 2511              		.loc 1 404 8 view .LVU551
 2512 011a 002B     		cmp	r3, #0
 2513 011c 2AD0     		beq	.L161
 405:Core/Src/main.c ****         index = atoi(rest);
 2514              		.loc 1 405 7 is_stmt 1 view .LVU552
 405:Core/Src/main.c ****         index = atoi(rest);
 2515              		.loc 1 405 11 is_stmt 0 view .LVU553
 2516 011e 2800     		movs	r0, r5
 2517 0120 FFF7FEFF 		bl	all_numeric
 2518              	.LVL220:
 405:Core/Src/main.c ****         index = atoi(rest);
 2519              		.loc 1 405 10 discriminator 1 view .LVU554
 2520 0124 0028     		cmp	r0, #0
 2521 0126 1ED0     		beq	.L154
 406:Core/Src/main.c ****       } else {
 2522              		.loc 1 406 9 is_stmt 1 view .LVU555
 406:Core/Src/main.c ****       } else {
 2523              		.loc 1 406 17 is_stmt 0 view .LVU556
 2524 0128 2800     		movs	r0, r5
 2525 012a FFF7FEFF 		bl	atoi
 2526              	.LVL221:
 2527              	.L153:
 413:Core/Src/main.c ****     if (result == 1) {
ARM GAS  /tmp/ccFTh0V1.s 			page 120


 2528              		.loc 1 413 5 is_stmt 1 view .LVU557
 413:Core/Src/main.c ****     if (result == 1) {
 2529              		.loc 1 413 18 is_stmt 0 view .LVU558
 2530 012e C2B2     		uxtb	r2, r0
 2531 0130 02A9     		add	r1, sp, #8
 2532 0132 2000     		movs	r0, r4
 2533              	.LVL222:
 413:Core/Src/main.c ****     if (result == 1) {
 2534              		.loc 1 413 18 view .LVU559
 2535 0134 FFF7FEFF 		bl	add_namemap
 2536              	.LVL223:
 414:Core/Src/main.c ****       UART2_Print("Too many devices in map.\r\n");
 2537              		.loc 1 414 5 is_stmt 1 view .LVU560
 414:Core/Src/main.c ****       UART2_Print("Too many devices in map.\r\n");
 2538              		.loc 1 414 8 is_stmt 0 view .LVU561
 2539 0138 0128     		cmp	r0, #1
 2540 013a 1ED0     		beq	.L169
 416:Core/Src/main.c ****       UART2_Print("Name already registered.\r\n");
 2541              		.loc 1 416 12 is_stmt 1 view .LVU562
 416:Core/Src/main.c ****       UART2_Print("Name already registered.\r\n");
 2542              		.loc 1 416 15 is_stmt 0 view .LVU563
 2543 013c 0228     		cmp	r0, #2
 2544 013e 20D0     		beq	.L170
 418:Core/Src/main.c ****       UART2_Print("Too many names on device.\r\n");
 2545              		.loc 1 418 12 is_stmt 1 view .LVU564
 418:Core/Src/main.c ****       UART2_Print("Too many names on device.\r\n");
 2546              		.loc 1 418 15 is_stmt 0 view .LVU565
 2547 0140 0328     		cmp	r0, #3
 2548 0142 22D0     		beq	.L171
 420:Core/Src/main.c ****       UART2_Print("Name too long.\r\n");
 2549              		.loc 1 420 12 is_stmt 1 view .LVU566
 420:Core/Src/main.c ****       UART2_Print("Name too long.\r\n");
 2550              		.loc 1 420 15 is_stmt 0 view .LVU567
 2551 0144 0428     		cmp	r0, #4
 2552 0146 24D0     		beq	.L172
 423:Core/Src/main.c ****     }
 2553              		.loc 1 423 7 is_stmt 1 view .LVU568
 2554 0148 2148     		ldr	r0, .L173+52
 2555              	.LVL224:
 423:Core/Src/main.c ****     }
 2556              		.loc 1 423 7 is_stmt 0 view .LVU569
 2557 014a FFF7FEFF 		bl	UART2_Print
 2558              	.LVL225:
 2559 014e 79E7     		b	.L139
 2560              	.LVL226:
 2561              	.L167:
 395:Core/Src/main.c ****       return;
 2562              		.loc 1 395 7 is_stmt 1 view .LVU570
 2563 0150 2048     		ldr	r0, .L173+56
 2564              	.LVL227:
 395:Core/Src/main.c ****       return;
 2565              		.loc 1 395 7 is_stmt 0 view .LVU571
 2566 0152 FFF7FEFF 		bl	UART2_Print
 2567              	.LVL228:
 396:Core/Src/main.c ****     }
 2568              		.loc 1 396 7 is_stmt 1 view .LVU572
 2569 0156 75E7     		b	.L139
ARM GAS  /tmp/ccFTh0V1.s 			page 121


 2570              	.LVL229:
 2571              	.L168:
 399:Core/Src/main.c ****       UART2_Print("Format: name <device> <name> [<index>]\r\n");
 2572              		.loc 1 399 7 view .LVU573
 399:Core/Src/main.c ****       UART2_Print("Format: name <device> <name> [<index>]\r\n");
 2573              		.loc 1 399 19 is_stmt 0 view .LVU574
 2574 0158 134B     		ldr	r3, .L173+12
 2575 015a 0122     		movs	r2, #1
 2576 015c 1A60     		str	r2, [r3]
 400:Core/Src/main.c ****     }
 2577              		.loc 1 400 7 is_stmt 1 view .LVU575
 2578 015e 1E48     		ldr	r0, .L173+60
 2579              	.LVL230:
 400:Core/Src/main.c ****     }
 2580              		.loc 1 400 7 is_stmt 0 view .LVU576
 2581 0160 FFF7FEFF 		bl	UART2_Print
 2582              	.LVL231:
 2583 0164 D3E7     		b	.L152
 2584              	.LVL232:
 2585              	.L154:
 408:Core/Src/main.c ****         UART2_Print("Format: name <device> <name> [<index>]\r\n");
 2586              		.loc 1 408 9 is_stmt 1 view .LVU577
 408:Core/Src/main.c ****         UART2_Print("Format: name <device> <name> [<index>]\r\n");
 2587              		.loc 1 408 21 is_stmt 0 view .LVU578
 2588 0166 104B     		ldr	r3, .L173+12
 2589 0168 0122     		movs	r2, #1
 2590 016a 1A60     		str	r2, [r3]
 409:Core/Src/main.c ****         return;
 2591              		.loc 1 409 9 is_stmt 1 view .LVU579
 2592 016c 1A48     		ldr	r0, .L173+60
 2593 016e FFF7FEFF 		bl	UART2_Print
 2594              	.LVL233:
 410:Core/Src/main.c ****       }
 2595              		.loc 1 410 9 view .LVU580
 2596 0172 67E7     		b	.L139
 2597              	.L161:
 403:Core/Src/main.c ****     if (*rest) {
 2598              		.loc 1 403 9 is_stmt 0 view .LVU581
 2599 0174 0120     		movs	r0, #1
 2600 0176 4042     		rsbs	r0, r0, #0
 2601 0178 D9E7     		b	.L153
 2602              	.LVL234:
 2603              	.L169:
 415:Core/Src/main.c ****     } else if (result == 2) {
 2604              		.loc 1 415 7 is_stmt 1 view .LVU582
 2605 017a 1848     		ldr	r0, .L173+64
 2606              	.LVL235:
 415:Core/Src/main.c ****     } else if (result == 2) {
 2607              		.loc 1 415 7 is_stmt 0 view .LVU583
 2608 017c FFF7FEFF 		bl	UART2_Print
 2609              	.LVL236:
 2610 0180 60E7     		b	.L139
 2611              	.LVL237:
 2612              	.L170:
 417:Core/Src/main.c ****     } else if (result == 3) {
 2613              		.loc 1 417 7 is_stmt 1 view .LVU584
 2614 0182 1748     		ldr	r0, .L173+68
ARM GAS  /tmp/ccFTh0V1.s 			page 122


 2615              	.LVL238:
 417:Core/Src/main.c ****     } else if (result == 3) {
 2616              		.loc 1 417 7 is_stmt 0 view .LVU585
 2617 0184 FFF7FEFF 		bl	UART2_Print
 2618              	.LVL239:
 2619 0188 5CE7     		b	.L139
 2620              	.LVL240:
 2621              	.L171:
 419:Core/Src/main.c ****     } else if (result == 4) {
 2622              		.loc 1 419 7 is_stmt 1 view .LVU586
 2623 018a 1648     		ldr	r0, .L173+72
 2624              	.LVL241:
 419:Core/Src/main.c ****     } else if (result == 4) {
 2625              		.loc 1 419 7 is_stmt 0 view .LVU587
 2626 018c FFF7FEFF 		bl	UART2_Print
 2627              	.LVL242:
 2628 0190 58E7     		b	.L139
 2629              	.LVL243:
 2630              	.L172:
 421:Core/Src/main.c ****     } else {
 2631              		.loc 1 421 7 is_stmt 1 view .LVU588
 2632 0192 1548     		ldr	r0, .L173+76
 2633              	.LVL244:
 421:Core/Src/main.c ****     } else {
 2634              		.loc 1 421 7 is_stmt 0 view .LVU589
 2635 0194 FFF7FEFF 		bl	UART2_Print
 2636              	.LVL245:
 2637 0198 54E7     		b	.L139
 2638              	.L174:
 2639 019a C046     		.align	2
 2640              	.L173:
 2641 019c 00000000 		.word	.LC87
 2642 01a0 1C000000 		.word	.LC79
 2643 01a4 00000000 		.word	.LC73
 2644 01a8 00000000 		.word	cmd_invalid
 2645 01ac 08000000 		.word	.LC92
 2646 01b0 18000000 		.word	.LC55
 2647 01b4 00000000 		.word	name_maps
 2648 01b8 1C000000 		.word	.LC57
 2649 01bc 44000000 		.word	.LC29
 2650 01c0 00000000 		.word	num_maps
 2651 01c4 28000000 		.word	.LC95
 2652 01c8 3C000000 		.word	.LC97
 2653 01cc 40000000 		.word	.LC103
 2654 01d0 18010000 		.word	.LC117
 2655 01d4 5C000000 		.word	.LC105
 2656 01d8 84000000 		.word	.LC107
 2657 01dc B0000000 		.word	.LC109
 2658 01e0 CC000000 		.word	.LC111
 2659 01e4 E8000000 		.word	.LC113
 2660 01e8 04010000 		.word	.LC115
 2661              	.LBE34:
 2662              		.cfi_endproc
 2663              	.LFE513:
 2665              		.section	.rodata.command_relay.str1.4,"aMS",%progbits,1
 2666              		.align	2
 2667              	.LC119:
ARM GAS  /tmp/ccFTh0V1.s 			page 123


 2668 0000 6F666600 		.ascii	"off\000"
 2669              		.align	2
 2670              	.LC121:
 2671 0004 496E7661 		.ascii	"Invalid ID or device name.\015\012\000"
 2671      6C696420 
 2671      4944206F 
 2671      72206465 
 2671      76696365 
 2672 0021 000000   		.align	2
 2673              	.LC126:
 2674 0024 5475726E 		.ascii	"Turning relay OFF.\015\012\000"
 2674      696E6720 
 2674      72656C61 
 2674      79204F46 
 2674      462E0D0A 
 2675 0039 000000   		.align	2
 2676              	.LC128:
 2677 003c 5475726E 		.ascii	"Turning relays OFF.\015\012\000"
 2677      696E6720 
 2677      72656C61 
 2677      7973204F 
 2677      46462E0D 
 2678 0052 0000     		.align	2
 2679              	.LC130:
 2680 0054 6F6E00   		.ascii	"on\000"
 2681 0057 00       		.align	2
 2682              	.LC132:
 2683 0058 5475726E 		.ascii	"Turning relay ON.\015\012\000"
 2683      696E6720 
 2683      72656C61 
 2683      79204F4E 
 2683      2E0D0A00 
 2684              		.align	2
 2685              	.LC134:
 2686 006c 4E656564 		.ascii	"Need to specify individual relay.\015\012\000"
 2686      20746F20 
 2686      73706563 
 2686      69667920 
 2686      696E6469 
 2687              		.align	2
 2688              	.LC137:
 2689 0090 3A205265 		.ascii	": Reset board.\015\012\000"
 2689      73657420 
 2689      626F6172 
 2689      642E0D0A 
 2689      00
 2690 00a1 000000   		.align	2
 2691              	.LC140:
 2692 00a4 4F707469 		.ascii	"Option needed for \"relay\".\015\012\000"
 2692      6F6E206E 
 2692      65656465 
 2692      6420666F 
 2692      72202272 
 2693 00c1 000000   		.align	2
 2694              	.LC142:
 2695 00c4 556E6B6E 		.ascii	"Unknown option for \"relay\": \000"
 2695      6F776E20 
ARM GAS  /tmp/ccFTh0V1.s 			page 124


 2695      6F707469 
 2695      6F6E2066 
 2695      6F722022 
 2696              		.section	.text.command_relay,"ax",%progbits
 2697              		.align	1
 2698              		.global	command_relay
 2699              		.syntax unified
 2700              		.code	16
 2701              		.thumb_func
 2703              	command_relay:
 2704              	.LVL246:
 2705              	.LFB514:
 427:Core/Src/main.c ****   /* Relay fmt:
 2706              		.loc 1 427 32 is_stmt 1 view -0
 2707              		.cfi_startproc
 2708              		@ args = 0, pretend = 0, frame = 40
 2709              		@ frame_needed = 0, uses_anonymous_args = 0
 427:Core/Src/main.c ****   /* Relay fmt:
 2710              		.loc 1 427 32 is_stmt 0 view .LVU591
 2711 0000 10B5     		push	{r4, lr}
 2712              	.LCFI39:
 2713              		.cfi_def_cfa_offset 8
 2714              		.cfi_offset 4, -8
 2715              		.cfi_offset 14, -4
 2716 0002 8AB0     		sub	sp, sp, #40
 2717              	.LCFI40:
 2718              		.cfi_def_cfa_offset 48
 2719 0004 0190     		str	r0, [sp, #4]
 439:Core/Src/main.c ****   next_word(word, &rest);
 2720              		.loc 1 439 3 is_stmt 1 view .LVU592
 440:Core/Src/main.c ****   if (!strcmp(word, "off")) {
 2721              		.loc 1 440 3 view .LVU593
 2722 0006 02AC     		add	r4, sp, #8
 2723 0008 01A9     		add	r1, sp, #4
 2724 000a 2000     		movs	r0, r4
 2725              	.LVL247:
 440:Core/Src/main.c ****   if (!strcmp(word, "off")) {
 2726              		.loc 1 440 3 is_stmt 0 view .LVU594
 2727 000c FFF7FEFF 		bl	next_word
 2728              	.LVL248:
 441:Core/Src/main.c ****     int id = retrieve_id(rest);
 2729              		.loc 1 441 3 is_stmt 1 view .LVU595
 441:Core/Src/main.c ****     int id = retrieve_id(rest);
 2730              		.loc 1 441 8 is_stmt 0 view .LVU596
 2731 0010 5749     		ldr	r1, .L204
 2732 0012 2000     		movs	r0, r4
 2733 0014 FFF7FEFF 		bl	strcmp
 2734              	.LVL249:
 441:Core/Src/main.c ****     int id = retrieve_id(rest);
 2735              		.loc 1 441 6 discriminator 1 view .LVU597
 2736 0018 0028     		cmp	r0, #0
 2737 001a 19D0     		beq	.L192
 466:Core/Src/main.c ****     int id = retrieve_id(rest);
 2738              		.loc 1 466 10 is_stmt 1 view .LVU598
 466:Core/Src/main.c ****     int id = retrieve_id(rest);
 2739              		.loc 1 466 15 is_stmt 0 view .LVU599
 2740 001c 5549     		ldr	r1, .L204+4
ARM GAS  /tmp/ccFTh0V1.s 			page 125


 2741 001e 02A8     		add	r0, sp, #8
 2742 0020 FFF7FEFF 		bl	strcmp
 2743              	.LVL250:
 466:Core/Src/main.c ****     int id = retrieve_id(rest);
 2744              		.loc 1 466 13 discriminator 1 view .LVU600
 2745 0024 0028     		cmp	r0, #0
 2746 0026 4ED0     		beq	.L193
 488:Core/Src/main.c ****     int id = retrieve_id(rest);
 2747              		.loc 1 488 10 is_stmt 1 view .LVU601
 488:Core/Src/main.c ****     int id = retrieve_id(rest);
 2748              		.loc 1 488 15 is_stmt 0 view .LVU602
 2749 0028 5349     		ldr	r1, .L204+8
 2750 002a 02A8     		add	r0, sp, #8
 2751 002c FFF7FEFF 		bl	strcmp
 2752              	.LVL251:
 488:Core/Src/main.c ****     int id = retrieve_id(rest);
 2753              		.loc 1 488 13 discriminator 1 view .LVU603
 2754 0030 0028     		cmp	r0, #0
 2755 0032 00D1     		bne	.LCB2302
 2756 0034 79E0     		b	.L194	@long jump
 2757              	.LCB2302:
 498:Core/Src/main.c ****     cmd_invalid = 1;
 2758              		.loc 1 498 10 is_stmt 1 view .LVU604
 498:Core/Src/main.c ****     cmd_invalid = 1;
 2759              		.loc 1 498 15 is_stmt 0 view .LVU605
 2760 0036 02AB     		add	r3, sp, #8
 2761 0038 1B78     		ldrb	r3, [r3]
 498:Core/Src/main.c ****     cmd_invalid = 1;
 2762              		.loc 1 498 13 view .LVU606
 2763 003a 002B     		cmp	r3, #0
 2764 003c 00D0     		beq	.LCB2307
 2765 003e 89E0     		b	.L190	@long jump
 2766              	.LCB2307:
 499:Core/Src/main.c ****     UART2_Print("Option needed for \"relay\".\r\n");
 2767              		.loc 1 499 5 is_stmt 1 view .LVU607
 499:Core/Src/main.c ****     UART2_Print("Option needed for \"relay\".\r\n");
 2768              		.loc 1 499 17 is_stmt 0 view .LVU608
 2769 0040 4E4B     		ldr	r3, .L204+12
 2770 0042 0122     		movs	r2, #1
 2771 0044 1A60     		str	r2, [r3]
 500:Core/Src/main.c ****   } else {
 2772              		.loc 1 500 5 is_stmt 1 view .LVU609
 2773 0046 4E48     		ldr	r0, .L204+16
 2774 0048 FFF7FEFF 		bl	UART2_Print
 2775              	.LVL252:
 2776              	.L175:
 507:Core/Src/main.c **** 
 2777              		.loc 1 507 1 is_stmt 0 view .LVU610
 2778 004c 0AB0     		add	sp, sp, #40
 2779              		@ sp needed
 2780 004e 10BD     		pop	{r4, pc}
 2781              	.L192:
 2782              	.LBB35:
 442:Core/Src/main.c ****     if (id == 0) {
 2783              		.loc 1 442 5 is_stmt 1 view .LVU611
 442:Core/Src/main.c ****     if (id == 0) {
 2784              		.loc 1 442 14 is_stmt 0 view .LVU612
ARM GAS  /tmp/ccFTh0V1.s 			page 126


 2785 0050 0198     		ldr	r0, [sp, #4]
 2786 0052 FFF7FEFF 		bl	retrieve_id
 2787              	.LVL253:
 443:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 2788              		.loc 1 443 5 is_stmt 1 view .LVU613
 443:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 2789              		.loc 1 443 8 is_stmt 0 view .LVU614
 2790 0056 0028     		cmp	r0, #0
 2791 0058 1CD0     		beq	.L195
 447:Core/Src/main.c ****     int cmd;
 2792              		.loc 1 447 5 is_stmt 1 view .LVU615
 447:Core/Src/main.c ****     int cmd;
 2793              		.loc 1 447 17 is_stmt 0 view .LVU616
 2794 005a 4A4B     		ldr	r3, .L204+20
 2795 005c 1860     		str	r0, [r3]
 448:Core/Src/main.c ****     UART2_Print(rest);
 2796              		.loc 1 448 5 is_stmt 1 view .LVU617
 449:Core/Src/main.c ****     UART2_Print(": ");
 2797              		.loc 1 449 5 view .LVU618
 2798 005e 0198     		ldr	r0, [sp, #4]
 2799              	.LVL254:
 449:Core/Src/main.c ****     UART2_Print(": ");
 2800              		.loc 1 449 5 is_stmt 0 view .LVU619
 2801 0060 FFF7FEFF 		bl	UART2_Print
 2802              	.LVL255:
 450:Core/Src/main.c ****     if (last_index == 1) {
 2803              		.loc 1 450 5 is_stmt 1 view .LVU620
 2804 0064 4848     		ldr	r0, .L204+24
 2805 0066 FFF7FEFF 		bl	UART2_Print
 2806              	.LVL256:
 451:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2807              		.loc 1 451 5 view .LVU621
 451:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2808              		.loc 1 451 20 is_stmt 0 view .LVU622
 2809 006a 484B     		ldr	r3, .L204+28
 2810 006c 1B68     		ldr	r3, [r3]
 451:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2811              		.loc 1 451 8 view .LVU623
 2812 006e 012B     		cmp	r3, #1
 2813 0070 14D0     		beq	.L196
 454:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2814              		.loc 1 454 12 is_stmt 1 view .LVU624
 454:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2815              		.loc 1 454 15 is_stmt 0 view .LVU625
 2816 0072 022B     		cmp	r3, #2
 2817 0074 19D0     		beq	.L197
 457:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2818              		.loc 1 457 12 is_stmt 1 view .LVU626
 457:Core/Src/main.c ****       UART2_Print("Turning relay OFF.\r\n");
 2819              		.loc 1 457 15 is_stmt 0 view .LVU627
 2820 0076 032B     		cmp	r3, #3
 2821 0078 1ED0     		beq	.L198
 461:Core/Src/main.c ****       CAN_Send(0x02);
 2822              		.loc 1 461 7 is_stmt 1 view .LVU628
 2823 007a 4548     		ldr	r0, .L204+32
 2824 007c FFF7FEFF 		bl	UART2_Print
 2825              	.LVL257:
ARM GAS  /tmp/ccFTh0V1.s 			page 127


 462:Core/Src/main.c ****       CAN_Send(0x04);
 2826              		.loc 1 462 7 view .LVU629
 2827 0080 0220     		movs	r0, #2
 2828 0082 FFF7FEFF 		bl	CAN_Send
 2829              	.LVL258:
 463:Core/Src/main.c ****       CAN_Send(0x06);
 2830              		.loc 1 463 7 view .LVU630
 2831 0086 0420     		movs	r0, #4
 2832 0088 FFF7FEFF 		bl	CAN_Send
 2833              	.LVL259:
 464:Core/Src/main.c ****     }
 2834              		.loc 1 464 7 view .LVU631
 2835 008c 0620     		movs	r0, #6
 2836 008e FFF7FEFF 		bl	CAN_Send
 2837              	.LVL260:
 2838 0092 DBE7     		b	.L175
 2839              	.LVL261:
 2840              	.L195:
 444:Core/Src/main.c ****       return;
 2841              		.loc 1 444 7 view .LVU632
 2842 0094 3F48     		ldr	r0, .L204+36
 2843              	.LVL262:
 444:Core/Src/main.c ****       return;
 2844              		.loc 1 444 7 is_stmt 0 view .LVU633
 2845 0096 FFF7FEFF 		bl	UART2_Print
 2846              	.LVL263:
 445:Core/Src/main.c ****     }
 2847              		.loc 1 445 7 is_stmt 1 view .LVU634
 2848 009a D7E7     		b	.L175
 2849              	.L196:
 452:Core/Src/main.c ****       CAN_Send(0x02);
 2850              		.loc 1 452 7 view .LVU635
 2851 009c 3E48     		ldr	r0, .L204+40
 2852 009e FFF7FEFF 		bl	UART2_Print
 2853              	.LVL264:
 453:Core/Src/main.c ****     } else if (last_index == 2) {
 2854              		.loc 1 453 7 view .LVU636
 2855 00a2 0220     		movs	r0, #2
 2856 00a4 FFF7FEFF 		bl	CAN_Send
 2857              	.LVL265:
 2858 00a8 D0E7     		b	.L175
 2859              	.L197:
 455:Core/Src/main.c ****       CAN_Send(0x04);
 2860              		.loc 1 455 7 view .LVU637
 2861 00aa 3B48     		ldr	r0, .L204+40
 2862 00ac FFF7FEFF 		bl	UART2_Print
 2863              	.LVL266:
 456:Core/Src/main.c ****     } else if (last_index == 3) {
 2864              		.loc 1 456 7 view .LVU638
 2865 00b0 0420     		movs	r0, #4
 2866 00b2 FFF7FEFF 		bl	CAN_Send
 2867              	.LVL267:
 2868 00b6 C9E7     		b	.L175
 2869              	.L198:
 458:Core/Src/main.c ****       CAN_Send(0x06);
 2870              		.loc 1 458 7 view .LVU639
 2871 00b8 3748     		ldr	r0, .L204+40
ARM GAS  /tmp/ccFTh0V1.s 			page 128


 2872 00ba FFF7FEFF 		bl	UART2_Print
 2873              	.LVL268:
 459:Core/Src/main.c ****     } else {
 2874              		.loc 1 459 7 view .LVU640
 2875 00be 0620     		movs	r0, #6
 2876 00c0 FFF7FEFF 		bl	CAN_Send
 2877              	.LVL269:
 2878 00c4 C2E7     		b	.L175
 2879              	.LVL270:
 2880              	.L193:
 459:Core/Src/main.c ****     } else {
 2881              		.loc 1 459 7 is_stmt 0 view .LVU641
 2882              	.LBE35:
 2883              	.LBB36:
 467:Core/Src/main.c ****     if (id == 0) {
 2884              		.loc 1 467 5 is_stmt 1 view .LVU642
 467:Core/Src/main.c ****     if (id == 0) {
 2885              		.loc 1 467 14 is_stmt 0 view .LVU643
 2886 00c6 0198     		ldr	r0, [sp, #4]
 2887 00c8 FFF7FEFF 		bl	retrieve_id
 2888              	.LVL271:
 468:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 2889              		.loc 1 468 5 is_stmt 1 view .LVU644
 468:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 2890              		.loc 1 468 8 is_stmt 0 view .LVU645
 2891 00cc 0028     		cmp	r0, #0
 2892 00ce 13D0     		beq	.L199
 472:Core/Src/main.c ****     int cmd;
 2893              		.loc 1 472 5 is_stmt 1 view .LVU646
 472:Core/Src/main.c ****     int cmd;
 2894              		.loc 1 472 17 is_stmt 0 view .LVU647
 2895 00d0 2C4B     		ldr	r3, .L204+20
 2896 00d2 1860     		str	r0, [r3]
 473:Core/Src/main.c ****     UART2_Print(rest);
 2897              		.loc 1 473 5 is_stmt 1 view .LVU648
 474:Core/Src/main.c ****     UART2_Print(": ");
 2898              		.loc 1 474 5 view .LVU649
 2899 00d4 0198     		ldr	r0, [sp, #4]
 2900              	.LVL272:
 474:Core/Src/main.c ****     UART2_Print(": ");
 2901              		.loc 1 474 5 is_stmt 0 view .LVU650
 2902 00d6 FFF7FEFF 		bl	UART2_Print
 2903              	.LVL273:
 475:Core/Src/main.c ****     if (last_index == 1) {
 2904              		.loc 1 475 5 is_stmt 1 view .LVU651
 2905 00da 2B48     		ldr	r0, .L204+24
 2906 00dc FFF7FEFF 		bl	UART2_Print
 2907              	.LVL274:
 476:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2908              		.loc 1 476 5 view .LVU652
 476:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2909              		.loc 1 476 20 is_stmt 0 view .LVU653
 2910 00e0 2A4B     		ldr	r3, .L204+28
 2911 00e2 1B68     		ldr	r3, [r3]
 476:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2912              		.loc 1 476 8 view .LVU654
 2913 00e4 012B     		cmp	r3, #1
ARM GAS  /tmp/ccFTh0V1.s 			page 129


 2914 00e6 0BD0     		beq	.L200
 479:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2915              		.loc 1 479 12 is_stmt 1 view .LVU655
 479:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2916              		.loc 1 479 15 is_stmt 0 view .LVU656
 2917 00e8 022B     		cmp	r3, #2
 2918 00ea 10D0     		beq	.L201
 482:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2919              		.loc 1 482 12 is_stmt 1 view .LVU657
 482:Core/Src/main.c ****       UART2_Print("Turning relay ON.\r\n");
 2920              		.loc 1 482 15 is_stmt 0 view .LVU658
 2921 00ec 032B     		cmp	r3, #3
 2922 00ee 15D0     		beq	.L202
 486:Core/Src/main.c ****     }
 2923              		.loc 1 486 7 is_stmt 1 view .LVU659
 2924 00f0 2A48     		ldr	r0, .L204+44
 2925 00f2 FFF7FEFF 		bl	UART2_Print
 2926              	.LVL275:
 2927 00f6 A9E7     		b	.L175
 2928              	.LVL276:
 2929              	.L199:
 469:Core/Src/main.c ****       return;
 2930              		.loc 1 469 7 view .LVU660
 2931 00f8 2648     		ldr	r0, .L204+36
 2932              	.LVL277:
 469:Core/Src/main.c ****       return;
 2933              		.loc 1 469 7 is_stmt 0 view .LVU661
 2934 00fa FFF7FEFF 		bl	UART2_Print
 2935              	.LVL278:
 470:Core/Src/main.c ****     }
 2936              		.loc 1 470 7 is_stmt 1 view .LVU662
 2937 00fe A5E7     		b	.L175
 2938              	.L200:
 477:Core/Src/main.c ****       CAN_Send(0x01);
 2939              		.loc 1 477 7 view .LVU663
 2940 0100 2748     		ldr	r0, .L204+48
 2941 0102 FFF7FEFF 		bl	UART2_Print
 2942              	.LVL279:
 478:Core/Src/main.c ****     } else if (last_index == 2) {
 2943              		.loc 1 478 7 view .LVU664
 2944 0106 0120     		movs	r0, #1
 2945 0108 FFF7FEFF 		bl	CAN_Send
 2946              	.LVL280:
 2947 010c 9EE7     		b	.L175
 2948              	.L201:
 480:Core/Src/main.c ****       CAN_Send(0x03);
 2949              		.loc 1 480 7 view .LVU665
 2950 010e 2448     		ldr	r0, .L204+48
 2951 0110 FFF7FEFF 		bl	UART2_Print
 2952              	.LVL281:
 481:Core/Src/main.c ****     } else if (last_index == 3) {
 2953              		.loc 1 481 7 view .LVU666
 2954 0114 0320     		movs	r0, #3
 2955 0116 FFF7FEFF 		bl	CAN_Send
 2956              	.LVL282:
 2957 011a 97E7     		b	.L175
 2958              	.L202:
ARM GAS  /tmp/ccFTh0V1.s 			page 130


 483:Core/Src/main.c ****       CAN_Send(0x05);
 2959              		.loc 1 483 7 view .LVU667
 2960 011c 2048     		ldr	r0, .L204+48
 2961 011e FFF7FEFF 		bl	UART2_Print
 2962              	.LVL283:
 484:Core/Src/main.c ****     } else {
 2963              		.loc 1 484 7 view .LVU668
 2964 0122 0520     		movs	r0, #5
 2965 0124 FFF7FEFF 		bl	CAN_Send
 2966              	.LVL284:
 2967 0128 90E7     		b	.L175
 2968              	.LVL285:
 2969              	.L194:
 484:Core/Src/main.c ****     } else {
 2970              		.loc 1 484 7 is_stmt 0 view .LVU669
 2971              	.LBE36:
 2972              	.LBB37:
 489:Core/Src/main.c ****     if (id == 0) {
 2973              		.loc 1 489 5 is_stmt 1 view .LVU670
 489:Core/Src/main.c ****     if (id == 0) {
 2974              		.loc 1 489 14 is_stmt 0 view .LVU671
 2975 012a 0198     		ldr	r0, [sp, #4]
 2976 012c FFF7FEFF 		bl	retrieve_id
 2977              	.LVL286:
 490:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 2978              		.loc 1 490 5 is_stmt 1 view .LVU672
 490:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 2979              		.loc 1 490 8 is_stmt 0 view .LVU673
 2980 0130 0028     		cmp	r0, #0
 2981 0132 0BD0     		beq	.L203
 494:Core/Src/main.c ****     UART2_Print(rest);
 2982              		.loc 1 494 5 is_stmt 1 view .LVU674
 494:Core/Src/main.c ****     UART2_Print(rest);
 2983              		.loc 1 494 17 is_stmt 0 view .LVU675
 2984 0134 134B     		ldr	r3, .L204+20
 2985 0136 1860     		str	r0, [r3]
 495:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 2986              		.loc 1 495 5 is_stmt 1 view .LVU676
 2987 0138 0198     		ldr	r0, [sp, #4]
 2988              	.LVL287:
 495:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 2989              		.loc 1 495 5 is_stmt 0 view .LVU677
 2990 013a FFF7FEFF 		bl	UART2_Print
 2991              	.LVL288:
 496:Core/Src/main.c ****     CAN_Send(0xFF);
 2992              		.loc 1 496 5 is_stmt 1 view .LVU678
 2993 013e 1948     		ldr	r0, .L204+52
 2994 0140 FFF7FEFF 		bl	UART2_Print
 2995              	.LVL289:
 497:Core/Src/main.c ****   } else if (!*word) {
 2996              		.loc 1 497 5 view .LVU679
 2997 0144 FF20     		movs	r0, #255
 2998 0146 FFF7FEFF 		bl	CAN_Send
 2999              	.LVL290:
 3000              	.LBE37:
 3001 014a 7FE7     		b	.L175
 3002              	.LVL291:
ARM GAS  /tmp/ccFTh0V1.s 			page 131


 3003              	.L203:
 3004              	.LBB38:
 491:Core/Src/main.c ****       return;
 3005              		.loc 1 491 7 view .LVU680
 3006 014c 1148     		ldr	r0, .L204+36
 3007              	.LVL292:
 491:Core/Src/main.c ****       return;
 3008              		.loc 1 491 7 is_stmt 0 view .LVU681
 3009 014e FFF7FEFF 		bl	UART2_Print
 3010              	.LVL293:
 492:Core/Src/main.c ****     }
 3011              		.loc 1 492 7 is_stmt 1 view .LVU682
 3012 0152 7BE7     		b	.L175
 3013              	.LVL294:
 3014              	.L190:
 492:Core/Src/main.c ****     }
 3015              		.loc 1 492 7 is_stmt 0 view .LVU683
 3016              	.LBE38:
 502:Core/Src/main.c ****     UART2_Print("Unknown option for \"relay\": ");
 3017              		.loc 1 502 5 is_stmt 1 view .LVU684
 502:Core/Src/main.c ****     UART2_Print("Unknown option for \"relay\": ");
 3018              		.loc 1 502 17 is_stmt 0 view .LVU685
 3019 0154 094B     		ldr	r3, .L204+12
 3020 0156 0122     		movs	r2, #1
 3021 0158 1A60     		str	r2, [r3]
 503:Core/Src/main.c ****     UART2_Print(word);
 3022              		.loc 1 503 5 is_stmt 1 view .LVU686
 3023 015a 1348     		ldr	r0, .L204+56
 3024 015c FFF7FEFF 		bl	UART2_Print
 3025              	.LVL295:
 504:Core/Src/main.c ****     UART2_Print("\r\n");
 3026              		.loc 1 504 5 view .LVU687
 3027 0160 02A8     		add	r0, sp, #8
 3028 0162 FFF7FEFF 		bl	UART2_Print
 3029              	.LVL296:
 505:Core/Src/main.c ****   }
 3030              		.loc 1 505 5 view .LVU688
 3031 0166 1148     		ldr	r0, .L204+60
 3032 0168 FFF7FEFF 		bl	UART2_Print
 3033              	.LVL297:
 3034 016c 6EE7     		b	.L175
 3035              	.L205:
 3036 016e C046     		.align	2
 3037              	.L204:
 3038 0170 00000000 		.word	.LC119
 3039 0174 54000000 		.word	.LC130
 3040 0178 00000000 		.word	.LC75
 3041 017c 00000000 		.word	cmd_invalid
 3042 0180 A4000000 		.word	.LC140
 3043 0184 00000000 		.word	next_can_id
 3044 0188 3C000000 		.word	.LC97
 3045 018c 00000000 		.word	last_index
 3046 0190 3C000000 		.word	.LC128
 3047 0194 04000000 		.word	.LC121
 3048 0198 24000000 		.word	.LC126
 3049 019c 6C000000 		.word	.LC134
 3050 01a0 58000000 		.word	.LC132
ARM GAS  /tmp/ccFTh0V1.s 			page 132


 3051 01a4 90000000 		.word	.LC137
 3052 01a8 C4000000 		.word	.LC142
 3053 01ac 44000000 		.word	.LC29
 3054              		.cfi_endproc
 3055              	.LFE514:
 3057              		.section	.text.servo_get_us,"ax",%progbits
 3058              		.align	1
 3059              		.global	servo_get_us
 3060              		.syntax unified
 3061              		.code	16
 3062              		.thumb_func
 3064              	servo_get_us:
 3065              	.LVL298:
 3066              	.LFB515:
 509:Core/Src/main.c ****   ServoCfg *servo = NULL;
 3067              		.loc 1 509 52 view -0
 3068              		.cfi_startproc
 3069              		@ args = 0, pretend = 0, frame = 16
 3070              		@ frame_needed = 0, uses_anonymous_args = 0
 509:Core/Src/main.c ****   ServoCfg *servo = NULL;
 3071              		.loc 1 509 52 is_stmt 0 view .LVU690
 3072 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3073              	.LCFI41:
 3074              		.cfi_def_cfa_offset 20
 3075              		.cfi_offset 4, -20
 3076              		.cfi_offset 5, -16
 3077              		.cfi_offset 6, -12
 3078              		.cfi_offset 7, -8
 3079              		.cfi_offset 14, -4
 3080 0002 C646     		mov	lr, r8
 3081 0004 00B5     		push	{lr}
 3082              	.LCFI42:
 3083              		.cfi_def_cfa_offset 24
 3084              		.cfi_offset 8, -24
 3085 0006 84B0     		sub	sp, sp, #16
 3086              	.LCFI43:
 3087              		.cfi_def_cfa_offset 40
 3088 0008 0600     		movs	r6, r0
 3089 000a 8846     		mov	r8, r1
 510:Core/Src/main.c ****   ServoCfg def = {0};
 3090              		.loc 1 510 3 is_stmt 1 view .LVU691
 3091              	.LVL299:
 511:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 3092              		.loc 1 511 3 view .LVU692
 511:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 3093              		.loc 1 511 12 is_stmt 0 view .LVU693
 3094 000c 0C22     		movs	r2, #12
 3095 000e 0021     		movs	r1, #0
 3096              	.LVL300:
 511:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 3097              		.loc 1 511 12 view .LVU694
 3098 0010 01A8     		add	r0, sp, #4
 3099              	.LVL301:
 511:Core/Src/main.c ****   for (int i = 0; i < num_maps; i++) {
 3100              		.loc 1 511 12 view .LVU695
 3101 0012 FFF7FEFF 		bl	memset
 3102              	.LVL302:
ARM GAS  /tmp/ccFTh0V1.s 			page 133


 512:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
 3103              		.loc 1 512 3 is_stmt 1 view .LVU696
 3104              	.LBB39:
 512:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
 3105              		.loc 1 512 8 view .LVU697
 512:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
 3106              		.loc 1 512 12 is_stmt 0 view .LVU698
 3107 0016 0025     		movs	r5, #0
 3108              	.LBE39:
 510:Core/Src/main.c ****   ServoCfg def = {0};
 3109              		.loc 1 510 13 view .LVU699
 3110 0018 0027     		movs	r7, #0
 3111              	.LBB42:
 512:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
 3112              		.loc 1 512 3 view .LVU700
 3113 001a 2FE0     		b	.L207
 3114              	.LVL303:
 3115              	.L221:
 514:Core/Src/main.c ****       break;
 3116              		.loc 1 514 7 is_stmt 1 view .LVU701
 514:Core/Src/main.c ****       break;
 3117              		.loc 1 514 13 is_stmt 0 view .LVU702
 3118 001c 9427     		movs	r7, #148
 3119              	.LVL304:
 514:Core/Src/main.c ****       break;
 3120              		.loc 1 514 13 view .LVU703
 3121 001e 6F43     		muls	r7, r5
 3122 0020 8837     		adds	r7, r7, #136
 3123 0022 2C4B     		ldr	r3, .L223
 3124 0024 FF18     		adds	r7, r7, r3
 3125              	.LVL305:
 515:Core/Src/main.c ****     }
 3126              		.loc 1 515 7 is_stmt 1 view .LVU704
 515:Core/Src/main.c ****     }
 3127              		.loc 1 515 7 is_stmt 0 view .LVU705
 3128              	.LBE42:
 524:Core/Src/main.c ****     servo = &def;
 3129              		.loc 1 524 3 is_stmt 1 view .LVU706
 3130              	.L209:
 527:Core/Src/main.c ****     servo->initialized = 1;
 3131              		.loc 1 527 3 view .LVU707
 527:Core/Src/main.c ****     servo->initialized = 1;
 3132              		.loc 1 527 13 is_stmt 0 view .LVU708
 3133 0026 3B68     		ldr	r3, [r7]
 527:Core/Src/main.c ****     servo->initialized = 1;
 3134              		.loc 1 527 6 view .LVU709
 3135 0028 002B     		cmp	r3, #0
 3136 002a 0BD1     		bne	.L214
 528:Core/Src/main.c ****     servo->min_us = 1000;
 3137              		.loc 1 528 5 is_stmt 1 view .LVU710
 528:Core/Src/main.c ****     servo->min_us = 1000;
 3138              		.loc 1 528 24 is_stmt 0 view .LVU711
 3139 002c 0133     		adds	r3, r3, #1
 3140 002e 3B60     		str	r3, [r7]
 529:Core/Src/main.c ****     servo->max_us = 2000;
 3141              		.loc 1 529 5 is_stmt 1 view .LVU712
 529:Core/Src/main.c ****     servo->max_us = 2000;
ARM GAS  /tmp/ccFTh0V1.s 			page 134


 3142              		.loc 1 529 19 is_stmt 0 view .LVU713
 3143 0030 FA23     		movs	r3, #250
 3144 0032 9B00     		lsls	r3, r3, #2
 3145 0034 3B81     		strh	r3, [r7, #8]
 530:Core/Src/main.c ****     servo->min_angle = 0;
 3146              		.loc 1 530 5 is_stmt 1 view .LVU714
 530:Core/Src/main.c ****     servo->min_angle = 0;
 3147              		.loc 1 530 19 is_stmt 0 view .LVU715
 3148 0036 FA23     		movs	r3, #250
 3149 0038 DB00     		lsls	r3, r3, #3
 3150 003a 7B81     		strh	r3, [r7, #10]
 531:Core/Src/main.c ****     servo->max_angle = 180;
 3151              		.loc 1 531 5 is_stmt 1 view .LVU716
 531:Core/Src/main.c ****     servo->max_angle = 180;
 3152              		.loc 1 531 22 is_stmt 0 view .LVU717
 3153 003c 0023     		movs	r3, #0
 3154 003e BB80     		strh	r3, [r7, #4]
 532:Core/Src/main.c ****   }
 3155              		.loc 1 532 5 is_stmt 1 view .LVU718
 532:Core/Src/main.c ****   }
 3156              		.loc 1 532 22 is_stmt 0 view .LVU719
 3157 0040 B433     		adds	r3, r3, #180
 3158 0042 FB80     		strh	r3, [r7, #6]
 3159              	.L214:
 534:Core/Src/main.c ****   if (angle > servo->max_angle) return 0;
 3160              		.loc 1 534 3 is_stmt 1 view .LVU720
 534:Core/Src/main.c ****   if (angle > servo->max_angle) return 0;
 3161              		.loc 1 534 20 is_stmt 0 view .LVU721
 3162 0044 BA88     		ldrh	r2, [r7, #4]
 534:Core/Src/main.c ****   if (angle > servo->max_angle) return 0;
 3163              		.loc 1 534 6 view .LVU722
 3164 0046 4245     		cmp	r2, r8
 3165 0048 3FD8     		bhi	.L218
 535:Core/Src/main.c ****   uint16_t delta = angle - servo->min_angle;
 3166              		.loc 1 535 3 is_stmt 1 view .LVU723
 535:Core/Src/main.c ****   uint16_t delta = angle - servo->min_angle;
 3167              		.loc 1 535 20 is_stmt 0 view .LVU724
 3168 004a F988     		ldrh	r1, [r7, #6]
 535:Core/Src/main.c ****   uint16_t delta = angle - servo->min_angle;
 3169              		.loc 1 535 6 view .LVU725
 3170 004c 4145     		cmp	r1, r8
 3171 004e 3ED3     		bcc	.L219
 536:Core/Src/main.c ****   return servo->min_us + ((uint32_t)(delta) * (servo->max_us - servo->min_us)) / (servo->max_angle 
 3172              		.loc 1 536 3 is_stmt 1 view .LVU726
 536:Core/Src/main.c ****   return servo->min_us + ((uint32_t)(delta) * (servo->max_us - servo->min_us)) / (servo->max_angle 
 3173              		.loc 1 536 12 is_stmt 0 view .LVU727
 3174 0050 4346     		mov	r3, r8
 3175 0052 9B1A     		subs	r3, r3, r2
 3176 0054 9BB2     		uxth	r3, r3
 3177              	.LVL306:
 537:Core/Src/main.c **** }
 3178              		.loc 1 537 3 is_stmt 1 view .LVU728
 537:Core/Src/main.c **** }
 3179              		.loc 1 537 15 is_stmt 0 view .LVU729
 3180 0056 3C89     		ldrh	r4, [r7, #8]
 537:Core/Src/main.c **** }
 3181              		.loc 1 537 53 view .LVU730
ARM GAS  /tmp/ccFTh0V1.s 			page 135


 3182 0058 7889     		ldrh	r0, [r7, #10]
 537:Core/Src/main.c **** }
 3183              		.loc 1 537 62 view .LVU731
 3184 005a 001B     		subs	r0, r0, r4
 537:Core/Src/main.c **** }
 3185              		.loc 1 537 45 view .LVU732
 3186 005c 5843     		muls	r0, r3
 537:Core/Src/main.c **** }
 3187              		.loc 1 537 100 view .LVU733
 3188 005e 891A     		subs	r1, r1, r2
 537:Core/Src/main.c **** }
 3189              		.loc 1 537 80 view .LVU734
 3190 0060 FFF7FEFF 		bl	__aeabi_uidiv
 3191              	.LVL307:
 537:Core/Src/main.c **** }
 3192              		.loc 1 537 24 view .LVU735
 3193 0064 2018     		adds	r0, r4, r0
 3194 0066 80B2     		uxth	r0, r0
 3195              	.LVL308:
 3196              	.L215:
 538:Core/Src/main.c **** 
 3197              		.loc 1 538 1 view .LVU736
 3198 0068 04B0     		add	sp, sp, #16
 3199              		@ sp needed
 3200              	.LVL309:
 3201              	.LVL310:
 3202              	.LVL311:
 3203              	.LVL312:
 538:Core/Src/main.c **** 
 3204              		.loc 1 538 1 view .LVU737
 3205 006a 80BC     		pop	{r7}
 3206 006c B846     		mov	r8, r7
 3207 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 3208              	.LVL313:
 3209              	.L222:
 3210              	.LBB43:
 3211              	.LBB40:
 519:Core/Src/main.c ****         break;
 3212              		.loc 1 519 9 is_stmt 1 view .LVU738
 519:Core/Src/main.c ****         break;
 3213              		.loc 1 519 15 is_stmt 0 view .LVU739
 3214 0070 9427     		movs	r7, #148
 3215              	.LVL314:
 519:Core/Src/main.c ****         break;
 3216              		.loc 1 519 15 view .LVU740
 3217 0072 6F43     		muls	r7, r5
 3218 0074 8837     		adds	r7, r7, #136
 3219 0076 174B     		ldr	r3, .L223
 3220 0078 FF18     		adds	r7, r7, r3
 3221              	.LVL315:
 520:Core/Src/main.c ****       }
 3222              		.loc 1 520 9 is_stmt 1 view .LVU741
 3223              	.L211:
 520:Core/Src/main.c ****       }
 3224              		.loc 1 520 9 is_stmt 0 view .LVU742
 3225              	.LBE40:
 512:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
ARM GAS  /tmp/ccFTh0V1.s 			page 136


 3226              		.loc 1 512 34 is_stmt 1 discriminator 2 view .LVU743
 3227 007a 0135     		adds	r5, r5, #1
 3228              	.LVL316:
 3229              	.L207:
 512:Core/Src/main.c ****     if (name_maps[i].can_id == atoi(label)) {
 3230              		.loc 1 512 21 discriminator 1 view .LVU744
 3231 007c 164B     		ldr	r3, .L223+4
 3232 007e 1B68     		ldr	r3, [r3]
 3233 0080 AB42     		cmp	r3, r5
 3234 0082 1EDD     		ble	.L220
 513:Core/Src/main.c ****       servo = &name_maps[i].cfg.servo;
 3235              		.loc 1 513 5 view .LVU745
 513:Core/Src/main.c ****       servo = &name_maps[i].cfg.servo;
 3236              		.loc 1 513 21 is_stmt 0 view .LVU746
 3237 0084 134B     		ldr	r3, .L223
 3238 0086 9422     		movs	r2, #148
 3239 0088 6A43     		muls	r2, r5
 3240 008a D458     		ldr	r4, [r2, r3]
 513:Core/Src/main.c ****       servo = &name_maps[i].cfg.servo;
 3241              		.loc 1 513 32 view .LVU747
 3242 008c 3000     		movs	r0, r6
 3243 008e FFF7FEFF 		bl	atoi
 3244              	.LVL317:
 513:Core/Src/main.c ****       servo = &name_maps[i].cfg.servo;
 3245              		.loc 1 513 8 discriminator 1 view .LVU748
 3246 0092 8442     		cmp	r4, r0
 3247 0094 C2D0     		beq	.L221
 3248              	.LBB41:
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3249              		.loc 1 517 14 view .LVU749
 3250 0096 0024     		movs	r4, #0
 3251              	.L208:
 3252              	.LVL318:
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3253              		.loc 1 517 23 is_stmt 1 discriminator 1 view .LVU750
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3254              		.loc 1 517 37 is_stmt 0 discriminator 1 view .LVU751
 3255 0098 0E4B     		ldr	r3, .L223
 3256 009a 9422     		movs	r2, #148
 3257 009c 6A43     		muls	r2, r5
 3258 009e 9B18     		adds	r3, r3, r2
 3259 00a0 5B68     		ldr	r3, [r3, #4]
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3260              		.loc 1 517 23 discriminator 1 view .LVU752
 3261 00a2 A342     		cmp	r3, r4
 3262 00a4 E9DD     		ble	.L211
 518:Core/Src/main.c ****         servo = &name_maps[i].cfg.servo;
 3263              		.loc 1 518 7 is_stmt 1 view .LVU753
 518:Core/Src/main.c ****         servo = &name_maps[i].cfg.servo;
 3264              		.loc 1 518 40 is_stmt 0 view .LVU754
 3265 00a6 2301     		lsls	r3, r4, #4
 3266 00a8 9422     		movs	r2, #148
 3267 00aa 6A43     		muls	r2, r5
 3268 00ac 9818     		adds	r0, r3, r2
 3269 00ae 0830     		adds	r0, r0, #8
 3270 00b0 084B     		ldr	r3, .L223
 3271 00b2 C018     		adds	r0, r0, r3
ARM GAS  /tmp/ccFTh0V1.s 			page 137


 518:Core/Src/main.c ****         servo = &name_maps[i].cfg.servo;
 3272              		.loc 1 518 12 view .LVU755
 3273 00b4 3100     		movs	r1, r6
 3274 00b6 FFF7FEFF 		bl	strcmp
 3275              	.LVL319:
 518:Core/Src/main.c ****         servo = &name_maps[i].cfg.servo;
 3276              		.loc 1 518 10 discriminator 1 view .LVU756
 3277 00ba 0028     		cmp	r0, #0
 3278 00bc D8D0     		beq	.L222
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3279              		.loc 1 517 50 is_stmt 1 discriminator 2 view .LVU757
 3280 00be 0134     		adds	r4, r4, #1
 3281              	.LVL320:
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3282              		.loc 1 517 50 is_stmt 0 discriminator 2 view .LVU758
 3283 00c0 EAE7     		b	.L208
 3284              	.LVL321:
 3285              	.L220:
 517:Core/Src/main.c ****       if (!strcmp(name_maps[i].names[j].name, label)) {
 3286              		.loc 1 517 50 discriminator 2 view .LVU759
 3287              	.LBE41:
 3288              	.LBE43:
 524:Core/Src/main.c ****     servo = &def;
 3289              		.loc 1 524 3 is_stmt 1 view .LVU760
 524:Core/Src/main.c ****     servo = &def;
 3290              		.loc 1 524 6 is_stmt 0 view .LVU761
 3291 00c2 002F     		cmp	r7, #0
 3292 00c4 AFD1     		bne	.L209
 525:Core/Src/main.c ****   }
 3293              		.loc 1 525 11 view .LVU762
 3294 00c6 01AF     		add	r7, sp, #4
 3295              	.LVL322:
 525:Core/Src/main.c ****   }
 3296              		.loc 1 525 11 view .LVU763
 3297 00c8 ADE7     		b	.L209
 3298              	.LVL323:
 3299              	.L218:
 534:Core/Src/main.c ****   if (angle > servo->max_angle) return 0;
 3300              		.loc 1 534 40 discriminator 1 view .LVU764
 3301 00ca 0020     		movs	r0, #0
 3302 00cc CCE7     		b	.L215
 3303              	.L219:
 535:Core/Src/main.c ****   uint16_t delta = angle - servo->min_angle;
 3304              		.loc 1 535 40 discriminator 1 view .LVU765
 3305 00ce 0020     		movs	r0, #0
 3306 00d0 CAE7     		b	.L215
 3307              	.L224:
 3308 00d2 C046     		.align	2
 3309              	.L223:
 3310 00d4 00000000 		.word	name_maps
 3311 00d8 00000000 		.word	num_maps
 3312              		.cfi_endproc
 3313              	.LFE515:
 3315              		.section	.rodata.command_servo.str1.4,"aMS",%progbits,1
 3316              		.align	2
 3317              	.LC152:
 3318 0000 5475726E 		.ascii	"Turning servo ON.\015\012\000"
ARM GAS  /tmp/ccFTh0V1.s 			page 138


 3318      696E6720 
 3318      73657276 
 3318      6F204F4E 
 3318      2E0D0A00 
 3319              		.align	2
 3320              	.LC154:
 3321 0014 4E656564 		.ascii	"Need to specify individual servo.\015\012\000"
 3321      20746F20 
 3321      73706563 
 3321      69667920 
 3321      696E6469 
 3322              		.align	2
 3323              	.LC157:
 3324 0038 5475726E 		.ascii	"Turning servo OFF.\015\012\000"
 3324      696E6720 
 3324      73657276 
 3324      6F204F46 
 3324      462E0D0A 
 3325 004d 000000   		.align	2
 3326              	.LC159:
 3327 0050 73657400 		.ascii	"set\000"
 3328              		.align	2
 3329              	.LC161:
 3330 0054 496E7661 		.ascii	"Invalid angle.\015\012\000"
 3330      6C696420 
 3330      616E676C 
 3330      652E0D0A 
 3330      00
 3331 0065 000000   		.align	2
 3332              	.LC163:
 3333 0068 416E676C 		.ascii	"Angle out of range.\015\012\000"
 3333      65206F75 
 3333      74206F66 
 3333      2072616E 
 3333      67652E0D 
 3334 007e 0000     		.align	2
 3335              	.LC165:
 3336 0080 3A205365 		.ascii	": Setting servo -> \000"
 3336      7474696E 
 3336      67207365 
 3336      72766F20 
 3336      2D3E2000 
 3337              		.align	2
 3338              	.LC167:
 3339 0094 20646567 		.ascii	" deg (\000"
 3339      202800
 3340 009b 00       		.align	2
 3341              	.LC169:
 3342 009c 20757329 		.ascii	" us).\015\012\000"
 3342      2E0D0A00 
 3343              		.align	2
 3344              	.LC174:
 3345 00a4 4F707469 		.ascii	"Option needed for \"servo\".\015\012\000"
 3345      6F6E206E 
 3345      65656465 
 3345      6420666F 
 3345      72202273 
ARM GAS  /tmp/ccFTh0V1.s 			page 139


 3346 00c1 000000   		.align	2
 3347              	.LC176:
 3348 00c4 556E6B6E 		.ascii	"Unknown option for \"servo\": \000"
 3348      6F776E20 
 3348      6F707469 
 3348      6F6E2066 
 3348      6F722022 
 3349              		.section	.text.command_servo,"ax",%progbits
 3350              		.align	1
 3351              		.global	command_servo
 3352              		.syntax unified
 3353              		.code	16
 3354              		.thumb_func
 3356              	command_servo:
 3357              	.LVL324:
 3358              	.LFB516:
 540:Core/Src/main.c ****   /* 1: S1 ON
 3359              		.loc 1 540 32 is_stmt 1 view -0
 3360              		.cfi_startproc
 3361              		@ args = 0, pretend = 0, frame = 48
 3362              		@ frame_needed = 0, uses_anonymous_args = 0
 540:Core/Src/main.c ****   /* 1: S1 ON
 3363              		.loc 1 540 32 is_stmt 0 view .LVU767
 3364 0000 30B5     		push	{r4, r5, lr}
 3365              	.LCFI44:
 3366              		.cfi_def_cfa_offset 12
 3367              		.cfi_offset 4, -12
 3368              		.cfi_offset 5, -8
 3369              		.cfi_offset 14, -4
 3370 0002 8DB0     		sub	sp, sp, #52
 3371              	.LCFI45:
 3372              		.cfi_def_cfa_offset 64
 3373 0004 0190     		str	r0, [sp, #4]
 560:Core/Src/main.c ****   next_word(word, &rest);
 3374              		.loc 1 560 3 is_stmt 1 view .LVU768
 561:Core/Src/main.c ****   if (!strcmp(word, "on")) {
 3375              		.loc 1 561 3 view .LVU769
 3376 0006 04AC     		add	r4, sp, #16
 3377 0008 01A9     		add	r1, sp, #4
 3378 000a 2000     		movs	r0, r4
 3379              	.LVL325:
 561:Core/Src/main.c ****   if (!strcmp(word, "on")) {
 3380              		.loc 1 561 3 is_stmt 0 view .LVU770
 3381 000c FFF7FEFF 		bl	next_word
 3382              	.LVL326:
 562:Core/Src/main.c ****     int id = retrieve_id(rest);
 3383              		.loc 1 562 3 is_stmt 1 view .LVU771
 562:Core/Src/main.c ****     int id = retrieve_id(rest);
 3384              		.loc 1 562 8 is_stmt 0 view .LVU772
 3385 0010 8749     		ldr	r1, .L269
 3386 0012 2000     		movs	r0, r4
 3387 0014 FFF7FEFF 		bl	strcmp
 3388              	.LVL327:
 562:Core/Src/main.c ****     int id = retrieve_id(rest);
 3389              		.loc 1 562 6 discriminator 1 view .LVU773
 3390 0018 0028     		cmp	r0, #0
 3391 001a 1FD0     		beq	.L250
ARM GAS  /tmp/ccFTh0V1.s 			page 140


 587:Core/Src/main.c ****     int id = retrieve_id(rest);
 3392              		.loc 1 587 10 is_stmt 1 view .LVU774
 587:Core/Src/main.c ****     int id = retrieve_id(rest);
 3393              		.loc 1 587 15 is_stmt 0 view .LVU775
 3394 001c 8549     		ldr	r1, .L269+4
 3395 001e 04A8     		add	r0, sp, #16
 3396 0020 FFF7FEFF 		bl	strcmp
 3397              	.LVL328:
 587:Core/Src/main.c ****     int id = retrieve_id(rest);
 3398              		.loc 1 587 13 discriminator 1 view .LVU776
 3399 0024 0028     		cmp	r0, #0
 3400 0026 55D0     		beq	.L251
 612:Core/Src/main.c ****     next_word(word, &rest);
 3401              		.loc 1 612 10 is_stmt 1 view .LVU777
 612:Core/Src/main.c ****     next_word(word, &rest);
 3402              		.loc 1 612 15 is_stmt 0 view .LVU778
 3403 0028 8349     		ldr	r1, .L269+8
 3404 002a 04A8     		add	r0, sp, #16
 3405 002c FFF7FEFF 		bl	strcmp
 3406              	.LVL329:
 612:Core/Src/main.c ****     next_word(word, &rest);
 3407              		.loc 1 612 13 discriminator 1 view .LVU779
 3408 0030 0028     		cmp	r0, #0
 3409 0032 00D1     		bne	.LCB2864
 3410 0034 89E0     		b	.L252	@long jump
 3411              	.LCB2864:
 643:Core/Src/main.c ****     int id = retrieve_id(rest);
 3412              		.loc 1 643 10 is_stmt 1 view .LVU780
 643:Core/Src/main.c ****     int id = retrieve_id(rest);
 3413              		.loc 1 643 15 is_stmt 0 view .LVU781
 3414 0036 8149     		ldr	r1, .L269+12
 3415 0038 04A8     		add	r0, sp, #16
 3416 003a FFF7FEFF 		bl	strcmp
 3417              	.LVL330:
 643:Core/Src/main.c ****     int id = retrieve_id(rest);
 3418              		.loc 1 643 13 discriminator 1 view .LVU782
 3419 003e 0028     		cmp	r0, #0
 3420 0040 00D1     		bne	.LCB2871
 3421 0042 D2E0     		b	.L253	@long jump
 3422              	.LCB2871:
 653:Core/Src/main.c ****     cmd_invalid = 1;
 3423              		.loc 1 653 10 is_stmt 1 view .LVU783
 653:Core/Src/main.c ****     cmd_invalid = 1;
 3424              		.loc 1 653 15 is_stmt 0 view .LVU784
 3425 0044 04AB     		add	r3, sp, #16
 3426 0046 1B78     		ldrb	r3, [r3]
 653:Core/Src/main.c ****     cmd_invalid = 1;
 3427              		.loc 1 653 13 view .LVU785
 3428 0048 002B     		cmp	r3, #0
 3429 004a 00D0     		beq	.LCB2876
 3430 004c E2E0     		b	.L248	@long jump
 3431              	.LCB2876:
 654:Core/Src/main.c ****     UART2_Print("Option needed for \"servo\".\r\n");
 3432              		.loc 1 654 5 is_stmt 1 view .LVU786
 654:Core/Src/main.c ****     UART2_Print("Option needed for \"servo\".\r\n");
 3433              		.loc 1 654 17 is_stmt 0 view .LVU787
 3434 004e 7C4B     		ldr	r3, .L269+16
ARM GAS  /tmp/ccFTh0V1.s 			page 141


 3435 0050 0122     		movs	r2, #1
 3436 0052 1A60     		str	r2, [r3]
 655:Core/Src/main.c ****   } else {
 3437              		.loc 1 655 5 is_stmt 1 view .LVU788
 3438 0054 7B48     		ldr	r0, .L269+20
 3439 0056 FFF7FEFF 		bl	UART2_Print
 3440              	.LVL331:
 3441 005a 1DE0     		b	.L225
 3442              	.L250:
 3443              	.LBB44:
 563:Core/Src/main.c ****     if (id == 0) {
 3444              		.loc 1 563 5 view .LVU789
 563:Core/Src/main.c ****     if (id == 0) {
 3445              		.loc 1 563 14 is_stmt 0 view .LVU790
 3446 005c 0198     		ldr	r0, [sp, #4]
 3447 005e FFF7FEFF 		bl	retrieve_id
 3448              	.LVL332:
 564:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3449              		.loc 1 564 5 is_stmt 1 view .LVU791
 564:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3450              		.loc 1 564 8 is_stmt 0 view .LVU792
 3451 0062 0028     		cmp	r0, #0
 3452 0064 15D0     		beq	.L254
 568:Core/Src/main.c ****     int cmd;
 3453              		.loc 1 568 5 is_stmt 1 view .LVU793
 568:Core/Src/main.c ****     int cmd;
 3454              		.loc 1 568 17 is_stmt 0 view .LVU794
 3455 0066 784B     		ldr	r3, .L269+24
 3456 0068 1860     		str	r0, [r3]
 569:Core/Src/main.c ****     UART2_Print(rest);
 3457              		.loc 1 569 5 is_stmt 1 view .LVU795
 570:Core/Src/main.c ****     UART2_Print(": ");
 3458              		.loc 1 570 5 view .LVU796
 3459 006a 0198     		ldr	r0, [sp, #4]
 3460              	.LVL333:
 570:Core/Src/main.c ****     UART2_Print(": ");
 3461              		.loc 1 570 5 is_stmt 0 view .LVU797
 3462 006c FFF7FEFF 		bl	UART2_Print
 3463              	.LVL334:
 571:Core/Src/main.c ****     if (last_index == 1) {
 3464              		.loc 1 571 5 is_stmt 1 view .LVU798
 3465 0070 7648     		ldr	r0, .L269+28
 3466 0072 FFF7FEFF 		bl	UART2_Print
 3467              	.LVL335:
 572:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3468              		.loc 1 572 5 view .LVU799
 572:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3469              		.loc 1 572 20 is_stmt 0 view .LVU800
 3470 0076 764B     		ldr	r3, .L269+32
 3471 0078 1B68     		ldr	r3, [r3]
 572:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3472              		.loc 1 572 8 view .LVU801
 3473 007a 012B     		cmp	r3, #1
 3474 007c 0ED0     		beq	.L255
 575:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3475              		.loc 1 575 12 is_stmt 1 view .LVU802
 575:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
ARM GAS  /tmp/ccFTh0V1.s 			page 142


 3476              		.loc 1 575 15 is_stmt 0 view .LVU803
 3477 007e 022B     		cmp	r3, #2
 3478 0080 13D0     		beq	.L256
 578:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3479              		.loc 1 578 12 is_stmt 1 view .LVU804
 578:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3480              		.loc 1 578 15 is_stmt 0 view .LVU805
 3481 0082 032B     		cmp	r3, #3
 3482 0084 18D0     		beq	.L257
 581:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3483              		.loc 1 581 12 is_stmt 1 view .LVU806
 581:Core/Src/main.c ****       UART2_Print("Turning servo ON.\r\n");
 3484              		.loc 1 581 15 is_stmt 0 view .LVU807
 3485 0086 042B     		cmp	r3, #4
 3486 0088 1DD0     		beq	.L258
 585:Core/Src/main.c ****     }
 3487              		.loc 1 585 7 is_stmt 1 view .LVU808
 3488 008a 7248     		ldr	r0, .L269+36
 3489 008c FFF7FEFF 		bl	UART2_Print
 3490              	.LVL336:
 3491 0090 02E0     		b	.L225
 3492              	.LVL337:
 3493              	.L254:
 565:Core/Src/main.c ****       return;
 3494              		.loc 1 565 7 view .LVU809
 3495 0092 7148     		ldr	r0, .L269+40
 3496              	.LVL338:
 565:Core/Src/main.c ****       return;
 3497              		.loc 1 565 7 is_stmt 0 view .LVU810
 3498 0094 FFF7FEFF 		bl	UART2_Print
 3499              	.LVL339:
 566:Core/Src/main.c ****     }
 3500              		.loc 1 566 7 is_stmt 1 view .LVU811
 3501              	.L225:
 566:Core/Src/main.c ****     }
 3502              		.loc 1 566 7 is_stmt 0 view .LVU812
 3503              	.LBE44:
 662:Core/Src/main.c **** void command_tc(char *rest) {
 3504              		.loc 1 662 1 view .LVU813
 3505 0098 0DB0     		add	sp, sp, #52
 3506              		@ sp needed
 3507 009a 30BD     		pop	{r4, r5, pc}
 3508              	.LVL340:
 3509              	.L255:
 3510              	.LBB45:
 573:Core/Src/main.c ****       CAN_Send(0x01);
 3511              		.loc 1 573 7 is_stmt 1 view .LVU814
 3512 009c 6F48     		ldr	r0, .L269+44
 3513 009e FFF7FEFF 		bl	UART2_Print
 3514              	.LVL341:
 574:Core/Src/main.c ****     } else if (last_index == 2) {
 3515              		.loc 1 574 7 view .LVU815
 3516 00a2 0120     		movs	r0, #1
 3517 00a4 FFF7FEFF 		bl	CAN_Send
 3518              	.LVL342:
 3519 00a8 F6E7     		b	.L225
 3520              	.L256:
ARM GAS  /tmp/ccFTh0V1.s 			page 143


 576:Core/Src/main.c ****       CAN_Send(0x02);
 3521              		.loc 1 576 7 view .LVU816
 3522 00aa 6C48     		ldr	r0, .L269+44
 3523 00ac FFF7FEFF 		bl	UART2_Print
 3524              	.LVL343:
 577:Core/Src/main.c ****     } else if (last_index == 3) {
 3525              		.loc 1 577 7 view .LVU817
 3526 00b0 0220     		movs	r0, #2
 3527 00b2 FFF7FEFF 		bl	CAN_Send
 3528              	.LVL344:
 3529 00b6 EFE7     		b	.L225
 3530              	.L257:
 579:Core/Src/main.c ****       CAN_Send(0x03);
 3531              		.loc 1 579 7 view .LVU818
 3532 00b8 6848     		ldr	r0, .L269+44
 3533 00ba FFF7FEFF 		bl	UART2_Print
 3534              	.LVL345:
 580:Core/Src/main.c ****     } else if (last_index == 4) {
 3535              		.loc 1 580 7 view .LVU819
 3536 00be 0320     		movs	r0, #3
 3537 00c0 FFF7FEFF 		bl	CAN_Send
 3538              	.LVL346:
 3539 00c4 E8E7     		b	.L225
 3540              	.L258:
 582:Core/Src/main.c ****       CAN_Send(0x04);
 3541              		.loc 1 582 7 view .LVU820
 3542 00c6 6548     		ldr	r0, .L269+44
 3543 00c8 FFF7FEFF 		bl	UART2_Print
 3544              	.LVL347:
 583:Core/Src/main.c ****     } else {
 3545              		.loc 1 583 7 view .LVU821
 3546 00cc 0420     		movs	r0, #4
 3547 00ce FFF7FEFF 		bl	CAN_Send
 3548              	.LVL348:
 3549 00d2 E1E7     		b	.L225
 3550              	.LVL349:
 3551              	.L251:
 583:Core/Src/main.c ****     } else {
 3552              		.loc 1 583 7 is_stmt 0 view .LVU822
 3553              	.LBE45:
 3554              	.LBB46:
 588:Core/Src/main.c ****     if (id == 0) {
 3555              		.loc 1 588 5 is_stmt 1 view .LVU823
 588:Core/Src/main.c ****     if (id == 0) {
 3556              		.loc 1 588 14 is_stmt 0 view .LVU824
 3557 00d4 0198     		ldr	r0, [sp, #4]
 3558 00d6 FFF7FEFF 		bl	retrieve_id
 3559              	.LVL350:
 589:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3560              		.loc 1 589 5 is_stmt 1 view .LVU825
 589:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3561              		.loc 1 589 8 is_stmt 0 view .LVU826
 3562 00da 0028     		cmp	r0, #0
 3563 00dc 15D0     		beq	.L259
 593:Core/Src/main.c ****     int cmd;
 3564              		.loc 1 593 5 is_stmt 1 view .LVU827
 593:Core/Src/main.c ****     int cmd;
ARM GAS  /tmp/ccFTh0V1.s 			page 144


 3565              		.loc 1 593 17 is_stmt 0 view .LVU828
 3566 00de 5A4B     		ldr	r3, .L269+24
 3567 00e0 1860     		str	r0, [r3]
 594:Core/Src/main.c ****     UART2_Print(rest);
 3568              		.loc 1 594 5 is_stmt 1 view .LVU829
 595:Core/Src/main.c ****     UART2_Print(": ");
 3569              		.loc 1 595 5 view .LVU830
 3570 00e2 0198     		ldr	r0, [sp, #4]
 3571              	.LVL351:
 595:Core/Src/main.c ****     UART2_Print(": ");
 3572              		.loc 1 595 5 is_stmt 0 view .LVU831
 3573 00e4 FFF7FEFF 		bl	UART2_Print
 3574              	.LVL352:
 596:Core/Src/main.c ****     if (last_index == 1) {
 3575              		.loc 1 596 5 is_stmt 1 view .LVU832
 3576 00e8 5848     		ldr	r0, .L269+28
 3577 00ea FFF7FEFF 		bl	UART2_Print
 3578              	.LVL353:
 597:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3579              		.loc 1 597 5 view .LVU833
 597:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3580              		.loc 1 597 20 is_stmt 0 view .LVU834
 3581 00ee 584B     		ldr	r3, .L269+32
 3582 00f0 1B68     		ldr	r3, [r3]
 597:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3583              		.loc 1 597 8 view .LVU835
 3584 00f2 012B     		cmp	r3, #1
 3585 00f4 0DD0     		beq	.L260
 600:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3586              		.loc 1 600 12 is_stmt 1 view .LVU836
 600:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3587              		.loc 1 600 15 is_stmt 0 view .LVU837
 3588 00f6 022B     		cmp	r3, #2
 3589 00f8 12D0     		beq	.L261
 603:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3590              		.loc 1 603 12 is_stmt 1 view .LVU838
 603:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3591              		.loc 1 603 15 is_stmt 0 view .LVU839
 3592 00fa 032B     		cmp	r3, #3
 3593 00fc 17D0     		beq	.L262
 606:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3594              		.loc 1 606 12 is_stmt 1 view .LVU840
 606:Core/Src/main.c ****       UART2_Print("Turning servo OFF.\r\n");
 3595              		.loc 1 606 15 is_stmt 0 view .LVU841
 3596 00fe 042B     		cmp	r3, #4
 3597 0100 1CD0     		beq	.L263
 610:Core/Src/main.c ****     }
 3598              		.loc 1 610 7 is_stmt 1 view .LVU842
 3599 0102 5448     		ldr	r0, .L269+36
 3600 0104 FFF7FEFF 		bl	UART2_Print
 3601              	.LVL354:
 3602 0108 C6E7     		b	.L225
 3603              	.LVL355:
 3604              	.L259:
 590:Core/Src/main.c ****       return;
 3605              		.loc 1 590 7 view .LVU843
 3606 010a 5348     		ldr	r0, .L269+40
ARM GAS  /tmp/ccFTh0V1.s 			page 145


 3607              	.LVL356:
 590:Core/Src/main.c ****       return;
 3608              		.loc 1 590 7 is_stmt 0 view .LVU844
 3609 010c FFF7FEFF 		bl	UART2_Print
 3610              	.LVL357:
 591:Core/Src/main.c ****     }
 3611              		.loc 1 591 7 is_stmt 1 view .LVU845
 3612 0110 C2E7     		b	.L225
 3613              	.L260:
 598:Core/Src/main.c ****       CAN_Send(0x05);
 3614              		.loc 1 598 7 view .LVU846
 3615 0112 5348     		ldr	r0, .L269+48
 3616 0114 FFF7FEFF 		bl	UART2_Print
 3617              	.LVL358:
 599:Core/Src/main.c ****     } else if (last_index == 2) {
 3618              		.loc 1 599 7 view .LVU847
 3619 0118 0520     		movs	r0, #5
 3620 011a FFF7FEFF 		bl	CAN_Send
 3621              	.LVL359:
 3622 011e BBE7     		b	.L225
 3623              	.L261:
 601:Core/Src/main.c ****       CAN_Send(0x06);
 3624              		.loc 1 601 7 view .LVU848
 3625 0120 4F48     		ldr	r0, .L269+48
 3626 0122 FFF7FEFF 		bl	UART2_Print
 3627              	.LVL360:
 602:Core/Src/main.c ****     } else if (last_index == 3) {
 3628              		.loc 1 602 7 view .LVU849
 3629 0126 0620     		movs	r0, #6
 3630 0128 FFF7FEFF 		bl	CAN_Send
 3631              	.LVL361:
 3632 012c B4E7     		b	.L225
 3633              	.L262:
 604:Core/Src/main.c ****       CAN_Send(0x07);
 3634              		.loc 1 604 7 view .LVU850
 3635 012e 4C48     		ldr	r0, .L269+48
 3636 0130 FFF7FEFF 		bl	UART2_Print
 3637              	.LVL362:
 605:Core/Src/main.c ****     } else if (last_index == 4) {
 3638              		.loc 1 605 7 view .LVU851
 3639 0134 0720     		movs	r0, #7
 3640 0136 FFF7FEFF 		bl	CAN_Send
 3641              	.LVL363:
 3642 013a ADE7     		b	.L225
 3643              	.L263:
 607:Core/Src/main.c ****       CAN_Send(0x08);
 3644              		.loc 1 607 7 view .LVU852
 3645 013c 4848     		ldr	r0, .L269+48
 3646 013e FFF7FEFF 		bl	UART2_Print
 3647              	.LVL364:
 608:Core/Src/main.c ****     } else {
 3648              		.loc 1 608 7 view .LVU853
 3649 0142 0820     		movs	r0, #8
 3650 0144 FFF7FEFF 		bl	CAN_Send
 3651              	.LVL365:
 3652 0148 A6E7     		b	.L225
 3653              	.LVL366:
ARM GAS  /tmp/ccFTh0V1.s 			page 146


 3654              	.L252:
 608:Core/Src/main.c ****     } else {
 3655              		.loc 1 608 7 is_stmt 0 view .LVU854
 3656              	.LBE46:
 3657              	.LBB47:
 613:Core/Src/main.c ****     int id = retrieve_id(word);
 3658              		.loc 1 613 5 is_stmt 1 view .LVU855
 3659 014a 04AC     		add	r4, sp, #16
 3660 014c 01A9     		add	r1, sp, #4
 3661 014e 2000     		movs	r0, r4
 3662 0150 FFF7FEFF 		bl	next_word
 3663              	.LVL367:
 614:Core/Src/main.c ****     if (id == 0) {
 3664              		.loc 1 614 5 view .LVU856
 614:Core/Src/main.c ****     if (id == 0) {
 3665              		.loc 1 614 14 is_stmt 0 view .LVU857
 3666 0154 2000     		movs	r0, r4
 3667 0156 FFF7FEFF 		bl	retrieve_id
 3668              	.LVL368:
 615:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3669              		.loc 1 615 5 is_stmt 1 view .LVU858
 615:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3670              		.loc 1 615 8 is_stmt 0 view .LVU859
 3671 015a 0028     		cmp	r0, #0
 3672 015c 35D0     		beq	.L264
 619:Core/Src/main.c ****     if (angle == 0 && *rest != '0') {
 3673              		.loc 1 619 5 is_stmt 1 view .LVU860
 619:Core/Src/main.c ****     if (angle == 0 && *rest != '0') {
 3674              		.loc 1 619 22 is_stmt 0 view .LVU861
 3675 015e 0198     		ldr	r0, [sp, #4]
 3676              	.LVL369:
 619:Core/Src/main.c ****     if (angle == 0 && *rest != '0') {
 3677              		.loc 1 619 22 view .LVU862
 3678 0160 FFF7FEFF 		bl	atoi
 3679              	.LVL370:
 3680 0164 0400     		movs	r4, r0
 619:Core/Src/main.c ****     if (angle == 0 && *rest != '0') {
 3681              		.loc 1 619 14 discriminator 1 view .LVU863
 3682 0166 81B2     		uxth	r1, r0
 3683              	.LVL371:
 620:Core/Src/main.c ****       UART2_Print("Invalid angle.\r\n");
 3684              		.loc 1 620 5 is_stmt 1 view .LVU864
 620:Core/Src/main.c ****       UART2_Print("Invalid angle.\r\n");
 3685              		.loc 1 620 8 is_stmt 0 view .LVU865
 3686 0168 0029     		cmp	r1, #0
 3687 016a 03D1     		bne	.L243
 620:Core/Src/main.c ****       UART2_Print("Invalid angle.\r\n");
 3688              		.loc 1 620 23 discriminator 1 view .LVU866
 3689 016c 019B     		ldr	r3, [sp, #4]
 3690 016e 1B78     		ldrb	r3, [r3]
 620:Core/Src/main.c ****       UART2_Print("Invalid angle.\r\n");
 3691              		.loc 1 620 20 discriminator 1 view .LVU867
 3692 0170 302B     		cmp	r3, #48
 3693 0172 2ED1     		bne	.L265
 3694              	.L243:
 624:Core/Src/main.c ****     if (serv_us == 0) {
 3695              		.loc 1 624 5 is_stmt 1 view .LVU868
ARM GAS  /tmp/ccFTh0V1.s 			page 147


 624:Core/Src/main.c ****     if (serv_us == 0) {
 3696              		.loc 1 624 24 is_stmt 0 view .LVU869
 3697 0174 04A8     		add	r0, sp, #16
 3698 0176 FFF7FEFF 		bl	servo_get_us
 3699              	.LVL372:
 624:Core/Src/main.c ****     if (serv_us == 0) {
 3700              		.loc 1 624 24 view .LVU870
 3701 017a 051E     		subs	r5, r0, #0
 3702              	.LVL373:
 625:Core/Src/main.c ****       UART2_Print("Angle out of range.\r\n");
 3703              		.loc 1 625 5 is_stmt 1 view .LVU871
 625:Core/Src/main.c ****       UART2_Print("Angle out of range.\r\n");
 3704              		.loc 1 625 8 is_stmt 0 view .LVU872
 3705 017c 2DD0     		beq	.L266
 629:Core/Src/main.c ****     if (last_index < 1 || last_index > 4) {
 3706              		.loc 1 629 5 is_stmt 1 view .LVU873
 630:Core/Src/main.c ****       UART2_Print("Need to specify individual servo.\r\n");
 3707              		.loc 1 630 5 view .LVU874
 630:Core/Src/main.c ****       UART2_Print("Need to specify individual servo.\r\n");
 3708              		.loc 1 630 24 is_stmt 0 view .LVU875
 3709 017e 344B     		ldr	r3, .L269+32
 3710 0180 1B68     		ldr	r3, [r3]
 3711 0182 013B     		subs	r3, r3, #1
 630:Core/Src/main.c ****       UART2_Print("Need to specify individual servo.\r\n");
 3712              		.loc 1 630 8 view .LVU876
 3713 0184 032B     		cmp	r3, #3
 3714 0186 2CD8     		bhi	.L267
 634:Core/Src/main.c ****     UART2_Print(": Setting servo -> ");
 3715              		.loc 1 634 5 is_stmt 1 view .LVU877
 3716 0188 0198     		ldr	r0, [sp, #4]
 3717              	.LVL374:
 634:Core/Src/main.c ****     UART2_Print(": Setting servo -> ");
 3718              		.loc 1 634 5 is_stmt 0 view .LVU878
 3719 018a FFF7FEFF 		bl	UART2_Print
 3720              	.LVL375:
 635:Core/Src/main.c ****     UART2_Print_Int(angle);
 3721              		.loc 1 635 5 is_stmt 1 view .LVU879
 3722 018e 3548     		ldr	r0, .L269+52
 3723 0190 FFF7FEFF 		bl	UART2_Print
 3724              	.LVL376:
 636:Core/Src/main.c ****     UART2_Print(" deg (");
 3725              		.loc 1 636 5 view .LVU880
 3726 0194 2004     		lsls	r0, r4, #16
 3727 0196 000C     		lsrs	r0, r0, #16
 3728 0198 FFF7FEFF 		bl	UART2_Print_Int
 3729              	.LVL377:
 637:Core/Src/main.c ****     UART2_Print_Int(serv_us);
 3730              		.loc 1 637 5 view .LVU881
 3731 019c 3248     		ldr	r0, .L269+56
 3732 019e FFF7FEFF 		bl	UART2_Print
 3733              	.LVL378:
 638:Core/Src/main.c ****     UART2_Print(" us).\r\n");
 3734              		.loc 1 638 5 view .LVU882
 3735 01a2 2800     		movs	r0, r5
 3736 01a4 FFF7FEFF 		bl	UART2_Print_Int
 3737              	.LVL379:
 639:Core/Src/main.c ****     buf[0] = 0x10 + last_index;
ARM GAS  /tmp/ccFTh0V1.s 			page 148


 3738              		.loc 1 639 5 view .LVU883
 3739 01a8 3048     		ldr	r0, .L269+60
 3740 01aa FFF7FEFF 		bl	UART2_Print
 3741              	.LVL380:
 640:Core/Src/main.c ****     *(uint16_t*)&buf[1] = serv_us;
 3742              		.loc 1 640 5 view .LVU884
 640:Core/Src/main.c ****     *(uint16_t*)&buf[1] = serv_us;
 3743              		.loc 1 640 19 is_stmt 0 view .LVU885
 3744 01ae 284B     		ldr	r3, .L269+32
 3745 01b0 1B68     		ldr	r3, [r3]
 3746 01b2 1033     		adds	r3, r3, #16
 640:Core/Src/main.c ****     *(uint16_t*)&buf[1] = serv_us;
 3747              		.loc 1 640 12 view .LVU886
 3748 01b4 03A8     		add	r0, sp, #12
 3749 01b6 0370     		strb	r3, [r0]
 641:Core/Src/main.c ****     CAN_Send_Long(buf, 3);
 3750              		.loc 1 641 5 is_stmt 1 view .LVU887
 641:Core/Src/main.c ****     CAN_Send_Long(buf, 3);
 3751              		.loc 1 641 25 is_stmt 0 view .LVU888
 3752 01b8 0D23     		movs	r3, #13
 3753 01ba 6B44     		add	r3, r3, sp
 3754 01bc 1D70     		strb	r5, [r3]
 3755 01be 2D0A     		lsrs	r5, r5, #8
 3756 01c0 5D70     		strb	r5, [r3, #1]
 642:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 3757              		.loc 1 642 5 is_stmt 1 view .LVU889
 3758 01c2 0321     		movs	r1, #3
 3759 01c4 FFF7FEFF 		bl	CAN_Send_Long
 3760              	.LVL381:
 3761              	.LBE47:
 3762 01c8 66E7     		b	.L225
 3763              	.LVL382:
 3764              	.L264:
 3765              	.LBB48:
 616:Core/Src/main.c ****       return;
 3766              		.loc 1 616 7 view .LVU890
 3767 01ca 2348     		ldr	r0, .L269+40
 3768              	.LVL383:
 616:Core/Src/main.c ****       return;
 3769              		.loc 1 616 7 is_stmt 0 view .LVU891
 3770 01cc FFF7FEFF 		bl	UART2_Print
 3771              	.LVL384:
 617:Core/Src/main.c ****     }
 3772              		.loc 1 617 7 is_stmt 1 view .LVU892
 3773 01d0 62E7     		b	.L225
 3774              	.LVL385:
 3775              	.L265:
 621:Core/Src/main.c ****       return;
 3776              		.loc 1 621 7 view .LVU893
 3777 01d2 2748     		ldr	r0, .L269+64
 3778 01d4 FFF7FEFF 		bl	UART2_Print
 3779              	.LVL386:
 622:Core/Src/main.c ****     }
 3780              		.loc 1 622 7 view .LVU894
 3781 01d8 5EE7     		b	.L225
 3782              	.LVL387:
 3783              	.L266:
ARM GAS  /tmp/ccFTh0V1.s 			page 149


 626:Core/Src/main.c ****       return;
 3784              		.loc 1 626 7 view .LVU895
 3785 01da 2648     		ldr	r0, .L269+68
 3786              	.LVL388:
 626:Core/Src/main.c ****       return;
 3787              		.loc 1 626 7 is_stmt 0 view .LVU896
 3788 01dc FFF7FEFF 		bl	UART2_Print
 3789              	.LVL389:
 627:Core/Src/main.c ****     }
 3790              		.loc 1 627 7 is_stmt 1 view .LVU897
 3791 01e0 5AE7     		b	.L225
 3792              	.LVL390:
 3793              	.L267:
 631:Core/Src/main.c ****       return;
 3794              		.loc 1 631 7 view .LVU898
 3795 01e2 1C48     		ldr	r0, .L269+36
 3796              	.LVL391:
 631:Core/Src/main.c ****       return;
 3797              		.loc 1 631 7 is_stmt 0 view .LVU899
 3798 01e4 FFF7FEFF 		bl	UART2_Print
 3799              	.LVL392:
 632:Core/Src/main.c ****     }
 3800              		.loc 1 632 7 is_stmt 1 view .LVU900
 3801 01e8 56E7     		b	.L225
 3802              	.LVL393:
 3803              	.L253:
 632:Core/Src/main.c ****     }
 3804              		.loc 1 632 7 is_stmt 0 view .LVU901
 3805              	.LBE48:
 3806              	.LBB49:
 644:Core/Src/main.c ****     if (id == 0) {
 3807              		.loc 1 644 5 is_stmt 1 view .LVU902
 644:Core/Src/main.c ****     if (id == 0) {
 3808              		.loc 1 644 14 is_stmt 0 view .LVU903
 3809 01ea 0198     		ldr	r0, [sp, #4]
 3810 01ec FFF7FEFF 		bl	retrieve_id
 3811              	.LVL394:
 645:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3812              		.loc 1 645 5 is_stmt 1 view .LVU904
 645:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3813              		.loc 1 645 8 is_stmt 0 view .LVU905
 3814 01f0 0028     		cmp	r0, #0
 3815 01f2 0BD0     		beq	.L268
 649:Core/Src/main.c ****     UART2_Print(rest);
 3816              		.loc 1 649 5 is_stmt 1 view .LVU906
 649:Core/Src/main.c ****     UART2_Print(rest);
 3817              		.loc 1 649 17 is_stmt 0 view .LVU907
 3818 01f4 144B     		ldr	r3, .L269+24
 3819 01f6 1860     		str	r0, [r3]
 650:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 3820              		.loc 1 650 5 is_stmt 1 view .LVU908
 3821 01f8 0198     		ldr	r0, [sp, #4]
 3822              	.LVL395:
 650:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 3823              		.loc 1 650 5 is_stmt 0 view .LVU909
 3824 01fa FFF7FEFF 		bl	UART2_Print
 3825              	.LVL396:
ARM GAS  /tmp/ccFTh0V1.s 			page 150


 651:Core/Src/main.c ****     CAN_Send(0xFF);
 3826              		.loc 1 651 5 is_stmt 1 view .LVU910
 3827 01fe 1E48     		ldr	r0, .L269+72
 3828 0200 FFF7FEFF 		bl	UART2_Print
 3829              	.LVL397:
 652:Core/Src/main.c ****   } else if (!*word) {
 3830              		.loc 1 652 5 view .LVU911
 3831 0204 FF20     		movs	r0, #255
 3832 0206 FFF7FEFF 		bl	CAN_Send
 3833              	.LVL398:
 3834              	.LBE49:
 3835 020a 45E7     		b	.L225
 3836              	.LVL399:
 3837              	.L268:
 3838              	.LBB50:
 646:Core/Src/main.c ****       return;
 3839              		.loc 1 646 7 view .LVU912
 3840 020c 1248     		ldr	r0, .L269+40
 3841              	.LVL400:
 646:Core/Src/main.c ****       return;
 3842              		.loc 1 646 7 is_stmt 0 view .LVU913
 3843 020e FFF7FEFF 		bl	UART2_Print
 3844              	.LVL401:
 647:Core/Src/main.c ****     }
 3845              		.loc 1 647 7 is_stmt 1 view .LVU914
 3846 0212 41E7     		b	.L225
 3847              	.LVL402:
 3848              	.L248:
 647:Core/Src/main.c ****     }
 3849              		.loc 1 647 7 is_stmt 0 view .LVU915
 3850              	.LBE50:
 657:Core/Src/main.c ****     UART2_Print("Unknown option for \"servo\": ");
 3851              		.loc 1 657 5 is_stmt 1 view .LVU916
 657:Core/Src/main.c ****     UART2_Print("Unknown option for \"servo\": ");
 3852              		.loc 1 657 17 is_stmt 0 view .LVU917
 3853 0214 0A4B     		ldr	r3, .L269+16
 3854 0216 0122     		movs	r2, #1
 3855 0218 1A60     		str	r2, [r3]
 658:Core/Src/main.c ****     UART2_Print(word);
 3856              		.loc 1 658 5 is_stmt 1 view .LVU918
 3857 021a 1848     		ldr	r0, .L269+76
 3858 021c FFF7FEFF 		bl	UART2_Print
 3859              	.LVL403:
 659:Core/Src/main.c ****     UART2_Print("\r\n");
 3860              		.loc 1 659 5 view .LVU919
 3861 0220 04A8     		add	r0, sp, #16
 3862 0222 FFF7FEFF 		bl	UART2_Print
 3863              	.LVL404:
 660:Core/Src/main.c ****   }
 3864              		.loc 1 660 5 view .LVU920
 3865 0226 1648     		ldr	r0, .L269+80
 3866 0228 FFF7FEFF 		bl	UART2_Print
 3867              	.LVL405:
 3868 022c 34E7     		b	.L225
 3869              	.L270:
 3870 022e C046     		.align	2
 3871              	.L269:
ARM GAS  /tmp/ccFTh0V1.s 			page 151


 3872 0230 54000000 		.word	.LC130
 3873 0234 00000000 		.word	.LC119
 3874 0238 50000000 		.word	.LC159
 3875 023c 00000000 		.word	.LC75
 3876 0240 00000000 		.word	cmd_invalid
 3877 0244 A4000000 		.word	.LC174
 3878 0248 00000000 		.word	next_can_id
 3879 024c 3C000000 		.word	.LC97
 3880 0250 00000000 		.word	last_index
 3881 0254 14000000 		.word	.LC154
 3882 0258 04000000 		.word	.LC121
 3883 025c 00000000 		.word	.LC152
 3884 0260 38000000 		.word	.LC157
 3885 0264 80000000 		.word	.LC165
 3886 0268 94000000 		.word	.LC167
 3887 026c 9C000000 		.word	.LC169
 3888 0270 54000000 		.word	.LC161
 3889 0274 68000000 		.word	.LC163
 3890 0278 90000000 		.word	.LC137
 3891 027c C4000000 		.word	.LC176
 3892 0280 44000000 		.word	.LC29
 3893              		.cfi_endproc
 3894              	.LFE516:
 3896              		.section	.rodata.command_tc.str1.4,"aMS",%progbits,1
 3897              		.align	2
 3898              	.LC179:
 3899 0000 67657400 		.ascii	"get\000"
 3900              		.align	2
 3901              	.LC183:
 3902 0004 4E656564 		.ascii	"Need to specify individual TC.\015\012\000"
 3902      20746F20 
 3902      73706563 
 3902      69667920 
 3902      696E6469 
 3903 0025 000000   		.align	2
 3904              	.LC189:
 3905 0028 73746174 		.ascii	"status\000"
 3905      757300
 3906 002f 00       		.align	2
 3907              	.LC195:
 3908 0030 4F707469 		.ascii	"Option needed for \"tc\".\015\012\000"
 3908      6F6E206E 
 3908      65656465 
 3908      6420666F 
 3908      72202274 
 3909 004a 0000     		.align	2
 3910              	.LC197:
 3911 004c 556E6B6E 		.ascii	"Unknown option for \"tc\": \000"
 3911      6F776E20 
 3911      6F707469 
 3911      6F6E2066 
 3911      6F722022 
 3912              		.section	.text.command_tc,"ax",%progbits
 3913              		.align	1
 3914              		.global	command_tc
 3915              		.syntax unified
 3916              		.code	16
ARM GAS  /tmp/ccFTh0V1.s 			page 152


 3917              		.thumb_func
 3919              	command_tc:
 3920              	.LVL406:
 3921              	.LFB517:
 663:Core/Src/main.c ****   char word[32];
 3922              		.loc 1 663 29 view -0
 3923              		.cfi_startproc
 3924              		@ args = 0, pretend = 0, frame = 40
 3925              		@ frame_needed = 0, uses_anonymous_args = 0
 663:Core/Src/main.c ****   char word[32];
 3926              		.loc 1 663 29 is_stmt 0 view .LVU922
 3927 0000 10B5     		push	{r4, lr}
 3928              	.LCFI46:
 3929              		.cfi_def_cfa_offset 8
 3930              		.cfi_offset 4, -8
 3931              		.cfi_offset 14, -4
 3932 0002 8AB0     		sub	sp, sp, #40
 3933              	.LCFI47:
 3934              		.cfi_def_cfa_offset 48
 3935 0004 0190     		str	r0, [sp, #4]
 664:Core/Src/main.c ****   next_word(word, &rest);
 3936              		.loc 1 664 3 is_stmt 1 view .LVU923
 665:Core/Src/main.c ****   if (!strcmp(word, "get")) {
 3937              		.loc 1 665 3 view .LVU924
 3938 0006 02AC     		add	r4, sp, #8
 3939 0008 01A9     		add	r1, sp, #4
 3940 000a 2000     		movs	r0, r4
 3941              	.LVL407:
 665:Core/Src/main.c ****   if (!strcmp(word, "get")) {
 3942              		.loc 1 665 3 is_stmt 0 view .LVU925
 3943 000c FFF7FEFF 		bl	next_word
 3944              	.LVL408:
 666:Core/Src/main.c ****     int id = retrieve_id(rest);
 3945              		.loc 1 666 3 is_stmt 1 view .LVU926
 666:Core/Src/main.c ****     int id = retrieve_id(rest);
 3946              		.loc 1 666 8 is_stmt 0 view .LVU927
 3947 0010 4249     		ldr	r1, .L292
 3948 0012 2000     		movs	r0, r4
 3949 0014 FFF7FEFF 		bl	strcmp
 3950              	.LVL409:
 666:Core/Src/main.c ****     int id = retrieve_id(rest);
 3951              		.loc 1 666 6 discriminator 1 view .LVU928
 3952 0018 0028     		cmp	r0, #0
 3953 001a 16D0     		beq	.L284
 681:Core/Src/main.c ****     int id = retrieve_id(rest);
 3954              		.loc 1 681 10 is_stmt 1 view .LVU929
 681:Core/Src/main.c ****     int id = retrieve_id(rest);
 3955              		.loc 1 681 15 is_stmt 0 view .LVU930
 3956 001c 4049     		ldr	r1, .L292+4
 3957 001e 02A8     		add	r0, sp, #8
 3958 0020 FFF7FEFF 		bl	strcmp
 3959              	.LVL410:
 681:Core/Src/main.c ****     int id = retrieve_id(rest);
 3960              		.loc 1 681 13 discriminator 1 view .LVU931
 3961 0024 0028     		cmp	r0, #0
 3962 0026 33D0     		beq	.L285
 696:Core/Src/main.c ****     int id = retrieve_id(rest);
ARM GAS  /tmp/ccFTh0V1.s 			page 153


 3963              		.loc 1 696 10 is_stmt 1 view .LVU932
 696:Core/Src/main.c ****     int id = retrieve_id(rest);
 3964              		.loc 1 696 15 is_stmt 0 view .LVU933
 3965 0028 3E49     		ldr	r1, .L292+8
 3966 002a 02A8     		add	r0, sp, #8
 3967 002c FFF7FEFF 		bl	strcmp
 3968              	.LVL411:
 696:Core/Src/main.c ****     int id = retrieve_id(rest);
 3969              		.loc 1 696 13 discriminator 1 view .LVU934
 3970 0030 0028     		cmp	r0, #0
 3971 0032 51D0     		beq	.L286
 706:Core/Src/main.c ****     cmd_invalid = 1;
 3972              		.loc 1 706 10 is_stmt 1 view .LVU935
 706:Core/Src/main.c ****     cmd_invalid = 1;
 3973              		.loc 1 706 15 is_stmt 0 view .LVU936
 3974 0034 02AB     		add	r3, sp, #8
 3975 0036 1B78     		ldrb	r3, [r3]
 706:Core/Src/main.c ****     cmd_invalid = 1;
 3976              		.loc 1 706 13 view .LVU937
 3977 0038 002B     		cmp	r3, #0
 3978 003a 62D1     		bne	.L282
 707:Core/Src/main.c ****     UART2_Print("Option needed for \"tc\".\r\n");
 3979              		.loc 1 707 5 is_stmt 1 view .LVU938
 707:Core/Src/main.c ****     UART2_Print("Option needed for \"tc\".\r\n");
 3980              		.loc 1 707 17 is_stmt 0 view .LVU939
 3981 003c 3A4B     		ldr	r3, .L292+12
 3982 003e 0122     		movs	r2, #1
 3983 0040 1A60     		str	r2, [r3]
 708:Core/Src/main.c ****   } else {
 3984              		.loc 1 708 5 is_stmt 1 view .LVU940
 3985 0042 3A48     		ldr	r0, .L292+16
 3986 0044 FFF7FEFF 		bl	UART2_Print
 3987              	.LVL412:
 3988 0048 18E0     		b	.L271
 3989              	.L284:
 3990              	.LBB51:
 667:Core/Src/main.c ****     if (id == 0) {
 3991              		.loc 1 667 5 view .LVU941
 667:Core/Src/main.c ****     if (id == 0) {
 3992              		.loc 1 667 14 is_stmt 0 view .LVU942
 3993 004a 0198     		ldr	r0, [sp, #4]
 3994 004c FFF7FEFF 		bl	retrieve_id
 3995              	.LVL413:
 668:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3996              		.loc 1 668 5 is_stmt 1 view .LVU943
 668:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 3997              		.loc 1 668 8 is_stmt 0 view .LVU944
 3998 0050 0028     		cmp	r0, #0
 3999 0052 15D0     		beq	.L287
 672:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 4000              		.loc 1 672 5 is_stmt 1 view .LVU945
 672:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 4001              		.loc 1 672 24 is_stmt 0 view .LVU946
 4002 0054 364B     		ldr	r3, .L292+20
 4003 0056 1B68     		ldr	r3, [r3]
 4004 0058 013B     		subs	r3, r3, #1
 672:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
ARM GAS  /tmp/ccFTh0V1.s 			page 154


 4005              		.loc 1 672 8 view .LVU947
 4006 005a 022B     		cmp	r3, #2
 4007 005c 14D8     		bhi	.L288
 676:Core/Src/main.c ****     UART2_Print(rest);
 4008              		.loc 1 676 5 is_stmt 1 view .LVU948
 676:Core/Src/main.c ****     UART2_Print(rest);
 4009              		.loc 1 676 17 is_stmt 0 view .LVU949
 4010 005e 354B     		ldr	r3, .L292+24
 4011 0060 1860     		str	r0, [r3]
 677:Core/Src/main.c ****     UART2_Print(": ");
 4012              		.loc 1 677 5 is_stmt 1 view .LVU950
 4013 0062 0198     		ldr	r0, [sp, #4]
 4014              	.LVL414:
 677:Core/Src/main.c ****     UART2_Print(": ");
 4015              		.loc 1 677 5 is_stmt 0 view .LVU951
 4016 0064 FFF7FEFF 		bl	UART2_Print
 4017              	.LVL415:
 678:Core/Src/main.c ****     CAN_Rx_Func = CAN_Rx_TC;
 4018              		.loc 1 678 5 is_stmt 1 view .LVU952
 4019 0068 3348     		ldr	r0, .L292+28
 4020 006a FFF7FEFF 		bl	UART2_Print
 4021              	.LVL416:
 679:Core/Src/main.c ****     CAN_Send(last_index);
 4022              		.loc 1 679 5 view .LVU953
 679:Core/Src/main.c ****     CAN_Send(last_index);
 4023              		.loc 1 679 17 is_stmt 0 view .LVU954
 4024 006e 334B     		ldr	r3, .L292+32
 4025 0070 334A     		ldr	r2, .L292+36
 4026 0072 1A60     		str	r2, [r3]
 680:Core/Src/main.c ****   } else if (!strcmp(word, "status")) {
 4027              		.loc 1 680 5 is_stmt 1 view .LVU955
 4028 0074 2E4B     		ldr	r3, .L292+20
 4029 0076 1878     		ldrb	r0, [r3]
 4030 0078 FFF7FEFF 		bl	CAN_Send
 4031              	.LVL417:
 4032              	.L271:
 680:Core/Src/main.c ****   } else if (!strcmp(word, "status")) {
 4033              		.loc 1 680 5 is_stmt 0 view .LVU956
 4034              	.LBE51:
 716:Core/Src/main.c **** void command_pt(char *rest) {
 4035              		.loc 1 716 1 view .LVU957
 4036 007c 0AB0     		add	sp, sp, #40
 4037              		@ sp needed
 4038 007e 10BD     		pop	{r4, pc}
 4039              	.LVL418:
 4040              	.L287:
 4041              	.LBB52:
 669:Core/Src/main.c ****       return;
 4042              		.loc 1 669 7 is_stmt 1 view .LVU958
 4043 0080 3048     		ldr	r0, .L292+40
 4044              	.LVL419:
 669:Core/Src/main.c ****       return;
 4045              		.loc 1 669 7 is_stmt 0 view .LVU959
 4046 0082 FFF7FEFF 		bl	UART2_Print
 4047              	.LVL420:
 670:Core/Src/main.c ****     }
 4048              		.loc 1 670 7 is_stmt 1 view .LVU960
ARM GAS  /tmp/ccFTh0V1.s 			page 155


 4049 0086 F9E7     		b	.L271
 4050              	.LVL421:
 4051              	.L288:
 673:Core/Src/main.c ****       return;
 4052              		.loc 1 673 7 view .LVU961
 4053 0088 2F48     		ldr	r0, .L292+44
 4054              	.LVL422:
 673:Core/Src/main.c ****       return;
 4055              		.loc 1 673 7 is_stmt 0 view .LVU962
 4056 008a FFF7FEFF 		bl	UART2_Print
 4057              	.LVL423:
 674:Core/Src/main.c ****     }
 4058              		.loc 1 674 7 is_stmt 1 view .LVU963
 4059 008e F5E7     		b	.L271
 4060              	.LVL424:
 4061              	.L285:
 674:Core/Src/main.c ****     }
 4062              		.loc 1 674 7 is_stmt 0 view .LVU964
 4063              	.LBE52:
 4064              	.LBB53:
 682:Core/Src/main.c ****     if (id == 0) {
 4065              		.loc 1 682 5 is_stmt 1 view .LVU965
 682:Core/Src/main.c ****     if (id == 0) {
 4066              		.loc 1 682 14 is_stmt 0 view .LVU966
 4067 0090 0198     		ldr	r0, [sp, #4]
 4068 0092 FFF7FEFF 		bl	retrieve_id
 4069              	.LVL425:
 683:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4070              		.loc 1 683 5 is_stmt 1 view .LVU967
 683:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4071              		.loc 1 683 8 is_stmt 0 view .LVU968
 4072 0096 0028     		cmp	r0, #0
 4073 0098 16D0     		beq	.L289
 687:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 4074              		.loc 1 687 5 is_stmt 1 view .LVU969
 687:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 4075              		.loc 1 687 24 is_stmt 0 view .LVU970
 4076 009a 254B     		ldr	r3, .L292+20
 4077 009c 1B68     		ldr	r3, [r3]
 4078 009e 013B     		subs	r3, r3, #1
 687:Core/Src/main.c ****       UART2_Print("Need to specify individual TC.\r\n");
 4079              		.loc 1 687 8 view .LVU971
 4080 00a0 022B     		cmp	r3, #2
 4081 00a2 15D8     		bhi	.L290
 691:Core/Src/main.c ****     UART2_Print(rest);
 4082              		.loc 1 691 5 is_stmt 1 view .LVU972
 691:Core/Src/main.c ****     UART2_Print(rest);
 4083              		.loc 1 691 17 is_stmt 0 view .LVU973
 4084 00a4 234B     		ldr	r3, .L292+24
 4085 00a6 1860     		str	r0, [r3]
 692:Core/Src/main.c ****     UART2_Print(": ");
 4086              		.loc 1 692 5 is_stmt 1 view .LVU974
 4087 00a8 0198     		ldr	r0, [sp, #4]
 4088              	.LVL426:
 692:Core/Src/main.c ****     UART2_Print(": ");
 4089              		.loc 1 692 5 is_stmt 0 view .LVU975
 4090 00aa FFF7FEFF 		bl	UART2_Print
ARM GAS  /tmp/ccFTh0V1.s 			page 156


 4091              	.LVL427:
 693:Core/Src/main.c ****     CAN_Rx_Func = CAN_Rx_TCStat;
 4092              		.loc 1 693 5 is_stmt 1 view .LVU976
 4093 00ae 2248     		ldr	r0, .L292+28
 4094 00b0 FFF7FEFF 		bl	UART2_Print
 4095              	.LVL428:
 694:Core/Src/main.c ****     CAN_Send(0x03 + last_index);
 4096              		.loc 1 694 5 view .LVU977
 694:Core/Src/main.c ****     CAN_Send(0x03 + last_index);
 4097              		.loc 1 694 17 is_stmt 0 view .LVU978
 4098 00b4 214B     		ldr	r3, .L292+32
 4099 00b6 254A     		ldr	r2, .L292+48
 4100 00b8 1A60     		str	r2, [r3]
 695:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 4101              		.loc 1 695 5 is_stmt 1 view .LVU979
 4102 00ba 1D4B     		ldr	r3, .L292+20
 4103 00bc 1868     		ldr	r0, [r3]
 4104 00be 0330     		adds	r0, r0, #3
 4105 00c0 C0B2     		uxtb	r0, r0
 4106 00c2 FFF7FEFF 		bl	CAN_Send
 4107              	.LVL429:
 4108              	.LBE53:
 4109 00c6 D9E7     		b	.L271
 4110              	.LVL430:
 4111              	.L289:
 4112              	.LBB54:
 684:Core/Src/main.c ****       return;
 4113              		.loc 1 684 7 view .LVU980
 4114 00c8 1E48     		ldr	r0, .L292+40
 4115              	.LVL431:
 684:Core/Src/main.c ****       return;
 4116              		.loc 1 684 7 is_stmt 0 view .LVU981
 4117 00ca FFF7FEFF 		bl	UART2_Print
 4118              	.LVL432:
 685:Core/Src/main.c ****     }
 4119              		.loc 1 685 7 is_stmt 1 view .LVU982
 4120 00ce D5E7     		b	.L271
 4121              	.LVL433:
 4122              	.L290:
 688:Core/Src/main.c ****       return;
 4123              		.loc 1 688 7 view .LVU983
 4124 00d0 1D48     		ldr	r0, .L292+44
 4125              	.LVL434:
 688:Core/Src/main.c ****       return;
 4126              		.loc 1 688 7 is_stmt 0 view .LVU984
 4127 00d2 FFF7FEFF 		bl	UART2_Print
 4128              	.LVL435:
 689:Core/Src/main.c ****     }
 4129              		.loc 1 689 7 is_stmt 1 view .LVU985
 4130 00d6 D1E7     		b	.L271
 4131              	.LVL436:
 4132              	.L286:
 689:Core/Src/main.c ****     }
 4133              		.loc 1 689 7 is_stmt 0 view .LVU986
 4134              	.LBE54:
 4135              	.LBB55:
 697:Core/Src/main.c ****     if (id == 0) {
ARM GAS  /tmp/ccFTh0V1.s 			page 157


 4136              		.loc 1 697 5 is_stmt 1 view .LVU987
 697:Core/Src/main.c ****     if (id == 0) {
 4137              		.loc 1 697 14 is_stmt 0 view .LVU988
 4138 00d8 0198     		ldr	r0, [sp, #4]
 4139 00da FFF7FEFF 		bl	retrieve_id
 4140              	.LVL437:
 698:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4141              		.loc 1 698 5 is_stmt 1 view .LVU989
 698:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4142              		.loc 1 698 8 is_stmt 0 view .LVU990
 4143 00de 0028     		cmp	r0, #0
 4144 00e0 0BD0     		beq	.L291
 702:Core/Src/main.c ****     UART2_Print(rest);
 4145              		.loc 1 702 5 is_stmt 1 view .LVU991
 702:Core/Src/main.c ****     UART2_Print(rest);
 4146              		.loc 1 702 17 is_stmt 0 view .LVU992
 4147 00e2 144B     		ldr	r3, .L292+24
 4148 00e4 1860     		str	r0, [r3]
 703:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 4149              		.loc 1 703 5 is_stmt 1 view .LVU993
 4150 00e6 0198     		ldr	r0, [sp, #4]
 4151              	.LVL438:
 703:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 4152              		.loc 1 703 5 is_stmt 0 view .LVU994
 4153 00e8 FFF7FEFF 		bl	UART2_Print
 4154              	.LVL439:
 704:Core/Src/main.c ****     CAN_Send(0xFF);
 4155              		.loc 1 704 5 is_stmt 1 view .LVU995
 4156 00ec 1848     		ldr	r0, .L292+52
 4157 00ee FFF7FEFF 		bl	UART2_Print
 4158              	.LVL440:
 705:Core/Src/main.c ****   } else if (!*word) {
 4159              		.loc 1 705 5 view .LVU996
 4160 00f2 FF20     		movs	r0, #255
 4161 00f4 FFF7FEFF 		bl	CAN_Send
 4162              	.LVL441:
 4163              	.LBE55:
 4164 00f8 C0E7     		b	.L271
 4165              	.LVL442:
 4166              	.L291:
 4167              	.LBB56:
 699:Core/Src/main.c ****       return;
 4168              		.loc 1 699 7 view .LVU997
 4169 00fa 1248     		ldr	r0, .L292+40
 4170              	.LVL443:
 699:Core/Src/main.c ****       return;
 4171              		.loc 1 699 7 is_stmt 0 view .LVU998
 4172 00fc FFF7FEFF 		bl	UART2_Print
 4173              	.LVL444:
 700:Core/Src/main.c ****     }
 4174              		.loc 1 700 7 is_stmt 1 view .LVU999
 4175 0100 BCE7     		b	.L271
 4176              	.LVL445:
 4177              	.L282:
 700:Core/Src/main.c ****     }
 4178              		.loc 1 700 7 is_stmt 0 view .LVU1000
 4179              	.LBE56:
ARM GAS  /tmp/ccFTh0V1.s 			page 158


 710:Core/Src/main.c ****     UART2_Print("Unknown option for \"tc\": ");
 4180              		.loc 1 710 5 is_stmt 1 view .LVU1001
 710:Core/Src/main.c ****     UART2_Print("Unknown option for \"tc\": ");
 4181              		.loc 1 710 17 is_stmt 0 view .LVU1002
 4182 0102 094B     		ldr	r3, .L292+12
 4183 0104 0122     		movs	r2, #1
 4184 0106 1A60     		str	r2, [r3]
 711:Core/Src/main.c ****     UART2_Print(word);
 4185              		.loc 1 711 5 is_stmt 1 view .LVU1003
 4186 0108 1248     		ldr	r0, .L292+56
 4187 010a FFF7FEFF 		bl	UART2_Print
 4188              	.LVL446:
 712:Core/Src/main.c ****     UART2_Print("\r\n");
 4189              		.loc 1 712 5 view .LVU1004
 4190 010e 02A8     		add	r0, sp, #8
 4191 0110 FFF7FEFF 		bl	UART2_Print
 4192              	.LVL447:
 713:Core/Src/main.c ****   }
 4193              		.loc 1 713 5 view .LVU1005
 4194 0114 1048     		ldr	r0, .L292+60
 4195 0116 FFF7FEFF 		bl	UART2_Print
 4196              	.LVL448:
 4197 011a AFE7     		b	.L271
 4198              	.L293:
 4199              		.align	2
 4200              	.L292:
 4201 011c 00000000 		.word	.LC179
 4202 0120 28000000 		.word	.LC189
 4203 0124 00000000 		.word	.LC75
 4204 0128 00000000 		.word	cmd_invalid
 4205 012c 30000000 		.word	.LC195
 4206 0130 00000000 		.word	last_index
 4207 0134 00000000 		.word	next_can_id
 4208 0138 3C000000 		.word	.LC97
 4209 013c 00000000 		.word	CAN_Rx_Func
 4210 0140 00000000 		.word	CAN_Rx_TC
 4211 0144 04000000 		.word	.LC121
 4212 0148 04000000 		.word	.LC183
 4213 014c 00000000 		.word	CAN_Rx_TCStat
 4214 0150 90000000 		.word	.LC137
 4215 0154 4C000000 		.word	.LC197
 4216 0158 44000000 		.word	.LC29
 4217              		.cfi_endproc
 4218              	.LFE517:
 4220              		.section	.rodata.command_pt.str1.4,"aMS",%progbits,1
 4221              		.align	2
 4222              	.LC203:
 4223 0000 4E656564 		.ascii	"Need to specify individual PT.\015\012\000"
 4223      20746F20 
 4223      73706563 
 4223      69667920 
 4223      696E6469 
 4224 0021 000000   		.align	2
 4225              	.LC212:
 4226 0024 4F707469 		.ascii	"Option needed for \"pt\".\015\012\000"
 4226      6F6E206E 
 4226      65656465 
ARM GAS  /tmp/ccFTh0V1.s 			page 159


 4226      6420666F 
 4226      72202270 
 4227 003e 0000     		.align	2
 4228              	.LC214:
 4229 0040 556E6B6E 		.ascii	"Unknown option for \"pt\": \000"
 4229      6F776E20 
 4229      6F707469 
 4229      6F6E2066 
 4229      6F722022 
 4230              		.section	.text.command_pt,"ax",%progbits
 4231              		.align	1
 4232              		.global	command_pt
 4233              		.syntax unified
 4234              		.code	16
 4235              		.thumb_func
 4237              	command_pt:
 4238              	.LVL449:
 4239              	.LFB518:
 717:Core/Src/main.c ****   char word[32];
 4240              		.loc 1 717 29 view -0
 4241              		.cfi_startproc
 4242              		@ args = 0, pretend = 0, frame = 40
 4243              		@ frame_needed = 0, uses_anonymous_args = 0
 717:Core/Src/main.c ****   char word[32];
 4244              		.loc 1 717 29 is_stmt 0 view .LVU1007
 4245 0000 10B5     		push	{r4, lr}
 4246              	.LCFI48:
 4247              		.cfi_def_cfa_offset 8
 4248              		.cfi_offset 4, -8
 4249              		.cfi_offset 14, -4
 4250 0002 8AB0     		sub	sp, sp, #40
 4251              	.LCFI49:
 4252              		.cfi_def_cfa_offset 48
 4253 0004 0190     		str	r0, [sp, #4]
 718:Core/Src/main.c ****   next_word(word, &rest);
 4254              		.loc 1 718 3 is_stmt 1 view .LVU1008
 719:Core/Src/main.c ****   if (!strcmp(word, "get")) {
 4255              		.loc 1 719 3 view .LVU1009
 4256 0006 02AC     		add	r4, sp, #8
 4257 0008 01A9     		add	r1, sp, #4
 4258 000a 2000     		movs	r0, r4
 4259              	.LVL450:
 719:Core/Src/main.c ****   if (!strcmp(word, "get")) {
 4260              		.loc 1 719 3 is_stmt 0 view .LVU1010
 4261 000c FFF7FEFF 		bl	next_word
 4262              	.LVL451:
 720:Core/Src/main.c ****     int id = retrieve_id(rest);
 4263              		.loc 1 720 3 is_stmt 1 view .LVU1011
 720:Core/Src/main.c ****     int id = retrieve_id(rest);
 4264              		.loc 1 720 8 is_stmt 0 view .LVU1012
 4265 0010 2D49     		ldr	r1, .L309
 4266 0012 2000     		movs	r0, r4
 4267 0014 FFF7FEFF 		bl	strcmp
 4268              	.LVL452:
 720:Core/Src/main.c ****     int id = retrieve_id(rest);
 4269              		.loc 1 720 6 discriminator 1 view .LVU1013
 4270 0018 0028     		cmp	r0, #0
ARM GAS  /tmp/ccFTh0V1.s 			page 160


 4271 001a 11D0     		beq	.L304
 735:Core/Src/main.c ****     int id = retrieve_id(rest);
 4272              		.loc 1 735 10 is_stmt 1 view .LVU1014
 735:Core/Src/main.c ****     int id = retrieve_id(rest);
 4273              		.loc 1 735 15 is_stmt 0 view .LVU1015
 4274 001c 2B49     		ldr	r1, .L309+4
 4275 001e 02A8     		add	r0, sp, #8
 4276 0020 FFF7FEFF 		bl	strcmp
 4277              	.LVL453:
 735:Core/Src/main.c ****     int id = retrieve_id(rest);
 4278              		.loc 1 735 13 discriminator 1 view .LVU1016
 4279 0024 0028     		cmp	r0, #0
 4280 0026 2DD0     		beq	.L305
 745:Core/Src/main.c ****     cmd_invalid = 1;
 4281              		.loc 1 745 10 is_stmt 1 view .LVU1017
 745:Core/Src/main.c ****     cmd_invalid = 1;
 4282              		.loc 1 745 15 is_stmt 0 view .LVU1018
 4283 0028 02AB     		add	r3, sp, #8
 4284 002a 1B78     		ldrb	r3, [r3]
 745:Core/Src/main.c ****     cmd_invalid = 1;
 4285              		.loc 1 745 13 view .LVU1019
 4286 002c 002B     		cmp	r3, #0
 4287 002e 3ED1     		bne	.L302
 746:Core/Src/main.c ****     UART2_Print("Option needed for \"pt\".\r\n");
 4288              		.loc 1 746 5 is_stmt 1 view .LVU1020
 746:Core/Src/main.c ****     UART2_Print("Option needed for \"pt\".\r\n");
 4289              		.loc 1 746 17 is_stmt 0 view .LVU1021
 4290 0030 274B     		ldr	r3, .L309+8
 4291 0032 0122     		movs	r2, #1
 4292 0034 1A60     		str	r2, [r3]
 747:Core/Src/main.c ****   } else {
 4293              		.loc 1 747 5 is_stmt 1 view .LVU1022
 4294 0036 2748     		ldr	r0, .L309+12
 4295 0038 FFF7FEFF 		bl	UART2_Print
 4296              	.LVL454:
 4297              	.L294:
 755:Core/Src/main.c **** 
 4298              		.loc 1 755 1 is_stmt 0 view .LVU1023
 4299 003c 0AB0     		add	sp, sp, #40
 4300              		@ sp needed
 4301 003e 10BD     		pop	{r4, pc}
 4302              	.L304:
 4303              	.LBB57:
 721:Core/Src/main.c ****     if (id == 0) {
 4304              		.loc 1 721 5 is_stmt 1 view .LVU1024
 721:Core/Src/main.c ****     if (id == 0) {
 4305              		.loc 1 721 14 is_stmt 0 view .LVU1025
 4306 0040 0198     		ldr	r0, [sp, #4]
 4307 0042 FFF7FEFF 		bl	retrieve_id
 4308              	.LVL455:
 722:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4309              		.loc 1 722 5 is_stmt 1 view .LVU1026
 722:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4310              		.loc 1 722 8 is_stmt 0 view .LVU1027
 4311 0046 0028     		cmp	r0, #0
 4312 0048 14D0     		beq	.L306
 726:Core/Src/main.c ****       UART2_Print("Need to specify individual PT.\r\n");
ARM GAS  /tmp/ccFTh0V1.s 			page 161


 4313              		.loc 1 726 5 is_stmt 1 view .LVU1028
 726:Core/Src/main.c ****       UART2_Print("Need to specify individual PT.\r\n");
 4314              		.loc 1 726 24 is_stmt 0 view .LVU1029
 4315 004a 234B     		ldr	r3, .L309+16
 4316 004c 1B68     		ldr	r3, [r3]
 4317 004e 013B     		subs	r3, r3, #1
 726:Core/Src/main.c ****       UART2_Print("Need to specify individual PT.\r\n");
 4318              		.loc 1 726 8 view .LVU1030
 4319 0050 022B     		cmp	r3, #2
 4320 0052 13D8     		bhi	.L307
 730:Core/Src/main.c ****     UART2_Print(rest);
 4321              		.loc 1 730 5 is_stmt 1 view .LVU1031
 730:Core/Src/main.c ****     UART2_Print(rest);
 4322              		.loc 1 730 17 is_stmt 0 view .LVU1032
 4323 0054 214B     		ldr	r3, .L309+20
 4324 0056 1860     		str	r0, [r3]
 731:Core/Src/main.c ****     UART2_Print(": ");
 4325              		.loc 1 731 5 is_stmt 1 view .LVU1033
 4326 0058 0198     		ldr	r0, [sp, #4]
 4327              	.LVL456:
 731:Core/Src/main.c ****     UART2_Print(": ");
 4328              		.loc 1 731 5 is_stmt 0 view .LVU1034
 4329 005a FFF7FEFF 		bl	UART2_Print
 4330              	.LVL457:
 732:Core/Src/main.c ****     CAN_Rx_Func = CAN_Rx_PT;
 4331              		.loc 1 732 5 is_stmt 1 view .LVU1035
 4332 005e 2048     		ldr	r0, .L309+24
 4333 0060 FFF7FEFF 		bl	UART2_Print
 4334              	.LVL458:
 733:Core/Src/main.c ****     CAN_Send(last_index);
 4335              		.loc 1 733 5 view .LVU1036
 733:Core/Src/main.c ****     CAN_Send(last_index);
 4336              		.loc 1 733 17 is_stmt 0 view .LVU1037
 4337 0064 1F4B     		ldr	r3, .L309+28
 4338 0066 204A     		ldr	r2, .L309+32
 4339 0068 1A60     		str	r2, [r3]
 734:Core/Src/main.c ****   } else if (!strcmp(word, "reset")) {
 4340              		.loc 1 734 5 is_stmt 1 view .LVU1038
 4341 006a 1B4B     		ldr	r3, .L309+16
 4342 006c 1878     		ldrb	r0, [r3]
 4343 006e FFF7FEFF 		bl	CAN_Send
 4344              	.LVL459:
 4345              	.LBE57:
 4346 0072 E3E7     		b	.L294
 4347              	.LVL460:
 4348              	.L306:
 4349              	.LBB58:
 723:Core/Src/main.c ****       return;
 4350              		.loc 1 723 7 view .LVU1039
 4351 0074 1D48     		ldr	r0, .L309+36
 4352              	.LVL461:
 723:Core/Src/main.c ****       return;
 4353              		.loc 1 723 7 is_stmt 0 view .LVU1040
 4354 0076 FFF7FEFF 		bl	UART2_Print
 4355              	.LVL462:
 724:Core/Src/main.c ****     }
 4356              		.loc 1 724 7 is_stmt 1 view .LVU1041
ARM GAS  /tmp/ccFTh0V1.s 			page 162


 4357 007a DFE7     		b	.L294
 4358              	.LVL463:
 4359              	.L307:
 727:Core/Src/main.c ****       return;
 4360              		.loc 1 727 7 view .LVU1042
 4361 007c 1C48     		ldr	r0, .L309+40
 4362              	.LVL464:
 727:Core/Src/main.c ****       return;
 4363              		.loc 1 727 7 is_stmt 0 view .LVU1043
 4364 007e FFF7FEFF 		bl	UART2_Print
 4365              	.LVL465:
 728:Core/Src/main.c ****     }
 4366              		.loc 1 728 7 is_stmt 1 view .LVU1044
 4367 0082 DBE7     		b	.L294
 4368              	.LVL466:
 4369              	.L305:
 728:Core/Src/main.c ****     }
 4370              		.loc 1 728 7 is_stmt 0 view .LVU1045
 4371              	.LBE58:
 4372              	.LBB59:
 736:Core/Src/main.c ****     if (id == 0) {
 4373              		.loc 1 736 5 is_stmt 1 view .LVU1046
 736:Core/Src/main.c ****     if (id == 0) {
 4374              		.loc 1 736 14 is_stmt 0 view .LVU1047
 4375 0084 0198     		ldr	r0, [sp, #4]
 4376 0086 FFF7FEFF 		bl	retrieve_id
 4377              	.LVL467:
 737:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4378              		.loc 1 737 5 is_stmt 1 view .LVU1048
 737:Core/Src/main.c ****       UART2_Print("Invalid ID or device name.\r\n");
 4379              		.loc 1 737 8 is_stmt 0 view .LVU1049
 4380 008a 0028     		cmp	r0, #0
 4381 008c 0BD0     		beq	.L308
 741:Core/Src/main.c ****     UART2_Print(rest);
 4382              		.loc 1 741 5 is_stmt 1 view .LVU1050
 741:Core/Src/main.c ****     UART2_Print(rest);
 4383              		.loc 1 741 17 is_stmt 0 view .LVU1051
 4384 008e 134B     		ldr	r3, .L309+20
 4385 0090 1860     		str	r0, [r3]
 742:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 4386              		.loc 1 742 5 is_stmt 1 view .LVU1052
 4387 0092 0198     		ldr	r0, [sp, #4]
 4388              	.LVL468:
 742:Core/Src/main.c ****     UART2_Print(": Reset board.\r\n");
 4389              		.loc 1 742 5 is_stmt 0 view .LVU1053
 4390 0094 FFF7FEFF 		bl	UART2_Print
 4391              	.LVL469:
 743:Core/Src/main.c ****     CAN_Send(0xFF);
 4392              		.loc 1 743 5 is_stmt 1 view .LVU1054
 4393 0098 1648     		ldr	r0, .L309+44
 4394 009a FFF7FEFF 		bl	UART2_Print
 4395              	.LVL470:
 744:Core/Src/main.c ****   } else if (!*word) {
 4396              		.loc 1 744 5 view .LVU1055
 4397 009e FF20     		movs	r0, #255
 4398 00a0 FFF7FEFF 		bl	CAN_Send
 4399              	.LVL471:
ARM GAS  /tmp/ccFTh0V1.s 			page 163


 4400              	.LBE59:
 4401 00a4 CAE7     		b	.L294
 4402              	.LVL472:
 4403              	.L308:
 4404              	.LBB60:
 738:Core/Src/main.c ****       return;
 4405              		.loc 1 738 7 view .LVU1056
 4406 00a6 1148     		ldr	r0, .L309+36
 4407              	.LVL473:
 738:Core/Src/main.c ****       return;
 4408              		.loc 1 738 7 is_stmt 0 view .LVU1057
 4409 00a8 FFF7FEFF 		bl	UART2_Print
 4410              	.LVL474:
 739:Core/Src/main.c ****     }
 4411              		.loc 1 739 7 is_stmt 1 view .LVU1058
 4412 00ac C6E7     		b	.L294
 4413              	.LVL475:
 4414              	.L302:
 739:Core/Src/main.c ****     }
 4415              		.loc 1 739 7 is_stmt 0 view .LVU1059
 4416              	.LBE60:
 749:Core/Src/main.c ****     UART2_Print("Unknown option for \"pt\": ");
 4417              		.loc 1 749 5 is_stmt 1 view .LVU1060
 749:Core/Src/main.c ****     UART2_Print("Unknown option for \"pt\": ");
 4418              		.loc 1 749 17 is_stmt 0 view .LVU1061
 4419 00ae 084B     		ldr	r3, .L309+8
 4420 00b0 0122     		movs	r2, #1
 4421 00b2 1A60     		str	r2, [r3]
 750:Core/Src/main.c ****     UART2_Print(word);
 4422              		.loc 1 750 5 is_stmt 1 view .LVU1062
 4423 00b4 1048     		ldr	r0, .L309+48
 4424 00b6 FFF7FEFF 		bl	UART2_Print
 4425              	.LVL476:
 751:Core/Src/main.c ****     UART2_Print("\r\n");
 4426              		.loc 1 751 5 view .LVU1063
 4427 00ba 02A8     		add	r0, sp, #8
 4428 00bc FFF7FEFF 		bl	UART2_Print
 4429              	.LVL477:
 752:Core/Src/main.c ****   }
 4430              		.loc 1 752 5 view .LVU1064
 4431 00c0 0E48     		ldr	r0, .L309+52
 4432 00c2 FFF7FEFF 		bl	UART2_Print
 4433              	.LVL478:
 4434 00c6 B9E7     		b	.L294
 4435              	.L310:
 4436              		.align	2
 4437              	.L309:
 4438 00c8 00000000 		.word	.LC179
 4439 00cc 00000000 		.word	.LC75
 4440 00d0 00000000 		.word	cmd_invalid
 4441 00d4 24000000 		.word	.LC212
 4442 00d8 00000000 		.word	last_index
 4443 00dc 00000000 		.word	next_can_id
 4444 00e0 3C000000 		.word	.LC97
 4445 00e4 00000000 		.word	CAN_Rx_Func
 4446 00e8 00000000 		.word	CAN_Rx_PT
 4447 00ec 04000000 		.word	.LC121
ARM GAS  /tmp/ccFTh0V1.s 			page 164


 4448 00f0 00000000 		.word	.LC203
 4449 00f4 90000000 		.word	.LC137
 4450 00f8 40000000 		.word	.LC214
 4451 00fc 44000000 		.word	.LC29
 4452              		.cfi_endproc
 4453              	.LFE518:
 4455              		.section	.rodata.list_all_files.str1.4,"aMS",%progbits,1
 4456              		.align	2
 4457              	.LC217:
 4458 0000 47694200 		.ascii	"GiB\000"
 4459              		.align	2
 4460              	.LC219:
 4461 0004 4D694200 		.ascii	"MiB\000"
 4462              		.align	2
 4463              	.LC221:
 4464 0008 4B694200 		.ascii	"KiB\000"
 4465              		.align	2
 4466              	.LC223:
 4467 000c 4200     		.ascii	"B\000"
 4468 000e 0000     		.align	2
 4469              	.LC226:
 4470 0010 556E6162 		.ascii	"Unable to open directory.\015\012\000"
 4470      6C652074 
 4470      6F206F70 
 4470      656E2064 
 4470      69726563 
 4471              		.align	2
 4472              	.LC228:
 4473 002c 46696C65 		.ascii	"Files on SD card:\015\012\000"
 4473      73206F6E 
 4473      20534420 
 4473      63617264 
 4473      3A0D0A00 
 4474              		.align	2
 4475              	.LC230:
 4476 0040 252D3138 		.ascii	"%-18s %lu %s\015\012\000"
 4476      7320256C 
 4476      75202573 
 4476      0D0A00
 4477              		.section	.text.list_all_files,"ax",%progbits
 4478              		.align	1
 4479              		.global	list_all_files
 4480              		.syntax unified
 4481              		.code	16
 4482              		.thumb_func
 4484              	list_all_files:
 4485              	.LFB520:
 787:Core/Src/main.c ****   FRESULT fres;
 4486              		.loc 1 787 23 view -0
 4487              		.cfi_startproc
 4488              		@ args = 0, pretend = 0, frame = 328
 4489              		@ frame_needed = 0, uses_anonymous_args = 0
 4490 0000 10B5     		push	{r4, lr}
 4491              	.LCFI50:
 4492              		.cfi_def_cfa_offset 8
 4493              		.cfi_offset 4, -8
 4494              		.cfi_offset 14, -4
ARM GAS  /tmp/ccFTh0V1.s 			page 165


 4495 0002 D4B0     		sub	sp, sp, #336
 4496              	.LCFI51:
 4497              		.cfi_def_cfa_offset 344
 788:Core/Src/main.c ****   DIR dir;
 4498              		.loc 1 788 3 view .LVU1066
 789:Core/Src/main.c ****   FILINFO filinfo;
 4499              		.loc 1 789 3 view .LVU1067
 790:Core/Src/main.c ****   fres = f_opendir(&dir, "/");
 4500              		.loc 1 790 3 view .LVU1068
 791:Core/Src/main.c ****   char buffer[256];
 4501              		.loc 1 791 3 view .LVU1069
 791:Core/Src/main.c ****   char buffer[256];
 4502              		.loc 1 791 10 is_stmt 0 view .LVU1070
 4503 0004 1F49     		ldr	r1, .L321
 4504 0006 48A8     		add	r0, sp, #288
 4505 0008 FFF7FEFF 		bl	f_opendir
 4506              	.LVL479:
 792:Core/Src/main.c ****   if (fres != FR_OK) {
 4507              		.loc 1 792 3 is_stmt 1 view .LVU1071
 793:Core/Src/main.c ****     UART2_Print("Unable to open directory.\r\n");
 4508              		.loc 1 793 3 view .LVU1072
 793:Core/Src/main.c ****     UART2_Print("Unable to open directory.\r\n");
 4509              		.loc 1 793 6 is_stmt 0 view .LVU1073
 4510 000c 0028     		cmp	r0, #0
 4511 000e 03D1     		bne	.L320
 797:Core/Src/main.c ****   while (1) {
 4512              		.loc 1 797 3 is_stmt 1 view .LVU1074
 4513 0010 1D48     		ldr	r0, .L321+4
 4514              	.LVL480:
 797:Core/Src/main.c ****   while (1) {
 4515              		.loc 1 797 3 is_stmt 0 view .LVU1075
 4516 0012 FFF7FEFF 		bl	UART2_Print
 4517              	.LVL481:
 4518 0016 15E0     		b	.L318
 4519              	.LVL482:
 4520              	.L320:
 794:Core/Src/main.c ****     return;
 4521              		.loc 1 794 5 is_stmt 1 view .LVU1076
 4522 0018 1C48     		ldr	r0, .L321+8
 4523              	.LVL483:
 794:Core/Src/main.c ****     return;
 4524              		.loc 1 794 5 is_stmt 0 view .LVU1077
 4525 001a FFF7FEFF 		bl	UART2_Print
 4526              	.LVL484:
 795:Core/Src/main.c ****   }
 4527              		.loc 1 795 5 is_stmt 1 view .LVU1078
 4528 001e 2FE0     		b	.L311
 4529              	.LVL485:
 4530              	.L315:
 4531              	.LBB61:
 806:Core/Src/main.c ****       prefix = "MiB";
 4532              		.loc 1 806 12 view .LVU1079
 806:Core/Src/main.c ****       prefix = "MiB";
 4533              		.loc 1 806 15 is_stmt 0 view .LVU1080
 4534 0020 A022     		movs	r2, #160
 4535 0022 1204     		lsls	r2, r2, #16
 4536 0024 9342     		cmp	r3, r2
ARM GAS  /tmp/ccFTh0V1.s 			page 166


 4537 0026 1FD9     		bls	.L317
 807:Core/Src/main.c ****       size >>= 20;
 4538              		.loc 1 807 7 is_stmt 1 view .LVU1081
 4539              	.LVL486:
 808:Core/Src/main.c ****     } else if (size > 10*1024) {
 4540              		.loc 1 808 7 view .LVU1082
 808:Core/Src/main.c ****     } else if (size > 10*1024) {
 4541              		.loc 1 808 12 is_stmt 0 view .LVU1083
 4542 0028 1B0D     		lsrs	r3, r3, #20
 4543              	.LVL487:
 807:Core/Src/main.c ****       size >>= 20;
 4544              		.loc 1 807 14 view .LVU1084
 4545 002a 194A     		ldr	r2, .L321+12
 4546              	.LVL488:
 4547              	.L316:
 815:Core/Src/main.c ****     UART2_Print(buffer);
 4548              		.loc 1 815 5 is_stmt 1 view .LVU1085
 4549 002c 1949     		ldr	r1, .L321+16
 4550 002e 02AC     		add	r4, sp, #8
 4551 0030 0092     		str	r2, [sp]
 4552 0032 1222     		movs	r2, #18
 4553              	.LVL489:
 815:Core/Src/main.c ****     UART2_Print(buffer);
 4554              		.loc 1 815 5 is_stmt 0 view .LVU1086
 4555 0034 FF32     		adds	r2, r2, #255
 4556 0036 6A44     		add	r2, r2, sp
 4557 0038 2000     		movs	r0, r4
 4558              	.LVL490:
 815:Core/Src/main.c ****     UART2_Print(buffer);
 4559              		.loc 1 815 5 view .LVU1087
 4560 003a FFF7FEFF 		bl	sprintf
 4561              	.LVL491:
 816:Core/Src/main.c ****   }
 4562              		.loc 1 816 5 is_stmt 1 view .LVU1088
 4563 003e 2000     		movs	r0, r4
 4564 0040 FFF7FEFF 		bl	UART2_Print
 4565              	.LVL492:
 4566              	.LBE61:
 798:Core/Src/main.c ****     fres = f_readdir(&dir, &filinfo);
 4567              		.loc 1 798 9 view .LVU1089
 4568              	.L318:
 798:Core/Src/main.c ****     fres = f_readdir(&dir, &filinfo);
 4569              		.loc 1 798 3 view .LVU1090
 4570              	.LBB62:
 799:Core/Src/main.c ****     if (fres != FR_OK || filinfo.fname[0] == 0) break;
 4571              		.loc 1 799 5 view .LVU1091
 799:Core/Src/main.c ****     if (fres != FR_OK || filinfo.fname[0] == 0) break;
 4572              		.loc 1 799 12 is_stmt 0 view .LVU1092
 4573 0044 42A9     		add	r1, sp, #264
 4574 0046 48A8     		add	r0, sp, #288
 4575 0048 FFF7FEFF 		bl	f_readdir
 4576              	.LVL493:
 800:Core/Src/main.c ****     unsigned long size = filinfo.fsize;
 4577              		.loc 1 800 5 is_stmt 1 view .LVU1093
 800:Core/Src/main.c ****     unsigned long size = filinfo.fsize;
 4578              		.loc 1 800 8 is_stmt 0 view .LVU1094
 4579 004c 0028     		cmp	r0, #0
ARM GAS  /tmp/ccFTh0V1.s 			page 167


 4580 004e 14D1     		bne	.L314
 800:Core/Src/main.c ****     unsigned long size = filinfo.fsize;
 4581              		.loc 1 800 39 discriminator 1 view .LVU1095
 4582 0050 42AB     		add	r3, sp, #264
 4583 0052 5B7A     		ldrb	r3, [r3, #9]
 800:Core/Src/main.c ****     unsigned long size = filinfo.fsize;
 4584              		.loc 1 800 23 discriminator 1 view .LVU1096
 4585 0054 002B     		cmp	r3, #0
 4586 0056 10D0     		beq	.L314
 801:Core/Src/main.c ****     const char *prefix;
 4587              		.loc 1 801 5 is_stmt 1 view .LVU1097
 801:Core/Src/main.c ****     const char *prefix;
 4588              		.loc 1 801 19 is_stmt 0 view .LVU1098
 4589 0058 429B     		ldr	r3, [sp, #264]
 4590              	.LVL494:
 802:Core/Src/main.c ****     if (size > 10*1073741824) {
 4591              		.loc 1 802 5 is_stmt 1 view .LVU1099
 803:Core/Src/main.c ****       prefix = "GiB";
 4592              		.loc 1 803 5 view .LVU1100
 803:Core/Src/main.c ****       prefix = "GiB";
 4593              		.loc 1 803 8 is_stmt 0 view .LVU1101
 4594 005a 8022     		movs	r2, #128
 4595 005c 1206     		lsls	r2, r2, #24
 4596 005e 9342     		cmp	r3, r2
 4597 0060 DED9     		bls	.L315
 804:Core/Src/main.c ****       size >>= 30;
 4598              		.loc 1 804 7 is_stmt 1 view .LVU1102
 4599              	.LVL495:
 805:Core/Src/main.c ****     } else if (size > 10*1048576) {
 4600              		.loc 1 805 7 view .LVU1103
 805:Core/Src/main.c ****     } else if (size > 10*1048576) {
 4601              		.loc 1 805 12 is_stmt 0 view .LVU1104
 4602 0062 9B0F     		lsrs	r3, r3, #30
 4603              	.LVL496:
 804:Core/Src/main.c ****       size >>= 30;
 4604              		.loc 1 804 14 view .LVU1105
 4605 0064 0C4A     		ldr	r2, .L321+20
 4606 0066 E1E7     		b	.L316
 4607              	.LVL497:
 4608              	.L317:
 809:Core/Src/main.c ****       prefix = "KiB";
 4609              		.loc 1 809 12 is_stmt 1 view .LVU1106
 809:Core/Src/main.c ****       prefix = "KiB";
 4610              		.loc 1 809 15 is_stmt 0 view .LVU1107
 4611 0068 A022     		movs	r2, #160
 4612 006a 9201     		lsls	r2, r2, #6
 4613 006c 9342     		cmp	r3, r2
 4614 006e 02D9     		bls	.L319
 810:Core/Src/main.c ****       size >>= 10;
 4615              		.loc 1 810 7 is_stmt 1 view .LVU1108
 4616              	.LVL498:
 811:Core/Src/main.c ****     } else {
 4617              		.loc 1 811 7 view .LVU1109
 811:Core/Src/main.c ****     } else {
 4618              		.loc 1 811 12 is_stmt 0 view .LVU1110
 4619 0070 9B0A     		lsrs	r3, r3, #10
 4620              	.LVL499:
ARM GAS  /tmp/ccFTh0V1.s 			page 168


 810:Core/Src/main.c ****       size >>= 10;
 4621              		.loc 1 810 14 view .LVU1111
 4622 0072 0A4A     		ldr	r2, .L321+24
 4623 0074 DAE7     		b	.L316
 4624              	.LVL500:
 4625              	.L319:
 813:Core/Src/main.c ****     }
 4626              		.loc 1 813 14 view .LVU1112
 4627 0076 0A4A     		ldr	r2, .L321+28
 4628 0078 D8E7     		b	.L316
 4629              	.LVL501:
 4630              	.L314:
 813:Core/Src/main.c ****     }
 4631              		.loc 1 813 14 view .LVU1113
 4632              	.LBE62:
 818:Core/Src/main.c **** }
 4633              		.loc 1 818 3 is_stmt 1 view .LVU1114
 4634 007a 48A8     		add	r0, sp, #288
 4635              	.LVL502:
 818:Core/Src/main.c **** }
 4636              		.loc 1 818 3 is_stmt 0 view .LVU1115
 4637 007c FFF7FEFF 		bl	f_closedir
 4638              	.LVL503:
 4639              	.L311:
 819:Core/Src/main.c **** void process_command(char *buf);
 4640              		.loc 1 819 1 view .LVU1116
 4641 0080 54B0     		add	sp, sp, #336
 4642              		@ sp needed
 4643 0082 10BD     		pop	{r4, pc}
 4644              	.L322:
 4645              		.align	2
 4646              	.L321:
 4647 0084 18000000 		.word	.LC55
 4648 0088 2C000000 		.word	.LC228
 4649 008c 10000000 		.word	.LC226
 4650 0090 04000000 		.word	.LC219
 4651 0094 40000000 		.word	.LC230
 4652 0098 00000000 		.word	.LC217
 4653 009c 08000000 		.word	.LC221
 4654 00a0 0C000000 		.word	.LC223
 4655              		.cfi_endproc
 4656              	.LFE520:
 4658              		.section	.rodata.command_msg.str1.4,"aMS",%progbits,1
 4659              		.align	2
 4660              	.LC232:
 4661 0000 6563686F 		.ascii	"echo\000"
 4661      00
 4662 0005 000000   		.align	2
 4663              	.LC236:
 4664 0008 4F707469 		.ascii	"Option needed for \"msg\".\015\012\000"
 4664      6F6E206E 
 4664      65656465 
 4664      6420666F 
 4664      7220226D 
 4665 0023 00       		.align	2
 4666              	.LC238:
 4667 0024 556E6B6E 		.ascii	"Unknown option for \"msg\": \000"
ARM GAS  /tmp/ccFTh0V1.s 			page 169


 4667      6F776E20 
 4667      6F707469 
 4667      6F6E2066 
 4667      6F722022 
 4668              		.section	.text.command_msg,"ax",%progbits
 4669              		.align	1
 4670              		.global	command_msg
 4671              		.syntax unified
 4672              		.code	16
 4673              		.thumb_func
 4675              	command_msg:
 4676              	.LVL504:
 4677              	.LFB522:
 933:Core/Src/main.c ****   char word[32];
 4678              		.loc 1 933 30 is_stmt 1 view -0
 4679              		.cfi_startproc
 4680              		@ args = 0, pretend = 0, frame = 40
 4681              		@ frame_needed = 0, uses_anonymous_args = 0
 933:Core/Src/main.c ****   char word[32];
 4682              		.loc 1 933 30 is_stmt 0 view .LVU1118
 4683 0000 10B5     		push	{r4, lr}
 4684              	.LCFI52:
 4685              		.cfi_def_cfa_offset 8
 4686              		.cfi_offset 4, -8
 4687              		.cfi_offset 14, -4
 4688 0002 8AB0     		sub	sp, sp, #40
 4689              	.LCFI53:
 4690              		.cfi_def_cfa_offset 48
 4691 0004 0190     		str	r0, [sp, #4]
 934:Core/Src/main.c ****   next_word(word, &rest);
 4692              		.loc 1 934 3 is_stmt 1 view .LVU1119
 935:Core/Src/main.c ****   if (!strcmp(word, "echo")) {
 4693              		.loc 1 935 3 view .LVU1120
 4694 0006 02AC     		add	r4, sp, #8
 4695 0008 01A9     		add	r1, sp, #4
 4696 000a 2000     		movs	r0, r4
 4697              	.LVL505:
 935:Core/Src/main.c ****   if (!strcmp(word, "echo")) {
 4698              		.loc 1 935 3 is_stmt 0 view .LVU1121
 4699 000c FFF7FEFF 		bl	next_word
 4700              	.LVL506:
 936:Core/Src/main.c ****     UART2_Print(rest);
 4701              		.loc 1 936 3 is_stmt 1 view .LVU1122
 936:Core/Src/main.c ****     UART2_Print(rest);
 4702              		.loc 1 936 8 is_stmt 0 view .LVU1123
 4703 0010 1249     		ldr	r1, .L328
 4704 0012 2000     		movs	r0, r4
 4705 0014 FFF7FEFF 		bl	strcmp
 4706              	.LVL507:
 936:Core/Src/main.c ****     UART2_Print(rest);
 4707              		.loc 1 936 6 discriminator 1 view .LVU1124
 4708 0018 0028     		cmp	r0, #0
 4709 001a 0BD0     		beq	.L327
 939:Core/Src/main.c ****     cmd_invalid = 1;
 4710              		.loc 1 939 10 is_stmt 1 view .LVU1125
 939:Core/Src/main.c ****     cmd_invalid = 1;
 4711              		.loc 1 939 15 is_stmt 0 view .LVU1126
ARM GAS  /tmp/ccFTh0V1.s 			page 170


 4712 001c 02AB     		add	r3, sp, #8
 4713 001e 1B78     		ldrb	r3, [r3]
 939:Core/Src/main.c ****     cmd_invalid = 1;
 4714              		.loc 1 939 13 view .LVU1127
 4715 0020 002B     		cmp	r3, #0
 4716 0022 0ED1     		bne	.L326
 940:Core/Src/main.c ****     UART2_Print("Option needed for \"msg\".\r\n");
 4717              		.loc 1 940 5 is_stmt 1 view .LVU1128
 940:Core/Src/main.c ****     UART2_Print("Option needed for \"msg\".\r\n");
 4718              		.loc 1 940 17 is_stmt 0 view .LVU1129
 4719 0024 0E4B     		ldr	r3, .L328+4
 4720 0026 0122     		movs	r2, #1
 4721 0028 1A60     		str	r2, [r3]
 941:Core/Src/main.c ****   } else {
 4722              		.loc 1 941 5 is_stmt 1 view .LVU1130
 4723 002a 0E48     		ldr	r0, .L328+8
 4724 002c FFF7FEFF 		bl	UART2_Print
 4725              	.LVL508:
 4726              	.L323:
 948:Core/Src/main.c **** struct TimeEntry {
 4727              		.loc 1 948 1 is_stmt 0 view .LVU1131
 4728 0030 0AB0     		add	sp, sp, #40
 4729              		@ sp needed
 4730 0032 10BD     		pop	{r4, pc}
 4731              	.L327:
 937:Core/Src/main.c ****     UART2_Print("\r\n");
 4732              		.loc 1 937 5 is_stmt 1 view .LVU1132
 4733 0034 0198     		ldr	r0, [sp, #4]
 4734 0036 FFF7FEFF 		bl	UART2_Print
 4735              	.LVL509:
 938:Core/Src/main.c ****   } else if (!*word) {
 4736              		.loc 1 938 5 view .LVU1133
 4737 003a 0B48     		ldr	r0, .L328+12
 4738 003c FFF7FEFF 		bl	UART2_Print
 4739              	.LVL510:
 4740 0040 F6E7     		b	.L323
 4741              	.L326:
 943:Core/Src/main.c ****     UART2_Print("Unknown option for \"msg\": ");
 4742              		.loc 1 943 5 view .LVU1134
 943:Core/Src/main.c ****     UART2_Print("Unknown option for \"msg\": ");
 4743              		.loc 1 943 17 is_stmt 0 view .LVU1135
 4744 0042 074B     		ldr	r3, .L328+4
 4745 0044 0122     		movs	r2, #1
 4746 0046 1A60     		str	r2, [r3]
 944:Core/Src/main.c ****     UART2_Print(word);
 4747              		.loc 1 944 5 is_stmt 1 view .LVU1136
 4748 0048 0848     		ldr	r0, .L328+16
 4749 004a FFF7FEFF 		bl	UART2_Print
 4750              	.LVL511:
 945:Core/Src/main.c ****     UART2_Print("\r\n");
 4751              		.loc 1 945 5 view .LVU1137
 4752 004e 02A8     		add	r0, sp, #8
 4753 0050 FFF7FEFF 		bl	UART2_Print
 4754              	.LVL512:
 946:Core/Src/main.c ****   }
 4755              		.loc 1 946 5 view .LVU1138
 4756 0054 0448     		ldr	r0, .L328+12
ARM GAS  /tmp/ccFTh0V1.s 			page 171


 4757 0056 FFF7FEFF 		bl	UART2_Print
 4758              	.LVL513:
 948:Core/Src/main.c **** struct TimeEntry {
 4759              		.loc 1 948 1 is_stmt 0 view .LVU1139
 4760 005a E9E7     		b	.L323
 4761              	.L329:
 4762              		.align	2
 4763              	.L328:
 4764 005c 00000000 		.word	.LC232
 4765 0060 00000000 		.word	cmd_invalid
 4766 0064 08000000 		.word	.LC236
 4767 0068 44000000 		.word	.LC29
 4768 006c 24000000 		.word	.LC238
 4769              		.cfi_endproc
 4770              	.LFE522:
 4772              		.section	.text.add_time_entry,"ax",%progbits
 4773              		.align	1
 4774              		.global	add_time_entry
 4775              		.syntax unified
 4776              		.code	16
 4777              		.thumb_func
 4779              	add_time_entry:
 4780              	.LVL514:
 4781              	.LFB523:
 958:Core/Src/main.c ****   TimeEntry **t = &root;
 4782              		.loc 1 958 57 is_stmt 1 view -0
 4783              		.cfi_startproc
 4784              		@ args = 0, pretend = 0, frame = 0
 4785              		@ frame_needed = 0, uses_anonymous_args = 0
 958:Core/Src/main.c ****   TimeEntry **t = &root;
 4786              		.loc 1 958 57 is_stmt 0 view .LVU1141
 4787 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 4788              	.LCFI54:
 4789              		.cfi_def_cfa_offset 24
 4790              		.cfi_offset 3, -24
 4791              		.cfi_offset 4, -20
 4792              		.cfi_offset 5, -16
 4793              		.cfi_offset 6, -12
 4794              		.cfi_offset 7, -8
 4795              		.cfi_offset 14, -4
 4796 0002 0700     		movs	r7, r0
 4797 0004 0E00     		movs	r6, r1
 4798 0006 1500     		movs	r5, r2
 959:Core/Src/main.c ****   while (*t != NULL) {
 4799              		.loc 1 959 3 is_stmt 1 view .LVU1142
 4800              	.LVL515:
 960:Core/Src/main.c ****     t = &((*t)->next);
 4801              		.loc 1 960 3 view .LVU1143
 959:Core/Src/main.c ****   while (*t != NULL) {
 4802              		.loc 1 959 15 is_stmt 0 view .LVU1144
 4803 0008 0E4C     		ldr	r4, .L333
 4804 000a 2368     		ldr	r3, [r4]
 960:Core/Src/main.c ****     t = &((*t)->next);
 4805              		.loc 1 960 9 view .LVU1145
 4806 000c 03E0     		b	.L331
 4807              	.LVL516:
 4808              	.L332:
ARM GAS  /tmp/ccFTh0V1.s 			page 172


 961:Core/Src/main.c ****   }
 4809              		.loc 1 961 5 is_stmt 1 view .LVU1146
 961:Core/Src/main.c ****   }
 4810              		.loc 1 961 12 is_stmt 0 view .LVU1147
 4811 000e 2468     		ldr	r4, [r4]
 4812              	.LVL517:
 961:Core/Src/main.c ****   }
 4813              		.loc 1 961 7 view .LVU1148
 4814 0010 4934     		adds	r4, r4, #73
 4815 0012 FF34     		adds	r4, r4, #255
 4816              	.LVL518:
 961:Core/Src/main.c ****   }
 4817              		.loc 1 961 7 view .LVU1149
 4818 0014 2368     		ldr	r3, [r4]
 4819              	.LVL519:
 4820              	.L331:
 960:Core/Src/main.c ****     t = &((*t)->next);
 4821              		.loc 1 960 13 is_stmt 1 view .LVU1150
 4822 0016 002B     		cmp	r3, #0
 4823 0018 F9D1     		bne	.L332
 963:Core/Src/main.c ****   strcpy((*t)->cmdbuf, cmd);
 4824              		.loc 1 963 3 view .LVU1151
 963:Core/Src/main.c ****   strcpy((*t)->cmdbuf, cmd);
 4825              		.loc 1 963 8 is_stmt 0 view .LVU1152
 4826 001a A620     		movs	r0, #166
 4827              	.LVL520:
 963:Core/Src/main.c ****   strcpy((*t)->cmdbuf, cmd);
 4828              		.loc 1 963 8 view .LVU1153
 4829 001c 4000     		lsls	r0, r0, #1
 4830 001e FFF7FEFF 		bl	malloc
 4831              	.LVL521:
 963:Core/Src/main.c ****   strcpy((*t)->cmdbuf, cmd);
 4832              		.loc 1 963 6 discriminator 1 view .LVU1154
 4833 0022 2060     		str	r0, [r4]
 964:Core/Src/main.c ****   (*t)->reload = reload;
 4834              		.loc 1 964 3 is_stmt 1 view .LVU1155
 4835 0024 3900     		movs	r1, r7
 4836 0026 FFF7FEFF 		bl	strcpy
 4837              	.LVL522:
 965:Core/Src/main.c ****   (*t)->timeout = timeout;
 4838              		.loc 1 965 3 view .LVU1156
 965:Core/Src/main.c ****   (*t)->timeout = timeout;
 4839              		.loc 1 965 4 is_stmt 0 view .LVU1157
 4840 002a 2268     		ldr	r2, [r4]
 965:Core/Src/main.c ****   (*t)->timeout = timeout;
 4841              		.loc 1 965 16 view .LVU1158
 4842 002c A023     		movs	r3, #160
 4843 002e 5B00     		lsls	r3, r3, #1
 4844 0030 D650     		str	r6, [r2, r3]
 966:Core/Src/main.c ****   (*t)->next = NULL;
 4845              		.loc 1 966 3 is_stmt 1 view .LVU1159
 966:Core/Src/main.c ****   (*t)->next = NULL;
 4846              		.loc 1 966 4 is_stmt 0 view .LVU1160
 4847 0032 2268     		ldr	r2, [r4]
 966:Core/Src/main.c ****   (*t)->next = NULL;
 4848              		.loc 1 966 17 view .LVU1161
 4849 0034 0433     		adds	r3, r3, #4
ARM GAS  /tmp/ccFTh0V1.s 			page 173


 4850 0036 D550     		str	r5, [r2, r3]
 967:Core/Src/main.c **** }
 4851              		.loc 1 967 3 is_stmt 1 view .LVU1162
 967:Core/Src/main.c **** }
 4852              		.loc 1 967 4 is_stmt 0 view .LVU1163
 4853 0038 2268     		ldr	r2, [r4]
 967:Core/Src/main.c **** }
 4854              		.loc 1 967 14 view .LVU1164
 4855 003a 0433     		adds	r3, r3, #4
 4856 003c 0021     		movs	r1, #0
 4857 003e D150     		str	r1, [r2, r3]
 968:Core/Src/main.c **** 
 4858              		.loc 1 968 1 view .LVU1165
 4859              		@ sp needed
 4860              	.LVL523:
 4861              	.LVL524:
 4862              	.LVL525:
 4863              	.LVL526:
 968:Core/Src/main.c **** 
 4864              		.loc 1 968 1 view .LVU1166
 4865 0040 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 4866              	.L334:
 4867 0042 C046     		.align	2
 4868              	.L333:
 4869 0044 00000000 		.word	root
 4870              		.cfi_endproc
 4871              	.LFE523:
 4873              		.section	.text.main_tick,"ax",%progbits
 4874              		.align	1
 4875              		.global	main_tick
 4876              		.syntax unified
 4877              		.code	16
 4878              		.thumb_func
 4880              	main_tick:
 4881              	.LFB524:
 971:Core/Src/main.c ****   TimeEntry *t = root;
 4882              		.loc 1 971 18 is_stmt 1 view -0
 4883              		.cfi_startproc
 4884              		@ args = 0, pretend = 0, frame = 0
 4885              		@ frame_needed = 0, uses_anonymous_args = 0
 4886              		@ link register save eliminated.
 972:Core/Src/main.c ****   while (t != NULL) {
 4887              		.loc 1 972 3 view .LVU1168
 972:Core/Src/main.c ****   while (t != NULL) {
 4888              		.loc 1 972 14 is_stmt 0 view .LVU1169
 4889 0000 064B     		ldr	r3, .L338
 4890 0002 1B68     		ldr	r3, [r3]
 4891              	.LVL527:
 973:Core/Src/main.c ****     t->timeout--;
 4892              		.loc 1 973 3 is_stmt 1 view .LVU1170
 973:Core/Src/main.c ****     t->timeout--;
 4893              		.loc 1 973 9 is_stmt 0 view .LVU1171
 4894 0004 07E0     		b	.L336
 4895              	.L337:
 974:Core/Src/main.c ****     t = t->next;
 4896              		.loc 1 974 5 is_stmt 1 view .LVU1172
 974:Core/Src/main.c ****     t = t->next;
ARM GAS  /tmp/ccFTh0V1.s 			page 174


 4897              		.loc 1 974 6 is_stmt 0 view .LVU1173
 4898 0006 A221     		movs	r1, #162
 4899 0008 4900     		lsls	r1, r1, #1
 4900 000a 5A58     		ldr	r2, [r3, r1]
 974:Core/Src/main.c ****     t = t->next;
 4901              		.loc 1 974 15 view .LVU1174
 4902 000c 013A     		subs	r2, r2, #1
 4903 000e 5A50     		str	r2, [r3, r1]
 975:Core/Src/main.c ****   }
 4904              		.loc 1 975 5 is_stmt 1 view .LVU1175
 975:Core/Src/main.c ****   }
 4905              		.loc 1 975 7 is_stmt 0 view .LVU1176
 4906 0010 A422     		movs	r2, #164
 4907 0012 5200     		lsls	r2, r2, #1
 4908 0014 9B58     		ldr	r3, [r3, r2]
 4909              	.LVL528:
 4910              	.L336:
 973:Core/Src/main.c ****     t->timeout--;
 4911              		.loc 1 973 12 is_stmt 1 view .LVU1177
 4912 0016 002B     		cmp	r3, #0
 4913 0018 F5D1     		bne	.L337
 977:Core/Src/main.c **** void command_time(char *rest) {
 4914              		.loc 1 977 1 is_stmt 0 view .LVU1178
 4915              		@ sp needed
 4916 001a 7047     		bx	lr
 4917              	.L339:
 4918              		.align	2
 4919              	.L338:
 4920 001c 00000000 		.word	root
 4921              		.cfi_endproc
 4922              	.LFE524:
 4924              		.section	.rodata.command_time.str1.4,"aMS",%progbits,1
 4925              		.align	2
 4926              	.LC243:
 4927 0000 7374616D 		.ascii	"stamp\000"
 4927      7000
 4928 0006 0000     		.align	2
 4929              	.LC245:
 4930 0008 54696D65 		.ascii	"Timestamp %dms\000"
 4930      7374616D 
 4930      70202564 
 4930      6D7300
 4931 0017 00       		.align	2
 4932              	.LC248:
 4933 0018 2C202564 		.ascii	", %dms since mark\015\012\000"
 4933      6D732073 
 4933      696E6365 
 4933      206D6172 
 4933      6B0D0A00 
 4934              		.align	2
 4935              	.LC251:
 4936 002c 6D61726B 		.ascii	"mark\000"
 4936      00
 4937 0031 000000   		.align	2
 4938              	.LC253:
 4939 0034 4D61726B 		.ascii	"Mark set at %dms\015\012\000"
 4939      20736574 
ARM GAS  /tmp/ccFTh0V1.s 			page 175


 4939      20617420 
 4939      25646D73 
 4939      0D0A00
 4940 0047 00       		.align	2
 4941              	.LC255:
 4942 0048 736C6565 		.ascii	"sleep\000"
 4942      7000
 4943 004e 0000     		.align	2
 4944              	.LC257:
 4945 0050 466F726D 		.ascii	"Format: time sleep <ms>\015\012\000"
 4945      61743A20 
 4945      74696D65 
 4945      20736C65 
 4945      6570203C 
 4946 006a 0000     		.align	2
 4947              	.LC259:
 4948 006c 64656C61 		.ascii	"delay\000"
 4948      7900
 4949 0072 0000     		.align	2
 4950              	.LC261:
 4951 0074 466F726D 		.ascii	"Format: time delay <ms> <command...>\015\012\000"
 4951      61743A20 
 4951      74696D65 
 4951      2064656C 
 4951      6179203C 
 4952 009b 00       		.align	2
 4953              	.LC263:
 4954 009c 52756E6E 		.ascii	"Running command in \000"
 4954      696E6720 
 4954      636F6D6D 
 4954      616E6420 
 4954      696E2000 
 4955              		.align	2
 4956              	.LC265:
 4957 00b0 6D732E0D 		.ascii	"ms.\015\012\000"
 4957      0A00
 4958 00b6 0000     		.align	2
 4959              	.LC267:
 4960 00b8 65766572 		.ascii	"every\000"
 4960      7900
 4961 00be 0000     		.align	2
 4962              	.LC269:
 4963 00c0 466F726D 		.ascii	"Format: time every <ms> <command...>\015\012\000"
 4963      61743A20 
 4963      74696D65 
 4963      20657665 
 4963      7279203C 
 4964 00e7 00       		.align	2
 4965              	.LC271:
 4966 00e8 52756E6E 		.ascii	"Running command every \000"
 4966      696E6720 
 4966      636F6D6D 
 4966      616E6420 
 4966      65766572 
 4967 00ff 00       		.align	2
 4968              	.LC274:
 4969 0100 4E6F2074 		.ascii	"No timers active.\015\012\000"
ARM GAS  /tmp/ccFTh0V1.s 			page 176


 4969      696D6572 
 4969      73206163 
 4969      74697665 
 4969      2E0D0A00 
 4970              		.align	2
 4971              	.LC276:
 4972 0114 54696D65 		.ascii	"Timers active:\015\012\000"
 4972      72732061 
 4972      63746976 
 4972      653A0D0A 
 4972      00
 4973 0125 000000   		.align	2
 4974              	.LC278:
 4975 0128 20457665 		.ascii	" Every \000"
 4975      72792000 
 4976              		.align	2
 4977              	.LC280:
 4978 0130 20496E20 		.ascii	" In \000"
 4978      00
 4979 0135 000000   		.align	2
 4980              	.LC282:
 4981 0138 6D733A20 		.ascii	"ms: \000"
 4981      00
 4982 013d 000000   		.align	2
 4983              	.LC284:
 4984 0140 64656C65 		.ascii	"delete\000"
 4984      746500
 4985 0147 00       		.align	2
 4986              	.LC286:
 4987 0148 466F726D 		.ascii	"Format: time delete <index>\015\012\000"
 4987      61743A20 
 4987      74696D65 
 4987      2064656C 
 4987      65746520 
 4988 0166 0000     		.align	2
 4989              	.LC288:
 4990 0168 54696D65 		.ascii	"Timer deleted.\015\012\000"
 4990      72206465 
 4990      6C657465 
 4990      642E0D0A 
 4990      00
 4991 0179 000000   		.align	2
 4992              	.LC290:
 4993 017c 4E6F2074 		.ascii	"No timer with that index.\015\012\000"
 4993      696D6572 
 4993      20776974 
 4993      68207468 
 4993      61742069 
 4994              		.align	2
 4995              	.LC293:
 4996 0198 4F707469 		.ascii	"Option needed for \"time\".\015\012\000"
 4996      6F6E206E 
 4996      65656465 
 4996      6420666F 
 4996      72202274 
 4997              		.align	2
 4998              	.LC295:
ARM GAS  /tmp/ccFTh0V1.s 			page 177


 4999 01b4 556E6B6E 		.ascii	"Unknown option for \"time\": \000"
 4999      6F776E20 
 4999      6F707469 
 4999      6F6E2066 
 4999      6F722022 
 5000              		.section	.text.command_time,"ax",%progbits
 5001              		.align	1
 5002              		.global	command_time
 5003              		.syntax unified
 5004              		.code	16
 5005              		.thumb_func
 5007              	command_time:
 5008              	.LVL529:
 5009              	.LFB525:
 978:Core/Src/main.c ****   char word[32];
 5010              		.loc 1 978 31 is_stmt 1 view -0
 5011              		.cfi_startproc
 5012              		@ args = 0, pretend = 0, frame = 104
 5013              		@ frame_needed = 0, uses_anonymous_args = 0
 978:Core/Src/main.c ****   char word[32];
 5014              		.loc 1 978 31 is_stmt 0 view .LVU1180
 5015 0000 30B5     		push	{r4, r5, lr}
 5016              	.LCFI55:
 5017              		.cfi_def_cfa_offset 12
 5018              		.cfi_offset 4, -12
 5019              		.cfi_offset 5, -8
 5020              		.cfi_offset 14, -4
 5021 0002 9BB0     		sub	sp, sp, #108
 5022              	.LCFI56:
 5023              		.cfi_def_cfa_offset 120
 5024 0004 0190     		str	r0, [sp, #4]
 979:Core/Src/main.c ****   next_word(word, &rest);
 5025              		.loc 1 979 3 is_stmt 1 view .LVU1181
 980:Core/Src/main.c ****   if (!strcmp(word, "stamp")) {
 5026              		.loc 1 980 3 view .LVU1182
 5027 0006 12AC     		add	r4, sp, #72
 5028 0008 01A9     		add	r1, sp, #4
 5029 000a 2000     		movs	r0, r4
 5030              	.LVL530:
 980:Core/Src/main.c ****   if (!strcmp(word, "stamp")) {
 5031              		.loc 1 980 3 is_stmt 0 view .LVU1183
 5032 000c FFF7FEFF 		bl	next_word
 5033              	.LVL531:
 981:Core/Src/main.c ****     char buff[64];
 5034              		.loc 1 981 3 is_stmt 1 view .LVU1184
 981:Core/Src/main.c ****     char buff[64];
 5035              		.loc 1 981 8 is_stmt 0 view .LVU1185
 5036 0010 9649     		ldr	r1, .L381
 5037 0012 2000     		movs	r0, r4
 5038 0014 FFF7FEFF 		bl	strcmp
 5039              	.LVL532:
 981:Core/Src/main.c ****     char buff[64];
 5040              		.loc 1 981 6 discriminator 1 view .LVU1186
 5041 0018 0028     		cmp	r0, #0
 5042 001a 28D0     		beq	.L370
 991:Core/Src/main.c ****     char buff[64];
 5043              		.loc 1 991 10 is_stmt 1 view .LVU1187
ARM GAS  /tmp/ccFTh0V1.s 			page 178


 991:Core/Src/main.c ****     char buff[64];
 5044              		.loc 1 991 15 is_stmt 0 view .LVU1188
 5045 001c 9449     		ldr	r1, .L381+4
 5046 001e 12A8     		add	r0, sp, #72
 5047 0020 FFF7FEFF 		bl	strcmp
 5048              	.LVL533:
 991:Core/Src/main.c ****     char buff[64];
 5049              		.loc 1 991 13 discriminator 1 view .LVU1189
 5050 0024 0028     		cmp	r0, #0
 5051 0026 42D0     		beq	.L371
 996:Core/Src/main.c ****     int ms = atoi(rest);
 5052              		.loc 1 996 10 is_stmt 1 view .LVU1190
 996:Core/Src/main.c ****     int ms = atoi(rest);
 5053              		.loc 1 996 15 is_stmt 0 view .LVU1191
 5054 0028 9249     		ldr	r1, .L381+8
 5055 002a 12A8     		add	r0, sp, #72
 5056 002c FFF7FEFF 		bl	strcmp
 5057              	.LVL534:
 996:Core/Src/main.c ****     int ms = atoi(rest);
 5058              		.loc 1 996 13 discriminator 1 view .LVU1192
 5059 0030 0028     		cmp	r0, #0
 5060 0032 4DD0     		beq	.L372
1003:Core/Src/main.c ****     next_word(word, &rest);
 5061              		.loc 1 1003 10 is_stmt 1 view .LVU1193
1003:Core/Src/main.c ****     next_word(word, &rest);
 5062              		.loc 1 1003 15 is_stmt 0 view .LVU1194
 5063 0034 9049     		ldr	r1, .L381+12
 5064 0036 12A8     		add	r0, sp, #72
 5065 0038 FFF7FEFF 		bl	strcmp
 5066              	.LVL535:
1003:Core/Src/main.c ****     next_word(word, &rest);
 5067              		.loc 1 1003 13 discriminator 1 view .LVU1195
 5068 003c 0028     		cmp	r0, #0
 5069 003e 53D0     		beq	.L373
1014:Core/Src/main.c ****     next_word(word, &rest);
 5070              		.loc 1 1014 10 is_stmt 1 view .LVU1196
1014:Core/Src/main.c ****     next_word(word, &rest);
 5071              		.loc 1 1014 15 is_stmt 0 view .LVU1197
 5072 0040 8E49     		ldr	r1, .L381+16
 5073 0042 12A8     		add	r0, sp, #72
 5074 0044 FFF7FEFF 		bl	strcmp
 5075              	.LVL536:
1014:Core/Src/main.c ****     next_word(word, &rest);
 5076              		.loc 1 1014 13 discriminator 1 view .LVU1198
 5077 0048 0028     		cmp	r0, #0
 5078 004a 00D1     		bne	.LCB4223
 5079 004c 6CE0     		b	.L374	@long jump
 5080              	.LCB4223:
1025:Core/Src/main.c ****     if (root == NULL) {
 5081              		.loc 1 1025 10 is_stmt 1 view .LVU1199
1025:Core/Src/main.c ****     if (root == NULL) {
 5082              		.loc 1 1025 15 is_stmt 0 view .LVU1200
 5083 004e 8C49     		ldr	r1, .L381+20
 5084 0050 12A8     		add	r0, sp, #72
 5085 0052 FFF7FEFF 		bl	strcmp
 5086              	.LVL537:
 5087 0056 051E     		subs	r5, r0, #0
ARM GAS  /tmp/ccFTh0V1.s 			page 179


1025:Core/Src/main.c ****     if (root == NULL) {
 5088              		.loc 1 1025 13 discriminator 1 view .LVU1201
 5089 0058 00D0     		beq	.LCB4231
 5090 005a B1E0     		b	.L355	@long jump
 5091              	.LCB4231:
 5092              	.LBB63:
1026:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
 5093              		.loc 1 1026 5 is_stmt 1 view .LVU1202
1026:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
 5094              		.loc 1 1026 14 is_stmt 0 view .LVU1203
 5095 005c 894B     		ldr	r3, .L381+24
 5096 005e 1C68     		ldr	r4, [r3]
1026:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
 5097              		.loc 1 1026 8 view .LVU1204
 5098 0060 002C     		cmp	r4, #0
 5099 0062 00D1     		bne	.LCB4237
 5100 0064 80E0     		b	.L375	@long jump
 5101              	.LCB4237:
1030:Core/Src/main.c ****     UART2_Print("Timers active:\r\n");
 5102              		.loc 1 1030 5 is_stmt 1 view .LVU1205
 5103              	.LVL538:
1031:Core/Src/main.c ****     int i = 0;
 5104              		.loc 1 1031 5 view .LVU1206
 5105 0066 8848     		ldr	r0, .L381+28
 5106 0068 FFF7FEFF 		bl	UART2_Print
 5107              	.LVL539:
1032:Core/Src/main.c ****     while (t != NULL) {
 5108              		.loc 1 1032 5 view .LVU1207
1033:Core/Src/main.c ****       UART2_Print_Int(++i);
 5109              		.loc 1 1033 5 view .LVU1208
1033:Core/Src/main.c ****       UART2_Print_Int(++i);
 5110              		.loc 1 1033 11 is_stmt 0 view .LVU1209
 5111 006c 94E0     		b	.L357
 5112              	.LVL540:
 5113              	.L370:
1033:Core/Src/main.c ****       UART2_Print_Int(++i);
 5114              		.loc 1 1033 11 view .LVU1210
 5115              	.LBE63:
 5116              	.LBB64:
 982:Core/Src/main.c ****     sprintf(buff, "Timestamp %dms", HAL_GetTick());
 5117              		.loc 1 982 5 is_stmt 1 view .LVU1211
 983:Core/Src/main.c ****     UART2_Print(buff);
 5118              		.loc 1 983 5 view .LVU1212
 5119 006e FFF7FEFF 		bl	HAL_GetTick
 5120              	.LVL541:
 5121 0072 0200     		movs	r2, r0
 983:Core/Src/main.c ****     UART2_Print(buff);
 5122              		.loc 1 983 5 is_stmt 0 discriminator 1 view .LVU1213
 5123 0074 8549     		ldr	r1, .L381+32
 5124 0076 02AC     		add	r4, sp, #8
 5125 0078 2000     		movs	r0, r4
 5126 007a FFF7FEFF 		bl	sprintf
 5127              	.LVL542:
 984:Core/Src/main.c ****     if (time_mark) {
 5128              		.loc 1 984 5 is_stmt 1 view .LVU1214
 5129 007e 2000     		movs	r0, r4
 5130 0080 FFF7FEFF 		bl	UART2_Print
ARM GAS  /tmp/ccFTh0V1.s 			page 180


 5131              	.LVL543:
 985:Core/Src/main.c ****       sprintf(buff, ", %dms since mark\r\n", HAL_GetTick() - time_mark);
 5132              		.loc 1 985 5 view .LVU1215
 985:Core/Src/main.c ****       sprintf(buff, ", %dms since mark\r\n", HAL_GetTick() - time_mark);
 5133              		.loc 1 985 9 is_stmt 0 view .LVU1216
 5134 0084 824B     		ldr	r3, .L381+36
 5135 0086 1B68     		ldr	r3, [r3]
 985:Core/Src/main.c ****       sprintf(buff, ", %dms since mark\r\n", HAL_GetTick() - time_mark);
 5136              		.loc 1 985 8 view .LVU1217
 5137 0088 002B     		cmp	r3, #0
 5138 008a 0CD0     		beq	.L342
 986:Core/Src/main.c ****       UART2_Print(buff);
 5139              		.loc 1 986 7 is_stmt 1 view .LVU1218
 986:Core/Src/main.c ****       UART2_Print(buff);
 5140              		.loc 1 986 46 is_stmt 0 view .LVU1219
 5141 008c FFF7FEFF 		bl	HAL_GetTick
 5142              	.LVL544:
 986:Core/Src/main.c ****       UART2_Print(buff);
 5143              		.loc 1 986 7 discriminator 1 view .LVU1220
 5144 0090 7F4B     		ldr	r3, .L381+36
 5145 0092 1A68     		ldr	r2, [r3]
 5146 0094 821A     		subs	r2, r0, r2
 5147 0096 7F49     		ldr	r1, .L381+40
 5148 0098 2000     		movs	r0, r4
 5149 009a FFF7FEFF 		bl	sprintf
 5150              	.LVL545:
 987:Core/Src/main.c ****     } else {
 5151              		.loc 1 987 7 is_stmt 1 view .LVU1221
 5152 009e 2000     		movs	r0, r4
 5153 00a0 FFF7FEFF 		bl	UART2_Print
 5154              	.LVL546:
 5155 00a4 12E0     		b	.L340
 5156              	.L342:
 989:Core/Src/main.c ****     }
 5157              		.loc 1 989 7 view .LVU1222
 5158 00a6 7C48     		ldr	r0, .L381+44
 5159 00a8 FFF7FEFF 		bl	UART2_Print
 5160              	.LVL547:
 5161 00ac 0EE0     		b	.L340
 5162              	.L371:
 5163              	.LBE64:
 5164              	.LBB65:
 992:Core/Src/main.c ****     time_mark = HAL_GetTick();
 5165              		.loc 1 992 5 view .LVU1223
 993:Core/Src/main.c ****     sprintf(buff, "Mark set at %dms\r\n", HAL_GetTick());
 5166              		.loc 1 993 5 view .LVU1224
 993:Core/Src/main.c ****     sprintf(buff, "Mark set at %dms\r\n", HAL_GetTick());
 5167              		.loc 1 993 17 is_stmt 0 view .LVU1225
 5168 00ae FFF7FEFF 		bl	HAL_GetTick
 5169              	.LVL548:
 993:Core/Src/main.c ****     sprintf(buff, "Mark set at %dms\r\n", HAL_GetTick());
 5170              		.loc 1 993 15 discriminator 1 view .LVU1226
 5171 00b2 774B     		ldr	r3, .L381+36
 5172 00b4 1860     		str	r0, [r3]
 994:Core/Src/main.c ****     UART2_Print(buff);
 5173              		.loc 1 994 5 is_stmt 1 view .LVU1227
 5174 00b6 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccFTh0V1.s 			page 181


 5175              	.LVL549:
 5176 00ba 0200     		movs	r2, r0
 994:Core/Src/main.c ****     UART2_Print(buff);
 5177              		.loc 1 994 5 is_stmt 0 discriminator 1 view .LVU1228
 5178 00bc 7749     		ldr	r1, .L381+48
 5179 00be 02AC     		add	r4, sp, #8
 5180 00c0 2000     		movs	r0, r4
 5181 00c2 FFF7FEFF 		bl	sprintf
 5182              	.LVL550:
 995:Core/Src/main.c ****   } else if (!strcmp(word, "sleep")) {
 5183              		.loc 1 995 5 is_stmt 1 view .LVU1229
 5184 00c6 2000     		movs	r0, r4
 5185 00c8 FFF7FEFF 		bl	UART2_Print
 5186              	.LVL551:
 5187              	.L340:
 5188              	.LBE65:
1084:Core/Src/main.c **** int prog_lines = 0;
 5189              		.loc 1 1084 1 is_stmt 0 view .LVU1230
 5190 00cc 1BB0     		add	sp, sp, #108
 5191              		@ sp needed
 5192 00ce 30BD     		pop	{r4, r5, pc}
 5193              	.L372:
 5194              	.LBB66:
 997:Core/Src/main.c ****     if (ms == 0) {
 5195              		.loc 1 997 5 is_stmt 1 view .LVU1231
 997:Core/Src/main.c ****     if (ms == 0) {
 5196              		.loc 1 997 14 is_stmt 0 view .LVU1232
 5197 00d0 0198     		ldr	r0, [sp, #4]
 5198 00d2 FFF7FEFF 		bl	atoi
 5199              	.LVL552:
 998:Core/Src/main.c ****       UART2_Print("Format: time sleep <ms>\r\n");
 5200              		.loc 1 998 5 is_stmt 1 view .LVU1233
 998:Core/Src/main.c ****       UART2_Print("Format: time sleep <ms>\r\n");
 5201              		.loc 1 998 8 is_stmt 0 view .LVU1234
 5202 00d6 0028     		cmp	r0, #0
 5203 00d8 02D0     		beq	.L376
1002:Core/Src/main.c ****   } else if (!strcmp(word, "delay")) {
 5204              		.loc 1 1002 5 is_stmt 1 view .LVU1235
 5205 00da FFF7FEFF 		bl	HAL_Delay
 5206              	.LVL553:
1002:Core/Src/main.c ****   } else if (!strcmp(word, "delay")) {
 5207              		.loc 1 1002 5 is_stmt 0 view .LVU1236
 5208              	.LBE66:
 5209 00de F5E7     		b	.L340
 5210              	.LVL554:
 5211              	.L376:
 5212              	.LBB67:
 999:Core/Src/main.c ****       return;
 5213              		.loc 1 999 7 is_stmt 1 view .LVU1237
 5214 00e0 6F48     		ldr	r0, .L381+52
 5215              	.LVL555:
 999:Core/Src/main.c ****       return;
 5216              		.loc 1 999 7 is_stmt 0 view .LVU1238
 5217 00e2 FFF7FEFF 		bl	UART2_Print
 5218              	.LVL556:
1000:Core/Src/main.c ****     }
 5219              		.loc 1 1000 7 is_stmt 1 view .LVU1239
ARM GAS  /tmp/ccFTh0V1.s 			page 182


 5220 00e6 F1E7     		b	.L340
 5221              	.LVL557:
 5222              	.L373:
1000:Core/Src/main.c ****     }
 5223              		.loc 1 1000 7 is_stmt 0 view .LVU1240
 5224              	.LBE67:
 5225              	.LBB68:
1004:Core/Src/main.c ****     int ms = atoi(word);
 5226              		.loc 1 1004 5 is_stmt 1 view .LVU1241
 5227 00e8 12AC     		add	r4, sp, #72
 5228 00ea 01A9     		add	r1, sp, #4
 5229 00ec 2000     		movs	r0, r4
 5230 00ee FFF7FEFF 		bl	next_word
 5231              	.LVL558:
1005:Core/Src/main.c ****     if (ms == 0 || !*rest) {
 5232              		.loc 1 1005 5 view .LVU1242
1005:Core/Src/main.c ****     if (ms == 0 || !*rest) {
 5233              		.loc 1 1005 14 is_stmt 0 view .LVU1243
 5234 00f2 2000     		movs	r0, r4
 5235 00f4 FFF7FEFF 		bl	atoi
 5236              	.LVL559:
 5237 00f8 041E     		subs	r4, r0, #0
 5238              	.LVL560:
1006:Core/Src/main.c ****       UART2_Print("Format: time delay <ms> <command...>\r\n");
 5239              		.loc 1 1006 5 is_stmt 1 view .LVU1244
1006:Core/Src/main.c ****       UART2_Print("Format: time delay <ms> <command...>\r\n");
 5240              		.loc 1 1006 8 is_stmt 0 view .LVU1245
 5241 00fa 03D0     		beq	.L350
1006:Core/Src/main.c ****       UART2_Print("Format: time delay <ms> <command...>\r\n");
 5242              		.loc 1 1006 21 discriminator 1 view .LVU1246
 5243 00fc 0198     		ldr	r0, [sp, #4]
 5244              	.LVL561:
1006:Core/Src/main.c ****       UART2_Print("Format: time delay <ms> <command...>\r\n");
 5245              		.loc 1 1006 21 discriminator 1 view .LVU1247
 5246 00fe 0378     		ldrb	r3, [r0]
1006:Core/Src/main.c ****       UART2_Print("Format: time delay <ms> <command...>\r\n");
 5247              		.loc 1 1006 17 discriminator 1 view .LVU1248
 5248 0100 002B     		cmp	r3, #0
 5249 0102 03D1     		bne	.L351
 5250              	.L350:
1007:Core/Src/main.c ****       return;
 5251              		.loc 1 1007 7 is_stmt 1 view .LVU1249
 5252 0104 6748     		ldr	r0, .L381+56
 5253 0106 FFF7FEFF 		bl	UART2_Print
 5254              	.LVL562:
1008:Core/Src/main.c ****     }
 5255              		.loc 1 1008 7 view .LVU1250
 5256 010a DFE7     		b	.L340
 5257              	.L351:
1010:Core/Src/main.c ****     UART2_Print("Running command in ");
 5258              		.loc 1 1010 5 view .LVU1251
 5259 010c 2200     		movs	r2, r4
 5260 010e 0021     		movs	r1, #0
 5261 0110 FFF7FEFF 		bl	add_time_entry
 5262              	.LVL563:
1011:Core/Src/main.c ****     UART2_Print_Int(ms);
 5263              		.loc 1 1011 5 view .LVU1252
ARM GAS  /tmp/ccFTh0V1.s 			page 183


 5264 0114 6448     		ldr	r0, .L381+60
 5265 0116 FFF7FEFF 		bl	UART2_Print
 5266              	.LVL564:
1012:Core/Src/main.c ****     UART2_Print("ms.\r\n");
 5267              		.loc 1 1012 5 view .LVU1253
 5268 011a 2000     		movs	r0, r4
 5269 011c FFF7FEFF 		bl	UART2_Print_Int
 5270              	.LVL565:
1013:Core/Src/main.c ****   } else if (!strcmp(word, "every")) {
 5271              		.loc 1 1013 5 view .LVU1254
 5272 0120 6248     		ldr	r0, .L381+64
 5273 0122 FFF7FEFF 		bl	UART2_Print
 5274              	.LVL566:
 5275              	.LBE68:
 5276 0126 D1E7     		b	.L340
 5277              	.LVL567:
 5278              	.L374:
 5279              	.LBB69:
1015:Core/Src/main.c ****     int ms = atoi(word);
 5280              		.loc 1 1015 5 view .LVU1255
 5281 0128 12AC     		add	r4, sp, #72
 5282 012a 01A9     		add	r1, sp, #4
 5283 012c 2000     		movs	r0, r4
 5284 012e FFF7FEFF 		bl	next_word
 5285              	.LVL568:
1016:Core/Src/main.c ****     if (ms == 0 || !*rest) {
 5286              		.loc 1 1016 5 view .LVU1256
1016:Core/Src/main.c ****     if (ms == 0 || !*rest) {
 5287              		.loc 1 1016 14 is_stmt 0 view .LVU1257
 5288 0132 2000     		movs	r0, r4
 5289 0134 FFF7FEFF 		bl	atoi
 5290              	.LVL569:
 5291 0138 041E     		subs	r4, r0, #0
 5292              	.LVL570:
1017:Core/Src/main.c ****       UART2_Print("Format: time every <ms> <command...>\r\n");
 5293              		.loc 1 1017 5 is_stmt 1 view .LVU1258
1017:Core/Src/main.c ****       UART2_Print("Format: time every <ms> <command...>\r\n");
 5294              		.loc 1 1017 8 is_stmt 0 view .LVU1259
 5295 013a 03D0     		beq	.L353
1017:Core/Src/main.c ****       UART2_Print("Format: time every <ms> <command...>\r\n");
 5296              		.loc 1 1017 21 discriminator 1 view .LVU1260
 5297 013c 0198     		ldr	r0, [sp, #4]
 5298              	.LVL571:
1017:Core/Src/main.c ****       UART2_Print("Format: time every <ms> <command...>\r\n");
 5299              		.loc 1 1017 21 discriminator 1 view .LVU1261
 5300 013e 0378     		ldrb	r3, [r0]
1017:Core/Src/main.c ****       UART2_Print("Format: time every <ms> <command...>\r\n");
 5301              		.loc 1 1017 17 discriminator 1 view .LVU1262
 5302 0140 002B     		cmp	r3, #0
 5303 0142 03D1     		bne	.L354
 5304              	.L353:
1018:Core/Src/main.c ****       return;
 5305              		.loc 1 1018 7 is_stmt 1 view .LVU1263
 5306 0144 5A48     		ldr	r0, .L381+68
 5307 0146 FFF7FEFF 		bl	UART2_Print
 5308              	.LVL572:
1019:Core/Src/main.c ****     }
ARM GAS  /tmp/ccFTh0V1.s 			page 184


 5309              		.loc 1 1019 7 view .LVU1264
 5310 014a BFE7     		b	.L340
 5311              	.L354:
1021:Core/Src/main.c ****     UART2_Print("Running command every ");
 5312              		.loc 1 1021 5 view .LVU1265
 5313 014c 2200     		movs	r2, r4
 5314 014e 2100     		movs	r1, r4
 5315 0150 FFF7FEFF 		bl	add_time_entry
 5316              	.LVL573:
1022:Core/Src/main.c ****     UART2_Print_Int(ms);
 5317              		.loc 1 1022 5 view .LVU1266
 5318 0154 5748     		ldr	r0, .L381+72
 5319 0156 FFF7FEFF 		bl	UART2_Print
 5320              	.LVL574:
1023:Core/Src/main.c ****     UART2_Print("ms.\r\n");
 5321              		.loc 1 1023 5 view .LVU1267
 5322 015a 2000     		movs	r0, r4
 5323 015c FFF7FEFF 		bl	UART2_Print_Int
 5324              	.LVL575:
1024:Core/Src/main.c ****   } else if (!strcmp(word, "list")) {
 5325              		.loc 1 1024 5 view .LVU1268
 5326 0160 5248     		ldr	r0, .L381+64
 5327 0162 FFF7FEFF 		bl	UART2_Print
 5328              	.LVL576:
 5329              	.LBE69:
 5330 0166 B1E7     		b	.L340
 5331              	.LVL577:
 5332              	.L375:
 5333              	.LBB70:
1027:Core/Src/main.c ****       return;
 5334              		.loc 1 1027 7 view .LVU1269
 5335 0168 5348     		ldr	r0, .L381+76
 5336 016a FFF7FEFF 		bl	UART2_Print
 5337              	.LVL578:
1028:Core/Src/main.c ****     }
 5338              		.loc 1 1028 7 view .LVU1270
 5339 016e ADE7     		b	.L340
 5340              	.LVL579:
 5341              	.L358:
1039:Core/Src/main.c ****         UART2_Print_Int(t->timeout);
 5342              		.loc 1 1039 9 view .LVU1271
 5343 0170 5248     		ldr	r0, .L381+80
 5344 0172 FFF7FEFF 		bl	UART2_Print
 5345              	.LVL580:
1040:Core/Src/main.c ****       }
 5346              		.loc 1 1040 9 view .LVU1272
 5347 0176 A223     		movs	r3, #162
 5348 0178 5B00     		lsls	r3, r3, #1
 5349 017a E058     		ldr	r0, [r4, r3]
 5350 017c FFF7FEFF 		bl	UART2_Print_Int
 5351              	.LVL581:
 5352              	.L359:
1042:Core/Src/main.c ****       UART2_Print(t->cmdbuf);
 5353              		.loc 1 1042 7 view .LVU1273
 5354 0180 4F48     		ldr	r0, .L381+84
 5355 0182 FFF7FEFF 		bl	UART2_Print
 5356              	.LVL582:
ARM GAS  /tmp/ccFTh0V1.s 			page 185


1043:Core/Src/main.c ****       UART2_Print("\r\n");
 5357              		.loc 1 1043 7 view .LVU1274
 5358 0186 2000     		movs	r0, r4
 5359 0188 FFF7FEFF 		bl	UART2_Print
 5360              	.LVL583:
1044:Core/Src/main.c ****       t = t->next;
 5361              		.loc 1 1044 7 view .LVU1275
 5362 018c 4248     		ldr	r0, .L381+44
 5363 018e FFF7FEFF 		bl	UART2_Print
 5364              	.LVL584:
1045:Core/Src/main.c ****     }
 5365              		.loc 1 1045 7 view .LVU1276
1045:Core/Src/main.c ****     }
 5366              		.loc 1 1045 9 is_stmt 0 view .LVU1277
 5367 0192 A423     		movs	r3, #164
 5368 0194 5B00     		lsls	r3, r3, #1
 5369 0196 E458     		ldr	r4, [r4, r3]
 5370              	.LVL585:
 5371              	.L357:
1033:Core/Src/main.c ****       UART2_Print_Int(++i);
 5372              		.loc 1 1033 14 is_stmt 1 view .LVU1278
 5373 0198 002C     		cmp	r4, #0
 5374 019a 97D0     		beq	.L340
1034:Core/Src/main.c ****       if (t->reload) {
 5375              		.loc 1 1034 7 view .LVU1279
 5376 019c 0135     		adds	r5, r5, #1
 5377              	.LVL586:
1034:Core/Src/main.c ****       if (t->reload) {
 5378              		.loc 1 1034 7 is_stmt 0 view .LVU1280
 5379 019e 2800     		movs	r0, r5
 5380 01a0 FFF7FEFF 		bl	UART2_Print_Int
 5381              	.LVL587:
1035:Core/Src/main.c ****         UART2_Print(" Every ");
 5382              		.loc 1 1035 7 is_stmt 1 view .LVU1281
1035:Core/Src/main.c ****         UART2_Print(" Every ");
 5383              		.loc 1 1035 12 is_stmt 0 view .LVU1282
 5384 01a4 A023     		movs	r3, #160
 5385 01a6 5B00     		lsls	r3, r3, #1
 5386 01a8 E358     		ldr	r3, [r4, r3]
1035:Core/Src/main.c ****         UART2_Print(" Every ");
 5387              		.loc 1 1035 10 view .LVU1283
 5388 01aa 002B     		cmp	r3, #0
 5389 01ac E0D0     		beq	.L358
1036:Core/Src/main.c ****         UART2_Print_Int(t->reload);
 5390              		.loc 1 1036 9 is_stmt 1 view .LVU1284
 5391 01ae 4548     		ldr	r0, .L381+88
 5392 01b0 FFF7FEFF 		bl	UART2_Print
 5393              	.LVL588:
1037:Core/Src/main.c ****       } else {
 5394              		.loc 1 1037 9 view .LVU1285
 5395 01b4 A023     		movs	r3, #160
 5396 01b6 5B00     		lsls	r3, r3, #1
 5397 01b8 E058     		ldr	r0, [r4, r3]
 5398 01ba FFF7FEFF 		bl	UART2_Print_Int
 5399              	.LVL589:
 5400 01be DFE7     		b	.L359
 5401              	.LVL590:
ARM GAS  /tmp/ccFTh0V1.s 			page 186


 5402              	.L355:
1037:Core/Src/main.c ****       } else {
 5403              		.loc 1 1037 9 is_stmt 0 view .LVU1286
 5404              	.LBE70:
1047:Core/Src/main.c ****     int idx = atoi(rest);
 5405              		.loc 1 1047 10 is_stmt 1 view .LVU1287
1047:Core/Src/main.c ****     int idx = atoi(rest);
 5406              		.loc 1 1047 15 is_stmt 0 view .LVU1288
 5407 01c0 4149     		ldr	r1, .L381+92
 5408 01c2 12A8     		add	r0, sp, #72
 5409 01c4 FFF7FEFF 		bl	strcmp
 5410              	.LVL591:
 5411 01c8 041E     		subs	r4, r0, #0
1047:Core/Src/main.c ****     int idx = atoi(rest);
 5412              		.loc 1 1047 13 discriminator 1 view .LVU1289
 5413 01ca 0AD0     		beq	.L377
1075:Core/Src/main.c ****     cmd_invalid = 1;
 5414              		.loc 1 1075 10 is_stmt 1 view .LVU1290
1075:Core/Src/main.c ****     cmd_invalid = 1;
 5415              		.loc 1 1075 15 is_stmt 0 view .LVU1291
 5416 01cc 12AB     		add	r3, sp, #72
 5417 01ce 1B78     		ldrb	r3, [r3]
1075:Core/Src/main.c ****     cmd_invalid = 1;
 5418              		.loc 1 1075 13 view .LVU1292
 5419 01d0 002B     		cmp	r3, #0
 5420 01d2 3ED1     		bne	.L367
1076:Core/Src/main.c ****     UART2_Print("Option needed for \"time\".\r\n");
 5421              		.loc 1 1076 5 is_stmt 1 view .LVU1293
1076:Core/Src/main.c ****     UART2_Print("Option needed for \"time\".\r\n");
 5422              		.loc 1 1076 17 is_stmt 0 view .LVU1294
 5423 01d4 3D4B     		ldr	r3, .L381+96
 5424 01d6 0122     		movs	r2, #1
 5425 01d8 1A60     		str	r2, [r3]
1077:Core/Src/main.c ****   } else {
 5426              		.loc 1 1077 5 is_stmt 1 view .LVU1295
 5427 01da 3D48     		ldr	r0, .L381+100
 5428 01dc FFF7FEFF 		bl	UART2_Print
 5429              	.LVL592:
 5430 01e0 74E7     		b	.L340
 5431              	.L377:
 5432              	.LBB71:
1048:Core/Src/main.c ****     if (idx == 0 && *rest) {
 5433              		.loc 1 1048 5 view .LVU1296
1048:Core/Src/main.c ****     if (idx == 0 && *rest) {
 5434              		.loc 1 1048 15 is_stmt 0 view .LVU1297
 5435 01e2 0198     		ldr	r0, [sp, #4]
 5436 01e4 FFF7FEFF 		bl	atoi
 5437              	.LVL593:
1049:Core/Src/main.c ****       UART2_Print("Format: time delete <index>\r\n");
 5438              		.loc 1 1049 5 is_stmt 1 view .LVU1298
1049:Core/Src/main.c ****       UART2_Print("Format: time delete <index>\r\n");
 5439              		.loc 1 1049 8 is_stmt 0 view .LVU1299
 5440 01e8 0028     		cmp	r0, #0
 5441 01ea 03D1     		bne	.L362
1049:Core/Src/main.c ****       UART2_Print("Format: time delete <index>\r\n");
 5442              		.loc 1 1049 21 discriminator 1 view .LVU1300
 5443 01ec 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccFTh0V1.s 			page 187


 5444 01ee 1B78     		ldrb	r3, [r3]
1049:Core/Src/main.c ****       UART2_Print("Format: time delete <index>\r\n");
 5445              		.loc 1 1049 18 discriminator 1 view .LVU1301
 5446 01f0 002B     		cmp	r3, #0
 5447 01f2 05D1     		bne	.L378
 5448              	.L362:
1053:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
 5449              		.loc 1 1053 5 is_stmt 1 view .LVU1302
1053:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
 5450              		.loc 1 1053 14 is_stmt 0 view .LVU1303
 5451 01f4 234B     		ldr	r3, .L381+24
 5452 01f6 1B68     		ldr	r3, [r3]
1053:Core/Src/main.c ****       UART2_Print("No timers active.\r\n");
 5453              		.loc 1 1053 8 view .LVU1304
 5454 01f8 002B     		cmp	r3, #0
 5455 01fa 05D0     		beq	.L379
1058:Core/Src/main.c ****     int i = 0;
 5456              		.loc 1 1058 17 view .LVU1305
 5457 01fc 2149     		ldr	r1, .L381+24
 5458 01fe 0DE0     		b	.L363
 5459              	.L378:
1050:Core/Src/main.c ****       return;
 5460              		.loc 1 1050 7 is_stmt 1 view .LVU1306
 5461 0200 3448     		ldr	r0, .L381+104
 5462              	.LVL594:
1050:Core/Src/main.c ****       return;
 5463              		.loc 1 1050 7 is_stmt 0 view .LVU1307
 5464 0202 FFF7FEFF 		bl	UART2_Print
 5465              	.LVL595:
1051:Core/Src/main.c ****     }
 5466              		.loc 1 1051 7 is_stmt 1 view .LVU1308
 5467 0206 61E7     		b	.L340
 5468              	.LVL596:
 5469              	.L379:
1054:Core/Src/main.c ****       return;
 5470              		.loc 1 1054 7 view .LVU1309
 5471 0208 2B48     		ldr	r0, .L381+76
 5472              	.LVL597:
1054:Core/Src/main.c ****       return;
 5473              		.loc 1 1054 7 is_stmt 0 view .LVU1310
 5474 020a FFF7FEFF 		bl	UART2_Print
 5475              	.LVL598:
1055:Core/Src/main.c ****     }
 5476              		.loc 1 1055 7 is_stmt 1 view .LVU1311
 5477 020e 5DE7     		b	.L340
 5478              	.LVL599:
 5479              	.L365:
1067:Core/Src/main.c ****       t = t->next;
 5480              		.loc 1 1067 7 view .LVU1312
1067:Core/Src/main.c ****       t = t->next;
 5481              		.loc 1 1067 12 is_stmt 0 view .LVU1313
 5482 0210 1900     		movs	r1, r3
 5483              	.LVL600:
1067:Core/Src/main.c ****       t = t->next;
 5484              		.loc 1 1067 12 view .LVU1314
 5485 0212 4931     		adds	r1, r1, #73
 5486 0214 FF31     		adds	r1, r1, #255
ARM GAS  /tmp/ccFTh0V1.s 			page 188


 5487              	.LVL601:
1068:Core/Src/main.c ****     }
 5488              		.loc 1 1068 7 is_stmt 1 view .LVU1315
1068:Core/Src/main.c ****     }
 5489              		.loc 1 1068 9 is_stmt 0 view .LVU1316
 5490 0216 A422     		movs	r2, #164
 5491 0218 5200     		lsls	r2, r2, #1
 5492 021a 9B58     		ldr	r3, [r3, r2]
 5493              	.LVL602:
 5494              	.L363:
1060:Core/Src/main.c ****       i++;
 5495              		.loc 1 1060 14 is_stmt 1 view .LVU1317
 5496 021c 002B     		cmp	r3, #0
 5497 021e 14D0     		beq	.L380
1061:Core/Src/main.c ****       if (i == idx || (!idx && t->next == NULL)) {
 5498              		.loc 1 1061 7 view .LVU1318
1061:Core/Src/main.c ****       if (i == idx || (!idx && t->next == NULL)) {
 5499              		.loc 1 1061 8 is_stmt 0 view .LVU1319
 5500 0220 0134     		adds	r4, r4, #1
 5501              	.LVL603:
1062:Core/Src/main.c ****         *last = t->next;
 5502              		.loc 1 1062 7 is_stmt 1 view .LVU1320
1062:Core/Src/main.c ****         *last = t->next;
 5503              		.loc 1 1062 10 is_stmt 0 view .LVU1321
 5504 0222 A042     		cmp	r0, r4
 5505 0224 06D0     		beq	.L364
1062:Core/Src/main.c ****         *last = t->next;
 5506              		.loc 1 1062 20 discriminator 1 view .LVU1322
 5507 0226 0028     		cmp	r0, #0
 5508 0228 F2D1     		bne	.L365
1062:Core/Src/main.c ****         *last = t->next;
 5509              		.loc 1 1062 33 discriminator 2 view .LVU1323
 5510 022a A422     		movs	r2, #164
 5511 022c 5200     		lsls	r2, r2, #1
 5512 022e 9A58     		ldr	r2, [r3, r2]
1062:Core/Src/main.c ****         *last = t->next;
 5513              		.loc 1 1062 29 discriminator 2 view .LVU1324
 5514 0230 002A     		cmp	r2, #0
 5515 0232 EDD1     		bne	.L365
 5516              	.L364:
1063:Core/Src/main.c ****         free(t);
 5517              		.loc 1 1063 9 is_stmt 1 view .LVU1325
1063:Core/Src/main.c ****         free(t);
 5518              		.loc 1 1063 18 is_stmt 0 view .LVU1326
 5519 0234 A422     		movs	r2, #164
 5520 0236 5200     		lsls	r2, r2, #1
 5521 0238 9A58     		ldr	r2, [r3, r2]
1063:Core/Src/main.c ****         free(t);
 5522              		.loc 1 1063 15 view .LVU1327
 5523 023a 0A60     		str	r2, [r1]
1064:Core/Src/main.c ****         break;
 5524              		.loc 1 1064 9 is_stmt 1 view .LVU1328
 5525 023c 1800     		movs	r0, r3
 5526              	.LVL604:
1064:Core/Src/main.c ****         break;
 5527              		.loc 1 1064 9 is_stmt 0 view .LVU1329
 5528 023e FFF7FEFF 		bl	free
ARM GAS  /tmp/ccFTh0V1.s 			page 189


 5529              	.LVL605:
1065:Core/Src/main.c ****       }
 5530              		.loc 1 1065 9 is_stmt 1 view .LVU1330
1070:Core/Src/main.c ****       UART2_Print("No timer with that index.\r\n");
 5531              		.loc 1 1070 5 view .LVU1331
1073:Core/Src/main.c ****     }
 5532              		.loc 1 1073 7 view .LVU1332
 5533 0242 2548     		ldr	r0, .L381+108
 5534 0244 FFF7FEFF 		bl	UART2_Print
 5535              	.LVL606:
 5536 0248 40E7     		b	.L340
 5537              	.LVL607:
 5538              	.L380:
1070:Core/Src/main.c ****       UART2_Print("No timer with that index.\r\n");
 5539              		.loc 1 1070 5 view .LVU1333
1071:Core/Src/main.c ****     } else {
 5540              		.loc 1 1071 7 view .LVU1334
 5541 024a 2448     		ldr	r0, .L381+112
 5542              	.LVL608:
1071:Core/Src/main.c ****     } else {
 5543              		.loc 1 1071 7 is_stmt 0 view .LVU1335
 5544 024c FFF7FEFF 		bl	UART2_Print
 5545              	.LVL609:
1071:Core/Src/main.c ****     } else {
 5546              		.loc 1 1071 7 view .LVU1336
 5547 0250 3CE7     		b	.L340
 5548              	.LVL610:
 5549              	.L367:
1071:Core/Src/main.c ****     } else {
 5550              		.loc 1 1071 7 view .LVU1337
 5551              	.LBE71:
1079:Core/Src/main.c ****     UART2_Print("Unknown option for \"time\": ");
 5552              		.loc 1 1079 5 is_stmt 1 view .LVU1338
1079:Core/Src/main.c ****     UART2_Print("Unknown option for \"time\": ");
 5553              		.loc 1 1079 17 is_stmt 0 view .LVU1339
 5554 0252 1E4B     		ldr	r3, .L381+96
 5555 0254 0122     		movs	r2, #1
 5556 0256 1A60     		str	r2, [r3]
1080:Core/Src/main.c ****     UART2_Print(word);
 5557              		.loc 1 1080 5 is_stmt 1 view .LVU1340
 5558 0258 2148     		ldr	r0, .L381+116
 5559 025a FFF7FEFF 		bl	UART2_Print
 5560              	.LVL611:
1081:Core/Src/main.c ****     UART2_Print("\r\n");
 5561              		.loc 1 1081 5 view .LVU1341
 5562 025e 12A8     		add	r0, sp, #72
 5563 0260 FFF7FEFF 		bl	UART2_Print
 5564              	.LVL612:
1082:Core/Src/main.c ****   }
 5565              		.loc 1 1082 5 view .LVU1342
 5566 0264 0C48     		ldr	r0, .L381+44
 5567 0266 FFF7FEFF 		bl	UART2_Print
 5568              	.LVL613:
 5569 026a 2FE7     		b	.L340
 5570              	.L382:
 5571              		.align	2
 5572              	.L381:
ARM GAS  /tmp/ccFTh0V1.s 			page 190


 5573 026c 00000000 		.word	.LC243
 5574 0270 2C000000 		.word	.LC251
 5575 0274 48000000 		.word	.LC255
 5576 0278 6C000000 		.word	.LC259
 5577 027c B8000000 		.word	.LC267
 5578 0280 1C000000 		.word	.LC79
 5579 0284 00000000 		.word	root
 5580 0288 14010000 		.word	.LC276
 5581 028c 08000000 		.word	.LC245
 5582 0290 00000000 		.word	time_mark
 5583 0294 18000000 		.word	.LC248
 5584 0298 44000000 		.word	.LC29
 5585 029c 34000000 		.word	.LC253
 5586 02a0 50000000 		.word	.LC257
 5587 02a4 74000000 		.word	.LC261
 5588 02a8 9C000000 		.word	.LC263
 5589 02ac B0000000 		.word	.LC265
 5590 02b0 C0000000 		.word	.LC269
 5591 02b4 E8000000 		.word	.LC271
 5592 02b8 00010000 		.word	.LC274
 5593 02bc 30010000 		.word	.LC280
 5594 02c0 38010000 		.word	.LC282
 5595 02c4 28010000 		.word	.LC278
 5596 02c8 40010000 		.word	.LC284
 5597 02cc 00000000 		.word	cmd_invalid
 5598 02d0 98010000 		.word	.LC293
 5599 02d4 48010000 		.word	.LC286
 5600 02d8 68010000 		.word	.LC288
 5601 02dc 7C010000 		.word	.LC290
 5602 02e0 B4010000 		.word	.LC295
 5603              		.cfi_endproc
 5604              	.LFE525:
 5606              		.section	.rodata.initialize_sd.str1.4,"aMS",%progbits,1
 5607              		.align	2
 5608              	.LC297:
 5609 0000 4D6F756E 		.ascii	"Mounting SD card...\015\012\000"
 5609      74696E67 
 5609      20534420 
 5609      63617264 
 5609      2E2E2E0D 
 5610 0016 0000     		.align	2
 5611              	.LC299:
 5612 0018 00       		.ascii	"\000"
 5613 0019 000000   		.align	2
 5614              	.LC302:
 5615 001c 665F6D6F 		.ascii	"f_mount error\015\012\000"
 5615      756E7420 
 5615      6572726F 
 5615      720D0A00 
 5616              		.align	2
 5617              	.LC305:
 5618 002c 53442063 		.ascii	"SD card setup.\015\012\000"
 5618      61726420 
 5618      73657475 
 5618      702E0D0A 
 5618      00
 5619              		.section	.text.initialize_sd,"ax",%progbits
ARM GAS  /tmp/ccFTh0V1.s 			page 191


 5620              		.align	1
 5621              		.global	initialize_sd
 5622              		.syntax unified
 5623              		.code	16
 5624              		.thumb_func
 5626              	initialize_sd:
 5627              	.LFB527:
1150:Core/Src/main.c ****   FRESULT fres;
 5628              		.loc 1 1150 22 view -0
 5629              		.cfi_startproc
 5630              		@ args = 0, pretend = 0, frame = 0
 5631              		@ frame_needed = 0, uses_anonymous_args = 0
 5632 0000 10B5     		push	{r4, lr}
 5633              	.LCFI57:
 5634              		.cfi_def_cfa_offset 8
 5635              		.cfi_offset 4, -8
 5636              		.cfi_offset 14, -4
1151:Core/Src/main.c ****   UART2_Print("Mounting SD card...\r\n");
 5637              		.loc 1 1151 3 view .LVU1344
1152:Core/Src/main.c ****   fres = f_mount(&FatFs, "", 1); //1=mount now
 5638              		.loc 1 1152 3 view .LVU1345
 5639 0002 0C48     		ldr	r0, .L387
 5640 0004 FFF7FEFF 		bl	UART2_Print
 5641              	.LVL614:
1153:Core/Src/main.c ****   if (fres != FR_OK) {
 5642              		.loc 1 1153 3 view .LVU1346
1153:Core/Src/main.c ****   if (fres != FR_OK) {
 5643              		.loc 1 1153 10 is_stmt 0 view .LVU1347
 5644 0008 0B49     		ldr	r1, .L387+4
 5645 000a 0C48     		ldr	r0, .L387+8
 5646 000c 0122     		movs	r2, #1
 5647 000e FFF7FEFF 		bl	f_mount
 5648              	.LVL615:
1154:Core/Src/main.c ****     UART2_Print("f_mount error\r\n");
 5649              		.loc 1 1154 3 is_stmt 1 view .LVU1348
1154:Core/Src/main.c ****     UART2_Print("f_mount error\r\n");
 5650              		.loc 1 1154 6 is_stmt 0 view .LVU1349
 5651 0012 0028     		cmp	r0, #0
 5652 0014 06D1     		bne	.L386
1161:Core/Src/main.c ****   sd_ok = 1;
 5653              		.loc 1 1161 3 is_stmt 1 view .LVU1350
 5654 0016 0A48     		ldr	r0, .L387+12
 5655              	.LVL616:
1161:Core/Src/main.c ****   sd_ok = 1;
 5656              		.loc 1 1161 3 is_stmt 0 view .LVU1351
 5657 0018 FFF7FEFF 		bl	UART2_Print
 5658              	.LVL617:
1162:Core/Src/main.c ****   return;
 5659              		.loc 1 1162 3 is_stmt 1 view .LVU1352
1162:Core/Src/main.c ****   return;
 5660              		.loc 1 1162 9 is_stmt 0 view .LVU1353
 5661 001c 094B     		ldr	r3, .L387+16
 5662 001e 0122     		movs	r2, #1
 5663 0020 1A60     		str	r2, [r3]
1163:Core/Src/main.c **** }
 5664              		.loc 1 1163 3 is_stmt 1 view .LVU1354
 5665              	.L383:
ARM GAS  /tmp/ccFTh0V1.s 			page 192


1164:Core/Src/main.c **** void deinit_sd() {
 5666              		.loc 1 1164 1 is_stmt 0 view .LVU1355
 5667              		@ sp needed
 5668 0022 10BD     		pop	{r4, pc}
 5669              	.LVL618:
 5670              	.L386:
1155:Core/Src/main.c ****     sd_ok = 0;
 5671              		.loc 1 1155 5 is_stmt 1 view .LVU1356
 5672 0024 0848     		ldr	r0, .L387+20
 5673              	.LVL619:
1155:Core/Src/main.c ****     sd_ok = 0;
 5674              		.loc 1 1155 5 is_stmt 0 view .LVU1357
 5675 0026 FFF7FEFF 		bl	UART2_Print
 5676              	.LVL620:
1156:Core/Src/main.c ****     return;
 5677              		.loc 1 1156 5 is_stmt 1 view .LVU1358
1156:Core/Src/main.c ****     return;
 5678              		.loc 1 1156 11 is_stmt 0 view .LVU1359
 5679 002a 064B     		ldr	r3, .L387+16
 5680 002c 0022     		movs	r2, #0
 5681 002e 1A60     		str	r2, [r3]
1157:Core/Src/main.c ****   }
 5682              		.loc 1 1157 5 is_stmt 1 view .LVU1360
 5683 0030 F7E7     		b	.L383
 5684              	.L388:
 5685 0032 C046     		.align	2
 5686              	.L387:
 5687 0034 00000000 		.word	.LC297
 5688 0038 18000000 		.word	.LC299
 5689 003c 00000000 		.word	FatFs
 5690 0040 2C000000 		.word	.LC305
 5691 0044 00000000 		.word	sd_ok
 5692 0048 1C000000 		.word	.LC302
 5693              		.cfi_endproc
 5694              	.LFE527:
 5696              		.section	.rodata.deinit_sd.str1.4,"aMS",%progbits,1
 5697              		.align	2
 5698              	.LC308:
 5699 0000 53442063 		.ascii	"SD card removed.\015\012\000"
 5699      61726420 
 5699      72656D6F 
 5699      7665642E 
 5699      0D0A00
 5700              		.section	.text.deinit_sd,"ax",%progbits
 5701              		.align	1
 5702              		.global	deinit_sd
 5703              		.syntax unified
 5704              		.code	16
 5705              		.thumb_func
 5707              	deinit_sd:
 5708              	.LFB528:
1165:Core/Src/main.c ****   f_mount(NULL, "", 0);
 5709              		.loc 1 1165 18 view -0
 5710              		.cfi_startproc
 5711              		@ args = 0, pretend = 0, frame = 0
 5712              		@ frame_needed = 0, uses_anonymous_args = 0
 5713 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccFTh0V1.s 			page 193


 5714              	.LCFI58:
 5715              		.cfi_def_cfa_offset 8
 5716              		.cfi_offset 4, -8
 5717              		.cfi_offset 14, -4
1166:Core/Src/main.c ****   UART2_Print("SD card removed.\r\n");
 5718              		.loc 1 1166 3 view .LVU1362
 5719 0002 0649     		ldr	r1, .L390
 5720 0004 0022     		movs	r2, #0
 5721 0006 0020     		movs	r0, #0
 5722 0008 FFF7FEFF 		bl	f_mount
 5723              	.LVL621:
1167:Core/Src/main.c ****   sd_ok = 0;
 5724              		.loc 1 1167 3 view .LVU1363
 5725 000c 0448     		ldr	r0, .L390+4
 5726 000e FFF7FEFF 		bl	UART2_Print
 5727              	.LVL622:
1168:Core/Src/main.c ****   return;
 5728              		.loc 1 1168 3 view .LVU1364
1168:Core/Src/main.c ****   return;
 5729              		.loc 1 1168 9 is_stmt 0 view .LVU1365
 5730 0012 044B     		ldr	r3, .L390+8
 5731 0014 0022     		movs	r2, #0
 5732 0016 1A60     		str	r2, [r3]
1169:Core/Src/main.c **** }
 5733              		.loc 1 1169 3 is_stmt 1 view .LVU1366
1170:Core/Src/main.c **** void sd_free_space() {
 5734              		.loc 1 1170 1 is_stmt 0 view .LVU1367
 5735              		@ sp needed
 5736 0018 10BD     		pop	{r4, pc}
 5737              	.L391:
 5738 001a C046     		.align	2
 5739              	.L390:
 5740 001c 18000000 		.word	.LC299
 5741 0020 00000000 		.word	.LC308
 5742 0024 00000000 		.word	sd_ok
 5743              		.cfi_endproc
 5744              	.LFE528:
 5746              		.section	.rodata.sd_free_space.str1.4,"aMS",%progbits,1
 5747              		.align	2
 5748              	.LC312:
 5749 0000 665F6765 		.ascii	"f_getfree error\015\012\000"
 5749      74667265 
 5749      65206572 
 5749      726F720D 
 5749      0A00
 5750 0012 0000     		.align	2
 5751              	.LC314:
 5752 0014 53442063 		.ascii	"SD card space:\015\012%10lu MiB total drive space.\015"
 5752      61726420 
 5752      73706163 
 5752      653A0D0A 
 5752      2531306C 
 5753 0041 0A253130 		.ascii	"\012%10lu MiB available.\015\012\000"
 5753      6C75204D 
 5753      69422061 
 5753      7661696C 
 5753      61626C65 
ARM GAS  /tmp/ccFTh0V1.s 			page 194


 5754              		.section	.text.sd_free_space,"ax",%progbits
 5755              		.align	1
 5756              		.global	sd_free_space
 5757              		.syntax unified
 5758              		.code	16
 5759              		.thumb_func
 5761              	sd_free_space:
 5762              	.LFB529:
1171:Core/Src/main.c ****   FATFS* getFreeFs;
 5763              		.loc 1 1171 22 is_stmt 1 view -0
 5764              		.cfi_startproc
 5765              		@ args = 0, pretend = 0, frame = 264
 5766              		@ frame_needed = 0, uses_anonymous_args = 0
 5767 0000 10B5     		push	{r4, lr}
 5768              	.LCFI59:
 5769              		.cfi_def_cfa_offset 8
 5770              		.cfi_offset 4, -8
 5771              		.cfi_offset 14, -4
 5772 0002 C2B0     		sub	sp, sp, #264
 5773              	.LCFI60:
 5774              		.cfi_def_cfa_offset 272
1172:Core/Src/main.c ****   FRESULT fres;
 5775              		.loc 1 1172 3 view .LVU1369
1173:Core/Src/main.c ****   DWORD free_clusters, free_sectors, total_sectors;
 5776              		.loc 1 1173 3 view .LVU1370
1174:Core/Src/main.c ****   fres = f_getfree("", &free_clusters, &getFreeFs);
 5777              		.loc 1 1174 3 view .LVU1371
1175:Core/Src/main.c ****   if (fres != FR_OK) {
 5778              		.loc 1 1175 3 view .LVU1372
1175:Core/Src/main.c ****   if (fres != FR_OK) {
 5779              		.loc 1 1175 10 is_stmt 0 view .LVU1373
 5780 0004 0E48     		ldr	r0, .L396
 5781 0006 41AA     		add	r2, sp, #260
 5782 0008 40A9     		add	r1, sp, #256
 5783 000a FFF7FEFF 		bl	f_getfree
 5784              	.LVL623:
1176:Core/Src/main.c ****     UART2_Print("f_getfree error\r\n");
 5785              		.loc 1 1176 3 is_stmt 1 view .LVU1374
1176:Core/Src/main.c ****     UART2_Print("f_getfree error\r\n");
 5786              		.loc 1 1176 6 is_stmt 0 view .LVU1375
 5787 000e 0028     		cmp	r0, #0
 5788 0010 11D1     		bne	.L395
1181:Core/Src/main.c ****   free_sectors = free_clusters * getFreeFs->csize;
 5789              		.loc 1 1181 3 is_stmt 1 view .LVU1376
1181:Core/Src/main.c ****   free_sectors = free_clusters * getFreeFs->csize;
 5790              		.loc 1 1181 29 is_stmt 0 view .LVU1377
 5791 0012 419B     		ldr	r3, [sp, #260]
 5792 0014 5A69     		ldr	r2, [r3, #20]
1181:Core/Src/main.c ****   free_sectors = free_clusters * getFreeFs->csize;
 5793              		.loc 1 1181 40 view .LVU1378
 5794 0016 023A     		subs	r2, r2, #2
1181:Core/Src/main.c ****   free_sectors = free_clusters * getFreeFs->csize;
 5795              		.loc 1 1181 56 view .LVU1379
 5796 0018 5989     		ldrh	r1, [r3, #10]
1181:Core/Src/main.c ****   free_sectors = free_clusters * getFreeFs->csize;
 5797              		.loc 1 1181 17 view .LVU1380
 5798 001a 4A43     		muls	r2, r1
ARM GAS  /tmp/ccFTh0V1.s 			page 195


 5799              	.LVL624:
1182:Core/Src/main.c ****   char buffer[256];
 5800              		.loc 1 1182 3 is_stmt 1 view .LVU1381
1182:Core/Src/main.c ****   char buffer[256];
 5801              		.loc 1 1182 32 is_stmt 0 view .LVU1382
 5802 001c 409B     		ldr	r3, [sp, #256]
1182:Core/Src/main.c ****   char buffer[256];
 5803              		.loc 1 1182 16 view .LVU1383
 5804 001e 4B43     		muls	r3, r1
 5805              	.LVL625:
1183:Core/Src/main.c ****   sprintf(buffer, "SD card space:\r\n%10lu MiB total drive space.\r\n%10lu MiB available.\r\n", tot
 5806              		.loc 1 1183 3 is_stmt 1 view .LVU1384
1184:Core/Src/main.c ****   UART2_Print(buffer);
 5807              		.loc 1 1184 3 view .LVU1385
 5808 0020 DB0A     		lsrs	r3, r3, #11
 5809              	.LVL626:
1184:Core/Src/main.c ****   UART2_Print(buffer);
 5810              		.loc 1 1184 3 is_stmt 0 view .LVU1386
 5811 0022 D20A     		lsrs	r2, r2, #11
 5812              	.LVL627:
1184:Core/Src/main.c ****   UART2_Print(buffer);
 5813              		.loc 1 1184 3 view .LVU1387
 5814 0024 0749     		ldr	r1, .L396+4
 5815              	.LVL628:
1184:Core/Src/main.c ****   UART2_Print(buffer);
 5816              		.loc 1 1184 3 view .LVU1388
 5817 0026 6846     		mov	r0, sp
 5818              	.LVL629:
1184:Core/Src/main.c ****   UART2_Print(buffer);
 5819              		.loc 1 1184 3 view .LVU1389
 5820 0028 FFF7FEFF 		bl	sprintf
 5821              	.LVL630:
1185:Core/Src/main.c **** }
 5822              		.loc 1 1185 3 is_stmt 1 view .LVU1390
 5823 002c 6846     		mov	r0, sp
 5824 002e FFF7FEFF 		bl	UART2_Print
 5825              	.LVL631:
 5826              	.L392:
1186:Core/Src/main.c **** 
 5827              		.loc 1 1186 1 is_stmt 0 view .LVU1391
 5828 0032 42B0     		add	sp, sp, #264
 5829              		@ sp needed
 5830 0034 10BD     		pop	{r4, pc}
 5831              	.LVL632:
 5832              	.L395:
1177:Core/Src/main.c ****     return;
 5833              		.loc 1 1177 5 is_stmt 1 view .LVU1392
 5834 0036 0448     		ldr	r0, .L396+8
 5835              	.LVL633:
1177:Core/Src/main.c ****     return;
 5836              		.loc 1 1177 5 is_stmt 0 view .LVU1393
 5837 0038 FFF7FEFF 		bl	UART2_Print
 5838              	.LVL634:
1178:Core/Src/main.c ****   }
 5839              		.loc 1 1178 5 is_stmt 1 view .LVU1394
 5840 003c F9E7     		b	.L392
 5841              	.L397:
ARM GAS  /tmp/ccFTh0V1.s 			page 196


 5842 003e C046     		.align	2
 5843              	.L396:
 5844 0040 18000000 		.word	.LC299
 5845 0044 14000000 		.word	.LC314
 5846 0048 00000000 		.word	.LC312
 5847              		.cfi_endproc
 5848              	.LFE529:
 5850              		.section	.rodata.command_sd.str1.4,"aMS",%progbits,1
 5851              		.align	2
 5852              	.LC316:
 5853 0000 696E6974 		.ascii	"init\000"
 5853      00
 5854 0005 000000   		.align	2
 5855              	.LC319:
 5856 0008 53442063 		.ascii	"SD card already initialized.\015\012\000"
 5856      61726420 
 5856      616C7265 
 5856      61647920 
 5856      696E6974 
 5857 0027 00       		.align	2
 5858              	.LC321:
 5859 0028 66726565 		.ascii	"free\000"
 5859      00
 5860 002d 000000   		.align	2
 5861              	.LC323:
 5862 0030 53442063 		.ascii	"SD card not initialized.\015\012\000"
 5862      61726420 
 5862      6E6F7420 
 5862      696E6974 
 5862      69616C69 
 5863 004b 00       		.align	2
 5864              	.LC325:
 5865 004c 6465696E 		.ascii	"deinit\000"
 5865      697400
 5866 0053 00       		.align	2
 5867              	.LC327:
 5868 0054 53442043 		.ascii	"SD Card not initialized.\015\012\000"
 5868      61726420 
 5868      6E6F7420 
 5868      696E6974 
 5868      69616C69 
 5869 006f 00       		.align	2
 5870              	.LC330:
 5871 0070 4F707469 		.ascii	"Option needed for \"sd\".\015\012\000"
 5871      6F6E206E 
 5871      65656465 
 5871      6420666F 
 5871      72202273 
 5872 008a 0000     		.align	2
 5873              	.LC332:
 5874 008c 556E6B6E 		.ascii	"Unknown option for \"sd\": \000"
 5874      6F776E20 
 5874      6F707469 
 5874      6F6E2066 
 5874      6F722022 
 5875              		.section	.text.command_sd,"ax",%progbits
 5876              		.align	1
ARM GAS  /tmp/ccFTh0V1.s 			page 197


 5877              		.global	command_sd
 5878              		.syntax unified
 5879              		.code	16
 5880              		.thumb_func
 5882              	command_sd:
 5883              	.LVL635:
 5884              	.LFB519:
 761:Core/Src/main.c ****   char word[32];
 5885              		.loc 1 761 29 view -0
 5886              		.cfi_startproc
 5887              		@ args = 0, pretend = 0, frame = 40
 5888              		@ frame_needed = 0, uses_anonymous_args = 0
 761:Core/Src/main.c ****   char word[32];
 5889              		.loc 1 761 29 is_stmt 0 view .LVU1396
 5890 0000 10B5     		push	{r4, lr}
 5891              	.LCFI61:
 5892              		.cfi_def_cfa_offset 8
 5893              		.cfi_offset 4, -8
 5894              		.cfi_offset 14, -4
 5895 0002 8AB0     		sub	sp, sp, #40
 5896              	.LCFI62:
 5897              		.cfi_def_cfa_offset 48
 5898 0004 0190     		str	r0, [sp, #4]
 762:Core/Src/main.c ****   next_word(word, &rest);
 5899              		.loc 1 762 3 is_stmt 1 view .LVU1397
 763:Core/Src/main.c ****   if (!strcmp(word, "init")) {
 5900              		.loc 1 763 3 view .LVU1398
 5901 0006 02AC     		add	r4, sp, #8
 5902 0008 01A9     		add	r1, sp, #4
 5903 000a 2000     		movs	r0, r4
 5904              	.LVL636:
 763:Core/Src/main.c ****   if (!strcmp(word, "init")) {
 5905              		.loc 1 763 3 is_stmt 0 view .LVU1399
 5906 000c FFF7FEFF 		bl	next_word
 5907              	.LVL637:
 764:Core/Src/main.c ****     if (sd_ok) UART2_Print("SD card already initialized.\r\n");
 5908              		.loc 1 764 3 is_stmt 1 view .LVU1400
 764:Core/Src/main.c ****     if (sd_ok) UART2_Print("SD card already initialized.\r\n");
 5909              		.loc 1 764 8 is_stmt 0 view .LVU1401
 5910 0010 2549     		ldr	r1, .L407
 5911 0012 2000     		movs	r0, r4
 5912 0014 FFF7FEFF 		bl	strcmp
 5913              	.LVL638:
 764:Core/Src/main.c ****     if (sd_ok) UART2_Print("SD card already initialized.\r\n");
 5914              		.loc 1 764 6 discriminator 1 view .LVU1402
 5915 0018 0028     		cmp	r0, #0
 5916 001a 0BD1     		bne	.L399
 765:Core/Src/main.c ****     else initialize_sd();
 5917              		.loc 1 765 5 is_stmt 1 view .LVU1403
 765:Core/Src/main.c ****     else initialize_sd();
 5918              		.loc 1 765 9 is_stmt 0 view .LVU1404
 5919 001c 234B     		ldr	r3, .L407+4
 5920 001e 1B68     		ldr	r3, [r3]
 765:Core/Src/main.c ****     else initialize_sd();
 5921              		.loc 1 765 8 view .LVU1405
 5922 0020 002B     		cmp	r3, #0
 5923 0022 04D0     		beq	.L400
ARM GAS  /tmp/ccFTh0V1.s 			page 198


 765:Core/Src/main.c ****     else initialize_sd();
 5924              		.loc 1 765 16 is_stmt 1 discriminator 1 view .LVU1406
 5925 0024 2248     		ldr	r0, .L407+8
 5926 0026 FFF7FEFF 		bl	UART2_Print
 5927              	.LVL639:
 5928              	.L398:
 782:Core/Src/main.c **** 
 5929              		.loc 1 782 1 is_stmt 0 view .LVU1407
 5930 002a 0AB0     		add	sp, sp, #40
 5931              		@ sp needed
 5932 002c 10BD     		pop	{r4, pc}
 5933              	.L400:
 766:Core/Src/main.c ****   } else if (!strcmp(word, "free")) {
 5934              		.loc 1 766 10 is_stmt 1 view .LVU1408
 5935 002e FFF7FEFF 		bl	initialize_sd
 5936              	.LVL640:
 5937 0032 FAE7     		b	.L398
 5938              	.L399:
 767:Core/Src/main.c ****     if (sd_ok) sd_free_space();
 5939              		.loc 1 767 10 view .LVU1409
 767:Core/Src/main.c ****     if (sd_ok) sd_free_space();
 5940              		.loc 1 767 15 is_stmt 0 view .LVU1410
 5941 0034 1F49     		ldr	r1, .L407+12
 5942 0036 02A8     		add	r0, sp, #8
 5943 0038 FFF7FEFF 		bl	strcmp
 5944              	.LVL641:
 767:Core/Src/main.c ****     if (sd_ok) sd_free_space();
 5945              		.loc 1 767 13 discriminator 1 view .LVU1411
 5946 003c 0028     		cmp	r0, #0
 5947 003e 0AD1     		bne	.L402
 768:Core/Src/main.c ****     else UART2_Print("SD card not initialized.\r\n");
 5948              		.loc 1 768 5 is_stmt 1 view .LVU1412
 768:Core/Src/main.c ****     else UART2_Print("SD card not initialized.\r\n");
 5949              		.loc 1 768 9 is_stmt 0 view .LVU1413
 5950 0040 1A4B     		ldr	r3, .L407+4
 5951 0042 1B68     		ldr	r3, [r3]
 768:Core/Src/main.c ****     else UART2_Print("SD card not initialized.\r\n");
 5952              		.loc 1 768 8 view .LVU1414
 5953 0044 002B     		cmp	r3, #0
 5954 0046 02D0     		beq	.L403
 768:Core/Src/main.c ****     else UART2_Print("SD card not initialized.\r\n");
 5955              		.loc 1 768 16 is_stmt 1 discriminator 1 view .LVU1415
 5956 0048 FFF7FEFF 		bl	sd_free_space
 5957              	.LVL642:
 5958 004c EDE7     		b	.L398
 5959              	.L403:
 769:Core/Src/main.c ****   } else if (!strcmp(word, "deinit")) {
 5960              		.loc 1 769 10 view .LVU1416
 5961 004e 1A48     		ldr	r0, .L407+16
 5962 0050 FFF7FEFF 		bl	UART2_Print
 5963              	.LVL643:
 5964 0054 E9E7     		b	.L398
 5965              	.L402:
 770:Core/Src/main.c ****     if (sd_ok) deinit_sd();
 5966              		.loc 1 770 10 view .LVU1417
 770:Core/Src/main.c ****     if (sd_ok) deinit_sd();
 5967              		.loc 1 770 15 is_stmt 0 view .LVU1418
ARM GAS  /tmp/ccFTh0V1.s 			page 199


 5968 0056 1949     		ldr	r1, .L407+20
 5969 0058 02A8     		add	r0, sp, #8
 5970 005a FFF7FEFF 		bl	strcmp
 5971              	.LVL644:
 770:Core/Src/main.c ****     if (sd_ok) deinit_sd();
 5972              		.loc 1 770 13 discriminator 1 view .LVU1419
 5973 005e 0028     		cmp	r0, #0
 5974 0060 0AD1     		bne	.L404
 771:Core/Src/main.c ****     else UART2_Print("SD Card not initialized.\r\n");
 5975              		.loc 1 771 5 is_stmt 1 view .LVU1420
 771:Core/Src/main.c ****     else UART2_Print("SD Card not initialized.\r\n");
 5976              		.loc 1 771 9 is_stmt 0 view .LVU1421
 5977 0062 124B     		ldr	r3, .L407+4
 5978 0064 1B68     		ldr	r3, [r3]
 771:Core/Src/main.c ****     else UART2_Print("SD Card not initialized.\r\n");
 5979              		.loc 1 771 8 view .LVU1422
 5980 0066 002B     		cmp	r3, #0
 5981 0068 02D0     		beq	.L405
 771:Core/Src/main.c ****     else UART2_Print("SD Card not initialized.\r\n");
 5982              		.loc 1 771 16 is_stmt 1 discriminator 1 view .LVU1423
 5983 006a FFF7FEFF 		bl	deinit_sd
 5984              	.LVL645:
 5985 006e DCE7     		b	.L398
 5986              	.L405:
 772:Core/Src/main.c ****   } else if (!*word) {
 5987              		.loc 1 772 10 view .LVU1424
 5988 0070 1348     		ldr	r0, .L407+24
 5989 0072 FFF7FEFF 		bl	UART2_Print
 5990              	.LVL646:
 5991 0076 D8E7     		b	.L398
 5992              	.L404:
 773:Core/Src/main.c ****     cmd_invalid = 1;
 5993              		.loc 1 773 10 view .LVU1425
 773:Core/Src/main.c ****     cmd_invalid = 1;
 5994              		.loc 1 773 15 is_stmt 0 view .LVU1426
 5995 0078 02AB     		add	r3, sp, #8
 5996 007a 1B78     		ldrb	r3, [r3]
 773:Core/Src/main.c ****     cmd_invalid = 1;
 5997              		.loc 1 773 13 view .LVU1427
 5998 007c 002B     		cmp	r3, #0
 5999 007e 06D1     		bne	.L406
 774:Core/Src/main.c ****     UART2_Print("Option needed for \"sd\".\r\n");
 6000              		.loc 1 774 5 is_stmt 1 view .LVU1428
 774:Core/Src/main.c ****     UART2_Print("Option needed for \"sd\".\r\n");
 6001              		.loc 1 774 17 is_stmt 0 view .LVU1429
 6002 0080 104B     		ldr	r3, .L407+28
 6003 0082 0122     		movs	r2, #1
 6004 0084 1A60     		str	r2, [r3]
 775:Core/Src/main.c ****   } else {
 6005              		.loc 1 775 5 is_stmt 1 view .LVU1430
 6006 0086 1048     		ldr	r0, .L407+32
 6007 0088 FFF7FEFF 		bl	UART2_Print
 6008              	.LVL647:
 6009 008c CDE7     		b	.L398
 6010              	.L406:
 777:Core/Src/main.c ****     UART2_Print("Unknown option for \"sd\": ");
 6011              		.loc 1 777 5 view .LVU1431
ARM GAS  /tmp/ccFTh0V1.s 			page 200


 777:Core/Src/main.c ****     UART2_Print("Unknown option for \"sd\": ");
 6012              		.loc 1 777 17 is_stmt 0 view .LVU1432
 6013 008e 0D4B     		ldr	r3, .L407+28
 6014 0090 0122     		movs	r2, #1
 6015 0092 1A60     		str	r2, [r3]
 778:Core/Src/main.c ****     UART2_Print(word);
 6016              		.loc 1 778 5 is_stmt 1 view .LVU1433
 6017 0094 0D48     		ldr	r0, .L407+36
 6018 0096 FFF7FEFF 		bl	UART2_Print
 6019              	.LVL648:
 779:Core/Src/main.c ****     UART2_Print("\r\n");
 6020              		.loc 1 779 5 view .LVU1434
 6021 009a 02A8     		add	r0, sp, #8
 6022 009c FFF7FEFF 		bl	UART2_Print
 6023              	.LVL649:
 780:Core/Src/main.c ****   }
 6024              		.loc 1 780 5 view .LVU1435
 6025 00a0 0B48     		ldr	r0, .L407+40
 6026 00a2 FFF7FEFF 		bl	UART2_Print
 6027              	.LVL650:
 782:Core/Src/main.c **** 
 6028              		.loc 1 782 1 is_stmt 0 view .LVU1436
 6029 00a6 C0E7     		b	.L398
 6030              	.L408:
 6031              		.align	2
 6032              	.L407:
 6033 00a8 00000000 		.word	.LC316
 6034 00ac 00000000 		.word	sd_ok
 6035 00b0 08000000 		.word	.LC319
 6036 00b4 28000000 		.word	.LC321
 6037 00b8 30000000 		.word	.LC323
 6038 00bc 4C000000 		.word	.LC325
 6039 00c0 54000000 		.word	.LC327
 6040 00c4 00000000 		.word	cmd_invalid
 6041 00c8 70000000 		.word	.LC330
 6042 00cc 8C000000 		.word	.LC332
 6043 00d0 44000000 		.word	.LC29
 6044              		.cfi_endproc
 6045              	.LFE519:
 6047              		.section	.rodata.process_command.str1.4,"aMS",%progbits,1
 6048              		.align	2
 6049              	.LC336:
 6050 0000 66696C65 		.ascii	"file endp\000"
 6050      20656E64 
 6050      7000
 6051 000a 0000     		.align	2
 6052              	.LC339:
 6053 000c 50726F67 		.ascii	"Programmed %d lines.\015\012\000"
 6053      72616D6D 
 6053      65642025 
 6053      64206C69 
 6053      6E65732E 
 6054 0023 00       		.align	2
 6055              	.LC342:
 6056 0024 5761726E 		.ascii	"Warning, write failed.\015\012\000"
 6056      696E672C 
 6056      20777269 
ARM GAS  /tmp/ccFTh0V1.s 			page 201


 6056      74652066 
 6056      61696C65 
 6057 003d 000000   		.align	2
 6058              	.LC345:
 6059 0040 68656C70 		.ascii	"help\000"
 6059      00
 6060 0045 000000   		.align	2
 6061              	.LC347:
 6062 0048 62757300 		.ascii	"bus\000"
 6063              		.align	2
 6064              	.LC349:
 6065 004c 6E616D65 		.ascii	"name\000"
 6065      00
 6066 0051 000000   		.align	2
 6067              	.LC351:
 6068 0054 72656C61 		.ascii	"relay\000"
 6068      7900
 6069 005a 0000     		.align	2
 6070              	.LC353:
 6071 005c 736400   		.ascii	"sd\000"
 6072 005f 00       		.align	2
 6073              	.LC355:
 6074 0060 66696C65 		.ascii	"file\000"
 6074      00
 6075 0065 000000   		.align	2
 6076              	.LC357:
 6077 0068 73657276 		.ascii	"servo\000"
 6077      6F00
 6078 006e 0000     		.align	2
 6079              	.LC359:
 6080 0070 746300   		.ascii	"tc\000"
 6081 0073 00       		.align	2
 6082              	.LC361:
 6083 0074 74696D65 		.ascii	"time\000"
 6083      00
 6084 0079 000000   		.align	2
 6085              	.LC363:
 6086 007c 6D736700 		.ascii	"msg\000"
 6087              		.align	2
 6088              	.LC365:
 6089 0080 707400   		.ascii	"pt\000"
 6090 0083 00       		.align	2
 6091              	.LC367:
 6092 0084 456E7465 		.ascii	"Enter a command.\015\012\000"
 6092      72206120 
 6092      636F6D6D 
 6092      616E642E 
 6092      0D0A00
 6093 0097 00       		.align	2
 6094              	.LC369:
 6095 0098 556E6B6E 		.ascii	"Unknown command: \000"
 6095      6F776E20 
 6095      636F6D6D 
 6095      616E643A 
 6095      2000
 6096              		.section	.text.process_command,"ax",%progbits
 6097              		.align	1
ARM GAS  /tmp/ccFTh0V1.s 			page 202


 6098              		.global	process_command
 6099              		.syntax unified
 6100              		.code	16
 6101              		.thumb_func
 6103              	process_command:
 6104              	.LVL651:
 6105              	.LFB526:
1086:Core/Src/main.c ****   char word[32];
 6106              		.loc 1 1086 33 is_stmt 1 view -0
 6107              		.cfi_startproc
 6108              		@ args = 0, pretend = 0, frame = 104
 6109              		@ frame_needed = 0, uses_anonymous_args = 0
1086:Core/Src/main.c ****   char word[32];
 6110              		.loc 1 1086 33 is_stmt 0 view .LVU1438
 6111 0000 30B5     		push	{r4, r5, lr}
 6112              	.LCFI63:
 6113              		.cfi_def_cfa_offset 12
 6114              		.cfi_offset 4, -12
 6115              		.cfi_offset 5, -8
 6116              		.cfi_offset 14, -4
 6117 0002 9BB0     		sub	sp, sp, #108
 6118              	.LCFI64:
 6119              		.cfi_def_cfa_offset 120
 6120 0004 0190     		str	r0, [sp, #4]
1087:Core/Src/main.c ****   FRESULT fres;
 6121              		.loc 1 1087 3 is_stmt 1 view .LVU1439
1088:Core/Src/main.c ****   // int wlen = strcspn(buf, " ");
 6122              		.loc 1 1088 3 view .LVU1440
1093:Core/Src/main.c ****     if (!strcmp(buf, "file endp")) {
 6123              		.loc 1 1093 3 view .LVU1441
1093:Core/Src/main.c ****     if (!strcmp(buf, "file endp")) {
 6124              		.loc 1 1093 7 is_stmt 0 view .LVU1442
 6125 0006 644B     		ldr	r3, .L441
 6126 0008 1B68     		ldr	r3, [r3]
1093:Core/Src/main.c ****     if (!strcmp(buf, "file endp")) {
 6127              		.loc 1 1093 6 view .LVU1443
 6128 000a 002B     		cmp	r3, #0
 6129 000c 36D0     		beq	.L410
1094:Core/Src/main.c ****       char buffer[64];
 6130              		.loc 1 1094 5 is_stmt 1 view .LVU1444
1094:Core/Src/main.c ****       char buffer[64];
 6131              		.loc 1 1094 10 is_stmt 0 view .LVU1445
 6132 000e 0400     		movs	r4, r0
 6133 0010 6249     		ldr	r1, .L441+4
 6134 0012 FFF7FEFF 		bl	strcmp
 6135              	.LVL652:
1094:Core/Src/main.c ****       char buffer[64];
 6136              		.loc 1 1094 8 discriminator 1 view .LVU1446
 6137 0016 0028     		cmp	r0, #0
 6138 0018 12D1     		bne	.L411
 6139              	.LBB72:
1095:Core/Src/main.c ****       sprintf(buffer, "Programmed %d lines.\r\n", prog_lines);
 6140              		.loc 1 1095 7 is_stmt 1 view .LVU1447
1096:Core/Src/main.c ****       UART2_Print(buffer);
 6141              		.loc 1 1096 7 view .LVU1448
 6142 001a 614C     		ldr	r4, .L441+8
 6143 001c 2268     		ldr	r2, [r4]
ARM GAS  /tmp/ccFTh0V1.s 			page 203


 6144 001e 6149     		ldr	r1, .L441+12
 6145 0020 02AD     		add	r5, sp, #8
 6146 0022 2800     		movs	r0, r5
 6147 0024 FFF7FEFF 		bl	sprintf
 6148              	.LVL653:
1097:Core/Src/main.c ****       prog_lines = 0;
 6149              		.loc 1 1097 7 view .LVU1449
 6150 0028 2800     		movs	r0, r5
 6151 002a FFF7FEFF 		bl	UART2_Print
 6152              	.LVL654:
1098:Core/Src/main.c ****       cur_programming = 0;
 6153              		.loc 1 1098 7 view .LVU1450
1098:Core/Src/main.c ****       cur_programming = 0;
 6154              		.loc 1 1098 18 is_stmt 0 view .LVU1451
 6155 002e 0023     		movs	r3, #0
 6156 0030 2360     		str	r3, [r4]
1099:Core/Src/main.c ****       f_close(&pfil);
 6157              		.loc 1 1099 7 is_stmt 1 view .LVU1452
1099:Core/Src/main.c ****       f_close(&pfil);
 6158              		.loc 1 1099 23 is_stmt 0 view .LVU1453
 6159 0032 594A     		ldr	r2, .L441
 6160 0034 1360     		str	r3, [r2]
1100:Core/Src/main.c ****     } else {
 6161              		.loc 1 1100 7 is_stmt 1 view .LVU1454
 6162 0036 5C48     		ldr	r0, .L441+16
 6163 0038 FFF7FEFF 		bl	f_close
 6164              	.LVL655:
 6165              	.L409:
 6166              	.LBE72:
1149:Core/Src/main.c **** void initialize_sd() {
 6167              		.loc 1 1149 1 is_stmt 0 view .LVU1455
 6168 003c 1BB0     		add	sp, sp, #108
 6169              		@ sp needed
 6170 003e 30BD     		pop	{r4, r5, pc}
 6171              	.L411:
 6172              	.LBB73:
1102:Core/Src/main.c ****       buf[len] = '\n';
 6173              		.loc 1 1102 7 is_stmt 1 view .LVU1456
1102:Core/Src/main.c ****       buf[len] = '\n';
 6174              		.loc 1 1102 17 is_stmt 0 view .LVU1457
 6175 0040 2000     		movs	r0, r4
 6176 0042 FFF7FEFF 		bl	strlen
 6177              	.LVL656:
 6178 0046 0200     		movs	r2, r0
 6179              	.LVL657:
1103:Core/Src/main.c ****       buf[++len] = 0;
 6180              		.loc 1 1103 7 is_stmt 1 view .LVU1458
1103:Core/Src/main.c ****       buf[++len] = 0;
 6181              		.loc 1 1103 16 is_stmt 0 view .LVU1459
 6182 0048 0A23     		movs	r3, #10
 6183 004a 2354     		strb	r3, [r4, r0]
1104:Core/Src/main.c ****       int olen;
 6184              		.loc 1 1104 7 is_stmt 1 view .LVU1460
1104:Core/Src/main.c ****       int olen;
 6185              		.loc 1 1104 18 is_stmt 0 view .LVU1461
 6186 004c 0132     		adds	r2, r2, #1
 6187              	.LVL658:
ARM GAS  /tmp/ccFTh0V1.s 			page 204


1104:Core/Src/main.c ****       int olen;
 6188              		.loc 1 1104 10 view .LVU1462
 6189 004e 019B     		ldr	r3, [sp, #4]
 6190 0050 9B18     		adds	r3, r3, r2
1104:Core/Src/main.c ****       int olen;
 6191              		.loc 1 1104 18 view .LVU1463
 6192 0052 0021     		movs	r1, #0
 6193 0054 1970     		strb	r1, [r3]
1105:Core/Src/main.c ****       fres = f_write(&pfil, buf, len, &olen);
 6194              		.loc 1 1105 7 is_stmt 1 view .LVU1464
1106:Core/Src/main.c ****       if (fres != FR_OK) {
 6195              		.loc 1 1106 7 view .LVU1465
1106:Core/Src/main.c ****       if (fres != FR_OK) {
 6196              		.loc 1 1106 14 is_stmt 0 view .LVU1466
 6197 0056 0199     		ldr	r1, [sp, #4]
 6198 0058 5348     		ldr	r0, .L441+16
 6199 005a 02AB     		add	r3, sp, #8
 6200 005c FFF7FEFF 		bl	f_write
 6201              	.LVL659:
1107:Core/Src/main.c ****         UART2_Print("Warning, write failed.\r\n");
 6202              		.loc 1 1107 7 is_stmt 1 view .LVU1467
1107:Core/Src/main.c ****         UART2_Print("Warning, write failed.\r\n");
 6203              		.loc 1 1107 10 is_stmt 0 view .LVU1468
 6204 0060 0028     		cmp	r0, #0
 6205 0062 07D1     		bne	.L429
1110:Core/Src/main.c ****       }
 6206              		.loc 1 1110 9 is_stmt 1 view .LVU1469
1110:Core/Src/main.c ****       }
 6207              		.loc 1 1110 20 is_stmt 0 view .LVU1470
 6208 0064 4E4A     		ldr	r2, .L441+8
 6209 0066 1368     		ldr	r3, [r2]
 6210 0068 0133     		adds	r3, r3, #1
 6211 006a 1360     		str	r3, [r2]
 6212              	.LVL660:
 6213              	.L414:
1112:Core/Src/main.c ****     }
 6214              		.loc 1 1112 7 is_stmt 1 view .LVU1471
 6215 006c 4E48     		ldr	r0, .L441+16
 6216 006e FFF7FEFF 		bl	f_sync
 6217              	.LVL661:
 6218              	.LBE73:
1114:Core/Src/main.c ****   }
 6219              		.loc 1 1114 5 view .LVU1472
 6220 0072 E3E7     		b	.L409
 6221              	.LVL662:
 6222              	.L429:
 6223              	.LBB74:
1108:Core/Src/main.c ****       } else {
 6224              		.loc 1 1108 9 view .LVU1473
 6225 0074 4D48     		ldr	r0, .L441+20
 6226              	.LVL663:
1108:Core/Src/main.c ****       } else {
 6227              		.loc 1 1108 9 is_stmt 0 view .LVU1474
 6228 0076 FFF7FEFF 		bl	UART2_Print
 6229              	.LVL664:
 6230 007a F7E7     		b	.L414
 6231              	.LVL665:
ARM GAS  /tmp/ccFTh0V1.s 			page 205


 6232              	.L410:
1108:Core/Src/main.c ****       } else {
 6233              		.loc 1 1108 9 view .LVU1475
 6234              	.LBE74:
1116:Core/Src/main.c ****   cmd_invalid = 0;
 6235              		.loc 1 1116 3 is_stmt 1 view .LVU1476
 6236 007c 12AC     		add	r4, sp, #72
 6237 007e 01A9     		add	r1, sp, #4
 6238 0080 2000     		movs	r0, r4
 6239              	.LVL666:
1116:Core/Src/main.c ****   cmd_invalid = 0;
 6240              		.loc 1 1116 3 is_stmt 0 view .LVU1477
 6241 0082 FFF7FEFF 		bl	next_word
 6242              	.LVL667:
1117:Core/Src/main.c ****   if (!strcmp(word, "help")) {
 6243              		.loc 1 1117 3 is_stmt 1 view .LVU1478
1117:Core/Src/main.c ****   if (!strcmp(word, "help")) {
 6244              		.loc 1 1117 15 is_stmt 0 view .LVU1479
 6245 0086 4A4B     		ldr	r3, .L441+24
 6246 0088 0022     		movs	r2, #0
 6247 008a 1A60     		str	r2, [r3]
1118:Core/Src/main.c ****     command_help(buf);
 6248              		.loc 1 1118 3 is_stmt 1 view .LVU1480
1118:Core/Src/main.c ****     command_help(buf);
 6249              		.loc 1 1118 8 is_stmt 0 view .LVU1481
 6250 008c 4949     		ldr	r1, .L441+28
 6251 008e 2000     		movs	r0, r4
 6252 0090 FFF7FEFF 		bl	strcmp
 6253              	.LVL668:
1118:Core/Src/main.c ****     command_help(buf);
 6254              		.loc 1 1118 6 discriminator 1 view .LVU1482
 6255 0094 0028     		cmp	r0, #0
 6256 0096 46D0     		beq	.L430
1120:Core/Src/main.c ****     command_bus(buf);
 6257              		.loc 1 1120 10 is_stmt 1 view .LVU1483
1120:Core/Src/main.c ****     command_bus(buf);
 6258              		.loc 1 1120 15 is_stmt 0 view .LVU1484
 6259 0098 4749     		ldr	r1, .L441+32
 6260 009a 12A8     		add	r0, sp, #72
 6261 009c FFF7FEFF 		bl	strcmp
 6262              	.LVL669:
1120:Core/Src/main.c ****     command_bus(buf);
 6263              		.loc 1 1120 13 discriminator 1 view .LVU1485
 6264 00a0 0028     		cmp	r0, #0
 6265 00a2 44D0     		beq	.L431
1122:Core/Src/main.c ****     command_name(buf);
 6266              		.loc 1 1122 10 is_stmt 1 view .LVU1486
1122:Core/Src/main.c ****     command_name(buf);
 6267              		.loc 1 1122 15 is_stmt 0 view .LVU1487
 6268 00a4 4549     		ldr	r1, .L441+36
 6269 00a6 12A8     		add	r0, sp, #72
 6270 00a8 FFF7FEFF 		bl	strcmp
 6271              	.LVL670:
1122:Core/Src/main.c ****     command_name(buf);
 6272              		.loc 1 1122 13 discriminator 1 view .LVU1488
 6273 00ac 0028     		cmp	r0, #0
 6274 00ae 42D0     		beq	.L432
ARM GAS  /tmp/ccFTh0V1.s 			page 206


1124:Core/Src/main.c ****     command_relay(buf);
 6275              		.loc 1 1124 10 is_stmt 1 view .LVU1489
1124:Core/Src/main.c ****     command_relay(buf);
 6276              		.loc 1 1124 15 is_stmt 0 view .LVU1490
 6277 00b0 4349     		ldr	r1, .L441+40
 6278 00b2 12A8     		add	r0, sp, #72
 6279 00b4 FFF7FEFF 		bl	strcmp
 6280              	.LVL671:
1124:Core/Src/main.c ****     command_relay(buf);
 6281              		.loc 1 1124 13 discriminator 1 view .LVU1491
 6282 00b8 0028     		cmp	r0, #0
 6283 00ba 40D0     		beq	.L433
1126:Core/Src/main.c ****     command_sd(buf);
 6284              		.loc 1 1126 10 is_stmt 1 view .LVU1492
1126:Core/Src/main.c ****     command_sd(buf);
 6285              		.loc 1 1126 15 is_stmt 0 view .LVU1493
 6286 00bc 4149     		ldr	r1, .L441+44
 6287 00be 12A8     		add	r0, sp, #72
 6288 00c0 FFF7FEFF 		bl	strcmp
 6289              	.LVL672:
1126:Core/Src/main.c ****     command_sd(buf);
 6290              		.loc 1 1126 13 discriminator 1 view .LVU1494
 6291 00c4 0028     		cmp	r0, #0
 6292 00c6 3ED0     		beq	.L434
1128:Core/Src/main.c ****     command_file(buf);
 6293              		.loc 1 1128 10 is_stmt 1 view .LVU1495
1128:Core/Src/main.c ****     command_file(buf);
 6294              		.loc 1 1128 15 is_stmt 0 view .LVU1496
 6295 00c8 3F49     		ldr	r1, .L441+48
 6296 00ca 12A8     		add	r0, sp, #72
 6297 00cc FFF7FEFF 		bl	strcmp
 6298              	.LVL673:
1128:Core/Src/main.c ****     command_file(buf);
 6299              		.loc 1 1128 13 discriminator 1 view .LVU1497
 6300 00d0 0028     		cmp	r0, #0
 6301 00d2 3CD0     		beq	.L435
1130:Core/Src/main.c ****     command_servo(buf);
 6302              		.loc 1 1130 10 is_stmt 1 view .LVU1498
1130:Core/Src/main.c ****     command_servo(buf);
 6303              		.loc 1 1130 15 is_stmt 0 view .LVU1499
 6304 00d4 3D49     		ldr	r1, .L441+52
 6305 00d6 12A8     		add	r0, sp, #72
 6306 00d8 FFF7FEFF 		bl	strcmp
 6307              	.LVL674:
1130:Core/Src/main.c ****     command_servo(buf);
 6308              		.loc 1 1130 13 discriminator 1 view .LVU1500
 6309 00dc 0028     		cmp	r0, #0
 6310 00de 3AD0     		beq	.L436
1132:Core/Src/main.c ****     command_tc(buf);
 6311              		.loc 1 1132 10 is_stmt 1 view .LVU1501
1132:Core/Src/main.c ****     command_tc(buf);
 6312              		.loc 1 1132 15 is_stmt 0 view .LVU1502
 6313 00e0 3B49     		ldr	r1, .L441+56
 6314 00e2 12A8     		add	r0, sp, #72
 6315 00e4 FFF7FEFF 		bl	strcmp
 6316              	.LVL675:
1132:Core/Src/main.c ****     command_tc(buf);
ARM GAS  /tmp/ccFTh0V1.s 			page 207


 6317              		.loc 1 1132 13 discriminator 1 view .LVU1503
 6318 00e8 0028     		cmp	r0, #0
 6319 00ea 38D0     		beq	.L437
1134:Core/Src/main.c ****     command_time(buf);
 6320              		.loc 1 1134 10 is_stmt 1 view .LVU1504
1134:Core/Src/main.c ****     command_time(buf);
 6321              		.loc 1 1134 15 is_stmt 0 view .LVU1505
 6322 00ec 3949     		ldr	r1, .L441+60
 6323 00ee 12A8     		add	r0, sp, #72
 6324 00f0 FFF7FEFF 		bl	strcmp
 6325              	.LVL676:
1134:Core/Src/main.c ****     command_time(buf);
 6326              		.loc 1 1134 13 discriminator 1 view .LVU1506
 6327 00f4 0028     		cmp	r0, #0
 6328 00f6 36D0     		beq	.L438
1136:Core/Src/main.c ****     command_msg(buf);
 6329              		.loc 1 1136 10 is_stmt 1 view .LVU1507
1136:Core/Src/main.c ****     command_msg(buf);
 6330              		.loc 1 1136 15 is_stmt 0 view .LVU1508
 6331 00f8 3749     		ldr	r1, .L441+64
 6332 00fa 12A8     		add	r0, sp, #72
 6333 00fc FFF7FEFF 		bl	strcmp
 6334              	.LVL677:
1136:Core/Src/main.c ****     command_msg(buf);
 6335              		.loc 1 1136 13 discriminator 1 view .LVU1509
 6336 0100 0028     		cmp	r0, #0
 6337 0102 34D0     		beq	.L439
1138:Core/Src/main.c ****     command_pt(buf);
 6338              		.loc 1 1138 10 is_stmt 1 view .LVU1510
1138:Core/Src/main.c ****     command_pt(buf);
 6339              		.loc 1 1138 15 is_stmt 0 view .LVU1511
 6340 0104 3549     		ldr	r1, .L441+68
 6341 0106 12A8     		add	r0, sp, #72
 6342 0108 FFF7FEFF 		bl	strcmp
 6343              	.LVL678:
1138:Core/Src/main.c ****     command_pt(buf);
 6344              		.loc 1 1138 13 discriminator 1 view .LVU1512
 6345 010c 0028     		cmp	r0, #0
 6346 010e 32D0     		beq	.L440
1140:Core/Src/main.c ****     cmd_invalid = 1;
 6347              		.loc 1 1140 10 is_stmt 1 view .LVU1513
1140:Core/Src/main.c ****     cmd_invalid = 1;
 6348              		.loc 1 1140 15 is_stmt 0 view .LVU1514
 6349 0110 12AB     		add	r3, sp, #72
 6350 0112 1B78     		ldrb	r3, [r3]
1140:Core/Src/main.c ****     cmd_invalid = 1;
 6351              		.loc 1 1140 13 view .LVU1515
 6352 0114 002B     		cmp	r3, #0
 6353 0116 32D1     		bne	.L428
1141:Core/Src/main.c ****     UART2_Print("Enter a command.\r\n");
 6354              		.loc 1 1141 5 is_stmt 1 view .LVU1516
1141:Core/Src/main.c ****     UART2_Print("Enter a command.\r\n");
 6355              		.loc 1 1141 17 is_stmt 0 view .LVU1517
 6356 0118 254B     		ldr	r3, .L441+24
 6357 011a 0122     		movs	r2, #1
 6358 011c 1A60     		str	r2, [r3]
1142:Core/Src/main.c ****   } else {
ARM GAS  /tmp/ccFTh0V1.s 			page 208


 6359              		.loc 1 1142 5 is_stmt 1 view .LVU1518
 6360 011e 3048     		ldr	r0, .L441+72
 6361 0120 FFF7FEFF 		bl	UART2_Print
 6362              	.LVL679:
 6363 0124 8AE7     		b	.L409
 6364              	.L430:
1119:Core/Src/main.c ****   } else if (!strcmp(word, "bus")) {
 6365              		.loc 1 1119 5 view .LVU1519
 6366 0126 0198     		ldr	r0, [sp, #4]
 6367 0128 FFF7FEFF 		bl	command_help
 6368              	.LVL680:
 6369 012c 86E7     		b	.L409
 6370              	.L431:
1121:Core/Src/main.c ****   } else if (!strcmp(word, "name")) {
 6371              		.loc 1 1121 5 view .LVU1520
 6372 012e 0198     		ldr	r0, [sp, #4]
 6373 0130 FFF7FEFF 		bl	command_bus
 6374              	.LVL681:
 6375 0134 82E7     		b	.L409
 6376              	.L432:
1123:Core/Src/main.c ****   } else if (!strcmp(word, "relay")) {
 6377              		.loc 1 1123 5 view .LVU1521
 6378 0136 0198     		ldr	r0, [sp, #4]
 6379 0138 FFF7FEFF 		bl	command_name
 6380              	.LVL682:
 6381 013c 7EE7     		b	.L409
 6382              	.L433:
1125:Core/Src/main.c ****   } else if (!strcmp(word, "sd")) {
 6383              		.loc 1 1125 5 view .LVU1522
 6384 013e 0198     		ldr	r0, [sp, #4]
 6385 0140 FFF7FEFF 		bl	command_relay
 6386              	.LVL683:
 6387 0144 7AE7     		b	.L409
 6388              	.L434:
1127:Core/Src/main.c ****   } else if (!strcmp(word, "file")) {
 6389              		.loc 1 1127 5 view .LVU1523
 6390 0146 0198     		ldr	r0, [sp, #4]
 6391 0148 FFF7FEFF 		bl	command_sd
 6392              	.LVL684:
 6393 014c 76E7     		b	.L409
 6394              	.L435:
1129:Core/Src/main.c ****   } else if (!strcmp(word, "servo")) {
 6395              		.loc 1 1129 5 view .LVU1524
 6396 014e 0198     		ldr	r0, [sp, #4]
 6397 0150 FFF7FEFF 		bl	command_file
 6398              	.LVL685:
 6399 0154 72E7     		b	.L409
 6400              	.L436:
1131:Core/Src/main.c ****   } else if (!strcmp(word, "tc")) {
 6401              		.loc 1 1131 5 view .LVU1525
 6402 0156 0198     		ldr	r0, [sp, #4]
 6403 0158 FFF7FEFF 		bl	command_servo
 6404              	.LVL686:
 6405 015c 6EE7     		b	.L409
 6406              	.L437:
1133:Core/Src/main.c ****   } else if (!strcmp(word, "time")) {
 6407              		.loc 1 1133 5 view .LVU1526
ARM GAS  /tmp/ccFTh0V1.s 			page 209


 6408 015e 0198     		ldr	r0, [sp, #4]
 6409 0160 FFF7FEFF 		bl	command_tc
 6410              	.LVL687:
 6411 0164 6AE7     		b	.L409
 6412              	.L438:
1135:Core/Src/main.c ****   } else if (!strcmp(word, "msg")) {
 6413              		.loc 1 1135 5 view .LVU1527
 6414 0166 0198     		ldr	r0, [sp, #4]
 6415 0168 FFF7FEFF 		bl	command_time
 6416              	.LVL688:
 6417 016c 66E7     		b	.L409
 6418              	.L439:
1137:Core/Src/main.c ****   } else if (!strcmp(word, "pt")) {
 6419              		.loc 1 1137 5 view .LVU1528
 6420 016e 0198     		ldr	r0, [sp, #4]
 6421 0170 FFF7FEFF 		bl	command_msg
 6422              	.LVL689:
 6423 0174 62E7     		b	.L409
 6424              	.L440:
1139:Core/Src/main.c ****   } else if (!*word) {
 6425              		.loc 1 1139 5 view .LVU1529
 6426 0176 0198     		ldr	r0, [sp, #4]
 6427 0178 FFF7FEFF 		bl	command_pt
 6428              	.LVL690:
 6429 017c 5EE7     		b	.L409
 6430              	.L428:
1144:Core/Src/main.c ****     UART2_Print("Unknown command: ");
 6431              		.loc 1 1144 5 view .LVU1530
1144:Core/Src/main.c ****     UART2_Print("Unknown command: ");
 6432              		.loc 1 1144 17 is_stmt 0 view .LVU1531
 6433 017e 0C4B     		ldr	r3, .L441+24
 6434 0180 0122     		movs	r2, #1
 6435 0182 1A60     		str	r2, [r3]
1145:Core/Src/main.c ****     UART2_Print(word);
 6436              		.loc 1 1145 5 is_stmt 1 view .LVU1532
 6437 0184 1748     		ldr	r0, .L441+76
 6438 0186 FFF7FEFF 		bl	UART2_Print
 6439              	.LVL691:
1146:Core/Src/main.c ****     UART2_Print("\r\n");
 6440              		.loc 1 1146 5 view .LVU1533
 6441 018a 12A8     		add	r0, sp, #72
 6442 018c FFF7FEFF 		bl	UART2_Print
 6443              	.LVL692:
1147:Core/Src/main.c ****   }
 6444              		.loc 1 1147 5 view .LVU1534
 6445 0190 1548     		ldr	r0, .L441+80
 6446 0192 FFF7FEFF 		bl	UART2_Print
 6447              	.LVL693:
 6448 0196 51E7     		b	.L409
 6449              	.L442:
 6450              		.align	2
 6451              	.L441:
 6452 0198 00000000 		.word	cur_programming
 6453 019c 00000000 		.word	.LC336
 6454 01a0 00000000 		.word	prog_lines
 6455 01a4 0C000000 		.word	.LC339
 6456 01a8 00000000 		.word	pfil
ARM GAS  /tmp/ccFTh0V1.s 			page 210


 6457 01ac 24000000 		.word	.LC342
 6458 01b0 00000000 		.word	cmd_invalid
 6459 01b4 40000000 		.word	.LC345
 6460 01b8 48000000 		.word	.LC347
 6461 01bc 4C000000 		.word	.LC349
 6462 01c0 54000000 		.word	.LC351
 6463 01c4 5C000000 		.word	.LC353
 6464 01c8 60000000 		.word	.LC355
 6465 01cc 68000000 		.word	.LC357
 6466 01d0 70000000 		.word	.LC359
 6467 01d4 74000000 		.word	.LC361
 6468 01d8 7C000000 		.word	.LC363
 6469 01dc 80000000 		.word	.LC365
 6470 01e0 84000000 		.word	.LC367
 6471 01e4 98000000 		.word	.LC369
 6472 01e8 44000000 		.word	.LC29
 6473              		.cfi_endproc
 6474              	.LFE526:
 6476              		.section	.rodata.command_file.str1.4,"aMS",%progbits,1
 6477              		.align	2
 6478              	.LC373:
 6479 0000 53442063 		.ascii	"SD card must be initialized to use \"file\".\015\012"
 6479      61726420 
 6479      6D757374 
 6479      20626520 
 6479      696E6974 
 6480 002c 00       		.ascii	"\000"
 6481 002d 000000   		.align	2
 6482              	.LC376:
 6483 0030 656E6470 		.ascii	"endp\000"
 6483      00
 6484 0035 000000   		.align	2
 6485              	.LC378:
 6486 0038 43616E27 		.ascii	"Can't use \"file\" commands while programming.\015\012"
 6486      74207573 
 6486      65202266 
 6486      696C6522 
 6486      20636F6D 
 6487 0066 00       		.ascii	"\000"
 6488 0067 00       		.align	2
 6489              	.LC382:
 6490 0068 556E6162 		.ascii	"Unable to open file.\015\012\000"
 6490      6C652074 
 6490      6F206F70 
 6490      656E2066 
 6490      696C652E 
 6491 007f 00       		.align	2
 6492              	.LC384:
 6493 0080 46696C65 		.ascii	"File deleted.\015\012\000"
 6493      2064656C 
 6493      65746564 
 6493      2E0D0A00 
 6494              		.align	2
 6495              	.LC386:
 6496 0090 72656164 		.ascii	"read\000"
 6496      00
 6497 0095 000000   		.align	2
ARM GAS  /tmp/ccFTh0V1.s 			page 211


 6498              	.LC388:
 6499 0098 46696C65 		.ascii	"File contents:\015\012\000"
 6499      20636F6E 
 6499      74656E74 
 6499      733A0D0A 
 6499      00
 6500 00a9 000000   		.align	2
 6501              	.LC390:
 6502 00ac 25303464 		.ascii	"%04d|\000"
 6502      7C00
 6503 00b2 0000     		.align	2
 6504              	.LC393:
 6505 00b4 64656C6C 		.ascii	"delline\000"
 6505      696E6500 
 6506              		.align	2
 6507              	.LC395:
 6508 00bc 466F726D 		.ascii	"Format: file delline <file> <linenum>\015\012\000"
 6508      61743A20 
 6508      66696C65 
 6508      2064656C 
 6508      6C696E65 
 6509              		.align	2
 6510              	.LC397:
 6511 00e4 746D7000 		.ascii	"tmp\000"
 6512              		.align	2
 6513              	.LC399:
 6514 00e8 556E6162 		.ascii	"Unable to open temporary file.\015\012\000"
 6514      6C652074 
 6514      6F206F70 
 6514      656E2074 
 6514      656D706F 
 6515 0109 000000   		.align	2
 6516              	.LC401:
 6517 010c 556E6162 		.ascii	"Unable to delete old file.\015\012\000"
 6517      6C652074 
 6517      6F206465 
 6517      6C657465 
 6517      206F6C64 
 6518 0129 000000   		.align	2
 6519              	.LC403:
 6520 012c 556E6162 		.ascii	"Unable to rename file; temporary copy saved in \"tm"
 6520      6C652074 
 6520      6F207265 
 6520      6E616D65 
 6520      2066696C 
 6521 015e 70222E0D 		.ascii	"p\".\015\012\000"
 6521      0A00
 6522              		.align	2
 6523              	.LC405:
 6524 0164 4C696E65 		.ascii	"Line deleted.\015\012\000"
 6524      2064656C 
 6524      65746564 
 6524      2E0D0A00 
 6525              		.align	2
 6526              	.LC407:
 6527 0174 72756E00 		.ascii	"run\000"
 6528              		.align	2
ARM GAS  /tmp/ccFTh0V1.s 			page 212


 6529              	.LC409:
 6530 0178 73746172 		.ascii	"startup.scr\000"
 6530      7475702E 
 6530      73637200 
 6531              		.align	2
 6532              	.LC411:
 6533 0184 70726F67 		.ascii	"program\000"
 6533      72616D00 
 6534              		.align	2
 6535              	.LC415:
 6536 018c 4F707469 		.ascii	"Option needed for \"file\".\015\012\000"
 6536      6F6E206E 
 6536      65656465 
 6536      6420666F 
 6536      72202266 
 6537              		.align	2
 6538              	.LC417:
 6539 01a8 556E6B6E 		.ascii	"Unknown option for \"file\": \000"
 6539      6F776E20 
 6539      6F707469 
 6539      6F6E2066 
 6539      6F722022 
 6540              		.section	.text.command_file,"ax",%progbits
 6541              		.align	1
 6542              		.global	command_file
 6543              		.syntax unified
 6544              		.code	16
 6545              		.thumb_func
 6547              	command_file:
 6548              	.LVL694:
 6549              	.LFB521:
 821:Core/Src/main.c ****   FIL fil;
 6550              		.loc 1 821 31 view -0
 6551              		.cfi_startproc
 6552              		@ args = 0, pretend = 0, frame = 1480
 6553              		@ frame_needed = 0, uses_anonymous_args = 0
 821:Core/Src/main.c ****   FIL fil;
 6554              		.loc 1 821 31 is_stmt 0 view .LVU1536
 6555 0000 70B5     		push	{r4, r5, r6, lr}
 6556              	.LCFI65:
 6557              		.cfi_def_cfa_offset 16
 6558              		.cfi_offset 4, -16
 6559              		.cfi_offset 5, -12
 6560              		.cfi_offset 6, -8
 6561              		.cfi_offset 14, -4
 6562 0002 9C4C     		ldr	r4, .L491
 6563 0004 A544     		add	sp, sp, r4
 6564              	.LCFI66:
 6565              		.cfi_def_cfa_offset 1496
 6566 0006 0190     		str	r0, [sp, #4]
 822:Core/Src/main.c ****   FRESULT fres;
 6567              		.loc 1 822 3 is_stmt 1 view .LVU1537
 823:Core/Src/main.c ****   char word[32];
 6568              		.loc 1 823 3 view .LVU1538
 824:Core/Src/main.c ****   if (!sd_ok) {
 6569              		.loc 1 824 3 view .LVU1539
 825:Core/Src/main.c ****     UART2_Print("SD card must be initialized to use \"file\".\r\n");
ARM GAS  /tmp/ccFTh0V1.s 			page 213


 6570              		.loc 1 825 3 view .LVU1540
 825:Core/Src/main.c ****     UART2_Print("SD card must be initialized to use \"file\".\r\n");
 6571              		.loc 1 825 7 is_stmt 0 view .LVU1541
 6572 0008 9B4B     		ldr	r3, .L491+4
 6573 000a 1B68     		ldr	r3, [r3]
 825:Core/Src/main.c ****     UART2_Print("SD card must be initialized to use \"file\".\r\n");
 6574              		.loc 1 825 6 view .LVU1542
 6575 000c 002B     		cmp	r3, #0
 6576 000e 3FD0     		beq	.L476
 828:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 6577              		.loc 1 828 10 is_stmt 1 view .LVU1543
 828:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 6578              		.loc 1 828 14 is_stmt 0 view .LVU1544
 6579 0010 9A4B     		ldr	r3, .L491+8
 6580 0012 1B68     		ldr	r3, [r3]
 828:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 6581              		.loc 1 828 13 view .LVU1545
 6582 0014 002B     		cmp	r3, #0
 6583 0016 05D0     		beq	.L446
 828:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 6584              		.loc 1 828 33 discriminator 1 view .LVU1546
 6585 0018 9949     		ldr	r1, .L491+12
 6586 001a DEA8     		add	r0, sp, #888
 6587              	.LVL695:
 828:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 6588              		.loc 1 828 33 discriminator 1 view .LVU1547
 6589 001c FFF7FEFF 		bl	strcmp
 6590              	.LVL696:
 828:Core/Src/main.c ****     UART2_Print("Can't use \"file\" commands while programming.\r\n");
 6591              		.loc 1 828 30 discriminator 1 view .LVU1548
 6592 0020 0028     		cmp	r0, #0
 6593 0022 39D1     		bne	.L477
 6594              	.L446:
 831:Core/Src/main.c ****   if (!strcmp(word, "list")) {
 6595              		.loc 1 831 3 is_stmt 1 view .LVU1549
 6596 0024 DEAC     		add	r4, sp, #888
 6597 0026 01A9     		add	r1, sp, #4
 6598 0028 2000     		movs	r0, r4
 6599 002a FFF7FEFF 		bl	next_word
 6600              	.LVL697:
 832:Core/Src/main.c ****     list_all_files();
 6601              		.loc 1 832 3 view .LVU1550
 832:Core/Src/main.c ****     list_all_files();
 6602              		.loc 1 832 8 is_stmt 0 view .LVU1551
 6603 002e 9549     		ldr	r1, .L491+16
 6604 0030 2000     		movs	r0, r4
 6605 0032 FFF7FEFF 		bl	strcmp
 6606              	.LVL698:
 832:Core/Src/main.c ****     list_all_files();
 6607              		.loc 1 832 6 discriminator 1 view .LVU1552
 6608 0036 0028     		cmp	r0, #0
 6609 0038 32D0     		beq	.L478
 834:Core/Src/main.c ****     fres = f_unlink(rest);
 6610              		.loc 1 834 10 is_stmt 1 view .LVU1553
 834:Core/Src/main.c ****     fres = f_unlink(rest);
 6611              		.loc 1 834 15 is_stmt 0 view .LVU1554
 6612 003a 9349     		ldr	r1, .L491+20
ARM GAS  /tmp/ccFTh0V1.s 			page 214


 6613 003c DEA8     		add	r0, sp, #888
 6614 003e FFF7FEFF 		bl	strcmp
 6615              	.LVL699:
 834:Core/Src/main.c ****     fres = f_unlink(rest);
 6616              		.loc 1 834 13 discriminator 1 view .LVU1555
 6617 0042 0028     		cmp	r0, #0
 6618 0044 32D0     		beq	.L479
 842:Core/Src/main.c ****     char cmdbuf[320];
 6619              		.loc 1 842 10 is_stmt 1 view .LVU1556
 842:Core/Src/main.c ****     char cmdbuf[320];
 6620              		.loc 1 842 15 is_stmt 0 view .LVU1557
 6621 0046 9149     		ldr	r1, .L491+24
 6622 0048 DEA8     		add	r0, sp, #888
 6623 004a FFF7FEFF 		bl	strcmp
 6624              	.LVL700:
 6625 004e 041E     		subs	r4, r0, #0
 842:Core/Src/main.c ****     char cmdbuf[320];
 6626              		.loc 1 842 13 discriminator 1 view .LVU1558
 6627 0050 39D0     		beq	.L480
 861:Core/Src/main.c ****     next_word(word, &rest);
 6628              		.loc 1 861 10 is_stmt 1 view .LVU1559
 861:Core/Src/main.c ****     next_word(word, &rest);
 6629              		.loc 1 861 15 is_stmt 0 view .LVU1560
 6630 0052 8F49     		ldr	r1, .L491+28
 6631 0054 DEA8     		add	r0, sp, #888
 6632 0056 FFF7FEFF 		bl	strcmp
 6633              	.LVL701:
 861:Core/Src/main.c ****     next_word(word, &rest);
 6634              		.loc 1 861 13 discriminator 1 view .LVU1561
 6635 005a 0028     		cmp	r0, #0
 6636 005c 6AD0     		beq	.L481
 900:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 6637              		.loc 1 900 10 is_stmt 1 view .LVU1562
 900:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 6638              		.loc 1 900 15 is_stmt 0 view .LVU1563
 6639 005e 8D49     		ldr	r1, .L491+32
 6640 0060 DEA8     		add	r0, sp, #888
 6641 0062 FFF7FEFF 		bl	strcmp
 6642              	.LVL702:
 900:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 6643              		.loc 1 900 13 discriminator 1 view .LVU1564
 6644 0066 0028     		cmp	r0, #0
 6645 0068 00D0     		beq	.LCB5478
 6646 006a D0E0     		b	.L465	@long jump
 6647              	.LCB5478:
 6648              	.LBB75:
 901:Core/Src/main.c ****     char cmdbuf[320];
 6649              		.loc 1 901 5 is_stmt 1 view .LVU1565
 901:Core/Src/main.c ****     char cmdbuf[320];
 6650              		.loc 1 901 10 is_stmt 0 view .LVU1566
 6651 006c 019B     		ldr	r3, [sp, #4]
 6652 006e 1B78     		ldrb	r3, [r3]
 901:Core/Src/main.c ****     char cmdbuf[320];
 6653              		.loc 1 901 8 view .LVU1567
 6654 0070 002B     		cmp	r3, #0
 6655 0072 01D1     		bne	.L466
 901:Core/Src/main.c ****     char cmdbuf[320];
ARM GAS  /tmp/ccFTh0V1.s 			page 215


 6656              		.loc 1 901 17 is_stmt 1 discriminator 1 view .LVU1568
 901:Core/Src/main.c ****     char cmdbuf[320];
 6657              		.loc 1 901 22 is_stmt 0 discriminator 1 view .LVU1569
 6658 0074 884B     		ldr	r3, .L491+36
 6659 0076 0193     		str	r3, [sp, #4]
 6660              	.L466:
 902:Core/Src/main.c ****     fres = f_open(&fil, rest, FA_READ);
 6661              		.loc 1 902 5 is_stmt 1 view .LVU1570
 903:Core/Src/main.c ****     if (fres != FR_OK) {
 6662              		.loc 1 903 5 view .LVU1571
 903:Core/Src/main.c ****     if (fres != FR_OK) {
 6663              		.loc 1 903 12 is_stmt 0 view .LVU1572
 6664 0078 0199     		ldr	r1, [sp, #4]
 6665 007a 0122     		movs	r2, #1
 6666 007c E6A8     		add	r0, sp, #920
 6667 007e FFF7FEFF 		bl	f_open
 6668              	.LVL703:
 904:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6669              		.loc 1 904 5 is_stmt 1 view .LVU1573
 904:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6670              		.loc 1 904 8 is_stmt 0 view .LVU1574
 6671 0082 0028     		cmp	r0, #0
 6672 0084 00D1     		bne	.LCB5500
 6673 0086 ACE0     		b	.L467	@long jump
 6674              	.LCB5500:
 905:Core/Src/main.c ****       return;
 6675              		.loc 1 905 7 is_stmt 1 view .LVU1575
 6676 0088 8448     		ldr	r0, .L491+40
 6677              	.LVL704:
 905:Core/Src/main.c ****       return;
 6678              		.loc 1 905 7 is_stmt 0 view .LVU1576
 6679 008a FFF7FEFF 		bl	UART2_Print
 6680              	.LVL705:
 906:Core/Src/main.c ****     }
 6681              		.loc 1 906 7 is_stmt 1 view .LVU1577
 6682 008e 09E0     		b	.L443
 6683              	.LVL706:
 6684              	.L476:
 906:Core/Src/main.c ****     }
 6685              		.loc 1 906 7 is_stmt 0 view .LVU1578
 6686              	.LBE75:
 826:Core/Src/main.c ****     return;
 6687              		.loc 1 826 5 is_stmt 1 view .LVU1579
 6688 0090 8348     		ldr	r0, .L491+44
 6689              	.LVL707:
 826:Core/Src/main.c ****     return;
 6690              		.loc 1 826 5 is_stmt 0 view .LVU1580
 6691 0092 FFF7FEFF 		bl	UART2_Print
 6692              	.LVL708:
 827:Core/Src/main.c ****   } else if (cur_programming && strcmp(word, "endp")) {
 6693              		.loc 1 827 5 is_stmt 1 view .LVU1581
 6694 0096 05E0     		b	.L443
 6695              	.L477:
 829:Core/Src/main.c ****   }
 6696              		.loc 1 829 5 view .LVU1582
 6697 0098 8248     		ldr	r0, .L491+48
 6698 009a FFF7FEFF 		bl	UART2_Print
ARM GAS  /tmp/ccFTh0V1.s 			page 216


 6699              	.LVL709:
 6700 009e C1E7     		b	.L446
 6701              	.L478:
 833:Core/Src/main.c ****   } else if (!strcmp(word, "delete")) {
 6702              		.loc 1 833 5 view .LVU1583
 6703 00a0 FFF7FEFF 		bl	list_all_files
 6704              	.LVL710:
 6705              	.L443:
 932:Core/Src/main.c **** void command_msg(char *rest) {
 6706              		.loc 1 932 1 is_stmt 0 view .LVU1584
 6707 00a4 B923     		movs	r3, #185
 6708 00a6 DB00     		lsls	r3, r3, #3
 6709 00a8 9D44     		add	sp, sp, r3
 6710              		@ sp needed
 6711 00aa 70BD     		pop	{r4, r5, r6, pc}
 6712              	.L479:
 835:Core/Src/main.c ****     if (fres != FR_OK) {
 6713              		.loc 1 835 5 is_stmt 1 view .LVU1585
 835:Core/Src/main.c ****     if (fres != FR_OK) {
 6714              		.loc 1 835 12 is_stmt 0 view .LVU1586
 6715 00ac 0198     		ldr	r0, [sp, #4]
 6716 00ae FFF7FEFF 		bl	f_unlink
 6717              	.LVL711:
 836:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6718              		.loc 1 836 5 is_stmt 1 view .LVU1587
 836:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6719              		.loc 1 836 8 is_stmt 0 view .LVU1588
 6720 00b2 0028     		cmp	r0, #0
 6721 00b4 03D1     		bne	.L482
 840:Core/Src/main.c ****     }
 6722              		.loc 1 840 7 is_stmt 1 view .LVU1589
 6723 00b6 7C48     		ldr	r0, .L491+52
 6724              	.LVL712:
 840:Core/Src/main.c ****     }
 6725              		.loc 1 840 7 is_stmt 0 view .LVU1590
 6726 00b8 FFF7FEFF 		bl	UART2_Print
 6727              	.LVL713:
 6728 00bc F2E7     		b	.L443
 6729              	.LVL714:
 6730              	.L482:
 837:Core/Src/main.c ****       return;
 6731              		.loc 1 837 7 is_stmt 1 view .LVU1591
 6732 00be 7748     		ldr	r0, .L491+40
 6733              	.LVL715:
 837:Core/Src/main.c ****       return;
 6734              		.loc 1 837 7 is_stmt 0 view .LVU1592
 6735 00c0 FFF7FEFF 		bl	UART2_Print
 6736              	.LVL716:
 838:Core/Src/main.c ****     } else {
 6737              		.loc 1 838 7 is_stmt 1 view .LVU1593
 6738 00c4 EEE7     		b	.L443
 6739              	.LVL717:
 6740              	.L480:
 6741              	.LBB78:
 843:Core/Src/main.c ****     fres = f_open(&fil, rest, FA_READ);
 6742              		.loc 1 843 5 view .LVU1594
 844:Core/Src/main.c ****     if (fres != FR_OK) {
ARM GAS  /tmp/ccFTh0V1.s 			page 217


 6743              		.loc 1 844 5 view .LVU1595
 844:Core/Src/main.c ****     if (fres != FR_OK) {
 6744              		.loc 1 844 12 is_stmt 0 view .LVU1596
 6745 00c6 0199     		ldr	r1, [sp, #4]
 6746 00c8 0122     		movs	r2, #1
 6747 00ca E6A8     		add	r0, sp, #920
 6748 00cc FFF7FEFF 		bl	f_open
 6749              	.LVL718:
 845:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6750              		.loc 1 845 5 is_stmt 1 view .LVU1597
 845:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6751              		.loc 1 845 8 is_stmt 0 view .LVU1598
 6752 00d0 0028     		cmp	r0, #0
 6753 00d2 03D1     		bne	.L483
 849:Core/Src/main.c ****     char lnbuf[8];
 6754              		.loc 1 849 5 is_stmt 1 view .LVU1599
 6755 00d4 7548     		ldr	r0, .L491+56
 6756              	.LVL719:
 849:Core/Src/main.c ****     char lnbuf[8];
 6757              		.loc 1 849 5 is_stmt 0 view .LVU1600
 6758 00d6 FFF7FEFF 		bl	UART2_Print
 6759              	.LVL720:
 850:Core/Src/main.c ****     for (int i = 0; ;i++) {
 6760              		.loc 1 850 5 is_stmt 1 view .LVU1601
 851:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 6761              		.loc 1 851 5 view .LVU1602
 6762              	.LBB79:
 851:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 6763              		.loc 1 851 10 view .LVU1603
 6764 00da 15E0     		b	.L455
 6765              	.LVL721:
 6766              	.L483:
 851:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 6767              		.loc 1 851 10 is_stmt 0 view .LVU1604
 6768              	.LBE79:
 846:Core/Src/main.c ****       return;
 6769              		.loc 1 846 7 is_stmt 1 view .LVU1605
 6770 00dc 6F48     		ldr	r0, .L491+40
 6771              	.LVL722:
 846:Core/Src/main.c ****       return;
 6772              		.loc 1 846 7 is_stmt 0 view .LVU1606
 6773 00de FFF7FEFF 		bl	UART2_Print
 6774              	.LVL723:
 847:Core/Src/main.c ****     }
 6775              		.loc 1 847 7 is_stmt 1 view .LVU1607
 6776 00e2 DFE7     		b	.L443
 6777              	.LVL724:
 6778              	.L453:
 6779              	.LBB82:
 6780              	.LBB80:
 854:Core/Src/main.c ****       sprintf(lnbuf, "%04d|", i+1);
 6781              		.loc 1 854 7 view .LVU1608
 854:Core/Src/main.c ****       sprintf(lnbuf, "%04d|", i+1);
 6782              		.loc 1 854 10 is_stmt 0 view .LVU1609
 6783 00e4 002D     		cmp	r5, #0
 6784 00e6 21D0     		beq	.L454
 855:Core/Src/main.c ****       UART2_Print(lnbuf);
ARM GAS  /tmp/ccFTh0V1.s 			page 218


 6785              		.loc 1 855 7 is_stmt 1 view .LVU1610
 6786 00e8 0134     		adds	r4, r4, #1
 6787              	.LVL725:
 855:Core/Src/main.c ****       UART2_Print(lnbuf);
 6788              		.loc 1 855 7 is_stmt 0 view .LVU1611
 6789 00ea 7149     		ldr	r1, .L491+60
 6790 00ec 02AD     		add	r5, sp, #8
 6791              	.LVL726:
 855:Core/Src/main.c ****       UART2_Print(lnbuf);
 6792              		.loc 1 855 7 view .LVU1612
 6793 00ee 2200     		movs	r2, r4
 6794 00f0 2800     		movs	r0, r5
 6795 00f2 FFF7FEFF 		bl	sprintf
 6796              	.LVL727:
 856:Core/Src/main.c ****       UART2_Print(cmdbuf);
 6797              		.loc 1 856 7 is_stmt 1 view .LVU1613
 6798 00f6 2800     		movs	r0, r5
 6799 00f8 FFF7FEFF 		bl	UART2_Print
 6800              	.LVL728:
 857:Core/Src/main.c ****       UART2_Print("\r\n");
 6801              		.loc 1 857 7 view .LVU1614
 6802 00fc 52A8     		add	r0, sp, #328
 6803 00fe FFF7FEFF 		bl	UART2_Print
 6804              	.LVL729:
 858:Core/Src/main.c ****     }
 6805              		.loc 1 858 7 view .LVU1615
 6806 0102 6C48     		ldr	r0, .L491+64
 6807 0104 FFF7FEFF 		bl	UART2_Print
 6808              	.LVL730:
 6809              	.LBE80:
 851:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 6810              		.loc 1 851 23 view .LVU1616
 851:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 6811              		.loc 1 851 5 view .LVU1617
 6812              	.L455:
 6813              	.LBB81:
 852:Core/Src/main.c ****       if (cmdbuf[strlen(cmdbuf)-1] == '\n') cmdbuf[strlen(cmdbuf)-1] = 0;
 6814              		.loc 1 852 7 view .LVU1618
 852:Core/Src/main.c ****       if (cmdbuf[strlen(cmdbuf)-1] == '\n') cmdbuf[strlen(cmdbuf)-1] = 0;
 6815              		.loc 1 852 21 is_stmt 0 view .LVU1619
 6816 0108 A021     		movs	r1, #160
 6817 010a 52AE     		add	r6, sp, #328
 6818 010c E6AA     		add	r2, sp, #920
 6819 010e 4900     		lsls	r1, r1, #1
 6820 0110 3000     		movs	r0, r6
 6821 0112 FFF7FEFF 		bl	f_gets
 6822              	.LVL731:
 6823 0116 0500     		movs	r5, r0
 6824              	.LVL732:
 853:Core/Src/main.c ****       if (rres == 0) break;
 6825              		.loc 1 853 7 is_stmt 1 view .LVU1620
 853:Core/Src/main.c ****       if (rres == 0) break;
 6826              		.loc 1 853 18 is_stmt 0 view .LVU1621
 6827 0118 3000     		movs	r0, r6
 6828              	.LVL733:
 853:Core/Src/main.c ****       if (rres == 0) break;
 6829              		.loc 1 853 18 view .LVU1622
ARM GAS  /tmp/ccFTh0V1.s 			page 219


 6830 011a FFF7FEFF 		bl	strlen
 6831              	.LVL734:
 853:Core/Src/main.c ****       if (rres == 0) break;
 6832              		.loc 1 853 32 discriminator 1 view .LVU1623
 6833 011e 0138     		subs	r0, r0, #1
 853:Core/Src/main.c ****       if (rres == 0) break;
 6834              		.loc 1 853 17 discriminator 1 view .LVU1624
 6835 0120 335C     		ldrb	r3, [r6, r0]
 853:Core/Src/main.c ****       if (rres == 0) break;
 6836              		.loc 1 853 10 discriminator 1 view .LVU1625
 6837 0122 0A2B     		cmp	r3, #10
 6838 0124 DED1     		bne	.L453
 853:Core/Src/main.c ****       if (rres == 0) break;
 6839              		.loc 1 853 45 is_stmt 1 discriminator 1 view .LVU1626
 853:Core/Src/main.c ****       if (rres == 0) break;
 6840              		.loc 1 853 70 is_stmt 0 discriminator 1 view .LVU1627
 6841 0126 0022     		movs	r2, #0
 6842 0128 3254     		strb	r2, [r6, r0]
 6843 012a DBE7     		b	.L453
 6844              	.L454:
 6845              	.LBE81:
 6846              	.LBE82:
 860:Core/Src/main.c ****   } else if (!strcmp(word, "delline")) {
 6847              		.loc 1 860 5 is_stmt 1 view .LVU1628
 6848 012c E6A8     		add	r0, sp, #920
 6849 012e FFF7FEFF 		bl	f_close
 6850              	.LVL735:
 6851              	.LBE78:
 6852 0132 B7E7     		b	.L443
 6853              	.LVL736:
 6854              	.L481:
 6855              	.LBB83:
 862:Core/Src/main.c ****     int delline = atoi(rest);
 6856              		.loc 1 862 5 view .LVU1629
 6857 0134 01A9     		add	r1, sp, #4
 6858 0136 DEA8     		add	r0, sp, #888
 6859 0138 FFF7FEFF 		bl	next_word
 6860              	.LVL737:
 863:Core/Src/main.c ****     if (delline == 0) {
 6861              		.loc 1 863 5 view .LVU1630
 863:Core/Src/main.c ****     if (delline == 0) {
 6862              		.loc 1 863 19 is_stmt 0 view .LVU1631
 6863 013c 0198     		ldr	r0, [sp, #4]
 6864 013e FFF7FEFF 		bl	atoi
 6865              	.LVL738:
 6866 0142 051E     		subs	r5, r0, #0
 6867              	.LVL739:
 864:Core/Src/main.c ****       UART2_Print("Format: file delline <file> <linenum>\r\n");
 6868              		.loc 1 864 5 is_stmt 1 view .LVU1632
 864:Core/Src/main.c ****       UART2_Print("Format: file delline <file> <linenum>\r\n");
 6869              		.loc 1 864 8 is_stmt 0 view .LVU1633
 6870 0144 0FD0     		beq	.L484
 868:Core/Src/main.c ****     if (fres != FR_OK) {
 6871              		.loc 1 868 5 is_stmt 1 view .LVU1634
 868:Core/Src/main.c ****     if (fres != FR_OK) {
 6872              		.loc 1 868 12 is_stmt 0 view .LVU1635
 6873 0146 0122     		movs	r2, #1
ARM GAS  /tmp/ccFTh0V1.s 			page 220


 6874 0148 DEA9     		add	r1, sp, #888
 6875 014a E6A8     		add	r0, sp, #920
 6876              	.LVL740:
 868:Core/Src/main.c ****     if (fres != FR_OK) {
 6877              		.loc 1 868 12 view .LVU1636
 6878 014c FFF7FEFF 		bl	f_open
 6879              	.LVL741:
 869:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6880              		.loc 1 869 5 is_stmt 1 view .LVU1637
 869:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 6881              		.loc 1 869 8 is_stmt 0 view .LVU1638
 6882 0150 0028     		cmp	r0, #0
 6883 0152 0CD1     		bne	.L485
 873:Core/Src/main.c ****     fres = f_open(&fil2, "tmp", FA_WRITE | FA_CREATE_ALWAYS);
 6884              		.loc 1 873 5 is_stmt 1 view .LVU1639
 874:Core/Src/main.c ****     if (fres != FR_OK) {
 6885              		.loc 1 874 5 view .LVU1640
 874:Core/Src/main.c ****     if (fres != FR_OK) {
 6886              		.loc 1 874 12 is_stmt 0 view .LVU1641
 6887 0154 5849     		ldr	r1, .L491+68
 6888 0156 0A22     		movs	r2, #10
 6889 0158 52A8     		add	r0, sp, #328
 6890              	.LVL742:
 874:Core/Src/main.c ****     if (fres != FR_OK) {
 6891              		.loc 1 874 12 view .LVU1642
 6892 015a FFF7FEFF 		bl	f_open
 6893              	.LVL743:
 875:Core/Src/main.c ****       UART2_Print("Unable to open temporary file.\r\n");
 6894              		.loc 1 875 5 is_stmt 1 view .LVU1643
 875:Core/Src/main.c ****       UART2_Print("Unable to open temporary file.\r\n");
 6895              		.loc 1 875 8 is_stmt 0 view .LVU1644
 6896 015e 0028     		cmp	r0, #0
 6897 0160 09D1     		bne	.L486
 880:Core/Src/main.c ****     while (f_gets(linebuf, 320, &fil)) {
 6898              		.loc 1 880 9 view .LVU1645
 6899 0162 0124     		movs	r4, #1
 6900 0164 0CE0     		b	.L460
 6901              	.LVL744:
 6902              	.L484:
 865:Core/Src/main.c ****       return;
 6903              		.loc 1 865 7 is_stmt 1 view .LVU1646
 6904 0166 5548     		ldr	r0, .L491+72
 6905              	.LVL745:
 865:Core/Src/main.c ****       return;
 6906              		.loc 1 865 7 is_stmt 0 view .LVU1647
 6907 0168 FFF7FEFF 		bl	UART2_Print
 6908              	.LVL746:
 866:Core/Src/main.c ****     }
 6909              		.loc 1 866 7 is_stmt 1 view .LVU1648
 6910 016c 9AE7     		b	.L443
 6911              	.LVL747:
 6912              	.L485:
 870:Core/Src/main.c ****       return;
 6913              		.loc 1 870 7 view .LVU1649
 6914 016e 4B48     		ldr	r0, .L491+40
 6915              	.LVL748:
 870:Core/Src/main.c ****       return;
ARM GAS  /tmp/ccFTh0V1.s 			page 221


 6916              		.loc 1 870 7 is_stmt 0 view .LVU1650
 6917 0170 FFF7FEFF 		bl	UART2_Print
 6918              	.LVL749:
 871:Core/Src/main.c ****     }
 6919              		.loc 1 871 7 is_stmt 1 view .LVU1651
 6920 0174 96E7     		b	.L443
 6921              	.LVL750:
 6922              	.L486:
 876:Core/Src/main.c ****       return;
 6923              		.loc 1 876 7 view .LVU1652
 6924 0176 5248     		ldr	r0, .L491+76
 6925              	.LVL751:
 876:Core/Src/main.c ****       return;
 6926              		.loc 1 876 7 is_stmt 0 view .LVU1653
 6927 0178 FFF7FEFF 		bl	UART2_Print
 6928              	.LVL752:
 877:Core/Src/main.c ****     }
 6929              		.loc 1 877 7 is_stmt 1 view .LVU1654
 6930 017c 92E7     		b	.L443
 6931              	.LVL753:
 6932              	.L461:
 885:Core/Src/main.c ****     }
 6933              		.loc 1 885 7 view .LVU1655
 885:Core/Src/main.c ****     }
 6934              		.loc 1 885 14 is_stmt 0 view .LVU1656
 6935 017e 0134     		adds	r4, r4, #1
 6936              	.LVL754:
 6937              	.L460:
 881:Core/Src/main.c ****       if (curline != delline) {
 6938              		.loc 1 881 12 is_stmt 1 view .LVU1657
 6939 0180 A021     		movs	r1, #160
 6940 0182 E6AA     		add	r2, sp, #920
 6941 0184 4900     		lsls	r1, r1, #1
 6942 0186 02A8     		add	r0, sp, #8
 6943 0188 FFF7FEFF 		bl	f_gets
 6944              	.LVL755:
 881:Core/Src/main.c ****       if (curline != delline) {
 6945              		.loc 1 881 12 is_stmt 0 discriminator 1 view .LVU1658
 6946 018c 0028     		cmp	r0, #0
 6947 018e 06D0     		beq	.L487
 882:Core/Src/main.c ****         f_puts(linebuf, &fil2);
 6948              		.loc 1 882 7 is_stmt 1 view .LVU1659
 882:Core/Src/main.c ****         f_puts(linebuf, &fil2);
 6949              		.loc 1 882 10 is_stmt 0 view .LVU1660
 6950 0190 AC42     		cmp	r4, r5
 6951 0192 F4D0     		beq	.L461
 883:Core/Src/main.c ****       }
 6952              		.loc 1 883 9 is_stmt 1 view .LVU1661
 6953 0194 52A9     		add	r1, sp, #328
 6954 0196 02A8     		add	r0, sp, #8
 6955 0198 FFF7FEFF 		bl	f_puts
 6956              	.LVL756:
 6957 019c EFE7     		b	.L461
 6958              	.L487:
 887:Core/Src/main.c ****     f_close(&fil2);
 6959              		.loc 1 887 5 view .LVU1662
 6960 019e E6A8     		add	r0, sp, #920
ARM GAS  /tmp/ccFTh0V1.s 			page 222


 6961 01a0 FFF7FEFF 		bl	f_close
 6962              	.LVL757:
 888:Core/Src/main.c ****     fres = f_unlink(word);
 6963              		.loc 1 888 5 view .LVU1663
 6964 01a4 52A8     		add	r0, sp, #328
 6965 01a6 FFF7FEFF 		bl	f_close
 6966              	.LVL758:
 889:Core/Src/main.c ****     if (fres != FR_OK) {
 6967              		.loc 1 889 5 view .LVU1664
 889:Core/Src/main.c ****     if (fres != FR_OK) {
 6968              		.loc 1 889 12 is_stmt 0 view .LVU1665
 6969 01aa DEA8     		add	r0, sp, #888
 6970 01ac FFF7FEFF 		bl	f_unlink
 6971              	.LVL759:
 890:Core/Src/main.c ****       UART2_Print("Unable to delete old file.\r\n");
 6972              		.loc 1 890 5 is_stmt 1 view .LVU1666
 890:Core/Src/main.c ****       UART2_Print("Unable to delete old file.\r\n");
 6973              		.loc 1 890 8 is_stmt 0 view .LVU1667
 6974 01b0 0028     		cmp	r0, #0
 6975 01b2 09D1     		bne	.L488
 894:Core/Src/main.c ****     if (fres != FR_OK) {
 6976              		.loc 1 894 5 is_stmt 1 view .LVU1668
 894:Core/Src/main.c ****     if (fres != FR_OK) {
 6977              		.loc 1 894 12 is_stmt 0 view .LVU1669
 6978 01b4 4048     		ldr	r0, .L491+68
 6979              	.LVL760:
 894:Core/Src/main.c ****     if (fres != FR_OK) {
 6980              		.loc 1 894 12 view .LVU1670
 6981 01b6 DEA9     		add	r1, sp, #888
 6982 01b8 FFF7FEFF 		bl	f_rename
 6983              	.LVL761:
 895:Core/Src/main.c ****       UART2_Print("Unable to rename file; temporary copy saved in \"tmp\".\r\n");
 6984              		.loc 1 895 5 is_stmt 1 view .LVU1671
 895:Core/Src/main.c ****       UART2_Print("Unable to rename file; temporary copy saved in \"tmp\".\r\n");
 6985              		.loc 1 895 8 is_stmt 0 view .LVU1672
 6986 01bc 0028     		cmp	r0, #0
 6987 01be 07D1     		bne	.L489
 899:Core/Src/main.c ****   } else if (!strcmp(word, "run")) {
 6988              		.loc 1 899 5 is_stmt 1 view .LVU1673
 6989 01c0 4048     		ldr	r0, .L491+80
 6990              	.LVL762:
 899:Core/Src/main.c ****   } else if (!strcmp(word, "run")) {
 6991              		.loc 1 899 5 is_stmt 0 view .LVU1674
 6992 01c2 FFF7FEFF 		bl	UART2_Print
 6993              	.LVL763:
 6994              	.LBE83:
 6995 01c6 6DE7     		b	.L443
 6996              	.LVL764:
 6997              	.L488:
 6998              	.LBB84:
 891:Core/Src/main.c ****       return;
 6999              		.loc 1 891 7 is_stmt 1 view .LVU1675
 7000 01c8 3F48     		ldr	r0, .L491+84
 7001              	.LVL765:
 891:Core/Src/main.c ****       return;
 7002              		.loc 1 891 7 is_stmt 0 view .LVU1676
 7003 01ca FFF7FEFF 		bl	UART2_Print
ARM GAS  /tmp/ccFTh0V1.s 			page 223


 7004              	.LVL766:
 892:Core/Src/main.c ****     }
 7005              		.loc 1 892 7 is_stmt 1 view .LVU1677
 7006 01ce 69E7     		b	.L443
 7007              	.LVL767:
 7008              	.L489:
 896:Core/Src/main.c ****       return;
 7009              		.loc 1 896 7 view .LVU1678
 7010 01d0 3E48     		ldr	r0, .L491+88
 7011              	.LVL768:
 896:Core/Src/main.c ****       return;
 7012              		.loc 1 896 7 is_stmt 0 view .LVU1679
 7013 01d2 FFF7FEFF 		bl	UART2_Print
 7014              	.LVL769:
 897:Core/Src/main.c ****     }
 7015              		.loc 1 897 7 is_stmt 1 view .LVU1680
 7016 01d6 65E7     		b	.L443
 7017              	.LVL770:
 7018              	.L468:
 897:Core/Src/main.c ****     }
 7019              		.loc 1 897 7 is_stmt 0 view .LVU1681
 7020              	.LBE84:
 7021              	.LBB85:
 7022              	.LBB76:
 911:Core/Src/main.c ****       process_command(cmdbuf);
 7023              		.loc 1 911 7 is_stmt 1 view .LVU1682
 911:Core/Src/main.c ****       process_command(cmdbuf);
 7024              		.loc 1 911 10 is_stmt 0 view .LVU1683
 7025 01d8 002C     		cmp	r4, #0
 7026 01da 14D0     		beq	.L469
 912:Core/Src/main.c ****     }
 7027              		.loc 1 912 7 is_stmt 1 view .LVU1684
 7028 01dc 52A8     		add	r0, sp, #328
 7029 01de FFF7FEFF 		bl	process_command
 7030              	.LVL771:
 7031              	.LBE76:
 908:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 7032              		.loc 1 908 11 view .LVU1685
 7033              	.L467:
 908:Core/Src/main.c ****       TCHAR *rres = f_gets((TCHAR*)cmdbuf, 320, &fil);
 7034              		.loc 1 908 5 view .LVU1686
 7035              	.LBB77:
 909:Core/Src/main.c ****       if (cmdbuf[strlen(cmdbuf)-1] == '\n') cmdbuf[strlen(cmdbuf)-1] = 0;
 7036              		.loc 1 909 7 view .LVU1687
 909:Core/Src/main.c ****       if (cmdbuf[strlen(cmdbuf)-1] == '\n') cmdbuf[strlen(cmdbuf)-1] = 0;
 7037              		.loc 1 909 21 is_stmt 0 view .LVU1688
 7038 01e2 A021     		movs	r1, #160
 7039 01e4 52AD     		add	r5, sp, #328
 7040 01e6 E6AA     		add	r2, sp, #920
 7041 01e8 4900     		lsls	r1, r1, #1
 7042 01ea 2800     		movs	r0, r5
 7043 01ec FFF7FEFF 		bl	f_gets
 7044              	.LVL772:
 7045 01f0 0400     		movs	r4, r0
 7046              	.LVL773:
 910:Core/Src/main.c ****       if (rres == 0) break;
 7047              		.loc 1 910 7 is_stmt 1 view .LVU1689
ARM GAS  /tmp/ccFTh0V1.s 			page 224


 910:Core/Src/main.c ****       if (rres == 0) break;
 7048              		.loc 1 910 18 is_stmt 0 view .LVU1690
 7049 01f2 2800     		movs	r0, r5
 7050              	.LVL774:
 910:Core/Src/main.c ****       if (rres == 0) break;
 7051              		.loc 1 910 18 view .LVU1691
 7052 01f4 FFF7FEFF 		bl	strlen
 7053              	.LVL775:
 910:Core/Src/main.c ****       if (rres == 0) break;
 7054              		.loc 1 910 32 discriminator 1 view .LVU1692
 7055 01f8 0138     		subs	r0, r0, #1
 910:Core/Src/main.c ****       if (rres == 0) break;
 7056              		.loc 1 910 17 discriminator 1 view .LVU1693
 7057 01fa 2B5C     		ldrb	r3, [r5, r0]
 910:Core/Src/main.c ****       if (rres == 0) break;
 7058              		.loc 1 910 10 discriminator 1 view .LVU1694
 7059 01fc 0A2B     		cmp	r3, #10
 7060 01fe EBD1     		bne	.L468
 910:Core/Src/main.c ****       if (rres == 0) break;
 7061              		.loc 1 910 45 is_stmt 1 discriminator 1 view .LVU1695
 910:Core/Src/main.c ****       if (rres == 0) break;
 7062              		.loc 1 910 70 is_stmt 0 discriminator 1 view .LVU1696
 7063 0200 0022     		movs	r2, #0
 7064 0202 2A54     		strb	r2, [r5, r0]
 7065 0204 E8E7     		b	.L468
 7066              	.L469:
 7067              	.LBE77:
 914:Core/Src/main.c ****   } else if (!strcmp(word, "program")) {
 7068              		.loc 1 914 5 is_stmt 1 view .LVU1697
 7069 0206 E6A8     		add	r0, sp, #920
 7070 0208 FFF7FEFF 		bl	f_close
 7071              	.LVL776:
 7072              	.LBE85:
 7073 020c 4AE7     		b	.L443
 7074              	.LVL777:
 7075              	.L465:
 915:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 7076              		.loc 1 915 10 view .LVU1698
 915:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 7077              		.loc 1 915 15 is_stmt 0 view .LVU1699
 7078 020e 3049     		ldr	r1, .L491+92
 7079 0210 DEA8     		add	r0, sp, #888
 7080 0212 FFF7FEFF 		bl	strcmp
 7081              	.LVL778:
 915:Core/Src/main.c ****     if (!*rest) rest = "startup.scr";
 7082              		.loc 1 915 13 discriminator 1 view .LVU1700
 7083 0216 0028     		cmp	r0, #0
 7084 0218 14D1     		bne	.L470
 916:Core/Src/main.c ****     fres = f_open(&pfil, rest, FA_WRITE | FA_OPEN_APPEND);
 7085              		.loc 1 916 5 is_stmt 1 view .LVU1701
 916:Core/Src/main.c ****     fres = f_open(&pfil, rest, FA_WRITE | FA_OPEN_APPEND);
 7086              		.loc 1 916 10 is_stmt 0 view .LVU1702
 7087 021a 019B     		ldr	r3, [sp, #4]
 7088 021c 1B78     		ldrb	r3, [r3]
 916:Core/Src/main.c ****     fres = f_open(&pfil, rest, FA_WRITE | FA_OPEN_APPEND);
 7089              		.loc 1 916 8 view .LVU1703
 7090 021e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccFTh0V1.s 			page 225


 7091 0220 01D1     		bne	.L471
 916:Core/Src/main.c ****     fres = f_open(&pfil, rest, FA_WRITE | FA_OPEN_APPEND);
 7092              		.loc 1 916 17 is_stmt 1 discriminator 1 view .LVU1704
 916:Core/Src/main.c ****     fres = f_open(&pfil, rest, FA_WRITE | FA_OPEN_APPEND);
 7093              		.loc 1 916 22 is_stmt 0 discriminator 1 view .LVU1705
 7094 0222 1D4B     		ldr	r3, .L491+36
 7095 0224 0193     		str	r3, [sp, #4]
 7096              	.L471:
 917:Core/Src/main.c ****     if (fres != FR_OK) {
 7097              		.loc 1 917 5 is_stmt 1 view .LVU1706
 917:Core/Src/main.c ****     if (fres != FR_OK) {
 7098              		.loc 1 917 12 is_stmt 0 view .LVU1707
 7099 0226 0199     		ldr	r1, [sp, #4]
 7100 0228 2A48     		ldr	r0, .L491+96
 7101 022a 3222     		movs	r2, #50
 7102 022c FFF7FEFF 		bl	f_open
 7103              	.LVL779:
 918:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 7104              		.loc 1 918 5 is_stmt 1 view .LVU1708
 918:Core/Src/main.c ****       UART2_Print("Unable to open file.\r\n");
 7105              		.loc 1 918 8 is_stmt 0 view .LVU1709
 7106 0230 0028     		cmp	r0, #0
 7107 0232 03D1     		bne	.L490
 922:Core/Src/main.c ****   } else if (!*word) {
 7108              		.loc 1 922 5 is_stmt 1 view .LVU1710
 922:Core/Src/main.c ****   } else if (!*word) {
 7109              		.loc 1 922 21 is_stmt 0 view .LVU1711
 7110 0234 114B     		ldr	r3, .L491+8
 7111 0236 0122     		movs	r2, #1
 7112 0238 1A60     		str	r2, [r3]
 7113 023a 33E7     		b	.L443
 7114              	.L490:
 919:Core/Src/main.c ****       return;
 7115              		.loc 1 919 7 is_stmt 1 view .LVU1712
 7116 023c 1748     		ldr	r0, .L491+40
 7117              	.LVL780:
 919:Core/Src/main.c ****       return;
 7118              		.loc 1 919 7 is_stmt 0 view .LVU1713
 7119 023e FFF7FEFF 		bl	UART2_Print
 7120              	.LVL781:
 920:Core/Src/main.c ****     }
 7121              		.loc 1 920 7 is_stmt 1 view .LVU1714
 7122 0242 2FE7     		b	.L443
 7123              	.LVL782:
 7124              	.L470:
 923:Core/Src/main.c ****     cmd_invalid = 1;
 7125              		.loc 1 923 10 view .LVU1715
 923:Core/Src/main.c ****     cmd_invalid = 1;
 7126              		.loc 1 923 15 is_stmt 0 view .LVU1716
 7127 0244 DEAB     		add	r3, sp, #888
 7128 0246 1B78     		ldrb	r3, [r3]
 923:Core/Src/main.c ****     cmd_invalid = 1;
 7129              		.loc 1 923 13 view .LVU1717
 7130 0248 002B     		cmp	r3, #0
 7131 024a 06D1     		bne	.L473
 924:Core/Src/main.c ****     UART2_Print("Option needed for \"file\".\r\n");
 7132              		.loc 1 924 5 is_stmt 1 view .LVU1718
ARM GAS  /tmp/ccFTh0V1.s 			page 226


 924:Core/Src/main.c ****     UART2_Print("Option needed for \"file\".\r\n");
 7133              		.loc 1 924 17 is_stmt 0 view .LVU1719
 7134 024c 224B     		ldr	r3, .L491+100
 7135 024e 0122     		movs	r2, #1
 7136 0250 1A60     		str	r2, [r3]
 925:Core/Src/main.c ****   } else {
 7137              		.loc 1 925 5 is_stmt 1 view .LVU1720
 7138 0252 2248     		ldr	r0, .L491+104
 7139 0254 FFF7FEFF 		bl	UART2_Print
 7140              	.LVL783:
 7141 0258 24E7     		b	.L443
 7142              	.L473:
 927:Core/Src/main.c ****     UART2_Print("Unknown option for \"file\": ");
 7143              		.loc 1 927 5 view .LVU1721
 927:Core/Src/main.c ****     UART2_Print("Unknown option for \"file\": ");
 7144              		.loc 1 927 17 is_stmt 0 view .LVU1722
 7145 025a 1F4B     		ldr	r3, .L491+100
 7146 025c 0122     		movs	r2, #1
 7147 025e 1A60     		str	r2, [r3]
 928:Core/Src/main.c ****     UART2_Print(word);
 7148              		.loc 1 928 5 is_stmt 1 view .LVU1723
 7149 0260 1F48     		ldr	r0, .L491+108
 7150 0262 FFF7FEFF 		bl	UART2_Print
 7151              	.LVL784:
 929:Core/Src/main.c ****     UART2_Print("\r\n");
 7152              		.loc 1 929 5 view .LVU1724
 7153 0266 DEA8     		add	r0, sp, #888
 7154 0268 FFF7FEFF 		bl	UART2_Print
 7155              	.LVL785:
 930:Core/Src/main.c ****   }
 7156              		.loc 1 930 5 view .LVU1725
 7157 026c 1148     		ldr	r0, .L491+64
 7158 026e FFF7FEFF 		bl	UART2_Print
 7159              	.LVL786:
 7160 0272 17E7     		b	.L443
 7161              	.L492:
 7162              		.align	2
 7163              	.L491:
 7164 0274 38FAFFFF 		.word	-1480
 7165 0278 00000000 		.word	sd_ok
 7166 027c 00000000 		.word	cur_programming
 7167 0280 30000000 		.word	.LC376
 7168 0284 1C000000 		.word	.LC79
 7169 0288 40010000 		.word	.LC284
 7170 028c 90000000 		.word	.LC386
 7171 0290 B4000000 		.word	.LC393
 7172 0294 74010000 		.word	.LC407
 7173 0298 78010000 		.word	.LC409
 7174 029c 68000000 		.word	.LC382
 7175 02a0 00000000 		.word	.LC373
 7176 02a4 38000000 		.word	.LC378
 7177 02a8 80000000 		.word	.LC384
 7178 02ac 98000000 		.word	.LC388
 7179 02b0 AC000000 		.word	.LC390
 7180 02b4 44000000 		.word	.LC29
 7181 02b8 E4000000 		.word	.LC397
 7182 02bc BC000000 		.word	.LC395
ARM GAS  /tmp/ccFTh0V1.s 			page 227


 7183 02c0 E8000000 		.word	.LC399
 7184 02c4 64010000 		.word	.LC405
 7185 02c8 0C010000 		.word	.LC401
 7186 02cc 2C010000 		.word	.LC403
 7187 02d0 84010000 		.word	.LC411
 7188 02d4 00000000 		.word	pfil
 7189 02d8 00000000 		.word	cmd_invalid
 7190 02dc 8C010000 		.word	.LC415
 7191 02e0 A8010000 		.word	.LC417
 7192              		.cfi_endproc
 7193              	.LFE521:
 7195              		.section	.text.Error_Handler,"ax",%progbits
 7196              		.align	1
 7197              		.global	Error_Handler
 7198              		.syntax unified
 7199              		.code	16
 7200              		.thumb_func
 7202              	Error_Handler:
 7203              	.LFB541:
1773:Core/Src/main.c **** 
1774:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1775:Core/Src/main.c **** 
1776:Core/Src/main.c **** /* USER CODE END 4 */
1777:Core/Src/main.c **** 
1778:Core/Src/main.c **** /**
1779:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1780:Core/Src/main.c ****   * @retval None
1781:Core/Src/main.c ****   */
1782:Core/Src/main.c **** void Error_Handler(void)
1783:Core/Src/main.c **** {
 7204              		.loc 1 1783 1 view -0
 7205              		.cfi_startproc
 7206              		@ Volatile: function does not return.
 7207              		@ args = 0, pretend = 0, frame = 0
 7208              		@ frame_needed = 0, uses_anonymous_args = 0
 7209              		@ link register save eliminated.
1784:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1785:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1786:Core/Src/main.c ****   __disable_irq();
 7210              		.loc 1 1786 3 view .LVU1727
 7211              	.LBB86:
 7212              	.LBI86:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 7213              		.loc 3 207 27 view .LVU1728
 7214              	.LBB87:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7215              		.loc 3 209 3 view .LVU1729
 7216              		.syntax divided
 7217              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 7218 0000 72B6     		cpsid i
 7219              	@ 0 "" 2
 7220              		.thumb
 7221              		.syntax unified
 7222              	.L494:
 7223              	.LBE87:
 7224              	.LBE86:
1787:Core/Src/main.c ****   while (1)
ARM GAS  /tmp/ccFTh0V1.s 			page 228


 7225              		.loc 1 1787 3 view .LVU1730
1788:Core/Src/main.c ****   {
1789:Core/Src/main.c ****   }
 7226              		.loc 1 1789 3 view .LVU1731
1787:Core/Src/main.c ****   while (1)
 7227              		.loc 1 1787 9 view .LVU1732
 7228 0002 FEE7     		b	.L494
 7229              		.cfi_endproc
 7230              	.LFE541:
 7232              		.section	.text.MX_ADC1_Init,"ax",%progbits
 7233              		.align	1
 7234              		.syntax unified
 7235              		.code	16
 7236              		.thumb_func
 7238              	MX_ADC1_Init:
 7239              	.LFB532:
1345:Core/Src/main.c **** 
 7240              		.loc 1 1345 1 view -0
 7241              		.cfi_startproc
 7242              		@ args = 0, pretend = 0, frame = 16
 7243              		@ frame_needed = 0, uses_anonymous_args = 0
 7244 0000 00B5     		push	{lr}
 7245              	.LCFI67:
 7246              		.cfi_def_cfa_offset 4
 7247              		.cfi_offset 14, -4
 7248 0002 85B0     		sub	sp, sp, #20
 7249              	.LCFI68:
 7250              		.cfi_def_cfa_offset 24
1351:Core/Src/main.c **** 
 7251              		.loc 1 1351 3 view .LVU1734
1351:Core/Src/main.c **** 
 7252              		.loc 1 1351 26 is_stmt 0 view .LVU1735
 7253 0004 0C22     		movs	r2, #12
 7254 0006 0021     		movs	r1, #0
 7255 0008 01A8     		add	r0, sp, #4
 7256 000a FFF7FEFF 		bl	memset
 7257              	.LVL787:
1359:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 7258              		.loc 1 1359 3 is_stmt 1 view .LVU1736
1359:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 7259              		.loc 1 1359 18 is_stmt 0 view .LVU1737
 7260 000e 1948     		ldr	r0, .L500
 7261 0010 194B     		ldr	r3, .L500+4
 7262 0012 0360     		str	r3, [r0]
1360:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 7263              		.loc 1 1360 3 is_stmt 1 view .LVU1738
1360:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 7264              		.loc 1 1360 29 is_stmt 0 view .LVU1739
 7265 0014 8023     		movs	r3, #128
 7266 0016 DB05     		lsls	r3, r3, #23
 7267 0018 4360     		str	r3, [r0, #4]
1361:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 7268              		.loc 1 1361 3 is_stmt 1 view .LVU1740
1361:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 7269              		.loc 1 1361 25 is_stmt 0 view .LVU1741
 7270 001a 0023     		movs	r3, #0
 7271 001c 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccFTh0V1.s 			page 229


1362:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 7272              		.loc 1 1362 3 is_stmt 1 view .LVU1742
1362:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 7273              		.loc 1 1362 24 is_stmt 0 view .LVU1743
 7274 001e C360     		str	r3, [r0, #12]
1363:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 7275              		.loc 1 1363 3 is_stmt 1 view .LVU1744
1363:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 7276              		.loc 1 1363 27 is_stmt 0 view .LVU1745
 7277 0020 0361     		str	r3, [r0, #16]
1364:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 7278              		.loc 1 1364 3 is_stmt 1 view .LVU1746
1364:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 7279              		.loc 1 1364 27 is_stmt 0 view .LVU1747
 7280 0022 0422     		movs	r2, #4
 7281 0024 4261     		str	r2, [r0, #20]
1365:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 7282              		.loc 1 1365 3 is_stmt 1 view .LVU1748
1365:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 7283              		.loc 1 1365 31 is_stmt 0 view .LVU1749
 7284 0026 0376     		strb	r3, [r0, #24]
1366:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 7285              		.loc 1 1366 3 is_stmt 1 view .LVU1750
1366:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 7286              		.loc 1 1366 35 is_stmt 0 view .LVU1751
 7287 0028 4376     		strb	r3, [r0, #25]
1367:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 7288              		.loc 1 1367 3 is_stmt 1 view .LVU1752
1367:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 7289              		.loc 1 1367 33 is_stmt 0 view .LVU1753
 7290 002a 8376     		strb	r3, [r0, #26]
1368:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 7291              		.loc 1 1368 3 is_stmt 1 view .LVU1754
1368:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 7292              		.loc 1 1368 30 is_stmt 0 view .LVU1755
 7293 002c 033A     		subs	r2, r2, #3
 7294 002e C261     		str	r2, [r0, #28]
1369:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 7295              		.loc 1 1369 3 is_stmt 1 view .LVU1756
1369:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 7296              		.loc 1 1369 36 is_stmt 0 view .LVU1757
 7297 0030 1F32     		adds	r2, r2, #31
 7298 0032 8354     		strb	r3, [r0, r2]
1370:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 7299              		.loc 1 1370 3 is_stmt 1 view .LVU1758
1370:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 7300              		.loc 1 1370 31 is_stmt 0 view .LVU1759
 7301 0034 4362     		str	r3, [r0, #36]
1371:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 7302              		.loc 1 1371 3 is_stmt 1 view .LVU1760
1371:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 7303              		.loc 1 1371 35 is_stmt 0 view .LVU1761
 7304 0036 8362     		str	r3, [r0, #40]
1372:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 7305              		.loc 1 1372 3 is_stmt 1 view .LVU1762
1372:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 7306              		.loc 1 1372 36 is_stmt 0 view .LVU1763
ARM GAS  /tmp/ccFTh0V1.s 			page 230


 7307 0038 0C32     		adds	r2, r2, #12
 7308 003a 8354     		strb	r3, [r0, r2]
1373:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 7309              		.loc 1 1373 3 is_stmt 1 view .LVU1764
1373:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 7310              		.loc 1 1373 22 is_stmt 0 view .LVU1765
 7311 003c 0363     		str	r3, [r0, #48]
1374:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 7312              		.loc 1 1374 3 is_stmt 1 view .LVU1766
1374:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 7313              		.loc 1 1374 34 is_stmt 0 view .LVU1767
 7314 003e 4363     		str	r3, [r0, #52]
1375:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 7315              		.loc 1 1375 3 is_stmt 1 view .LVU1768
1375:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 7316              		.loc 1 1375 34 is_stmt 0 view .LVU1769
 7317 0040 8363     		str	r3, [r0, #56]
1376:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 7318              		.loc 1 1376 3 is_stmt 1 view .LVU1770
1376:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 7319              		.loc 1 1376 31 is_stmt 0 view .LVU1771
 7320 0042 1032     		adds	r2, r2, #16
 7321 0044 8354     		strb	r3, [r0, r2]
1377:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 7322              		.loc 1 1377 3 is_stmt 1 view .LVU1772
1377:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 7323              		.loc 1 1377 35 is_stmt 0 view .LVU1773
 7324 0046 C364     		str	r3, [r0, #76]
1378:Core/Src/main.c ****   {
 7325              		.loc 1 1378 3 is_stmt 1 view .LVU1774
1378:Core/Src/main.c ****   {
 7326              		.loc 1 1378 7 is_stmt 0 view .LVU1775
 7327 0048 FFF7FEFF 		bl	HAL_ADC_Init
 7328              	.LVL788:
1378:Core/Src/main.c ****   {
 7329              		.loc 1 1378 6 discriminator 1 view .LVU1776
 7330 004c 0028     		cmp	r0, #0
 7331 004e 0CD1     		bne	.L498
1385:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 7332              		.loc 1 1385 3 is_stmt 1 view .LVU1777
1385:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 7333              		.loc 1 1385 19 is_stmt 0 view .LVU1778
 7334 0050 01A9     		add	r1, sp, #4
 7335 0052 0123     		movs	r3, #1
 7336 0054 0193     		str	r3, [sp, #4]
1386:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 7337              		.loc 1 1386 3 is_stmt 1 view .LVU1779
1386:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 7338              		.loc 1 1386 16 is_stmt 0 view .LVU1780
 7339 0056 0023     		movs	r3, #0
 7340 0058 4B60     		str	r3, [r1, #4]
1387:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 7341              		.loc 1 1387 3 is_stmt 1 view .LVU1781
1387:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 7342              		.loc 1 1387 24 is_stmt 0 view .LVU1782
 7343 005a 8B60     		str	r3, [r1, #8]
1388:Core/Src/main.c ****   {
ARM GAS  /tmp/ccFTh0V1.s 			page 231


 7344              		.loc 1 1388 3 is_stmt 1 view .LVU1783
1388:Core/Src/main.c ****   {
 7345              		.loc 1 1388 7 is_stmt 0 view .LVU1784
 7346 005c 0548     		ldr	r0, .L500
 7347 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 7348              	.LVL789:
1388:Core/Src/main.c ****   {
 7349              		.loc 1 1388 6 discriminator 1 view .LVU1785
 7350 0062 0028     		cmp	r0, #0
 7351 0064 03D1     		bne	.L499
1396:Core/Src/main.c **** 
 7352              		.loc 1 1396 1 view .LVU1786
 7353 0066 05B0     		add	sp, sp, #20
 7354              		@ sp needed
 7355 0068 00BD     		pop	{pc}
 7356              	.L498:
1380:Core/Src/main.c ****   }
 7357              		.loc 1 1380 5 is_stmt 1 view .LVU1787
 7358 006a FFF7FEFF 		bl	Error_Handler
 7359              	.LVL790:
 7360              	.L499:
1390:Core/Src/main.c ****   }
 7361              		.loc 1 1390 5 view .LVU1788
 7362 006e FFF7FEFF 		bl	Error_Handler
 7363              	.LVL791:
 7364              	.L501:
 7365 0072 C046     		.align	2
 7366              	.L500:
 7367 0074 00000000 		.word	hadc1
 7368 0078 00240140 		.word	1073816576
 7369              		.cfi_endproc
 7370              	.LFE532:
 7372              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 7373              		.align	1
 7374              		.syntax unified
 7375              		.code	16
 7376              		.thumb_func
 7378              	MX_FDCAN1_Init:
 7379              	.LFB533:
1404:Core/Src/main.c **** 
 7380              		.loc 1 1404 1 view -0
 7381              		.cfi_startproc
 7382              		@ args = 0, pretend = 0, frame = 0
 7383              		@ frame_needed = 0, uses_anonymous_args = 0
 7384 0000 10B5     		push	{r4, lr}
 7385              	.LCFI69:
 7386              		.cfi_def_cfa_offset 8
 7387              		.cfi_offset 4, -8
 7388              		.cfi_offset 14, -4
1413:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 7389              		.loc 1 1413 3 view .LVU1790
1413:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 7390              		.loc 1 1413 20 is_stmt 0 view .LVU1791
 7391 0002 1048     		ldr	r0, .L505
 7392 0004 104B     		ldr	r3, .L505+4
 7393 0006 0360     		str	r3, [r0]
1414:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
ARM GAS  /tmp/ccFTh0V1.s 			page 232


 7394              		.loc 1 1414 3 is_stmt 1 view .LVU1792
1414:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 7395              		.loc 1 1414 29 is_stmt 0 view .LVU1793
 7396 0008 0023     		movs	r3, #0
 7397 000a 4360     		str	r3, [r0, #4]
1415:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 7398              		.loc 1 1415 3 is_stmt 1 view .LVU1794
1415:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 7399              		.loc 1 1415 28 is_stmt 0 view .LVU1795
 7400 000c 8360     		str	r3, [r0, #8]
1416:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 7401              		.loc 1 1416 3 is_stmt 1 view .LVU1796
1416:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 7402              		.loc 1 1416 21 is_stmt 0 view .LVU1797
 7403 000e C360     		str	r3, [r0, #12]
1417:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 7404              		.loc 1 1417 3 is_stmt 1 view .LVU1798
1417:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 7405              		.loc 1 1417 35 is_stmt 0 view .LVU1799
 7406 0010 0374     		strb	r3, [r0, #16]
1418:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 7407              		.loc 1 1418 3 is_stmt 1 view .LVU1800
1418:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 7408              		.loc 1 1418 30 is_stmt 0 view .LVU1801
 7409 0012 4374     		strb	r3, [r0, #17]
1419:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 4;
 7410              		.loc 1 1419 3 is_stmt 1 view .LVU1802
1419:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 4;
 7411              		.loc 1 1419 34 is_stmt 0 view .LVU1803
 7412 0014 8374     		strb	r3, [r0, #18]
1420:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 7413              		.loc 1 1420 3 is_stmt 1 view .LVU1804
1420:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 7414              		.loc 1 1420 33 is_stmt 0 view .LVU1805
 7415 0016 0422     		movs	r2, #4
 7416 0018 4261     		str	r2, [r0, #20]
1421:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 13;
 7417              		.loc 1 1421 3 is_stmt 1 view .LVU1806
1421:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 13;
 7418              		.loc 1 1421 37 is_stmt 0 view .LVU1807
 7419 001a 033A     		subs	r2, r2, #3
 7420 001c 8261     		str	r2, [r0, #24]
1422:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
 7421              		.loc 1 1422 3 is_stmt 1 view .LVU1808
1422:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
 7422              		.loc 1 1422 32 is_stmt 0 view .LVU1809
 7423 001e 0D21     		movs	r1, #13
 7424 0020 C161     		str	r1, [r0, #28]
1423:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 7425              		.loc 1 1423 3 is_stmt 1 view .LVU1810
1423:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 7426              		.loc 1 1423 32 is_stmt 0 view .LVU1811
 7427 0022 0B39     		subs	r1, r1, #11
 7428 0024 0162     		str	r1, [r0, #32]
1424:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 7429              		.loc 1 1424 3 is_stmt 1 view .LVU1812
1424:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
ARM GAS  /tmp/ccFTh0V1.s 			page 233


 7430              		.loc 1 1424 30 is_stmt 0 view .LVU1813
 7431 0026 4262     		str	r2, [r0, #36]
1425:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 7432              		.loc 1 1425 3 is_stmt 1 view .LVU1814
1425:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 7433              		.loc 1 1425 34 is_stmt 0 view .LVU1815
 7434 0028 8262     		str	r2, [r0, #40]
1426:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 7435              		.loc 1 1426 3 is_stmt 1 view .LVU1816
1426:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 7436              		.loc 1 1426 29 is_stmt 0 view .LVU1817
 7437 002a C262     		str	r2, [r0, #44]
1427:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 7438              		.loc 1 1427 3 is_stmt 1 view .LVU1818
1427:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 7439              		.loc 1 1427 29 is_stmt 0 view .LVU1819
 7440 002c 0263     		str	r2, [r0, #48]
1428:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 7441              		.loc 1 1428 3 is_stmt 1 view .LVU1820
1428:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 7442              		.loc 1 1428 30 is_stmt 0 view .LVU1821
 7443 002e 4363     		str	r3, [r0, #52]
1429:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 7444              		.loc 1 1429 3 is_stmt 1 view .LVU1822
1429:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 7445              		.loc 1 1429 30 is_stmt 0 view .LVU1823
 7446 0030 8363     		str	r3, [r0, #56]
1430:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 7447              		.loc 1 1430 3 is_stmt 1 view .LVU1824
1430:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 7448              		.loc 1 1430 32 is_stmt 0 view .LVU1825
 7449 0032 C363     		str	r3, [r0, #60]
1431:Core/Src/main.c ****   {
 7450              		.loc 1 1431 3 is_stmt 1 view .LVU1826
1431:Core/Src/main.c ****   {
 7451              		.loc 1 1431 7 is_stmt 0 view .LVU1827
 7452 0034 FFF7FEFF 		bl	HAL_FDCAN_Init
 7453              	.LVL792:
1431:Core/Src/main.c ****   {
 7454              		.loc 1 1431 6 discriminator 1 view .LVU1828
 7455 0038 0028     		cmp	r0, #0
 7456 003a 00D1     		bne	.L504
1448:Core/Src/main.c **** 
 7457              		.loc 1 1448 1 view .LVU1829
 7458              		@ sp needed
 7459 003c 10BD     		pop	{r4, pc}
 7460              	.L504:
1433:Core/Src/main.c ****   }
 7461              		.loc 1 1433 5 is_stmt 1 view .LVU1830
 7462 003e FFF7FEFF 		bl	Error_Handler
 7463              	.LVL793:
 7464              	.L506:
 7465 0042 C046     		.align	2
 7466              	.L505:
 7467 0044 00000000 		.word	hfdcan1
 7468 0048 00640040 		.word	1073767424
 7469              		.cfi_endproc
ARM GAS  /tmp/ccFTh0V1.s 			page 234


 7470              	.LFE533:
 7472              		.section	.text.MX_I2C1_Init,"ax",%progbits
 7473              		.align	1
 7474              		.syntax unified
 7475              		.code	16
 7476              		.thumb_func
 7478              	MX_I2C1_Init:
 7479              	.LFB534:
1456:Core/Src/main.c **** 
 7480              		.loc 1 1456 1 view -0
 7481              		.cfi_startproc
 7482              		@ args = 0, pretend = 0, frame = 0
 7483              		@ frame_needed = 0, uses_anonymous_args = 0
 7484 0000 10B5     		push	{r4, lr}
 7485              	.LCFI70:
 7486              		.cfi_def_cfa_offset 8
 7487              		.cfi_offset 4, -8
 7488              		.cfi_offset 14, -4
1465:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00503D58;
 7489              		.loc 1 1465 3 view .LVU1832
1465:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00503D58;
 7490              		.loc 1 1465 18 is_stmt 0 view .LVU1833
 7491 0002 1248     		ldr	r0, .L514
 7492 0004 124B     		ldr	r3, .L514+4
 7493 0006 0360     		str	r3, [r0]
1466:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 7494              		.loc 1 1466 3 is_stmt 1 view .LVU1834
1466:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 7495              		.loc 1 1466 21 is_stmt 0 view .LVU1835
 7496 0008 124B     		ldr	r3, .L514+8
 7497 000a 4360     		str	r3, [r0, #4]
1467:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 7498              		.loc 1 1467 3 is_stmt 1 view .LVU1836
1467:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 7499              		.loc 1 1467 26 is_stmt 0 view .LVU1837
 7500 000c 0023     		movs	r3, #0
 7501 000e 8360     		str	r3, [r0, #8]
1468:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 7502              		.loc 1 1468 3 is_stmt 1 view .LVU1838
1468:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 7503              		.loc 1 1468 29 is_stmt 0 view .LVU1839
 7504 0010 0122     		movs	r2, #1
 7505 0012 C260     		str	r2, [r0, #12]
1469:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 7506              		.loc 1 1469 3 is_stmt 1 view .LVU1840
1469:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 7507              		.loc 1 1469 30 is_stmt 0 view .LVU1841
 7508 0014 0361     		str	r3, [r0, #16]
1470:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 7509              		.loc 1 1470 3 is_stmt 1 view .LVU1842
1470:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 7510              		.loc 1 1470 26 is_stmt 0 view .LVU1843
 7511 0016 4361     		str	r3, [r0, #20]
1471:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 7512              		.loc 1 1471 3 is_stmt 1 view .LVU1844
1471:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 7513              		.loc 1 1471 31 is_stmt 0 view .LVU1845
ARM GAS  /tmp/ccFTh0V1.s 			page 235


 7514 0018 8361     		str	r3, [r0, #24]
1472:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 7515              		.loc 1 1472 3 is_stmt 1 view .LVU1846
1472:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 7516              		.loc 1 1472 30 is_stmt 0 view .LVU1847
 7517 001a C361     		str	r3, [r0, #28]
1473:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 7518              		.loc 1 1473 3 is_stmt 1 view .LVU1848
1473:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 7519              		.loc 1 1473 28 is_stmt 0 view .LVU1849
 7520 001c 0362     		str	r3, [r0, #32]
1474:Core/Src/main.c ****   {
 7521              		.loc 1 1474 3 is_stmt 1 view .LVU1850
1474:Core/Src/main.c ****   {
 7522              		.loc 1 1474 7 is_stmt 0 view .LVU1851
 7523 001e FFF7FEFF 		bl	HAL_I2C_Init
 7524              	.LVL794:
1474:Core/Src/main.c ****   {
 7525              		.loc 1 1474 6 discriminator 1 view .LVU1852
 7526 0022 0028     		cmp	r0, #0
 7527 0024 0CD1     		bne	.L511
1481:Core/Src/main.c ****   {
 7528              		.loc 1 1481 3 is_stmt 1 view .LVU1853
1481:Core/Src/main.c ****   {
 7529              		.loc 1 1481 7 is_stmt 0 view .LVU1854
 7530 0026 0948     		ldr	r0, .L514
 7531 0028 0021     		movs	r1, #0
 7532 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 7533              	.LVL795:
1481:Core/Src/main.c ****   {
 7534              		.loc 1 1481 6 discriminator 1 view .LVU1855
 7535 002e 0028     		cmp	r0, #0
 7536 0030 08D1     		bne	.L512
1488:Core/Src/main.c ****   {
 7537              		.loc 1 1488 3 is_stmt 1 view .LVU1856
1488:Core/Src/main.c ****   {
 7538              		.loc 1 1488 7 is_stmt 0 view .LVU1857
 7539 0032 0648     		ldr	r0, .L514
 7540 0034 0021     		movs	r1, #0
 7541 0036 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 7542              	.LVL796:
1488:Core/Src/main.c ****   {
 7543              		.loc 1 1488 6 discriminator 1 view .LVU1858
 7544 003a 0028     		cmp	r0, #0
 7545 003c 04D1     		bne	.L513
1496:Core/Src/main.c **** 
 7546              		.loc 1 1496 1 view .LVU1859
 7547              		@ sp needed
 7548 003e 10BD     		pop	{r4, pc}
 7549              	.L511:
1476:Core/Src/main.c ****   }
 7550              		.loc 1 1476 5 is_stmt 1 view .LVU1860
 7551 0040 FFF7FEFF 		bl	Error_Handler
 7552              	.LVL797:
 7553              	.L512:
1483:Core/Src/main.c ****   }
 7554              		.loc 1 1483 5 view .LVU1861
ARM GAS  /tmp/ccFTh0V1.s 			page 236


 7555 0044 FFF7FEFF 		bl	Error_Handler
 7556              	.LVL798:
 7557              	.L513:
1490:Core/Src/main.c ****   }
 7558              		.loc 1 1490 5 view .LVU1862
 7559 0048 FFF7FEFF 		bl	Error_Handler
 7560              	.LVL799:
 7561              	.L515:
 7562              		.align	2
 7563              	.L514:
 7564 004c 00000000 		.word	hi2c1
 7565 0050 00540040 		.word	1073763328
 7566 0054 583D5000 		.word	5258584
 7567              		.cfi_endproc
 7568              	.LFE534:
 7570              		.section	.text.MX_SPI1_Init,"ax",%progbits
 7571              		.align	1
 7572              		.syntax unified
 7573              		.code	16
 7574              		.thumb_func
 7576              	MX_SPI1_Init:
 7577              	.LFB538:
1648:Core/Src/main.c **** 
 7578              		.loc 1 1648 1 view -0
 7579              		.cfi_startproc
 7580              		@ args = 0, pretend = 0, frame = 0
 7581              		@ frame_needed = 0, uses_anonymous_args = 0
 7582 0000 10B5     		push	{r4, lr}
 7583              	.LCFI71:
 7584              		.cfi_def_cfa_offset 8
 7585              		.cfi_offset 4, -8
 7586              		.cfi_offset 14, -4
1658:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 7587              		.loc 1 1658 3 view .LVU1864
1658:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 7588              		.loc 1 1658 18 is_stmt 0 view .LVU1865
 7589 0002 1048     		ldr	r0, .L519
 7590 0004 104B     		ldr	r3, .L519+4
 7591 0006 0360     		str	r3, [r0]
1659:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 7592              		.loc 1 1659 3 is_stmt 1 view .LVU1866
1659:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 7593              		.loc 1 1659 19 is_stmt 0 view .LVU1867
 7594 0008 8223     		movs	r3, #130
 7595 000a 5B00     		lsls	r3, r3, #1
 7596 000c 4360     		str	r3, [r0, #4]
1660:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 7597              		.loc 1 1660 3 is_stmt 1 view .LVU1868
1660:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 7598              		.loc 1 1660 24 is_stmt 0 view .LVU1869
 7599 000e 0023     		movs	r3, #0
 7600 0010 8360     		str	r3, [r0, #8]
1661:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 7601              		.loc 1 1661 3 is_stmt 1 view .LVU1870
1661:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 7602              		.loc 1 1661 23 is_stmt 0 view .LVU1871
 7603 0012 C022     		movs	r2, #192
ARM GAS  /tmp/ccFTh0V1.s 			page 237


 7604 0014 9200     		lsls	r2, r2, #2
 7605 0016 C260     		str	r2, [r0, #12]
1662:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 7606              		.loc 1 1662 3 is_stmt 1 view .LVU1872
1662:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 7607              		.loc 1 1662 26 is_stmt 0 view .LVU1873
 7608 0018 0361     		str	r3, [r0, #16]
1663:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 7609              		.loc 1 1663 3 is_stmt 1 view .LVU1874
1663:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 7610              		.loc 1 1663 23 is_stmt 0 view .LVU1875
 7611 001a 4361     		str	r3, [r0, #20]
1664:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 7612              		.loc 1 1664 3 is_stmt 1 view .LVU1876
1664:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 7613              		.loc 1 1664 18 is_stmt 0 view .LVU1877
 7614 001c 013A     		subs	r2, r2, #1
 7615 001e FF3A     		subs	r2, r2, #255
 7616 0020 8261     		str	r2, [r0, #24]
1665:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 7617              		.loc 1 1665 3 is_stmt 1 view .LVU1878
1665:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 7618              		.loc 1 1665 32 is_stmt 0 view .LVU1879
 7619 0022 C361     		str	r3, [r0, #28]
1666:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 7620              		.loc 1 1666 3 is_stmt 1 view .LVU1880
1666:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 7621              		.loc 1 1666 23 is_stmt 0 view .LVU1881
 7622 0024 0362     		str	r3, [r0, #32]
1667:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 7623              		.loc 1 1667 3 is_stmt 1 view .LVU1882
1667:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 7624              		.loc 1 1667 21 is_stmt 0 view .LVU1883
 7625 0026 4362     		str	r3, [r0, #36]
1668:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 7626              		.loc 1 1668 3 is_stmt 1 view .LVU1884
1668:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 7627              		.loc 1 1668 29 is_stmt 0 view .LVU1885
 7628 0028 8362     		str	r3, [r0, #40]
1669:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 7629              		.loc 1 1669 3 is_stmt 1 view .LVU1886
1669:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 7630              		.loc 1 1669 28 is_stmt 0 view .LVU1887
 7631 002a FA3A     		subs	r2, r2, #250
 7632 002c FF3A     		subs	r2, r2, #255
 7633 002e C262     		str	r2, [r0, #44]
1670:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 7634              		.loc 1 1670 3 is_stmt 1 view .LVU1888
1670:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 7635              		.loc 1 1670 24 is_stmt 0 view .LVU1889
 7636 0030 0363     		str	r3, [r0, #48]
1671:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 7637              		.loc 1 1671 3 is_stmt 1 view .LVU1890
1671:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 7638              		.loc 1 1671 23 is_stmt 0 view .LVU1891
 7639 0032 0833     		adds	r3, r3, #8
 7640 0034 4363     		str	r3, [r0, #52]
ARM GAS  /tmp/ccFTh0V1.s 			page 238


1672:Core/Src/main.c ****   {
 7641              		.loc 1 1672 3 is_stmt 1 view .LVU1892
1672:Core/Src/main.c ****   {
 7642              		.loc 1 1672 7 is_stmt 0 view .LVU1893
 7643 0036 FFF7FEFF 		bl	HAL_SPI_Init
 7644              	.LVL800:
1672:Core/Src/main.c ****   {
 7645              		.loc 1 1672 6 discriminator 1 view .LVU1894
 7646 003a 0028     		cmp	r0, #0
 7647 003c 00D1     		bne	.L518
1680:Core/Src/main.c **** 
 7648              		.loc 1 1680 1 view .LVU1895
 7649              		@ sp needed
 7650 003e 10BD     		pop	{r4, pc}
 7651              	.L518:
1674:Core/Src/main.c ****   }
 7652              		.loc 1 1674 5 is_stmt 1 view .LVU1896
 7653 0040 FFF7FEFF 		bl	Error_Handler
 7654              	.LVL801:
 7655              	.L520:
 7656              		.align	2
 7657              	.L519:
 7658 0044 00000000 		.word	hspi1
 7659 0048 00300140 		.word	1073819648
 7660              		.cfi_endproc
 7661              	.LFE538:
 7663              		.section	.text.MX_SPI2_Init,"ax",%progbits
 7664              		.align	1
 7665              		.syntax unified
 7666              		.code	16
 7667              		.thumb_func
 7669              	MX_SPI2_Init:
 7670              	.LFB539:
1688:Core/Src/main.c **** 
 7671              		.loc 1 1688 1 view -0
 7672              		.cfi_startproc
 7673              		@ args = 0, pretend = 0, frame = 0
 7674              		@ frame_needed = 0, uses_anonymous_args = 0
 7675 0000 10B5     		push	{r4, lr}
 7676              	.LCFI72:
 7677              		.cfi_def_cfa_offset 8
 7678              		.cfi_offset 4, -8
 7679              		.cfi_offset 14, -4
1698:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 7680              		.loc 1 1698 3 view .LVU1898
1698:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 7681              		.loc 1 1698 18 is_stmt 0 view .LVU1899
 7682 0002 1148     		ldr	r0, .L524
 7683 0004 114B     		ldr	r3, .L524+4
 7684 0006 0360     		str	r3, [r0]
1699:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 7685              		.loc 1 1699 3 is_stmt 1 view .LVU1900
1699:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 7686              		.loc 1 1699 19 is_stmt 0 view .LVU1901
 7687 0008 8223     		movs	r3, #130
 7688 000a 5B00     		lsls	r3, r3, #1
 7689 000c 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccFTh0V1.s 			page 239


1700:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 7690              		.loc 1 1700 3 is_stmt 1 view .LVU1902
1700:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 7691              		.loc 1 1700 24 is_stmt 0 view .LVU1903
 7692 000e 0023     		movs	r3, #0
 7693 0010 8360     		str	r3, [r0, #8]
1701:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 7694              		.loc 1 1701 3 is_stmt 1 view .LVU1904
1701:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 7695              		.loc 1 1701 23 is_stmt 0 view .LVU1905
 7696 0012 E022     		movs	r2, #224
 7697 0014 D200     		lsls	r2, r2, #3
 7698 0016 C260     		str	r2, [r0, #12]
1702:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 7699              		.loc 1 1702 3 is_stmt 1 view .LVU1906
1702:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 7700              		.loc 1 1702 26 is_stmt 0 view .LVU1907
 7701 0018 0361     		str	r3, [r0, #16]
1703:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 7702              		.loc 1 1703 3 is_stmt 1 view .LVU1908
1703:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 7703              		.loc 1 1703 23 is_stmt 0 view .LVU1909
 7704 001a 4361     		str	r3, [r0, #20]
1704:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 7705              		.loc 1 1704 3 is_stmt 1 view .LVU1910
1704:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 7706              		.loc 1 1704 18 is_stmt 0 view .LVU1911
 7707 001c 8022     		movs	r2, #128
 7708 001e 9200     		lsls	r2, r2, #2
 7709 0020 8261     		str	r2, [r0, #24]
1705:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 7710              		.loc 1 1705 3 is_stmt 1 view .LVU1912
1705:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 7711              		.loc 1 1705 32 is_stmt 0 view .LVU1913
 7712 0022 D13A     		subs	r2, r2, #209
 7713 0024 FF3A     		subs	r2, r2, #255
 7714 0026 C261     		str	r2, [r0, #28]
1706:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 7715              		.loc 1 1706 3 is_stmt 1 view .LVU1914
1706:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 7716              		.loc 1 1706 23 is_stmt 0 view .LVU1915
 7717 0028 0362     		str	r3, [r0, #32]
1707:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 7718              		.loc 1 1707 3 is_stmt 1 view .LVU1916
1707:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 7719              		.loc 1 1707 21 is_stmt 0 view .LVU1917
 7720 002a 4362     		str	r3, [r0, #36]
1708:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 7721              		.loc 1 1708 3 is_stmt 1 view .LVU1918
1708:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 7722              		.loc 1 1708 29 is_stmt 0 view .LVU1919
 7723 002c 8362     		str	r3, [r0, #40]
1709:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 7724              		.loc 1 1709 3 is_stmt 1 view .LVU1920
1709:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 7725              		.loc 1 1709 28 is_stmt 0 view .LVU1921
 7726 002e 293A     		subs	r2, r2, #41
ARM GAS  /tmp/ccFTh0V1.s 			page 240


 7727 0030 C262     		str	r2, [r0, #44]
1710:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 7728              		.loc 1 1710 3 is_stmt 1 view .LVU1922
1710:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 7729              		.loc 1 1710 24 is_stmt 0 view .LVU1923
 7730 0032 0363     		str	r3, [r0, #48]
1711:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 7731              		.loc 1 1711 3 is_stmt 1 view .LVU1924
1711:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 7732              		.loc 1 1711 23 is_stmt 0 view .LVU1925
 7733 0034 0833     		adds	r3, r3, #8
 7734 0036 4363     		str	r3, [r0, #52]
1712:Core/Src/main.c ****   {
 7735              		.loc 1 1712 3 is_stmt 1 view .LVU1926
1712:Core/Src/main.c ****   {
 7736              		.loc 1 1712 7 is_stmt 0 view .LVU1927
 7737 0038 FFF7FEFF 		bl	HAL_SPI_Init
 7738              	.LVL802:
1712:Core/Src/main.c ****   {
 7739              		.loc 1 1712 6 discriminator 1 view .LVU1928
 7740 003c 0028     		cmp	r0, #0
 7741 003e 00D1     		bne	.L523
1720:Core/Src/main.c **** 
 7742              		.loc 1 1720 1 view .LVU1929
 7743              		@ sp needed
 7744 0040 10BD     		pop	{r4, pc}
 7745              	.L523:
1714:Core/Src/main.c ****   }
 7746              		.loc 1 1714 5 is_stmt 1 view .LVU1930
 7747 0042 FFF7FEFF 		bl	Error_Handler
 7748              	.LVL803:
 7749              	.L525:
 7750 0046 C046     		.align	2
 7751              	.L524:
 7752 0048 00000000 		.word	hspi2
 7753 004c 00380040 		.word	1073756160
 7754              		.cfi_endproc
 7755              	.LFE539:
 7757              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 7758              		.align	1
 7759              		.syntax unified
 7760              		.code	16
 7761              		.thumb_func
 7763              	MX_USART1_UART_Init:
 7764              	.LFB536:
1552:Core/Src/main.c **** 
 7765              		.loc 1 1552 1 view -0
 7766              		.cfi_startproc
 7767              		@ args = 0, pretend = 0, frame = 0
 7768              		@ frame_needed = 0, uses_anonymous_args = 0
 7769 0000 10B5     		push	{r4, lr}
 7770              	.LCFI73:
 7771              		.cfi_def_cfa_offset 8
 7772              		.cfi_offset 4, -8
 7773              		.cfi_offset 14, -4
1561:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 7774              		.loc 1 1561 3 view .LVU1932
ARM GAS  /tmp/ccFTh0V1.s 			page 241


1561:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 7775              		.loc 1 1561 19 is_stmt 0 view .LVU1933
 7776 0002 1748     		ldr	r0, .L535
 7777 0004 174B     		ldr	r3, .L535+4
 7778 0006 0360     		str	r3, [r0]
1562:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 7779              		.loc 1 1562 3 is_stmt 1 view .LVU1934
1562:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 7780              		.loc 1 1562 24 is_stmt 0 view .LVU1935
 7781 0008 E123     		movs	r3, #225
 7782 000a 5B02     		lsls	r3, r3, #9
 7783 000c 4360     		str	r3, [r0, #4]
1563:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 7784              		.loc 1 1563 3 is_stmt 1 view .LVU1936
1563:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 7785              		.loc 1 1563 26 is_stmt 0 view .LVU1937
 7786 000e 0023     		movs	r3, #0
 7787 0010 8360     		str	r3, [r0, #8]
1564:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 7788              		.loc 1 1564 3 is_stmt 1 view .LVU1938
1564:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 7789              		.loc 1 1564 24 is_stmt 0 view .LVU1939
 7790 0012 C360     		str	r3, [r0, #12]
1565:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 7791              		.loc 1 1565 3 is_stmt 1 view .LVU1940
1565:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 7792              		.loc 1 1565 22 is_stmt 0 view .LVU1941
 7793 0014 0361     		str	r3, [r0, #16]
1566:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 7794              		.loc 1 1566 3 is_stmt 1 view .LVU1942
1566:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 7795              		.loc 1 1566 20 is_stmt 0 view .LVU1943
 7796 0016 0C22     		movs	r2, #12
 7797 0018 4261     		str	r2, [r0, #20]
1567:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 7798              		.loc 1 1567 3 is_stmt 1 view .LVU1944
1567:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 7799              		.loc 1 1567 25 is_stmt 0 view .LVU1945
 7800 001a 8361     		str	r3, [r0, #24]
1568:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 7801              		.loc 1 1568 3 is_stmt 1 view .LVU1946
1568:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 7802              		.loc 1 1568 28 is_stmt 0 view .LVU1947
 7803 001c C361     		str	r3, [r0, #28]
1569:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 7804              		.loc 1 1569 3 is_stmt 1 view .LVU1948
1569:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 7805              		.loc 1 1569 30 is_stmt 0 view .LVU1949
 7806 001e 0362     		str	r3, [r0, #32]
1570:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 7807              		.loc 1 1570 3 is_stmt 1 view .LVU1950
1570:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 7808              		.loc 1 1570 30 is_stmt 0 view .LVU1951
 7809 0020 4362     		str	r3, [r0, #36]
1571:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 7810              		.loc 1 1571 3 is_stmt 1 view .LVU1952
1571:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
ARM GAS  /tmp/ccFTh0V1.s 			page 242


 7811              		.loc 1 1571 38 is_stmt 0 view .LVU1953
 7812 0022 8362     		str	r3, [r0, #40]
1572:Core/Src/main.c ****   {
 7813              		.loc 1 1572 3 is_stmt 1 view .LVU1954
1572:Core/Src/main.c ****   {
 7814              		.loc 1 1572 7 is_stmt 0 view .LVU1955
 7815 0024 FFF7FEFF 		bl	HAL_UART_Init
 7816              	.LVL804:
1572:Core/Src/main.c ****   {
 7817              		.loc 1 1572 6 discriminator 1 view .LVU1956
 7818 0028 0028     		cmp	r0, #0
 7819 002a 11D1     		bne	.L531
1576:Core/Src/main.c ****   {
 7820              		.loc 1 1576 3 is_stmt 1 view .LVU1957
1576:Core/Src/main.c ****   {
 7821              		.loc 1 1576 7 is_stmt 0 view .LVU1958
 7822 002c 0C48     		ldr	r0, .L535
 7823 002e 0021     		movs	r1, #0
 7824 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 7825              	.LVL805:
1576:Core/Src/main.c ****   {
 7826              		.loc 1 1576 6 discriminator 1 view .LVU1959
 7827 0034 0028     		cmp	r0, #0
 7828 0036 0DD1     		bne	.L532
1580:Core/Src/main.c ****   {
 7829              		.loc 1 1580 3 is_stmt 1 view .LVU1960
1580:Core/Src/main.c ****   {
 7830              		.loc 1 1580 7 is_stmt 0 view .LVU1961
 7831 0038 0948     		ldr	r0, .L535
 7832 003a 0021     		movs	r1, #0
 7833 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 7834              	.LVL806:
1580:Core/Src/main.c ****   {
 7835              		.loc 1 1580 6 discriminator 1 view .LVU1962
 7836 0040 0028     		cmp	r0, #0
 7837 0042 09D1     		bne	.L533
1584:Core/Src/main.c ****   {
 7838              		.loc 1 1584 3 is_stmt 1 view .LVU1963
1584:Core/Src/main.c ****   {
 7839              		.loc 1 1584 7 is_stmt 0 view .LVU1964
 7840 0044 0648     		ldr	r0, .L535
 7841 0046 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 7842              	.LVL807:
1584:Core/Src/main.c ****   {
 7843              		.loc 1 1584 6 discriminator 1 view .LVU1965
 7844 004a 0028     		cmp	r0, #0
 7845 004c 06D1     		bne	.L534
1592:Core/Src/main.c **** 
 7846              		.loc 1 1592 1 view .LVU1966
 7847              		@ sp needed
 7848 004e 10BD     		pop	{r4, pc}
 7849              	.L531:
1574:Core/Src/main.c ****   }
 7850              		.loc 1 1574 5 is_stmt 1 view .LVU1967
 7851 0050 FFF7FEFF 		bl	Error_Handler
 7852              	.LVL808:
 7853              	.L532:
ARM GAS  /tmp/ccFTh0V1.s 			page 243


1578:Core/Src/main.c ****   }
 7854              		.loc 1 1578 5 view .LVU1968
 7855 0054 FFF7FEFF 		bl	Error_Handler
 7856              	.LVL809:
 7857              	.L533:
1582:Core/Src/main.c ****   }
 7858              		.loc 1 1582 5 view .LVU1969
 7859 0058 FFF7FEFF 		bl	Error_Handler
 7860              	.LVL810:
 7861              	.L534:
1586:Core/Src/main.c ****   }
 7862              		.loc 1 1586 5 view .LVU1970
 7863 005c FFF7FEFF 		bl	Error_Handler
 7864              	.LVL811:
 7865              	.L536:
 7866              		.align	2
 7867              	.L535:
 7868 0060 00000000 		.word	huart1
 7869 0064 00380140 		.word	1073821696
 7870              		.cfi_endproc
 7871              	.LFE536:
 7873              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 7874              		.align	1
 7875              		.syntax unified
 7876              		.code	16
 7877              		.thumb_func
 7879              	MX_USART2_UART_Init:
 7880              	.LFB537:
1600:Core/Src/main.c **** 
 7881              		.loc 1 1600 1 view -0
 7882              		.cfi_startproc
 7883              		@ args = 0, pretend = 0, frame = 0
 7884              		@ frame_needed = 0, uses_anonymous_args = 0
 7885 0000 10B5     		push	{r4, lr}
 7886              	.LCFI74:
 7887              		.cfi_def_cfa_offset 8
 7888              		.cfi_offset 4, -8
 7889              		.cfi_offset 14, -4
1609:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 7890              		.loc 1 1609 3 view .LVU1972
1609:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 7891              		.loc 1 1609 19 is_stmt 0 view .LVU1973
 7892 0002 1748     		ldr	r0, .L546
 7893 0004 174B     		ldr	r3, .L546+4
 7894 0006 0360     		str	r3, [r0]
1610:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 7895              		.loc 1 1610 3 is_stmt 1 view .LVU1974
1610:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 7896              		.loc 1 1610 24 is_stmt 0 view .LVU1975
 7897 0008 E123     		movs	r3, #225
 7898 000a 5B02     		lsls	r3, r3, #9
 7899 000c 4360     		str	r3, [r0, #4]
1611:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 7900              		.loc 1 1611 3 is_stmt 1 view .LVU1976
1611:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 7901              		.loc 1 1611 26 is_stmt 0 view .LVU1977
 7902 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccFTh0V1.s 			page 244


 7903 0010 8360     		str	r3, [r0, #8]
1612:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 7904              		.loc 1 1612 3 is_stmt 1 view .LVU1978
1612:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 7905              		.loc 1 1612 24 is_stmt 0 view .LVU1979
 7906 0012 C360     		str	r3, [r0, #12]
1613:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 7907              		.loc 1 1613 3 is_stmt 1 view .LVU1980
1613:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 7908              		.loc 1 1613 22 is_stmt 0 view .LVU1981
 7909 0014 0361     		str	r3, [r0, #16]
1614:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 7910              		.loc 1 1614 3 is_stmt 1 view .LVU1982
1614:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 7911              		.loc 1 1614 20 is_stmt 0 view .LVU1983
 7912 0016 0C22     		movs	r2, #12
 7913 0018 4261     		str	r2, [r0, #20]
1615:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 7914              		.loc 1 1615 3 is_stmt 1 view .LVU1984
1615:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 7915              		.loc 1 1615 25 is_stmt 0 view .LVU1985
 7916 001a 8361     		str	r3, [r0, #24]
1616:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 7917              		.loc 1 1616 3 is_stmt 1 view .LVU1986
1616:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 7918              		.loc 1 1616 28 is_stmt 0 view .LVU1987
 7919 001c C361     		str	r3, [r0, #28]
1617:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 7920              		.loc 1 1617 3 is_stmt 1 view .LVU1988
1617:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 7921              		.loc 1 1617 30 is_stmt 0 view .LVU1989
 7922 001e 0362     		str	r3, [r0, #32]
1618:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 7923              		.loc 1 1618 3 is_stmt 1 view .LVU1990
1618:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 7924              		.loc 1 1618 30 is_stmt 0 view .LVU1991
 7925 0020 4362     		str	r3, [r0, #36]
1619:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 7926              		.loc 1 1619 3 is_stmt 1 view .LVU1992
1619:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 7927              		.loc 1 1619 38 is_stmt 0 view .LVU1993
 7928 0022 8362     		str	r3, [r0, #40]
1620:Core/Src/main.c ****   {
 7929              		.loc 1 1620 3 is_stmt 1 view .LVU1994
1620:Core/Src/main.c ****   {
 7930              		.loc 1 1620 7 is_stmt 0 view .LVU1995
 7931 0024 FFF7FEFF 		bl	HAL_UART_Init
 7932              	.LVL812:
1620:Core/Src/main.c ****   {
 7933              		.loc 1 1620 6 discriminator 1 view .LVU1996
 7934 0028 0028     		cmp	r0, #0
 7935 002a 11D1     		bne	.L542
1624:Core/Src/main.c ****   {
 7936              		.loc 1 1624 3 is_stmt 1 view .LVU1997
1624:Core/Src/main.c ****   {
 7937              		.loc 1 1624 7 is_stmt 0 view .LVU1998
 7938 002c 0C48     		ldr	r0, .L546
ARM GAS  /tmp/ccFTh0V1.s 			page 245


 7939 002e 0021     		movs	r1, #0
 7940 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 7941              	.LVL813:
1624:Core/Src/main.c ****   {
 7942              		.loc 1 1624 6 discriminator 1 view .LVU1999
 7943 0034 0028     		cmp	r0, #0
 7944 0036 0DD1     		bne	.L543
1628:Core/Src/main.c ****   {
 7945              		.loc 1 1628 3 is_stmt 1 view .LVU2000
1628:Core/Src/main.c ****   {
 7946              		.loc 1 1628 7 is_stmt 0 view .LVU2001
 7947 0038 0948     		ldr	r0, .L546
 7948 003a 0021     		movs	r1, #0
 7949 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 7950              	.LVL814:
1628:Core/Src/main.c ****   {
 7951              		.loc 1 1628 6 discriminator 1 view .LVU2002
 7952 0040 0028     		cmp	r0, #0
 7953 0042 09D1     		bne	.L544
1632:Core/Src/main.c ****   {
 7954              		.loc 1 1632 3 is_stmt 1 view .LVU2003
1632:Core/Src/main.c ****   {
 7955              		.loc 1 1632 7 is_stmt 0 view .LVU2004
 7956 0044 0648     		ldr	r0, .L546
 7957 0046 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 7958              	.LVL815:
1632:Core/Src/main.c ****   {
 7959              		.loc 1 1632 6 discriminator 1 view .LVU2005
 7960 004a 0028     		cmp	r0, #0
 7961 004c 06D1     		bne	.L545
1640:Core/Src/main.c **** 
 7962              		.loc 1 1640 1 view .LVU2006
 7963              		@ sp needed
 7964 004e 10BD     		pop	{r4, pc}
 7965              	.L542:
1622:Core/Src/main.c ****   }
 7966              		.loc 1 1622 5 is_stmt 1 view .LVU2007
 7967 0050 FFF7FEFF 		bl	Error_Handler
 7968              	.LVL816:
 7969              	.L543:
1626:Core/Src/main.c ****   }
 7970              		.loc 1 1626 5 view .LVU2008
 7971 0054 FFF7FEFF 		bl	Error_Handler
 7972              	.LVL817:
 7973              	.L544:
1630:Core/Src/main.c ****   }
 7974              		.loc 1 1630 5 view .LVU2009
 7975 0058 FFF7FEFF 		bl	Error_Handler
 7976              	.LVL818:
 7977              	.L545:
1634:Core/Src/main.c ****   }
 7978              		.loc 1 1634 5 view .LVU2010
 7979 005c FFF7FEFF 		bl	Error_Handler
 7980              	.LVL819:
 7981              	.L547:
 7982              		.align	2
 7983              	.L546:
ARM GAS  /tmp/ccFTh0V1.s 			page 246


 7984 0060 00000000 		.word	huart2
 7985 0064 00440040 		.word	1073759232
 7986              		.cfi_endproc
 7987              	.LFE537:
 7989              		.section	.text.SystemClock_Config,"ax",%progbits
 7990              		.align	1
 7991              		.global	SystemClock_Config
 7992              		.syntax unified
 7993              		.code	16
 7994              		.thumb_func
 7996              	SystemClock_Config:
 7997              	.LFB531:
1304:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 7998              		.loc 1 1304 1 view -0
 7999              		.cfi_startproc
 8000              		@ args = 0, pretend = 0, frame = 80
 8001              		@ frame_needed = 0, uses_anonymous_args = 0
 8002 0000 10B5     		push	{r4, lr}
 8003              	.LCFI75:
 8004              		.cfi_def_cfa_offset 8
 8005              		.cfi_offset 4, -8
 8006              		.cfi_offset 14, -4
 8007 0002 94B0     		sub	sp, sp, #80
 8008              	.LCFI76:
 8009              		.cfi_def_cfa_offset 88
1305:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010              		.loc 1 1305 3 view .LVU2012
1305:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8011              		.loc 1 1305 22 is_stmt 0 view .LVU2013
 8012 0004 05AC     		add	r4, sp, #20
 8013 0006 3C22     		movs	r2, #60
 8014 0008 0021     		movs	r1, #0
 8015 000a 2000     		movs	r0, r4
 8016 000c FFF7FEFF 		bl	memset
 8017              	.LVL820:
1306:Core/Src/main.c **** 
 8018              		.loc 1 1306 3 is_stmt 1 view .LVU2014
1306:Core/Src/main.c **** 
 8019              		.loc 1 1306 22 is_stmt 0 view .LVU2015
 8020 0010 1022     		movs	r2, #16
 8021 0012 0021     		movs	r1, #0
 8022 0014 01A8     		add	r0, sp, #4
 8023 0016 FFF7FEFF 		bl	memset
 8024              	.LVL821:
1310:Core/Src/main.c **** 
 8025              		.loc 1 1310 3 is_stmt 1 view .LVU2016
 8026 001a 8020     		movs	r0, #128
 8027 001c 8000     		lsls	r0, r0, #2
 8028 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 8029              	.LVL822:
1315:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8030              		.loc 1 1315 3 view .LVU2017
1315:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8031              		.loc 1 1315 36 is_stmt 0 view .LVU2018
 8032 0022 0223     		movs	r3, #2
 8033 0024 0593     		str	r3, [sp, #20]
1316:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
ARM GAS  /tmp/ccFTh0V1.s 			page 247


 8034              		.loc 1 1316 3 is_stmt 1 view .LVU2019
1316:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8035              		.loc 1 1316 30 is_stmt 0 view .LVU2020
 8036 0026 FE33     		adds	r3, r3, #254
 8037 0028 0893     		str	r3, [sp, #32]
1317:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8038              		.loc 1 1317 3 is_stmt 1 view .LVU2021
1317:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8039              		.loc 1 1317 28 is_stmt 0 view .LVU2022
 8040 002a 0023     		movs	r3, #0
 8041 002c 0993     		str	r3, [sp, #36]
1318:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8042              		.loc 1 1318 3 is_stmt 1 view .LVU2023
1318:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8043              		.loc 1 1318 41 is_stmt 0 view .LVU2024
 8044 002e 4022     		movs	r2, #64
 8045 0030 0A92     		str	r2, [sp, #40]
1319:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8046              		.loc 1 1319 3 is_stmt 1 view .LVU2025
1319:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8047              		.loc 1 1319 34 is_stmt 0 view .LVU2026
 8048 0032 0D93     		str	r3, [sp, #52]
1320:Core/Src/main.c ****   {
 8049              		.loc 1 1320 3 is_stmt 1 view .LVU2027
1320:Core/Src/main.c ****   {
 8050              		.loc 1 1320 7 is_stmt 0 view .LVU2028
 8051 0034 2000     		movs	r0, r4
 8052 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
 8053              	.LVL823:
1320:Core/Src/main.c ****   {
 8054              		.loc 1 1320 6 discriminator 1 view .LVU2029
 8055 003a 0028     		cmp	r0, #0
 8056 003c 0DD1     		bne	.L551
1327:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 8057              		.loc 1 1327 3 is_stmt 1 view .LVU2030
1327:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 8058              		.loc 1 1327 31 is_stmt 0 view .LVU2031
 8059 003e 01A8     		add	r0, sp, #4
 8060 0040 0723     		movs	r3, #7
 8061 0042 0193     		str	r3, [sp, #4]
1329:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8062              		.loc 1 1329 3 is_stmt 1 view .LVU2032
1329:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8063              		.loc 1 1329 34 is_stmt 0 view .LVU2033
 8064 0044 0023     		movs	r3, #0
 8065 0046 4360     		str	r3, [r0, #4]
1330:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8066              		.loc 1 1330 3 is_stmt 1 view .LVU2034
1330:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8067              		.loc 1 1330 35 is_stmt 0 view .LVU2035
 8068 0048 8360     		str	r3, [r0, #8]
1331:Core/Src/main.c **** 
 8069              		.loc 1 1331 3 is_stmt 1 view .LVU2036
1331:Core/Src/main.c **** 
 8070              		.loc 1 1331 36 is_stmt 0 view .LVU2037
 8071 004a C360     		str	r3, [r0, #12]
1333:Core/Src/main.c ****   {
ARM GAS  /tmp/ccFTh0V1.s 			page 248


 8072              		.loc 1 1333 3 is_stmt 1 view .LVU2038
1333:Core/Src/main.c ****   {
 8073              		.loc 1 1333 7 is_stmt 0 view .LVU2039
 8074 004c 0021     		movs	r1, #0
 8075 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 8076              	.LVL824:
1333:Core/Src/main.c ****   {
 8077              		.loc 1 1333 6 discriminator 1 view .LVU2040
 8078 0052 0028     		cmp	r0, #0
 8079 0054 03D1     		bne	.L552
1337:Core/Src/main.c **** 
 8080              		.loc 1 1337 1 view .LVU2041
 8081 0056 14B0     		add	sp, sp, #80
 8082              		@ sp needed
 8083 0058 10BD     		pop	{r4, pc}
 8084              	.L551:
1322:Core/Src/main.c ****   }
 8085              		.loc 1 1322 5 is_stmt 1 view .LVU2042
 8086 005a FFF7FEFF 		bl	Error_Handler
 8087              	.LVL825:
 8088              	.L552:
1335:Core/Src/main.c ****   }
 8089              		.loc 1 1335 5 view .LVU2043
 8090 005e FFF7FEFF 		bl	Error_Handler
 8091              	.LVL826:
 8092              		.cfi_endproc
 8093              	.LFE531:
 8095              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 8096              		.align	2
 8097              	.LC428:
 8098 0000 50617079 		.ascii	"Papyrus reset\015\012\000"
 8098      72757320 
 8098      72657365 
 8098      740D0A00 
 8099              		.align	2
 8100              	.LC431:
 8101 0010 66696C65 		.ascii	"file run startup.scr\000"
 8101      2072756E 
 8101      20737461 
 8101      72747570 
 8101      2E736372 
 8102              		.section	.text.main,"ax",%progbits
 8103              		.align	1
 8104              		.global	main
 8105              		.syntax unified
 8106              		.code	16
 8107              		.thumb_func
 8109              	main:
 8110              	.LFB530:
1195:Core/Src/main.c **** 
 8111              		.loc 1 1195 1 view -0
 8112              		.cfi_startproc
 8113              		@ args = 0, pretend = 0, frame = 328
 8114              		@ frame_needed = 0, uses_anonymous_args = 0
 8115 0000 70B5     		push	{r4, r5, r6, lr}
 8116              	.LCFI77:
 8117              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccFTh0V1.s 			page 249


 8118              		.cfi_offset 4, -16
 8119              		.cfi_offset 5, -12
 8120              		.cfi_offset 6, -8
 8121              		.cfi_offset 14, -4
 8122 0002 D2B0     		sub	sp, sp, #328
 8123              	.LCFI78:
 8124              		.cfi_def_cfa_offset 344
1204:Core/Src/main.c **** 
 8125              		.loc 1 1204 3 view .LVU2045
 8126 0004 FFF7FEFF 		bl	HAL_Init
 8127              	.LVL827:
1211:Core/Src/main.c **** 
 8128              		.loc 1 1211 3 view .LVU2046
 8129 0008 FFF7FEFF 		bl	SystemClock_Config
 8130              	.LVL828:
1218:Core/Src/main.c ****   MX_ADC1_Init();
 8131              		.loc 1 1218 3 view .LVU2047
 8132 000c FFF7FEFF 		bl	MX_GPIO_Init
 8133              	.LVL829:
1219:Core/Src/main.c ****   MX_FDCAN1_Init();
 8134              		.loc 1 1219 3 view .LVU2048
 8135 0010 FFF7FEFF 		bl	MX_ADC1_Init
 8136              	.LVL830:
1220:Core/Src/main.c ****   MX_I2C1_Init();
 8137              		.loc 1 1220 3 view .LVU2049
 8138 0014 FFF7FEFF 		bl	MX_FDCAN1_Init
 8139              	.LVL831:
1221:Core/Src/main.c ****   MX_SPI1_Init();
 8140              		.loc 1 1221 3 view .LVU2050
 8141 0018 FFF7FEFF 		bl	MX_I2C1_Init
 8142              	.LVL832:
1222:Core/Src/main.c ****   MX_SPI2_Init();
 8143              		.loc 1 1222 3 view .LVU2051
 8144 001c FFF7FEFF 		bl	MX_SPI1_Init
 8145              	.LVL833:
1223:Core/Src/main.c ****   MX_USART1_UART_Init();
 8146              		.loc 1 1223 3 view .LVU2052
 8147 0020 FFF7FEFF 		bl	MX_SPI2_Init
 8148              	.LVL834:
1224:Core/Src/main.c ****   MX_USART2_UART_Init();
 8149              		.loc 1 1224 3 view .LVU2053
 8150 0024 FFF7FEFF 		bl	MX_USART1_UART_Init
 8151              	.LVL835:
1225:Core/Src/main.c ****   //MX_LPUART2_UART_Init();
 8152              		.loc 1 1225 3 view .LVU2054
 8153 0028 FFF7FEFF 		bl	MX_USART2_UART_Init
 8154              	.LVL836:
1227:Core/Src/main.c ****     Error_Handler();
 8155              		.loc 1 1227 3 view .LVU2055
1227:Core/Src/main.c ****     Error_Handler();
 8156              		.loc 1 1227 7 is_stmt 0 view .LVU2056
 8157 002c FFF7FEFF 		bl	MX_FATFS_Init
 8158              	.LVL837:
1227:Core/Src/main.c ****     Error_Handler();
 8159              		.loc 1 1227 6 discriminator 1 view .LVU2057
 8160 0030 0028     		cmp	r0, #0
 8161 0032 01D0     		beq	.L554
ARM GAS  /tmp/ccFTh0V1.s 			page 250


1228:Core/Src/main.c ****   }
 8162              		.loc 1 1228 5 is_stmt 1 view .LVU2058
 8163 0034 FFF7FEFF 		bl	Error_Handler
 8164              	.LVL838:
 8165              	.L554:
1232:Core/Src/main.c **** 
 8166              		.loc 1 1232 3 view .LVU2059
 8167 0038 2B48     		ldr	r0, .L565
 8168 003a FFF7FEFF 		bl	HAL_FDCAN_Start
 8169              	.LVL839:
1234:Core/Src/main.c **** 
 8170              		.loc 1 1234 3 view .LVU2060
 8171 003e C820     		movs	r0, #200
 8172 0040 4000     		lsls	r0, r0, #1
 8173 0042 FFF7FEFF 		bl	HAL_Delay
 8174              	.LVL840:
1240:Core/Src/main.c **** 
 8175              		.loc 1 1240 3 view .LVU2061
 8176 0046 FFF7FEFF 		bl	initialize_sd
 8177              	.LVL841:
1243:Core/Src/main.c ****   char cmdBuf[320];
 8178              		.loc 1 1243 3 view .LVU2062
1244:Core/Src/main.c ****   uint8_t idx = 0;
 8179              		.loc 1 1244 3 view .LVU2063
1245:Core/Src/main.c ****   UART2_Print("Papyrus reset\r\n");
 8180              		.loc 1 1245 3 view .LVU2064
1246:Core/Src/main.c ****   muted = 1;
 8181              		.loc 1 1246 3 view .LVU2065
 8182 004a 2848     		ldr	r0, .L565+4
 8183 004c FFF7FEFF 		bl	UART2_Print
 8184              	.LVL842:
1247:Core/Src/main.c ****   process_command("file run startup.scr");
 8185              		.loc 1 1247 3 view .LVU2066
1247:Core/Src/main.c ****   process_command("file run startup.scr");
 8186              		.loc 1 1247 9 is_stmt 0 view .LVU2067
 8187 0050 274C     		ldr	r4, .L565+8
 8188 0052 0123     		movs	r3, #1
 8189 0054 2360     		str	r3, [r4]
1248:Core/Src/main.c ****   muted = 0;
 8190              		.loc 1 1248 3 is_stmt 1 view .LVU2068
 8191 0056 2748     		ldr	r0, .L565+12
 8192 0058 FFF7FEFF 		bl	process_command
 8193              	.LVL843:
1249:Core/Src/main.c **** 
 8194              		.loc 1 1249 3 view .LVU2069
1249:Core/Src/main.c **** 
 8195              		.loc 1 1249 9 is_stmt 0 view .LVU2070
 8196 005c 0026     		movs	r6, #0
 8197 005e 2660     		str	r6, [r4]
 8198              	.LVL844:
 8199              	.L563:
1255:Core/Src/main.c ****   {
 8200              		.loc 1 1255 3 is_stmt 1 view .LVU2071
 8201              	.LBB88:
1261:Core/Src/main.c ****     {
 8202              		.loc 1 1261 5 view .LVU2072
1261:Core/Src/main.c ****     {
ARM GAS  /tmp/ccFTh0V1.s 			page 251


 8203              		.loc 1 1261 9 is_stmt 0 view .LVU2073
 8204 0060 2548     		ldr	r0, .L565+16
 8205 0062 0123     		movs	r3, #1
 8206 0064 0122     		movs	r2, #1
 8207 0066 4821     		movs	r1, #72
 8208 0068 FF31     		adds	r1, r1, #255
 8209 006a 6944     		add	r1, r1, sp
 8210 006c FFF7FEFF 		bl	HAL_UART_Receive
 8211              	.LVL845:
 8212 0070 041E     		subs	r4, r0, #0
1261:Core/Src/main.c ****     {
 8213              		.loc 1 1261 8 discriminator 1 view .LVU2074
 8214 0072 0BD1     		bne	.L555
1263:Core/Src/main.c ****       {
 8215              		.loc 1 1263 7 is_stmt 1 view .LVU2075
1263:Core/Src/main.c ****       {
 8216              		.loc 1 1263 18 is_stmt 0 view .LVU2076
 8217 0074 4823     		movs	r3, #72
 8218 0076 FF33     		adds	r3, r3, #255
 8219 0078 6B44     		add	r3, r3, sp
 8220 007a 1B78     		ldrb	r3, [r3]
1263:Core/Src/main.c ****       {
 8221              		.loc 1 1263 10 view .LVU2077
 8222 007c 0D2B     		cmp	r3, #13
 8223 007e 15D0     		beq	.L556
1263:Core/Src/main.c ****       {
 8224              		.loc 1 1263 26 discriminator 1 view .LVU2078
 8225 0080 0A2B     		cmp	r3, #10
 8226 0082 13D0     		beq	.L556
1273:Core/Src/main.c ****         //HAL_UART_Transmit(&huart2, (uint8_t *)&rxChar, 1, 10);
 8227              		.loc 1 1273 9 is_stmt 1 view .LVU2079
1273:Core/Src/main.c ****         //HAL_UART_Transmit(&huart2, (uint8_t *)&rxChar, 1, 10);
 8228              		.loc 1 1273 19 is_stmt 0 view .LVU2080
 8229 0084 721C     		adds	r2, r6, #1
 8230              	.LVL846:
1273:Core/Src/main.c ****         //HAL_UART_Transmit(&huart2, (uint8_t *)&rxChar, 1, 10);
 8231              		.loc 1 1273 23 view .LVU2081
 8232 0086 01A9     		add	r1, sp, #4
 8233 0088 8B55     		strb	r3, [r1, r6]
1273:Core/Src/main.c ****         //HAL_UART_Transmit(&huart2, (uint8_t *)&rxChar, 1, 10);
 8234              		.loc 1 1273 19 view .LVU2082
 8235 008a D6B2     		uxtb	r6, r2
 8236              	.LVL847:
 8237              	.L555:
1278:Core/Src/main.c ****     TimeEntry **last = &root;
 8238              		.loc 1 1278 5 is_stmt 1 view .LVU2083
1278:Core/Src/main.c ****     TimeEntry **last = &root;
 8239              		.loc 1 1278 16 is_stmt 0 view .LVU2084
 8240 008c 1B4D     		ldr	r5, .L565+20
 8241 008e 2C68     		ldr	r4, [r5]
 8242              	.LVL848:
1279:Core/Src/main.c ****     while (t != NULL) {
 8243              		.loc 1 1279 5 is_stmt 1 view .LVU2085
1280:Core/Src/main.c ****       if (t->timeout <= 0) {
 8244              		.loc 1 1280 5 view .LVU2086
 8245              	.L558:
1280:Core/Src/main.c ****       if (t->timeout <= 0) {
ARM GAS  /tmp/ccFTh0V1.s 			page 252


 8246              		.loc 1 1280 14 view .LVU2087
 8247 0090 002C     		cmp	r4, #0
 8248 0092 E5D0     		beq	.L563
1281:Core/Src/main.c ****         process_command(t->cmdbuf);
 8249              		.loc 1 1281 7 view .LVU2088
1281:Core/Src/main.c ****         process_command(t->cmdbuf);
 8250              		.loc 1 1281 12 is_stmt 0 view .LVU2089
 8251 0094 A223     		movs	r3, #162
 8252 0096 5B00     		lsls	r3, r3, #1
 8253 0098 E358     		ldr	r3, [r4, r3]
1281:Core/Src/main.c ****         process_command(t->cmdbuf);
 8254              		.loc 1 1281 10 view .LVU2090
 8255 009a 002B     		cmp	r3, #0
 8256 009c 0EDD     		ble	.L564
1291:Core/Src/main.c ****         t = t->next;
 8257              		.loc 1 1291 9 is_stmt 1 view .LVU2091
1291:Core/Src/main.c ****         t = t->next;
 8258              		.loc 1 1291 14 is_stmt 0 view .LVU2092
 8259 009e 2500     		movs	r5, r4
 8260              	.LVL849:
1291:Core/Src/main.c ****         t = t->next;
 8261              		.loc 1 1291 14 view .LVU2093
 8262 00a0 4935     		adds	r5, r5, #73
 8263 00a2 FF35     		adds	r5, r5, #255
 8264              	.LVL850:
1292:Core/Src/main.c ****       }
 8265              		.loc 1 1292 9 is_stmt 1 view .LVU2094
1292:Core/Src/main.c ****       }
 8266              		.loc 1 1292 11 is_stmt 0 view .LVU2095
 8267 00a4 A423     		movs	r3, #164
 8268 00a6 5B00     		lsls	r3, r3, #1
 8269 00a8 E458     		ldr	r4, [r4, r3]
 8270              	.LVL851:
1292:Core/Src/main.c ****       }
 8271              		.loc 1 1292 11 view .LVU2096
 8272 00aa F1E7     		b	.L558
 8273              	.LVL852:
 8274              	.L556:
1265:Core/Src/main.c ****         /*UART2_Print("> ");
 8275              		.loc 1 1265 9 is_stmt 1 view .LVU2097
1265:Core/Src/main.c ****         /*UART2_Print("> ");
 8276              		.loc 1 1265 21 is_stmt 0 view .LVU2098
 8277 00ac 01AB     		add	r3, sp, #4
 8278 00ae 0022     		movs	r2, #0
 8279 00b0 9A55     		strb	r2, [r3, r6]
1269:Core/Src/main.c ****         idx = 0;
 8280              		.loc 1 1269 9 is_stmt 1 view .LVU2099
 8281 00b2 1800     		movs	r0, r3
 8282 00b4 FFF7FEFF 		bl	process_command
 8283              	.LVL853:
1270:Core/Src/main.c ****       }
 8284              		.loc 1 1270 9 view .LVU2100
1270:Core/Src/main.c ****       }
 8285              		.loc 1 1270 13 is_stmt 0 view .LVU2101
 8286 00b8 2600     		movs	r6, r4
 8287 00ba E7E7     		b	.L555
 8288              	.LVL854:
ARM GAS  /tmp/ccFTh0V1.s 			page 253


 8289              	.L564:
1282:Core/Src/main.c ****         if (t->reload) {
 8290              		.loc 1 1282 9 is_stmt 1 view .LVU2102
 8291 00bc 2000     		movs	r0, r4
 8292 00be FFF7FEFF 		bl	process_command
 8293              	.LVL855:
1283:Core/Src/main.c ****           t->timeout = t->reload;
 8294              		.loc 1 1283 9 view .LVU2103
1283:Core/Src/main.c ****           t->timeout = t->reload;
 8295              		.loc 1 1283 14 is_stmt 0 view .LVU2104
 8296 00c2 A023     		movs	r3, #160
 8297 00c4 5B00     		lsls	r3, r3, #1
 8298 00c6 E358     		ldr	r3, [r4, r3]
1283:Core/Src/main.c ****           t->timeout = t->reload;
 8299              		.loc 1 1283 12 view .LVU2105
 8300 00c8 002B     		cmp	r3, #0
 8301 00ca 03D0     		beq	.L560
1284:Core/Src/main.c ****         } else {
 8302              		.loc 1 1284 11 is_stmt 1 view .LVU2106
1284:Core/Src/main.c ****         } else {
 8303              		.loc 1 1284 22 is_stmt 0 view .LVU2107
 8304 00cc A222     		movs	r2, #162
 8305 00ce 5200     		lsls	r2, r2, #1
 8306 00d0 A350     		str	r3, [r4, r2]
 8307 00d2 DDE7     		b	.L558
 8308              	.L560:
1286:Core/Src/main.c ****           free(t);
 8309              		.loc 1 1286 11 is_stmt 1 view .LVU2108
1286:Core/Src/main.c ****           free(t);
 8310              		.loc 1 1286 20 is_stmt 0 view .LVU2109
 8311 00d4 A423     		movs	r3, #164
 8312 00d6 5B00     		lsls	r3, r3, #1
 8313 00d8 E358     		ldr	r3, [r4, r3]
1286:Core/Src/main.c ****           free(t);
 8314              		.loc 1 1286 17 view .LVU2110
 8315 00da 2B60     		str	r3, [r5]
1287:Core/Src/main.c ****           t = *last;
 8316              		.loc 1 1287 11 is_stmt 1 view .LVU2111
 8317 00dc 2000     		movs	r0, r4
 8318 00de FFF7FEFF 		bl	free
 8319              	.LVL856:
1288:Core/Src/main.c ****         }
 8320              		.loc 1 1288 11 view .LVU2112
1288:Core/Src/main.c ****         }
 8321              		.loc 1 1288 13 is_stmt 0 view .LVU2113
 8322 00e2 2C68     		ldr	r4, [r5]
 8323              	.LVL857:
1288:Core/Src/main.c ****         }
 8324              		.loc 1 1288 13 view .LVU2114
 8325 00e4 D4E7     		b	.L558
 8326              	.L566:
 8327 00e6 C046     		.align	2
 8328              	.L565:
 8329 00e8 00000000 		.word	hfdcan1
 8330 00ec 00000000 		.word	.LC428
 8331 00f0 00000000 		.word	muted
 8332 00f4 10000000 		.word	.LC431
ARM GAS  /tmp/ccFTh0V1.s 			page 254


 8333 00f8 00000000 		.word	huart2
 8334 00fc 00000000 		.word	root
 8335              	.LBE88:
 8336              		.cfi_endproc
 8337              	.LFE530:
 8339              		.global	prog_lines
 8340              		.section	.bss.prog_lines,"aw",%nobits
 8341              		.align	2
 8344              	prog_lines:
 8345 0000 00000000 		.space	4
 8346              		.global	time_mark
 8347              		.section	.bss.time_mark,"aw",%nobits
 8348              		.align	2
 8351              	time_mark:
 8352 0000 00000000 		.space	4
 8353              		.global	root
 8354              		.section	.bss.root,"aw",%nobits
 8355              		.align	2
 8358              	root:
 8359 0000 00000000 		.space	4
 8360              		.global	cur_programming
 8361              		.section	.bss.cur_programming,"aw",%nobits
 8362              		.align	2
 8365              	cur_programming:
 8366 0000 00000000 		.space	4
 8367              		.global	pfil
 8368              		.section	.bss.pfil,"aw",%nobits
 8369              		.align	2
 8372              	pfil:
 8373 0000 00000000 		.space	560
 8373      00000000 
 8373      00000000 
 8373      00000000 
 8373      00000000 
 8374              		.global	FatFs
 8375              		.section	.bss.FatFs,"aw",%nobits
 8376              		.align	2
 8379              	FatFs:
 8380 0000 00000000 		.space	560
 8380      00000000 
 8380      00000000 
 8380      00000000 
 8380      00000000 
 8381              		.global	sd_ok
 8382              		.section	.bss.sd_ok,"aw",%nobits
 8383              		.align	2
 8386              	sd_ok:
 8387 0000 00000000 		.space	4
 8388              		.global	cmd_invalid
 8389              		.section	.bss.cmd_invalid,"aw",%nobits
 8390              		.align	2
 8393              	cmd_invalid:
 8394 0000 00000000 		.space	4
 8395              		.global	dev_classes
 8396              		.section	.rodata.str1.4,"aMS",%progbits,1
 8397              		.align	2
 8398              	.LC434:
ARM GAS  /tmp/ccFTh0V1.s 			page 255


 8399 0000 53797374 		.ascii	"System\000"
 8399      656D00
 8400 0007 00       		.align	2
 8401              	.LC435:
 8402 0008 52656C61 		.ascii	"Relay\000"
 8402      7900
 8403 000e 0000     		.align	2
 8404              	.LC436:
 8405 0010 53657276 		.ascii	"Servo\000"
 8405      6F00
 8406 0016 0000     		.align	2
 8407              	.LC437:
 8408 0018 54686572 		.ascii	"Thermocouple\000"
 8408      6D6F636F 
 8408      75706C65 
 8408      00
 8409 0025 000000   		.align	2
 8410              	.LC438:
 8411 0028 505400   		.ascii	"PT\000"
 8412              		.section	.data.dev_classes,"aw"
 8413              		.align	2
 8416              	dev_classes:
 8417 0000 00000000 		.word	.LC434
 8418 0004 08000000 		.word	.LC435
 8419 0008 10000000 		.word	.LC436
 8420 000c 18000000 		.word	.LC437
 8421 0010 28000000 		.word	.LC438
 8422              		.global	last_index
 8423              		.section	.bss.last_index,"aw",%nobits
 8424              		.align	2
 8427              	last_index:
 8428 0000 00000000 		.space	4
 8429              		.global	name_maps
 8430              		.section	.bss.name_maps,"aw",%nobits
 8431              		.align	2
 8434              	name_maps:
 8435 0000 00000000 		.space	4736
 8435      00000000 
 8435      00000000 
 8435      00000000 
 8435      00000000 
 8436              		.global	num_maps
 8437              		.section	.bss.num_maps,"aw",%nobits
 8438              		.align	2
 8441              	num_maps:
 8442 0000 00000000 		.space	4
 8443              		.global	muted
 8444              		.section	.bss.muted,"aw",%nobits
 8445              		.align	2
 8448              	muted:
 8449 0000 00000000 		.space	4
 8450              		.global	CAN_Rx_Func
 8451              		.section	.data.CAN_Rx_Func,"aw"
 8452              		.align	2
 8455              	CAN_Rx_Func:
 8456 0000 00000000 		.word	CAN_Rx_Default
 8457              		.global	lastRxData
ARM GAS  /tmp/ccFTh0V1.s 			page 256


 8458              		.section	.bss.lastRxData,"aw",%nobits
 8459              		.align	2
 8462              	lastRxData:
 8463 0000 00000000 		.space	8
 8463      00000000 
 8464              		.global	next_can_id
 8465              		.section	.bss.next_can_id,"aw",%nobits
 8466              		.align	2
 8469              	next_can_id:
 8470 0000 00000000 		.space	4
 8471              		.global	hspi2
 8472              		.section	.bss.hspi2,"aw",%nobits
 8473              		.align	2
 8476              	hspi2:
 8477 0000 00000000 		.space	100
 8477      00000000 
 8477      00000000 
 8477      00000000 
 8477      00000000 
 8478              		.global	hspi1
 8479              		.section	.bss.hspi1,"aw",%nobits
 8480              		.align	2
 8483              	hspi1:
 8484 0000 00000000 		.space	100
 8484      00000000 
 8484      00000000 
 8484      00000000 
 8484      00000000 
 8485              		.global	huart2
 8486              		.section	.bss.huart2,"aw",%nobits
 8487              		.align	2
 8490              	huart2:
 8491 0000 00000000 		.space	148
 8491      00000000 
 8491      00000000 
 8491      00000000 
 8491      00000000 
 8492              		.global	huart1
 8493              		.section	.bss.huart1,"aw",%nobits
 8494              		.align	2
 8497              	huart1:
 8498 0000 00000000 		.space	148
 8498      00000000 
 8498      00000000 
 8498      00000000 
 8498      00000000 
 8499              		.global	hlpuart2
 8500              		.section	.bss.hlpuart2,"aw",%nobits
 8501              		.align	2
 8504              	hlpuart2:
 8505 0000 00000000 		.space	148
 8505      00000000 
 8505      00000000 
 8505      00000000 
 8505      00000000 
 8506              		.global	hi2c1
 8507              		.section	.bss.hi2c1,"aw",%nobits
ARM GAS  /tmp/ccFTh0V1.s 			page 257


 8508              		.align	2
 8511              	hi2c1:
 8512 0000 00000000 		.space	84
 8512      00000000 
 8512      00000000 
 8512      00000000 
 8512      00000000 
 8513              		.global	hfdcan1
 8514              		.section	.bss.hfdcan1,"aw",%nobits
 8515              		.align	2
 8518              	hfdcan1:
 8519 0000 00000000 		.space	100
 8519      00000000 
 8519      00000000 
 8519      00000000 
 8519      00000000 
 8520              		.global	hadc1
 8521              		.section	.bss.hadc1,"aw",%nobits
 8522              		.align	2
 8525              	hadc1:
 8526 0000 00000000 		.space	100
 8526      00000000 
 8526      00000000 
 8526      00000000 
 8526      00000000 
 8527              		.text
 8528              	.Letext0:
 8529              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 8530              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 8531              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h"
 8532              		.file 7 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 8533              		.file 8 "/usr/lib/gcc/arm-none-eabi/14.2.0/include/stddef.h"
 8534              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 8535              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 8536              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 8537              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 8538              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h"
 8539              		.file 14 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h"
 8540              		.file 15 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h"
 8541              		.file 16 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 8542              		.file 17 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 8543              		.file 18 "Middlewares/Third_Party/FatFs/src/integer.h"
 8544              		.file 19 "Middlewares/Third_Party/FatFs/src/ff.h"
 8545              		.file 20 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h"
 8546              		.file 21 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h"
 8547              		.file 22 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h"
 8548              		.file 23 "FATFS/App/app_fatfs.h"
 8549              		.file 24 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 8550              		.file 25 "/usr/arm-none-eabi/include/stdlib.h"
 8551              		.file 26 "/usr/arm-none-eabi/include/string.h"
 8552              		.file 27 "/usr/arm-none-eabi/include/stdio.h"
 8553              		.file 28 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 8554              		.file 29 "<built-in>"
ARM GAS  /tmp/ccFTh0V1.s 			page 258


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccFTh0V1.s:19     .text.__NVIC_SystemReset:00000000 $t
     /tmp/ccFTh0V1.s:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
     /tmp/ccFTh0V1.s:81     .text.__NVIC_SystemReset:00000014 $d
     /tmp/ccFTh0V1.s:87     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccFTh0V1.s:92     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccFTh0V1.s:255    .text.MX_GPIO_Init:000000a8 $d
     /tmp/ccFTh0V1.s:262    .text.UART_Print:00000000 $t
     /tmp/ccFTh0V1.s:268    .text.UART_Print:00000000 UART_Print
     /tmp/ccFTh0V1.s:314    .text.UART_Print:00000024 $d
     /tmp/ccFTh0V1.s:8448   .bss.muted:00000000 muted
     /tmp/ccFTh0V1.s:8504   .bss.hlpuart2:00000000 hlpuart2
     /tmp/ccFTh0V1.s:320    .text.UART2_Print:00000000 $t
     /tmp/ccFTh0V1.s:326    .text.UART2_Print:00000000 UART2_Print
     /tmp/ccFTh0V1.s:372    .text.UART2_Print:00000024 $d
     /tmp/ccFTh0V1.s:8490   .bss.huart2:00000000 huart2
     /tmp/ccFTh0V1.s:378    .rodata.CAN_Rx_Default.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:382    .text.CAN_Rx_Default:00000000 $t
     /tmp/ccFTh0V1.s:388    .text.CAN_Rx_Default:00000000 CAN_Rx_Default
     /tmp/ccFTh0V1.s:419    .text.CAN_Rx_Default:0000001c $d
     /tmp/ccFTh0V1.s:424    .rodata.CAN_Rx_TC.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:431    .text.CAN_Rx_TC:00000000 $t
     /tmp/ccFTh0V1.s:437    .text.CAN_Rx_TC:00000000 CAN_Rx_TC
     /tmp/ccFTh0V1.s:531    .text.CAN_Rx_TC:00000068 $d
     /tmp/ccFTh0V1.s:8462   .bss.lastRxData:00000000 lastRxData
     /tmp/ccFTh0V1.s:538    .rodata.CAN_Rx_PT.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:542    .text.CAN_Rx_PT:00000000 $t
     /tmp/ccFTh0V1.s:548    .text.CAN_Rx_PT:00000000 CAN_Rx_PT
     /tmp/ccFTh0V1.s:620    .text.CAN_Rx_PT:00000054 $d
     /tmp/ccFTh0V1.s:629    .rodata.CAN_Rx_TCStat.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:651    .text.CAN_Rx_TCStat:00000000 $t
     /tmp/ccFTh0V1.s:657    .text.CAN_Rx_TCStat:00000000 CAN_Rx_TCStat
     /tmp/ccFTh0V1.s:785    .text.CAN_Rx_TCStat:00000084 $d
     /tmp/ccFTh0V1.s:797    .rodata.CAN_Decode.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:801    .text.CAN_Decode:00000000 $t
     /tmp/ccFTh0V1.s:807    .text.CAN_Decode:00000000 CAN_Decode
     /tmp/ccFTh0V1.s:906    .text.CAN_Decode:00000068 $d
     /tmp/ccFTh0V1.s:8518   .bss.hfdcan1:00000000 hfdcan1
     /tmp/ccFTh0V1.s:8455   .data.CAN_Rx_Func:00000000 CAN_Rx_Func
     /tmp/ccFTh0V1.s:915    .text.CAN_Send_Long:00000000 $t
     /tmp/ccFTh0V1.s:921    .text.CAN_Send_Long:00000000 CAN_Send_Long
     /tmp/ccFTh0V1.s:985    .text.CAN_Send_Long:00000030 $d
     /tmp/ccFTh0V1.s:8469   .bss.next_can_id:00000000 next_can_id
     /tmp/ccFTh0V1.s:991    .text.CAN_Send:00000000 $t
     /tmp/ccFTh0V1.s:997    .text.CAN_Send:00000000 CAN_Send
     /tmp/ccFTh0V1.s:1067   .text.CAN_Send:0000003c $d
     /tmp/ccFTh0V1.s:1073   .rodata.UART2_Print_Int.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:1077   .text.UART2_Print_Int:00000000 $t
     /tmp/ccFTh0V1.s:1083   .text.UART2_Print_Int:00000000 UART2_Print_Int
     /tmp/ccFTh0V1.s:1131   .text.UART2_Print_Int:00000024 $d
     /tmp/ccFTh0V1.s:1137   .text.add_namemap:00000000 $t
     /tmp/ccFTh0V1.s:1143   .text.add_namemap:00000000 add_namemap
     /tmp/ccFTh0V1.s:1366   .text.add_namemap:000000b4 $d
     /tmp/ccFTh0V1.s:8441   .bss.num_maps:00000000 num_maps
     /tmp/ccFTh0V1.s:8434   .bss.name_maps:00000000 name_maps
     /tmp/ccFTh0V1.s:1372   .text.retrieve_id:00000000 $t
ARM GAS  /tmp/ccFTh0V1.s 			page 259


     /tmp/ccFTh0V1.s:1378   .text.retrieve_id:00000000 retrieve_id
     /tmp/ccFTh0V1.s:1499   .text.retrieve_id:00000068 $d
     /tmp/ccFTh0V1.s:8427   .bss.last_index:00000000 last_index
     /tmp/ccFTh0V1.s:1506   .rodata.bus_list_function.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:1531   .text.bus_list_function:00000000 $t
     /tmp/ccFTh0V1.s:1537   .text.bus_list_function:00000000 bus_list_function
     /tmp/ccFTh0V1.s:1820   .text.bus_list_function:00000134 $d
     /tmp/ccFTh0V1.s:8416   .data.dev_classes:00000000 dev_classes
     /tmp/ccFTh0V1.s:1837   .rodata.next_word.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:1841   .text.next_word:00000000 $t
     /tmp/ccFTh0V1.s:1847   .text.next_word:00000000 next_word
     /tmp/ccFTh0V1.s:1920   .text.next_word:00000034 $d
     /tmp/ccFTh0V1.s:1925   .text.all_numeric:00000000 $t
     /tmp/ccFTh0V1.s:1931   .text.all_numeric:00000000 all_numeric
     /tmp/ccFTh0V1.s:2012   .rodata.command_help.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:2016   .text.command_help:00000000 $t
     /tmp/ccFTh0V1.s:2022   .text.command_help:00000000 command_help
     /tmp/ccFTh0V1.s:2052   .text.command_help:00000010 $d
     /tmp/ccFTh0V1.s:8393   .bss.cmd_invalid:00000000 cmd_invalid
     /tmp/ccFTh0V1.s:2058   .rodata.command_bus.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:2074   .text.command_bus:00000000 $t
     /tmp/ccFTh0V1.s:2080   .text.command_bus:00000000 command_bus
     /tmp/ccFTh0V1.s:2181   .text.command_bus:0000006c $d
     /tmp/ccFTh0V1.s:2192   .rodata.command_name.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:2229   .text.command_name:00000000 $t
     /tmp/ccFTh0V1.s:2235   .text.command_name:00000000 command_name
     /tmp/ccFTh0V1.s:2641   .text.command_name:0000019c $d
     /tmp/ccFTh0V1.s:2666   .rodata.command_relay.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:2697   .text.command_relay:00000000 $t
     /tmp/ccFTh0V1.s:2703   .text.command_relay:00000000 command_relay
     /tmp/ccFTh0V1.s:3038   .text.command_relay:00000170 $d
     /tmp/ccFTh0V1.s:3058   .text.servo_get_us:00000000 $t
     /tmp/ccFTh0V1.s:3064   .text.servo_get_us:00000000 servo_get_us
     /tmp/ccFTh0V1.s:3310   .text.servo_get_us:000000d4 $d
     /tmp/ccFTh0V1.s:3316   .rodata.command_servo.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:3350   .text.command_servo:00000000 $t
     /tmp/ccFTh0V1.s:3356   .text.command_servo:00000000 command_servo
     /tmp/ccFTh0V1.s:3872   .text.command_servo:00000230 $d
     /tmp/ccFTh0V1.s:3897   .rodata.command_tc.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:3913   .text.command_tc:00000000 $t
     /tmp/ccFTh0V1.s:3919   .text.command_tc:00000000 command_tc
     /tmp/ccFTh0V1.s:4201   .text.command_tc:0000011c $d
     /tmp/ccFTh0V1.s:4221   .rodata.command_pt.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:4231   .text.command_pt:00000000 $t
     /tmp/ccFTh0V1.s:4237   .text.command_pt:00000000 command_pt
     /tmp/ccFTh0V1.s:4438   .text.command_pt:000000c8 $d
     /tmp/ccFTh0V1.s:4456   .rodata.list_all_files.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:4478   .text.list_all_files:00000000 $t
     /tmp/ccFTh0V1.s:4484   .text.list_all_files:00000000 list_all_files
     /tmp/ccFTh0V1.s:4647   .text.list_all_files:00000084 $d
     /tmp/ccFTh0V1.s:4659   .rodata.command_msg.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:4669   .text.command_msg:00000000 $t
     /tmp/ccFTh0V1.s:4675   .text.command_msg:00000000 command_msg
     /tmp/ccFTh0V1.s:4764   .text.command_msg:0000005c $d
     /tmp/ccFTh0V1.s:4773   .text.add_time_entry:00000000 $t
     /tmp/ccFTh0V1.s:4779   .text.add_time_entry:00000000 add_time_entry
     /tmp/ccFTh0V1.s:4869   .text.add_time_entry:00000044 $d
ARM GAS  /tmp/ccFTh0V1.s 			page 260


     /tmp/ccFTh0V1.s:8358   .bss.root:00000000 root
     /tmp/ccFTh0V1.s:4874   .text.main_tick:00000000 $t
     /tmp/ccFTh0V1.s:4880   .text.main_tick:00000000 main_tick
     /tmp/ccFTh0V1.s:4920   .text.main_tick:0000001c $d
     /tmp/ccFTh0V1.s:4925   .rodata.command_time.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:5001   .text.command_time:00000000 $t
     /tmp/ccFTh0V1.s:5007   .text.command_time:00000000 command_time
     /tmp/ccFTh0V1.s:5573   .text.command_time:0000026c $d
     /tmp/ccFTh0V1.s:8351   .bss.time_mark:00000000 time_mark
     /tmp/ccFTh0V1.s:5607   .rodata.initialize_sd.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:5620   .text.initialize_sd:00000000 $t
     /tmp/ccFTh0V1.s:5626   .text.initialize_sd:00000000 initialize_sd
     /tmp/ccFTh0V1.s:5687   .text.initialize_sd:00000034 $d
     /tmp/ccFTh0V1.s:8379   .bss.FatFs:00000000 FatFs
     /tmp/ccFTh0V1.s:8386   .bss.sd_ok:00000000 sd_ok
     /tmp/ccFTh0V1.s:5697   .rodata.deinit_sd.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:5701   .text.deinit_sd:00000000 $t
     /tmp/ccFTh0V1.s:5707   .text.deinit_sd:00000000 deinit_sd
     /tmp/ccFTh0V1.s:5740   .text.deinit_sd:0000001c $d
     /tmp/ccFTh0V1.s:5747   .rodata.sd_free_space.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:5755   .text.sd_free_space:00000000 $t
     /tmp/ccFTh0V1.s:5761   .text.sd_free_space:00000000 sd_free_space
     /tmp/ccFTh0V1.s:5844   .text.sd_free_space:00000040 $d
     /tmp/ccFTh0V1.s:5851   .rodata.command_sd.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:5876   .text.command_sd:00000000 $t
     /tmp/ccFTh0V1.s:5882   .text.command_sd:00000000 command_sd
     /tmp/ccFTh0V1.s:6033   .text.command_sd:000000a8 $d
     /tmp/ccFTh0V1.s:6048   .rodata.process_command.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:6097   .text.process_command:00000000 $t
     /tmp/ccFTh0V1.s:6103   .text.process_command:00000000 process_command
     /tmp/ccFTh0V1.s:6547   .text.command_file:00000000 command_file
     /tmp/ccFTh0V1.s:6452   .text.process_command:00000198 $d
     /tmp/ccFTh0V1.s:8365   .bss.cur_programming:00000000 cur_programming
     /tmp/ccFTh0V1.s:8344   .bss.prog_lines:00000000 prog_lines
     /tmp/ccFTh0V1.s:8372   .bss.pfil:00000000 pfil
     /tmp/ccFTh0V1.s:6477   .rodata.command_file.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:6541   .text.command_file:00000000 $t
     /tmp/ccFTh0V1.s:7164   .text.command_file:00000274 $d
     /tmp/ccFTh0V1.s:7196   .text.Error_Handler:00000000 $t
     /tmp/ccFTh0V1.s:7202   .text.Error_Handler:00000000 Error_Handler
     /tmp/ccFTh0V1.s:7233   .text.MX_ADC1_Init:00000000 $t
     /tmp/ccFTh0V1.s:7238   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
     /tmp/ccFTh0V1.s:7367   .text.MX_ADC1_Init:00000074 $d
     /tmp/ccFTh0V1.s:8525   .bss.hadc1:00000000 hadc1
     /tmp/ccFTh0V1.s:7373   .text.MX_FDCAN1_Init:00000000 $t
     /tmp/ccFTh0V1.s:7378   .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
     /tmp/ccFTh0V1.s:7467   .text.MX_FDCAN1_Init:00000044 $d
     /tmp/ccFTh0V1.s:7473   .text.MX_I2C1_Init:00000000 $t
     /tmp/ccFTh0V1.s:7478   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccFTh0V1.s:7564   .text.MX_I2C1_Init:0000004c $d
     /tmp/ccFTh0V1.s:8511   .bss.hi2c1:00000000 hi2c1
     /tmp/ccFTh0V1.s:7571   .text.MX_SPI1_Init:00000000 $t
     /tmp/ccFTh0V1.s:7576   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccFTh0V1.s:7658   .text.MX_SPI1_Init:00000044 $d
     /tmp/ccFTh0V1.s:8483   .bss.hspi1:00000000 hspi1
     /tmp/ccFTh0V1.s:7664   .text.MX_SPI2_Init:00000000 $t
     /tmp/ccFTh0V1.s:7669   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
ARM GAS  /tmp/ccFTh0V1.s 			page 261


     /tmp/ccFTh0V1.s:7752   .text.MX_SPI2_Init:00000048 $d
     /tmp/ccFTh0V1.s:8476   .bss.hspi2:00000000 hspi2
     /tmp/ccFTh0V1.s:7758   .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccFTh0V1.s:7763   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccFTh0V1.s:7868   .text.MX_USART1_UART_Init:00000060 $d
     /tmp/ccFTh0V1.s:8497   .bss.huart1:00000000 huart1
     /tmp/ccFTh0V1.s:7874   .text.MX_USART2_UART_Init:00000000 $t
     /tmp/ccFTh0V1.s:7879   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/ccFTh0V1.s:7984   .text.MX_USART2_UART_Init:00000060 $d
     /tmp/ccFTh0V1.s:7990   .text.SystemClock_Config:00000000 $t
     /tmp/ccFTh0V1.s:7996   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccFTh0V1.s:8096   .rodata.main.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:8103   .text.main:00000000 $t
     /tmp/ccFTh0V1.s:8109   .text.main:00000000 main
     /tmp/ccFTh0V1.s:8329   .text.main:000000e8 $d
     /tmp/ccFTh0V1.s:8341   .bss.prog_lines:00000000 $d
     /tmp/ccFTh0V1.s:8348   .bss.time_mark:00000000 $d
     /tmp/ccFTh0V1.s:8355   .bss.root:00000000 $d
     /tmp/ccFTh0V1.s:8362   .bss.cur_programming:00000000 $d
     /tmp/ccFTh0V1.s:8369   .bss.pfil:00000000 $d
     /tmp/ccFTh0V1.s:8376   .bss.FatFs:00000000 $d
     /tmp/ccFTh0V1.s:8383   .bss.sd_ok:00000000 $d
     /tmp/ccFTh0V1.s:8390   .bss.cmd_invalid:00000000 $d
     /tmp/ccFTh0V1.s:8397   .rodata.str1.4:00000000 $d
     /tmp/ccFTh0V1.s:8413   .data.dev_classes:00000000 $d
     /tmp/ccFTh0V1.s:8424   .bss.last_index:00000000 $d
     /tmp/ccFTh0V1.s:8431   .bss.name_maps:00000000 $d
     /tmp/ccFTh0V1.s:8438   .bss.num_maps:00000000 $d
     /tmp/ccFTh0V1.s:8445   .bss.muted:00000000 $d
     /tmp/ccFTh0V1.s:8452   .data.CAN_Rx_Func:00000000 $d
     /tmp/ccFTh0V1.s:8459   .bss.lastRxData:00000000 $d
     /tmp/ccFTh0V1.s:8466   .bss.next_can_id:00000000 $d
     /tmp/ccFTh0V1.s:8473   .bss.hspi2:00000000 $d
     /tmp/ccFTh0V1.s:8480   .bss.hspi1:00000000 $d
     /tmp/ccFTh0V1.s:8487   .bss.huart2:00000000 $d
     /tmp/ccFTh0V1.s:8494   .bss.huart1:00000000 $d
     /tmp/ccFTh0V1.s:8501   .bss.hlpuart2:00000000 $d
     /tmp/ccFTh0V1.s:8508   .bss.hi2c1:00000000 $d
     /tmp/ccFTh0V1.s:8515   .bss.hfdcan1:00000000 $d
     /tmp/ccFTh0V1.s:8522   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
strlen
HAL_UART_Transmit
__aeabi_i2f
__aeabi_fmul
__aeabi_f2d
sprintf
__aeabi_fsub
__aeabi_fdiv
HAL_GetTick
HAL_FDCAN_GetRxFifoFillLevel
HAL_FDCAN_GetRxMessage
HAL_FDCAN_AddMessageToTxFifoQ
ARM GAS  /tmp/ccFTh0V1.s 			page 262


strcmp
strcpy
atoi
strcspn
memcpy
__aeabi_uidiv
f_opendir
f_readdir
f_closedir
malloc
HAL_Delay
free
f_mount
f_getfree
f_close
f_write
f_sync
f_open
f_unlink
f_gets
f_puts
f_rename
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_FDCAN_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_FATFS_Init
HAL_FDCAN_Start
HAL_UART_Receive
