// Seed: 2879692816
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    output wor id_8,
    output wor id_9,
    input tri1 id_10,
    input supply1 id_11
);
  logic id_13;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6
);
  assign id_6 = 1 !== "";
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_1,
      id_3,
      id_0,
      id_4,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2
  );
  assign modCall_1.id_6 = 0;
  initial if (1) #1;
  assign id_1 = id_4;
endmodule
