Analysis & Synthesis report for LCM_VGA
Wed Apr 01 17:46:30 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LCM_VGA|VGA_LCD_Driver:inst|VGA_V_STATE
 11. State Machine - |LCM_VGA|VGA_LCD_Driver:inst|VGA_H_STATE
 12. State Machine - |LCM_VGA|VGA_LCD_Driver:inst|LCD_V_STATE
 13. State Machine - |LCM_VGA|VGA_LCD_Driver:inst|LCD_H_STATE
 14. State Machine - |LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4|mSetup_ST
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for VGA_LCD_Driver:inst
 21. Source assignments for VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated
 22. Source assignments for VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated
 23. Parameter Settings for User Entity Instance: VIDEO_PLL:inst6|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst
 25. Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|I2S_LCD_Config:u4
 28. Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "VGA_LCD_Driver:inst|line_buffer:LB"
 32. Port Connectivity Checks: "VGA_LCD_Driver:inst|screen_buffer:SB"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 01 17:46:30 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; LCM_VGA                                         ;
; Top-level Entity Name              ; LCM_VGA                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 464                                             ;
;     Total combinational functions  ; 418                                             ;
;     Dedicated logic registers      ; 240                                             ;
; Total registers                    ; 240                                             ;
; Total pins                         ; 55                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 232,320                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; LCM_VGA            ; LCM_VGA            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Remove Duplicate Registers                                                 ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; clear.v                          ; yes             ; User Verilog HDL File              ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/clear.v                      ;         ;
; VGA_LCD_Driver.v                 ; yes             ; User Verilog HDL File              ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/VGA_LCD_Driver.v             ;         ;
; screen_buffer.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/screen_buffer.v              ;         ;
; VIDEO_PLL.v                      ; yes             ; User Wizard-Generated File         ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/VIDEO_PLL.v                  ;         ;
; display.mif                      ; yes             ; User Memory Initialization File    ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/display.mif                  ;         ;
; I2S_Controller.v                 ; yes             ; User Verilog HDL File              ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/I2S_Controller.v             ;         ;
; LCM_VGA.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/LCM_VGA.bdf                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_5ca2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/db/altsyncram_5ca2.tdf       ;         ;
; db/decode_6oa.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/db/decode_6oa.tdf            ;         ;
; db/mux_1kb.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/db/mux_1kb.tdf               ;         ;
; line_buffer.v                    ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/line_buffer.v                ;         ;
; db/altsyncram_r8o1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/db/altsyncram_r8o1.tdf       ;         ;
; i2s_lcd_config.v                 ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/i2s_lcd_config.v             ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimated Total logic elements              ; 464                                           ;
;                                             ;                                               ;
; Total combinational functions               ; 418                                           ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 153                                           ;
;     -- 3 input functions                    ; 94                                            ;
;     -- <=2 input functions                  ; 171                                           ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 277                                           ;
;     -- arithmetic mode                      ; 141                                           ;
;                                             ;                                               ;
; Total registers                             ; 240                                           ;
;     -- Dedicated logic registers            ; 240                                           ;
;     -- I/O registers                        ; 0                                             ;
;                                             ;                                               ;
; I/O pins                                    ; 55                                            ;
; Total memory bits                           ; 232320                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                             ;
; Total PLLs                                  ; 1                                             ;
;     -- PLLs                                 ; 1                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; VIDEO_PLL:inst6|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 283                                           ;
; Total fan-out                               ; 4017                                          ;
; Average fan-out                             ; 5.11                                          ;
+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LCM_VGA                                     ; 418 (1)           ; 240 (0)      ; 232320      ; 0            ; 0       ; 0         ; 55   ; 0            ; |LCM_VGA                                                                                                                         ; work         ;
;    |VGA_LCD_Driver:inst|                     ; 395 (271)         ; 224 (170)    ; 232320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst                                                                                                     ; work         ;
;       |I2S_LCD_Config:u4|                    ; 73 (27)           ; 48 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4                                                                                   ; work         ;
;          |I2S_Controller:u0|                 ; 46 (46)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0                                                                 ; work         ;
;       |line_buffer:LB|                       ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component                                                      ; work         ;
;             |altsyncram_r8o1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated                       ; work         ;
;       |screen_buffer:SB|                     ; 51 (0)            ; 6 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 51 (0)            ; 6 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_5ca2:auto_generated| ; 51 (0)            ; 6 (6)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated                     ; work         ;
;                |decode_6oa:decode2|          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode2  ; work         ;
;                |decode_6oa:decode_a|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode_a ; work         ;
;                |decode_6oa:decode_b|         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode_b ; work         ;
;                |mux_1kb:mux5|                ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|mux_1kb:mux5        ; work         ;
;    |VIDEO_PLL:inst6|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VIDEO_PLL:inst6                                                                                                         ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|VIDEO_PLL:inst6|altpll:altpll_component                                                                                 ; work         ;
;    |clear:inst1|                             ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCM_VGA|clear:inst1                                                                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 160          ; 12           ; 160          ; 12           ; 1920   ; None        ;
; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|ALTSYNCRAM ; M4K  ; True Dual Port   ; 19200        ; 12           ; 19200        ; 12           ; 230400 ; display.mif ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB   ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/line_buffer.v   ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/screen_buffer.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |LCM_VGA|VIDEO_PLL:inst6                      ; C:/Users/y1275963/Desktop/LCM_VGA - DE2-35/VIDEO_PLL.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |LCM_VGA|VGA_LCD_Driver:inst|VGA_V_STATE                                                          ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; VGA_V_STATE.FRONT ; VGA_V_STATE.IDLE ; VGA_V_STATE.BACK ; VGA_V_STATE.DISP ; VGA_V_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; VGA_V_STATE.DISP  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; VGA_V_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; VGA_V_STATE.IDLE  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; VGA_V_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; VGA_V_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |LCM_VGA|VGA_LCD_Driver:inst|VGA_H_STATE                                                          ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; VGA_H_STATE.FRONT ; VGA_H_STATE.DISP ; VGA_H_STATE.BACK ; VGA_H_STATE.IDLE ; VGA_H_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; VGA_H_STATE.IDLE  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; VGA_H_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; VGA_H_STATE.DISP  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; VGA_H_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; VGA_H_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |LCM_VGA|VGA_LCD_Driver:inst|LCD_V_STATE                                                          ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; LCD_V_STATE.FRONT ; LCD_V_STATE.IDLE ; LCD_V_STATE.BACK ; LCD_V_STATE.DISP ; LCD_V_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; LCD_V_STATE.DISP  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; LCD_V_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; LCD_V_STATE.IDLE  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; LCD_V_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; LCD_V_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |LCM_VGA|VGA_LCD_Driver:inst|LCD_H_STATE                                                          ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; LCD_H_STATE.FRONT ; LCD_H_STATE.DISP ; LCD_H_STATE.BACK ; LCD_H_STATE.IDLE ; LCD_H_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; LCD_H_STATE.IDLE  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; LCD_H_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; LCD_H_STATE.DISP  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; LCD_H_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; LCD_H_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4|mSetup_ST ;
+----------------+----------------+----------------+-----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001        ;
+----------------+----------------+----------------+-----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                     ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                     ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                     ;
+----------------+----------------+----------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                       ;
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VGA_LCD_Driver:inst|VGA_H_PIXEL[2]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[3]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[4]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[5]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[6]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[7]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[8]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[9]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[1]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[2]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[3]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[4]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[5]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[6]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[7]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_PIXEL[8]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[1]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[0]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[2]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[3]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[4]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[5]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[6]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[7]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[8]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[9]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[10] ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[7]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[9]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[6]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[8]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[5]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[4]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[3]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[2]     ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_H_PIXEL[10]    ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|VGA_V_PIXEL[10]    ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[1]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:inst|LCD_H_SUBPIXEL[0]  ; yes                                                              ; yes                                        ;
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+----------------------------------------------------------+----------------------------------------+
; Register name                                            ; Reason for Removal                     ;
+----------------------------------------------------------+----------------------------------------+
; VGA_LCD_Driver:inst|I2S_LCD_Config:u4|mI2S_DATA[6..9,15] ; Stuck at GND due to stuck port data_in ;
; VGA_LCD_Driver:inst|VGA_H_STATE.WAIT                     ; Lost fanout                            ;
; VGA_LCD_Driver:inst|LCD_H_STATE.WAIT                     ; Lost fanout                            ;
; VGA_LCD_Driver:inst|VGA_V_STATE~4                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|VGA_V_STATE~5                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|VGA_H_STATE~4                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|VGA_H_STATE~5                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|LCD_V_STATE~4                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|LCD_V_STATE~5                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|LCD_H_STATE~4                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|LCD_H_STATE~5                        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|I2S_LCD_Config:u4|mSetup_ST~9        ; Lost fanout                            ;
; VGA_LCD_Driver:inst|I2S_LCD_Config:u4|mSetup_ST~10       ; Lost fanout                            ;
; VGA_LCD_Driver:inst|VGA_V_STATE.WAIT                     ; Stuck at GND due to stuck port data_in ;
; VGA_LCD_Driver:inst|LCD_V_STATE.WAIT                     ; Stuck at GND due to stuck port data_in ;
; VGA_LCD_Driver:inst|VGA_V_STATE.IDLE                     ; Stuck at GND due to stuck port data_in ;
; VGA_LCD_Driver:inst|LCD_V_STATE.IDLE                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 21                   ;                                        ;
+----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 240   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 171   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; VGA_LCD_Driver:inst|VGA_HSYNC                                ; 1       ;
; VGA_LCD_Driver:inst|VGA_VSYNC                                ; 1       ;
; VGA_LCD_Driver:inst|LCD_HSYNC                                ; 1       ;
; VGA_LCD_Driver:inst|LCD_VSYNC                                ; 1       ;
; VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0|mSEN ; 3       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[6]                           ; 6       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[5]                           ; 5       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[10]                          ; 7       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[9]                           ; 6       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[8]                           ; 6       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[7]                           ; 5       ;
; VGA_LCD_Driver:inst|VGA_V_COUNT[5]                           ; 7       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[7]                           ; 4       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[6]                           ; 4       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[4]                           ; 5       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[3]                           ; 3       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[2]                           ; 3       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[1]                           ; 9       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[0]                           ; 10      ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[5]                           ; 4       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[10]                          ; 5       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[9]                           ; 6       ;
; VGA_LCD_Driver:inst|LCD_H_COUNT[8]                           ; 4       ;
; VGA_LCD_Driver:inst|LCD_V_COUNT[0]                           ; 4       ;
; VGA_LCD_Driver:inst|LCD_V_COUNT[2]                           ; 5       ;
; VGA_LCD_Driver:inst|LCD_V_COUNT[4]                           ; 3       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[4]                           ; 4       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[3]                           ; 4       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[2]                           ; 4       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[0]                           ; 4       ;
; VGA_LCD_Driver:inst|VGA_H_COUNT[1]                           ; 3       ;
; Total number of inverted registers = 31                      ;         ;
+--------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|LCD_V_COUNT[10]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0|mST[4] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|LCD_DATA[4]                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|VGA_V_COUNT[6]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|VGA_H_COUNT[9]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|LCD_V_COUNT[4]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LCM_VGA|VGA_LCD_Driver:inst|LCD_H_COUNT[0]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for VGA_LCD_Driver:inst            ;
+-------------------+-------+------+--------------------+
; Assignment        ; Value ; From ; To                 ;
+-------------------+-------+------+--------------------+
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[10] ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[10]    ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[9]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[8]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[7]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[6]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[5]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[10]    ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[9]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[8]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[7]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[6]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[5]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[0]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[10]    ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[9]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[8]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[7]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[6]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[5]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[2]     ;
+-------------------+-------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:inst6|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VIDEO_PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 20000                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst ;
+------------------+-------+---------------------------------------+
; Parameter Name   ; Value ; Type                                  ;
+------------------+-------+---------------------------------------+
; LCD_H_SYNC_CYC   ; 1     ; Untyped                               ;
; LCD_H_SYNC_BACK  ; 239   ; Untyped                               ;
; LCD_H_SYNC_ACT   ; 1280  ; Untyped                               ;
; LCD_H_SYNC_FRONT ; 81    ; Untyped                               ;
; LCD_H_SYNC_TOTAL ; 1600  ; Untyped                               ;
; LCD_V_SYNC_CYC   ; 1     ; Untyped                               ;
; LCD_V_SYNC_BACK  ; 20    ; Untyped                               ;
; LCD_V_SYNC_ACT   ; 240   ; Untyped                               ;
; LCD_V_SYNC_FRONT ; 4     ; Untyped                               ;
; LCD_V_SYNC_TOTAL ; 264   ; Untyped                               ;
; VGA_H_SYNC_CYC   ; 96    ; Untyped                               ;
; VGA_H_SYNC_BACK  ; 140   ; Untyped                               ;
; VGA_H_SYNC_ACT   ; 640   ; Untyped                               ;
; VGA_H_SYNC_FRONT ; 20    ; Untyped                               ;
; VGA_H_SYNC_TOTAL ; 800   ; Untyped                               ;
; VGA_V_SYNC_CYC   ; 1600  ; Untyped                               ;
; VGA_V_SYNC_BACK  ; 31    ; Untyped                               ;
; VGA_V_SYNC_ACT   ; 480   ; Untyped                               ;
; VGA_V_SYNC_FRONT ; 17    ; Untyped                               ;
; VGA_V_SYNC_TOTAL ; 528   ; Untyped                               ;
; WAIT             ; 111   ; Unsigned Binary                       ;
; IDLE             ; 000   ; Unsigned Binary                       ;
; BACK             ; 001   ; Unsigned Binary                       ;
; DISP             ; 010   ; Unsigned Binary                       ;
; FRONT            ; 011   ; Unsigned Binary                       ;
+------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 12                   ; Signed Integer                                        ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                        ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; display.mif          ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_5ca2      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 160                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 160                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_r8o1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|I2S_LCD_Config:u4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LUT_SIZE       ; 9     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0 ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                           ;
; I2S_Freq       ; 1000000  ; Signed Integer                                                           ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; VIDEO_PLL:inst6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 12                                                                   ;
;     -- NUMWORDS_A                         ; 19200                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 12                                                                   ;
;     -- NUMWORDS_B                         ; 19200                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 12                                                                   ;
;     -- NUMWORDS_A                         ; 160                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 12                                                                   ;
;     -- NUMWORDS_B                         ; 160                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_LCD_Driver:inst|line_buffer:LB"                                                                                                                                                   ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; rdaddress ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_LCD_Driver:inst|screen_buffer:SB"                                                                                                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data_b[11..6]" will be connected to GND.                                   ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 01 17:46:27 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCM_VGA -c LCM_VGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file clear.v
    Info (12023): Found entity 1: clear
Info (12021): Found 1 design units, including 1 entities, in source file vga_lcd_driver.v
    Info (12023): Found entity 1: VGA_LCD_Driver
Info (12021): Found 1 design units, including 1 entities, in source file screen_buffer.v
    Info (12023): Found entity 1: screen_buffer
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL
Info (12021): Found 1 design units, including 1 entities, in source file i2s_controller.v
    Info (12023): Found entity 1: I2S_Controller
Info (12021): Found 1 design units, including 1 entities, in source file lcm_vga.bdf
    Info (12023): Found entity 1: LCM_VGA
Warning (12019): Can't analyze file -- file ETCH_A_SKETCH.v is missing
Info (12127): Elaborating entity "LCM_VGA" for the top level hierarchy
Warning (275089): Not all bits in bus "GPIO_0[35..18]" are used
Info (12128): Elaborating entity "VIDEO_PLL" for hierarchy "VIDEO_PLL:inst6"
Info (12128): Elaborating entity "altpll" for hierarchy "VIDEO_PLL:inst6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VIDEO_PLL:inst6|altpll:altpll_component"
Info (12133): Instantiated megafunction "VIDEO_PLL:inst6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VIDEO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "VGA_LCD_Driver" for hierarchy "VGA_LCD_Driver:inst"
Warning (10036): Verilog HDL or VHDL warning at VGA_LCD_Driver.v(84): object "LCD_PIXEL_ADDRESS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object "Red" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object "Green" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object "Blue" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(348): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(362): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(369): truncated value with size 32 to match size of target (15)
Info (10264): Verilog HDL Case Statement information at VGA_LCD_Driver.v(405): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(457): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(460): truncated value with size 32 to match size of target (17)
Info (10264): Verilog HDL Case Statement information at VGA_LCD_Driver.v(540): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at VGA_LCD_Driver.v(555): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(607): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_LCD_Driver.v(610): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "screen_buffer" for hierarchy "VGA_LCD_Driver:inst|screen_buffer:SB"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "display.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ca2.tdf
    Info (12023): Found entity 1: altsyncram_5ca2
Info (12128): Elaborating entity "altsyncram_5ca2" for hierarchy "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode2"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf
    Info (12023): Found entity 1: mux_1kb
Info (12128): Elaborating entity "mux_1kb" for hierarchy "VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|mux_1kb:mux4"
Warning (12125): Using design file line_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: line_buffer
Info (12128): Elaborating entity "line_buffer" for hierarchy "VGA_LCD_Driver:inst|line_buffer:LB"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "160"
    Info (12134): Parameter "numwords_b" = "160"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r8o1.tdf
    Info (12023): Found entity 1: altsyncram_r8o1
Info (12128): Elaborating entity "altsyncram_r8o1" for hierarchy "VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated"
Warning (12125): Using design file i2s_lcd_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2S_LCD_Config
Info (12128): Elaborating entity "I2S_LCD_Config" for hierarchy "VGA_LCD_Driver:inst|I2S_LCD_Config:u4"
Warning (10230): Verilog HDL assignment warning at i2s_lcd_config.v(71): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2S_Controller" for hierarchy "VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2S_Controller.v(90): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "clear" for hierarchy "clear:inst1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "VGA_LCD_Driver:inst|LCD_SDAT" to the node "VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0|mACK" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "GPIO_0[31]" is stuck at VCC
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 597 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 469 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Wed Apr 01 17:46:30 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


