

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s'
================================================================
* Date:           Wed Mar  6 03:04:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      374|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      153|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      153|      428|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |p_Val2_10_fu_210_p2           |         +|   0|  0|  13|           6|           6|
    |p_Val2_12_fu_290_p2           |         +|   0|  0|  13|           6|           6|
    |p_Val2_14_fu_370_p2           |         +|   0|  0|  13|           6|           6|
    |p_Val2_16_fu_450_p2           |         +|   0|  0|  13|           6|           6|
    |p_Val2_8_fu_130_p2            |         +|   0|  0|  13|           6|           6|
    |and_ln374_4_fu_200_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_5_fu_280_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_6_fu_360_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_7_fu_440_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_fu_120_p2           |       and|   0|  0|   2|           1|           1|
    |Range1_all_ones_4_fu_226_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_5_fu_306_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_6_fu_386_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_7_fu_466_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_fu_146_p2     |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_zeros_4_fu_232_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_5_fu_312_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_6_fu_392_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_7_fu_472_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_fu_152_p2    |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln1649_4_fu_525_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_5_fu_572_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_6_fu_619_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_7_fu_666_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_fu_478_p2         |      icmp|   0|  0|  13|          16|           1|
    |r_4_fu_188_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_5_fu_268_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_6_fu_348_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_7_fu_428_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_fu_108_p2                   |      icmp|   0|  0|   8|           3|           1|
    |ap_block_pp0_stage0_11001     |        or|   0|  0|   2|           1|           1|
    |or_ln374_4_fu_194_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_5_fu_274_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_6_fu_354_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_7_fu_434_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_fu_114_p2            |        or|   0|  0|   2|           1|           1|
    |deleted_zeros_4_fu_550_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_5_fu_597_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_6_fu_644_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_7_fu_691_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_fu_503_p3       |    select|   0|  0|   2|           1|           1|
    |select_ln1649_4_fu_564_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_5_fu_611_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_6_fu_658_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_7_fu_705_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_fu_517_p3       |    select|   0|  0|   6|           1|           6|
    |select_ln302_4_fu_557_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_5_fu_604_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_6_fu_651_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_7_fu_698_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_fu_510_p3        |    select|   0|  0|   6|           1|           6|
    |select_ln888_4_fu_544_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_5_fu_591_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_6_fu_638_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_7_fu_685_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_fu_497_p3        |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 374|         217|         138|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    6|         12|
    |ap_return_1  |   9|          2|    6|         12|
    |ap_return_2  |   9|          2|    6|         12|
    |ap_return_3  |   9|          2|    6|         12|
    |ap_return_4  |   9|          2|    6|         12|
    +-------------+----+-----------+-----+-----------+
    |Total        |  54|         12|   31|         62|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Range1_all_ones_4_reg_796   |   1|   0|    1|          0|
    |Range1_all_ones_5_reg_813   |   1|   0|    1|          0|
    |Range1_all_ones_6_reg_830   |   1|   0|    1|          0|
    |Range1_all_ones_7_reg_847   |   1|   0|    1|          0|
    |Range1_all_ones_reg_779     |   1|   0|    1|          0|
    |Range1_all_zeros_4_reg_801  |   1|   0|    1|          0|
    |Range1_all_zeros_5_reg_818  |   1|   0|    1|          0|
    |Range1_all_zeros_6_reg_835  |   1|   0|    1|          0|
    |Range1_all_zeros_7_reg_852  |   1|   0|    1|          0|
    |Range1_all_zeros_reg_784    |   1|   0|    1|          0|
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_return_0_preg            |   6|   0|    6|          0|
    |ap_return_1_preg            |   6|   0|    6|          0|
    |ap_return_2_preg            |   6|   0|    6|          0|
    |ap_return_3_preg            |   6|   0|    6|          0|
    |ap_return_4_preg            |   6|   0|    6|          0|
    |p_Val2_10_reg_790           |   6|   0|    6|          0|
    |p_Val2_12_reg_807           |   6|   0|    6|          0|
    |p_Val2_14_reg_824           |   6|   0|    6|          0|
    |p_Val2_16_reg_841           |   6|   0|    6|          0|
    |p_Val2_8_reg_773            |   6|   0|    6|          0|
    |p_read16_reg_761            |  16|   0|   16|          0|
    |p_read_5_reg_743            |  16|   0|   16|          0|
    |p_read_6_reg_749            |  16|   0|   16|          0|
    |p_read_7_reg_755            |  16|   0|   16|          0|
    |p_read_8_reg_767            |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 153|   0|  153|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_return_0  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_return_1  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_return_2  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_return_3  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|ap_return_4  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>|  return value|
|p_read       |   in|   16|     ap_none|                                                                   p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                  p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                  p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                                  p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                                  p_read4|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read_8' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_8, i32 4, i32 9"   --->   Operation 8 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_8, i32 4"   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_8, i32 3"   --->   Operation 10 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %p_read_8"   --->   Operation 11 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.49ns)   --->   "%r = icmp_ne  i3 %trunc_ln828, i3 0"   --->   Operation 12 'icmp' 'r' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 13 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_30"   --->   Operation 14 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 15 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_8 = add i6 %p_Val2_s, i6 %zext_ln377"   --->   Operation 16 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_8, i32 10, i32 15"   --->   Operation 17 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_s, i6 63"   --->   Operation 18 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_s, i6 0"   --->   Operation 19 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Val2_9 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read16, i32 4, i32 9"   --->   Operation 20 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 4"   --->   Operation 21 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 3"   --->   Operation 22 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln828_4 = trunc i16 %p_read16"   --->   Operation 23 'trunc' 'trunc_ln828_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.49ns)   --->   "%r_4 = icmp_ne  i3 %trunc_ln828_4, i3 0"   --->   Operation 24 'icmp' 'r_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%or_ln374_4 = or i1 %p_Result_20, i1 %r_4"   --->   Operation 25 'or' 'or_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%and_ln374_4 = and i1 %or_ln374_4, i1 %p_Result_32"   --->   Operation 26 'and' 'and_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln377_4 = zext i1 %and_ln374_4"   --->   Operation 27 'zext' 'zext_ln377_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_10 = add i6 %p_Val2_9, i6 %zext_ln377_4"   --->   Operation 28 'add' 'p_Val2_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read16, i32 10, i32 15"   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%Range1_all_ones_4 = icmp_eq  i6 %tmp_4, i6 63"   --->   Operation 30 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.61ns)   --->   "%Range1_all_zeros_4 = icmp_eq  i6 %tmp_4, i6 0"   --->   Operation 31 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_11 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_7, i32 4, i32 9"   --->   Operation 32 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 4"   --->   Operation 33 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 3"   --->   Operation 34 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln828_5 = trunc i16 %p_read_7"   --->   Operation 35 'trunc' 'trunc_ln828_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.49ns)   --->   "%r_5 = icmp_ne  i3 %trunc_ln828_5, i3 0"   --->   Operation 36 'icmp' 'r_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%or_ln374_5 = or i1 %p_Result_23, i1 %r_5"   --->   Operation 37 'or' 'or_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%and_ln374_5 = and i1 %or_ln374_5, i1 %p_Result_34"   --->   Operation 38 'and' 'and_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln377_5 = zext i1 %and_ln374_5"   --->   Operation 39 'zext' 'zext_ln377_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_12 = add i6 %p_Val2_11, i6 %zext_ln377_5"   --->   Operation 40 'add' 'p_Val2_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_7, i32 10, i32 15"   --->   Operation 41 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%Range1_all_ones_5 = icmp_eq  i6 %tmp_5, i6 63"   --->   Operation 42 'icmp' 'Range1_all_ones_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.61ns)   --->   "%Range1_all_zeros_5 = icmp_eq  i6 %tmp_5, i6 0"   --->   Operation 43 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%p_Val2_13 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_6, i32 4, i32 9"   --->   Operation 44 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 4"   --->   Operation 45 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 3"   --->   Operation 46 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln828_6 = trunc i16 %p_read_6"   --->   Operation 47 'trunc' 'trunc_ln828_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.49ns)   --->   "%r_6 = icmp_ne  i3 %trunc_ln828_6, i3 0"   --->   Operation 48 'icmp' 'r_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%or_ln374_6 = or i1 %p_Result_26, i1 %r_6"   --->   Operation 49 'or' 'or_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%and_ln374_6 = and i1 %or_ln374_6, i1 %p_Result_36"   --->   Operation 50 'and' 'and_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%zext_ln377_6 = zext i1 %and_ln374_6"   --->   Operation 51 'zext' 'zext_ln377_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_14 = add i6 %p_Val2_13, i6 %zext_ln377_6"   --->   Operation 52 'add' 'p_Val2_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_6, i32 10, i32 15"   --->   Operation 53 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%Range1_all_ones_6 = icmp_eq  i6 %tmp_6, i6 63"   --->   Operation 54 'icmp' 'Range1_all_ones_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.61ns)   --->   "%Range1_all_zeros_6 = icmp_eq  i6 %tmp_6, i6 0"   --->   Operation 55 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Val2_15 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_5, i32 4, i32 9"   --->   Operation 56 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 4"   --->   Operation 57 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 3"   --->   Operation 58 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln828_7 = trunc i16 %p_read_5"   --->   Operation 59 'trunc' 'trunc_ln828_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.49ns)   --->   "%r_7 = icmp_ne  i3 %trunc_ln828_7, i3 0"   --->   Operation 60 'icmp' 'r_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln374_7 = or i1 %p_Result_29, i1 %r_7"   --->   Operation 61 'or' 'or_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%and_ln374_7 = and i1 %or_ln374_7, i1 %p_Result_38"   --->   Operation 62 'and' 'and_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%zext_ln377_7 = zext i1 %and_ln374_7"   --->   Operation 63 'zext' 'zext_ln377_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_16 = add i6 %p_Val2_15, i6 %zext_ln377_7"   --->   Operation 64 'add' 'p_Val2_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_5, i32 10, i32 15"   --->   Operation 65 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.61ns)   --->   "%Range1_all_ones_7 = icmp_eq  i6 %tmp_7, i6 63"   --->   Operation 66 'icmp' 'Range1_all_ones_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.61ns)   --->   "%Range1_all_zeros_7 = icmp_eq  i6 %tmp_7, i6 0"   --->   Operation 67 'icmp' 'Range1_all_zeros_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:40]   --->   Operation 68 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read_8, i16 0"   --->   Operation 69 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_8, i32 9"   --->   Operation 70 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_8, i32 5"   --->   Operation 71 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln888 = select i1 %tmp, i1 %Range1_all_zeros, i1 %Range1_all_ones"   --->   Operation 72 'select' 'select_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%deleted_zeros = select i1 %p_Result_31, i1 %select_ln888, i1 %Range1_all_zeros"   --->   Operation 73 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %deleted_zeros, i6 %p_Val2_8, i6 63"   --->   Operation 74 'select' 'select_ln302' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i6 %select_ln302, i6 0"   --->   Operation 75 'select' 'select_ln1649' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.67ns)   --->   "%icmp_ln1649_4 = icmp_sgt  i16 %p_read16, i16 0"   --->   Operation 76 'icmp' 'icmp_ln1649_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 9"   --->   Operation 77 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_10, i32 5"   --->   Operation 78 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%select_ln888_4 = select i1 %tmp_20, i1 %Range1_all_zeros_4, i1 %Range1_all_ones_4"   --->   Operation 79 'select' 'select_ln888_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%deleted_zeros_4 = select i1 %p_Result_33, i1 %select_ln888_4, i1 %Range1_all_zeros_4"   --->   Operation 80 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_4 = select i1 %deleted_zeros_4, i6 %p_Val2_10, i6 63"   --->   Operation 81 'select' 'select_ln302_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_4 = select i1 %icmp_ln1649_4, i6 %select_ln302_4, i6 0"   --->   Operation 82 'select' 'select_ln1649_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%icmp_ln1649_5 = icmp_sgt  i16 %p_read_7, i16 0"   --->   Operation 83 'icmp' 'icmp_ln1649_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 9"   --->   Operation 84 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_12, i32 5"   --->   Operation 85 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%select_ln888_5 = select i1 %tmp_24, i1 %Range1_all_zeros_5, i1 %Range1_all_ones_5"   --->   Operation 86 'select' 'select_ln888_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%deleted_zeros_5 = select i1 %p_Result_35, i1 %select_ln888_5, i1 %Range1_all_zeros_5"   --->   Operation 87 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_5 = select i1 %deleted_zeros_5, i6 %p_Val2_12, i6 63"   --->   Operation 88 'select' 'select_ln302_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_5 = select i1 %icmp_ln1649_5, i6 %select_ln302_5, i6 0"   --->   Operation 89 'select' 'select_ln1649_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%icmp_ln1649_6 = icmp_sgt  i16 %p_read_6, i16 0"   --->   Operation 90 'icmp' 'icmp_ln1649_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 9"   --->   Operation 91 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_14, i32 5"   --->   Operation 92 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%select_ln888_6 = select i1 %tmp_28, i1 %Range1_all_zeros_6, i1 %Range1_all_ones_6"   --->   Operation 93 'select' 'select_ln888_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%deleted_zeros_6 = select i1 %p_Result_37, i1 %select_ln888_6, i1 %Range1_all_zeros_6"   --->   Operation 94 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_6 = select i1 %deleted_zeros_6, i6 %p_Val2_14, i6 63"   --->   Operation 95 'select' 'select_ln302_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_6 = select i1 %icmp_ln1649_6, i6 %select_ln302_6, i6 0"   --->   Operation 96 'select' 'select_ln1649_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.67ns)   --->   "%icmp_ln1649_7 = icmp_sgt  i16 %p_read_5, i16 0"   --->   Operation 97 'icmp' 'icmp_ln1649_7' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 9"   --->   Operation 98 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_16, i32 5"   --->   Operation 99 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%select_ln888_7 = select i1 %tmp_32, i1 %Range1_all_zeros_7, i1 %Range1_all_ones_7"   --->   Operation 100 'select' 'select_ln888_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%deleted_zeros_7 = select i1 %p_Result_39, i1 %select_ln888_7, i1 %Range1_all_zeros_7"   --->   Operation 101 'select' 'deleted_zeros_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_7 = select i1 %deleted_zeros_7, i6 %p_Val2_16, i6 63"   --->   Operation 102 'select' 'select_ln302_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_7 = select i1 %icmp_ln1649_7, i6 %select_ln302_7, i6 0"   --->   Operation 103 'select' 'select_ln1649_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv = insertvalue i30 <undef>, i6 %select_ln1649" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i30 %mrv, i6 %select_ln1649_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i30 %mrv_1, i6 %select_ln1649_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 106 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i30 %mrv_2, i6 %select_ln1649_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 107 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i30 %mrv_3, i6 %select_ln1649_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 108 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i30 %mrv_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 109 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_5           (read        ) [ 011]
p_read_6           (read        ) [ 011]
p_read_7           (read        ) [ 011]
p_read16           (read        ) [ 011]
p_read_8           (read        ) [ 011]
p_Val2_s           (partselect  ) [ 000]
p_Result_s         (bitselect   ) [ 000]
p_Result_30        (bitselect   ) [ 000]
trunc_ln828        (trunc       ) [ 000]
r                  (icmp        ) [ 000]
or_ln374           (or          ) [ 000]
and_ln374          (and         ) [ 000]
zext_ln377         (zext        ) [ 000]
p_Val2_8           (add         ) [ 011]
tmp_s              (partselect  ) [ 000]
Range1_all_ones    (icmp        ) [ 011]
Range1_all_zeros   (icmp        ) [ 011]
p_Val2_9           (partselect  ) [ 000]
p_Result_20        (bitselect   ) [ 000]
p_Result_32        (bitselect   ) [ 000]
trunc_ln828_4      (trunc       ) [ 000]
r_4                (icmp        ) [ 000]
or_ln374_4         (or          ) [ 000]
and_ln374_4        (and         ) [ 000]
zext_ln377_4       (zext        ) [ 000]
p_Val2_10          (add         ) [ 011]
tmp_4              (partselect  ) [ 000]
Range1_all_ones_4  (icmp        ) [ 011]
Range1_all_zeros_4 (icmp        ) [ 011]
p_Val2_11          (partselect  ) [ 000]
p_Result_23        (bitselect   ) [ 000]
p_Result_34        (bitselect   ) [ 000]
trunc_ln828_5      (trunc       ) [ 000]
r_5                (icmp        ) [ 000]
or_ln374_5         (or          ) [ 000]
and_ln374_5        (and         ) [ 000]
zext_ln377_5       (zext        ) [ 000]
p_Val2_12          (add         ) [ 011]
tmp_5              (partselect  ) [ 000]
Range1_all_ones_5  (icmp        ) [ 011]
Range1_all_zeros_5 (icmp        ) [ 011]
p_Val2_13          (partselect  ) [ 000]
p_Result_26        (bitselect   ) [ 000]
p_Result_36        (bitselect   ) [ 000]
trunc_ln828_6      (trunc       ) [ 000]
r_6                (icmp        ) [ 000]
or_ln374_6         (or          ) [ 000]
and_ln374_6        (and         ) [ 000]
zext_ln377_6       (zext        ) [ 000]
p_Val2_14          (add         ) [ 011]
tmp_6              (partselect  ) [ 000]
Range1_all_ones_6  (icmp        ) [ 011]
Range1_all_zeros_6 (icmp        ) [ 011]
p_Val2_15          (partselect  ) [ 000]
p_Result_29        (bitselect   ) [ 000]
p_Result_38        (bitselect   ) [ 000]
trunc_ln828_7      (trunc       ) [ 000]
r_7                (icmp        ) [ 000]
or_ln374_7         (or          ) [ 000]
and_ln374_7        (and         ) [ 000]
zext_ln377_7       (zext        ) [ 000]
p_Val2_16          (add         ) [ 011]
tmp_7              (partselect  ) [ 000]
Range1_all_ones_7  (icmp        ) [ 011]
Range1_all_zeros_7 (icmp        ) [ 011]
specpipeline_ln40  (specpipeline) [ 000]
icmp_ln1649        (icmp        ) [ 000]
p_Result_31        (bitselect   ) [ 000]
tmp                (bitselect   ) [ 000]
select_ln888       (select      ) [ 000]
deleted_zeros      (select      ) [ 000]
select_ln302       (select      ) [ 000]
select_ln1649      (select      ) [ 000]
icmp_ln1649_4      (icmp        ) [ 000]
p_Result_33        (bitselect   ) [ 000]
tmp_20             (bitselect   ) [ 000]
select_ln888_4     (select      ) [ 000]
deleted_zeros_4    (select      ) [ 000]
select_ln302_4     (select      ) [ 000]
select_ln1649_4    (select      ) [ 000]
icmp_ln1649_5      (icmp        ) [ 000]
p_Result_35        (bitselect   ) [ 000]
tmp_24             (bitselect   ) [ 000]
select_ln888_5     (select      ) [ 000]
deleted_zeros_5    (select      ) [ 000]
select_ln302_5     (select      ) [ 000]
select_ln1649_5    (select      ) [ 000]
icmp_ln1649_6      (icmp        ) [ 000]
p_Result_37        (bitselect   ) [ 000]
tmp_28             (bitselect   ) [ 000]
select_ln888_6     (select      ) [ 000]
deleted_zeros_6    (select      ) [ 000]
select_ln302_6     (select      ) [ 000]
select_ln1649_6    (select      ) [ 000]
icmp_ln1649_7      (icmp        ) [ 000]
p_Result_39        (bitselect   ) [ 000]
tmp_32             (bitselect   ) [ 000]
select_ln888_7     (select      ) [ 000]
deleted_zeros_7    (select      ) [ 000]
select_ln302_7     (select      ) [ 000]
select_ln1649_7    (select      ) [ 000]
mrv                (insertvalue ) [ 000]
mrv_1              (insertvalue ) [ 000]
mrv_2              (insertvalue ) [ 000]
mrv_3              (insertvalue ) [ 000]
mrv_4              (insertvalue ) [ 000]
ret_ln50           (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_5_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_6_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_7_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read16_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_8_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="5" slack="0"/>
<pin id="83" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_Result_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_Result_30_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln828_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="or_ln374_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="and_ln374_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln377_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="0" index="3" bw="5" slack="0"/>
<pin id="141" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Range1_all_ones_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Range1_all_zeros_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Val2_9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="5" slack="0"/>
<pin id="163" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Result_20_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_32_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln828_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="r_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln374_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln374_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln377_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_10_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Range1_all_ones_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="6" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Range1_all_zeros_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_4/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Val2_11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="5" slack="0"/>
<pin id="243" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_23_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Result_34_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_34/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln828_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_5/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln374_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_5/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln374_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_5/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln377_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_5/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Val2_12_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Range1_all_ones_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_5/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Range1_all_zeros_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_5/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_13_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_26_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_36_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_36/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln828_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_6/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="r_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_6/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln374_6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_6/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln374_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_6/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln377_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Val2_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="0" index="3" bw="5" slack="0"/>
<pin id="381" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="Range1_all_ones_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_6/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="Range1_all_zeros_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_6/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Val2_15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_15/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_29_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_38_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_38/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln828_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_7/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="r_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_7/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln374_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_7/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln374_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_7/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln377_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_7/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_Val2_16_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="0" index="3" bw="5" slack="0"/>
<pin id="461" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="Range1_all_ones_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_7/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="Range1_all_zeros_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_7/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln1649_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_31_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="1"/>
<pin id="486" dir="0" index="2" bw="5" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="6" slack="1"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln888_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="1"/>
<pin id="500" dir="0" index="2" bw="1" slack="1"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="deleted_zeros_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="1"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln302_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="1"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln1649_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln1649_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_4/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_33_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="1"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_20_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="6" slack="1"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln888_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="1"/>
<pin id="547" dir="0" index="2" bw="1" slack="1"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_4/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="deleted_zeros_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="1"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_4/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln302_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="1"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_4/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln1649_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="6" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_4/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln1649_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="1"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_5/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_Result_35_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="16" slack="1"/>
<pin id="580" dir="0" index="2" bw="5" slack="0"/>
<pin id="581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_24_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="1"/>
<pin id="587" dir="0" index="2" bw="4" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln888_5_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="1"/>
<pin id="594" dir="0" index="2" bw="1" slack="1"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_5/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="deleted_zeros_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="1"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_5/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln302_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="6" slack="1"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_5/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln1649_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_5/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln1649_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_6/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Result_37_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="1"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_28_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="6" slack="1"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln888_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="1"/>
<pin id="641" dir="0" index="2" bw="1" slack="1"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_6/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="deleted_zeros_6_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="1"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_6/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln302_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="6" slack="1"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_6/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln1649_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="6" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_6/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln1649_7_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="0" index="1" bw="16" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_7/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_Result_39_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="1"/>
<pin id="674" dir="0" index="2" bw="5" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_32_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="6" slack="1"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln888_7_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="1"/>
<pin id="688" dir="0" index="2" bw="1" slack="1"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_7/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="deleted_zeros_7_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="1"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_7/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="select_ln302_7_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="6" slack="1"/>
<pin id="701" dir="0" index="2" bw="6" slack="0"/>
<pin id="702" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_7/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln1649_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="6" slack="0"/>
<pin id="708" dir="0" index="2" bw="6" slack="0"/>
<pin id="709" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_7/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="mrv_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="30" slack="0"/>
<pin id="715" dir="0" index="1" bw="6" slack="0"/>
<pin id="716" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="mrv_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="30" slack="0"/>
<pin id="721" dir="0" index="1" bw="6" slack="0"/>
<pin id="722" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mrv_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="30" slack="0"/>
<pin id="727" dir="0" index="1" bw="6" slack="0"/>
<pin id="728" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="mrv_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="30" slack="0"/>
<pin id="733" dir="0" index="1" bw="6" slack="0"/>
<pin id="734" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="mrv_4_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="30" slack="0"/>
<pin id="739" dir="0" index="1" bw="6" slack="0"/>
<pin id="740" dir="1" index="2" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="p_read_5_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="749" class="1005" name="p_read_6_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="755" class="1005" name="p_read_7_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="761" class="1005" name="p_read16_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="767" class="1005" name="p_read_8_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="1"/>
<pin id="769" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_Val2_8_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="1"/>
<pin id="775" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="779" class="1005" name="Range1_all_ones_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="784" class="1005" name="Range1_all_zeros_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="790" class="1005" name="p_Val2_10_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="1"/>
<pin id="792" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="796" class="1005" name="Range1_all_ones_4_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_4 "/>
</bind>
</comp>

<comp id="801" class="1005" name="Range1_all_zeros_4_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_4 "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_Val2_12_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="1"/>
<pin id="809" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="813" class="1005" name="Range1_all_ones_5_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="Range1_all_zeros_5_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_5 "/>
</bind>
</comp>

<comp id="824" class="1005" name="p_Val2_14_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="1"/>
<pin id="826" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="830" class="1005" name="Range1_all_ones_6_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_6 "/>
</bind>
</comp>

<comp id="835" class="1005" name="Range1_all_zeros_6_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_6 "/>
</bind>
</comp>

<comp id="841" class="1005" name="p_Val2_16_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="1"/>
<pin id="843" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="847" class="1005" name="Range1_all_ones_7_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_7 "/>
</bind>
</comp>

<comp id="852" class="1005" name="Range1_all_zeros_7_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="72" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="72" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="72" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="88" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="96" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="78" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="72" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="136" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="66" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="66" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="66" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="66" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="168" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="176" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="158" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="66" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="216" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="60" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="60" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="60" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="60" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="248" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="256" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="238" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="60" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="296" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="54" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="54" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="54" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="54" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="328" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="336" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="318" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="12" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="54" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="24" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="390"><net_src comp="376" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="376" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="12" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="48" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="16" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="48" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="14" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="18" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="48" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="48" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="408" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="416" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="398" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="12" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="48" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="24" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="470"><net_src comp="456" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="456" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="18" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="16" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="483" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="28" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="478" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="510" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="30" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="18" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="530" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="28" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="525" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="557" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="40" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="18" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="16" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="42" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="44" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="577" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="597" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="28" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="572" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="604" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="30" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="18" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="16" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="42" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="44" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="631" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="624" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="619" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="651" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="30" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="40" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="18" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="16" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="42" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="44" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="678" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="696"><net_src comp="671" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="691" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="28" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="666" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="698" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="30" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="46" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="517" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="564" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="611" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="658" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="705" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="48" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="752"><net_src comp="54" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="758"><net_src comp="60" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="764"><net_src comp="66" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="770"><net_src comp="72" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="776"><net_src comp="130" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="782"><net_src comp="146" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="787"><net_src comp="152" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="793"><net_src comp="210" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="799"><net_src comp="226" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="804"><net_src comp="232" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="810"><net_src comp="290" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="816"><net_src comp="306" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="821"><net_src comp="312" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="827"><net_src comp="370" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="833"><net_src comp="386" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="838"><net_src comp="392" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="844"><net_src comp="450" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="850"><net_src comp="466" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="855"><net_src comp="472" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="691" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10> : p_read | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10> : p_read1 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10> : p_read2 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10> : p_read3 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10> : p_read4 | {1 }
  - Chain level:
	State 1
		r : 1
		or_ln374 : 2
		and_ln374 : 2
		zext_ln377 : 2
		p_Val2_8 : 3
		Range1_all_ones : 1
		Range1_all_zeros : 1
		r_4 : 1
		or_ln374_4 : 2
		and_ln374_4 : 2
		zext_ln377_4 : 2
		p_Val2_10 : 3
		Range1_all_ones_4 : 1
		Range1_all_zeros_4 : 1
		r_5 : 1
		or_ln374_5 : 2
		and_ln374_5 : 2
		zext_ln377_5 : 2
		p_Val2_12 : 3
		Range1_all_ones_5 : 1
		Range1_all_zeros_5 : 1
		r_6 : 1
		or_ln374_6 : 2
		and_ln374_6 : 2
		zext_ln377_6 : 2
		p_Val2_14 : 3
		Range1_all_ones_6 : 1
		Range1_all_zeros_6 : 1
		r_7 : 1
		or_ln374_7 : 2
		and_ln374_7 : 2
		zext_ln377_7 : 2
		p_Val2_16 : 3
		Range1_all_ones_7 : 1
		Range1_all_zeros_7 : 1
	State 2
		select_ln888 : 1
		deleted_zeros : 2
		select_ln302 : 3
		select_ln1649 : 4
		select_ln888_4 : 1
		deleted_zeros_4 : 2
		select_ln302_4 : 3
		select_ln1649_4 : 4
		select_ln888_5 : 1
		deleted_zeros_5 : 2
		select_ln302_5 : 3
		select_ln1649_5 : 4
		select_ln888_6 : 1
		deleted_zeros_6 : 2
		select_ln302_6 : 3
		select_ln1649_6 : 4
		select_ln888_7 : 1
		deleted_zeros_7 : 2
		select_ln302_7 : 3
		select_ln1649_7 : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		mrv_4 : 9
		ret_ln50 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |          r_fu_108         |    0    |    8    |
|          |   Range1_all_ones_fu_146  |    0    |    10   |
|          |  Range1_all_zeros_fu_152  |    0    |    10   |
|          |         r_4_fu_188        |    0    |    8    |
|          |  Range1_all_ones_4_fu_226 |    0    |    10   |
|          | Range1_all_zeros_4_fu_232 |    0    |    10   |
|          |         r_5_fu_268        |    0    |    8    |
|          |  Range1_all_ones_5_fu_306 |    0    |    10   |
|          | Range1_all_zeros_5_fu_312 |    0    |    10   |
|   icmp   |         r_6_fu_348        |    0    |    8    |
|          |  Range1_all_ones_6_fu_386 |    0    |    10   |
|          | Range1_all_zeros_6_fu_392 |    0    |    10   |
|          |         r_7_fu_428        |    0    |    8    |
|          |  Range1_all_ones_7_fu_466 |    0    |    10   |
|          | Range1_all_zeros_7_fu_472 |    0    |    10   |
|          |     icmp_ln1649_fu_478    |    0    |    13   |
|          |    icmp_ln1649_4_fu_525   |    0    |    13   |
|          |    icmp_ln1649_5_fu_572   |    0    |    13   |
|          |    icmp_ln1649_6_fu_619   |    0    |    13   |
|          |    icmp_ln1649_7_fu_666   |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |    select_ln888_fu_497    |    0    |    2    |
|          |    deleted_zeros_fu_503   |    0    |    2    |
|          |    select_ln302_fu_510    |    0    |    6    |
|          |    select_ln1649_fu_517   |    0    |    6    |
|          |   select_ln888_4_fu_544   |    0    |    2    |
|          |   deleted_zeros_4_fu_550  |    0    |    2    |
|          |   select_ln302_4_fu_557   |    0    |    6    |
|          |   select_ln1649_4_fu_564  |    0    |    6    |
|          |   select_ln888_5_fu_591   |    0    |    2    |
|  select  |   deleted_zeros_5_fu_597  |    0    |    2    |
|          |   select_ln302_5_fu_604   |    0    |    6    |
|          |   select_ln1649_5_fu_611  |    0    |    6    |
|          |   select_ln888_6_fu_638   |    0    |    2    |
|          |   deleted_zeros_6_fu_644  |    0    |    2    |
|          |   select_ln302_6_fu_651   |    0    |    6    |
|          |   select_ln1649_6_fu_658  |    0    |    6    |
|          |   select_ln888_7_fu_685   |    0    |    2    |
|          |   deleted_zeros_7_fu_691  |    0    |    2    |
|          |   select_ln302_7_fu_698   |    0    |    6    |
|          |   select_ln1649_7_fu_705  |    0    |    6    |
|----------|---------------------------|---------|---------|
|          |      p_Val2_8_fu_130      |    0    |    13   |
|          |      p_Val2_10_fu_210     |    0    |    13   |
|    add   |      p_Val2_12_fu_290     |    0    |    13   |
|          |      p_Val2_14_fu_370     |    0    |    13   |
|          |      p_Val2_16_fu_450     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      or_ln374_fu_114      |    0    |    2    |
|          |     or_ln374_4_fu_194     |    0    |    2    |
|    or    |     or_ln374_5_fu_274     |    0    |    2    |
|          |     or_ln374_6_fu_354     |    0    |    2    |
|          |     or_ln374_7_fu_434     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      and_ln374_fu_120     |    0    |    2    |
|          |     and_ln374_4_fu_200    |    0    |    2    |
|    and   |     and_ln374_5_fu_280    |    0    |    2    |
|          |     and_ln374_6_fu_360    |    0    |    2    |
|          |     and_ln374_7_fu_440    |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |    p_read_5_read_fu_48    |    0    |    0    |
|          |    p_read_6_read_fu_54    |    0    |    0    |
|   read   |    p_read_7_read_fu_60    |    0    |    0    |
|          |    p_read16_read_fu_66    |    0    |    0    |
|          |    p_read_8_read_fu_72    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       p_Val2_s_fu_78      |    0    |    0    |
|          |        tmp_s_fu_136       |    0    |    0    |
|          |      p_Val2_9_fu_158      |    0    |    0    |
|          |        tmp_4_fu_216       |    0    |    0    |
|partselect|      p_Val2_11_fu_238     |    0    |    0    |
|          |        tmp_5_fu_296       |    0    |    0    |
|          |      p_Val2_13_fu_318     |    0    |    0    |
|          |        tmp_6_fu_376       |    0    |    0    |
|          |      p_Val2_15_fu_398     |    0    |    0    |
|          |        tmp_7_fu_456       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      p_Result_s_fu_88     |    0    |    0    |
|          |     p_Result_30_fu_96     |    0    |    0    |
|          |     p_Result_20_fu_168    |    0    |    0    |
|          |     p_Result_32_fu_176    |    0    |    0    |
|          |     p_Result_23_fu_248    |    0    |    0    |
|          |     p_Result_34_fu_256    |    0    |    0    |
|          |     p_Result_26_fu_328    |    0    |    0    |
|          |     p_Result_36_fu_336    |    0    |    0    |
|          |     p_Result_29_fu_408    |    0    |    0    |
| bitselect|     p_Result_38_fu_416    |    0    |    0    |
|          |     p_Result_31_fu_483    |    0    |    0    |
|          |         tmp_fu_490        |    0    |    0    |
|          |     p_Result_33_fu_530    |    0    |    0    |
|          |       tmp_20_fu_537       |    0    |    0    |
|          |     p_Result_35_fu_577    |    0    |    0    |
|          |       tmp_24_fu_584       |    0    |    0    |
|          |     p_Result_37_fu_624    |    0    |    0    |
|          |       tmp_28_fu_631       |    0    |    0    |
|          |     p_Result_39_fu_671    |    0    |    0    |
|          |       tmp_32_fu_678       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln828_fu_104    |    0    |    0    |
|          |    trunc_ln828_4_fu_184   |    0    |    0    |
|   trunc  |    trunc_ln828_5_fu_264   |    0    |    0    |
|          |    trunc_ln828_6_fu_344   |    0    |    0    |
|          |    trunc_ln828_7_fu_424   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln377_fu_126     |    0    |    0    |
|          |    zext_ln377_4_fu_206    |    0    |    0    |
|   zext   |    zext_ln377_5_fu_286    |    0    |    0    |
|          |    zext_ln377_6_fu_366    |    0    |    0    |
|          |    zext_ln377_7_fu_446    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_713        |    0    |    0    |
|          |        mrv_1_fu_719       |    0    |    0    |
|insertvalue|        mrv_2_fu_725       |    0    |    0    |
|          |        mrv_3_fu_731       |    0    |    0    |
|          |        mrv_4_fu_737       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   370   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| Range1_all_ones_4_reg_796|    1   |
| Range1_all_ones_5_reg_813|    1   |
| Range1_all_ones_6_reg_830|    1   |
| Range1_all_ones_7_reg_847|    1   |
|  Range1_all_ones_reg_779 |    1   |
|Range1_all_zeros_4_reg_801|    1   |
|Range1_all_zeros_5_reg_818|    1   |
|Range1_all_zeros_6_reg_835|    1   |
|Range1_all_zeros_7_reg_852|    1   |
| Range1_all_zeros_reg_784 |    1   |
|     p_Val2_10_reg_790    |    6   |
|     p_Val2_12_reg_807    |    6   |
|     p_Val2_14_reg_824    |    6   |
|     p_Val2_16_reg_841    |    6   |
|     p_Val2_8_reg_773     |    6   |
|     p_read16_reg_761     |   16   |
|     p_read_5_reg_743     |   16   |
|     p_read_6_reg_749     |   16   |
|     p_read_7_reg_755     |   16   |
|     p_read_8_reg_767     |   16   |
+--------------------------+--------+
|           Total          |   120  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   370  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   120  |    -   |
+-----------+--------+--------+
|   Total   |   120  |   370  |
+-----------+--------+--------+
