

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14'
================================================================
* Date:           Thu Dec 29 16:06:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_558_14  |      128|      128|         1|          1|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4455|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       10|     4491|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln558_fu_91_p2     |         +|   0|  0|    15|           8|           1|
    |add_ln563_fu_179_p2    |         +|   0|  0|    39|          32|           1|
    |sub_ln562_1_fu_157_p2  |         -|   0|  0|    15|           3|           8|
    |sub_ln562_fu_143_p2    |         -|   0|  0|    12|           3|           4|
    |icmp_ln558_fu_85_p2    |      icmp|   0|  0|    11|           8|           9|
    |lshr_ln560_fu_113_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln561_fu_133_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln561_fu_123_p2     |        or|   0|  0|    13|          13|           6|
    |sk_d0                  |        or|   0|  0|     8|           8|           8|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  4455|       16459|       16421|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_29  |   9|          2|    8|         16|
    |i_fu_54                |   9|          2|    8|         16|
    |ptr_o                  |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   49|         98|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_54      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+------+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+------------------+-----+------+------------+---------------------------------------+--------------+
|ap_clk            |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_558_14|  return value|
|ap_rst            |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_558_14|  return value|
|ap_start          |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_558_14|  return value|
|ap_done           |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_558_14|  return value|
|ap_idle           |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_558_14|  return value|
|ap_ready          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_558_14|  return value|
|this_5_13_reload  |   in|  8192|     ap_none|                       this_5_13_reload|        scalar|
|sk_address0       |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce0            |  out|     1|   ap_memory|                                     sk|         array|
|sk_we0            |  out|     1|   ap_memory|                                     sk|         array|
|sk_d0             |  out|     8|   ap_memory|                                     sk|         array|
|ptr_i             |   in|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o             |  out|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o_ap_vld      |  out|     1|     ap_ovld|                                    ptr|       pointer|
+------------------+-----+------+------------+---------------------------------------+--------------+

