-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.0 (Build Build 132 02/25/2009)
-- Created on Fri Jun 13 14:57:03 2014

COMPONENT CU
	GENERIC ( FETCH : INTEGER := 0; ADD : INTEGER := 1; SUB : INTEGER := 2; MUL : INTEGER := 3;
		 DIV : INTEGER := 4; MOD_M : INTEGER := 5; MAX : INTEGER := 6; MIN : INTEGER := 7;
		 NOT_M : INTEGER := 8; NAND_M : INTEGER := 9; NOR_M : INTEGER := 10; XNOR_M : INTEGER := 11;
		 SHL : INTEGER := 12; SHRA : INTEGER := 13; ROL_M : INTEGER := 14; ROR_M : INTEGER := 15;
		 LDI : INTEGER := 16; ADDI : INTEGER := 17; SUBI : INTEGER := 18; MULI : INTEGER := 19;
		 DIVI : INTEGER := 20; NANDI : INTEGER := 21; NORI : INTEGER := 22; XNORI : INTEGER := 23;
		 MOV : INTEGER := 24; SWP_0 : INTEGER := 25; SWP_1 : INTEGER := 26; SWP_2 : INTEGER := 27;
		 LD : INTEGER := 28; STR : INTEGER := 29; JMP : INTEGER := 30; BEQ : INTEGER := 31;
		 BLT : INTEGER := 32; HLT : INTEGER := 33; SHRL : INTEGER := 34; START : INTEGER := 35 );
		
	PORT
	(
		reset		:	 IN STD_LOGIC;
		clock		:	 IN STD_LOGIC;
		COUNT_ENABLE		:	 OUT STD_LOGIC;
		SEL_LOAD_PC_1		:	 OUT STD_LOGIC;
		SEL_LOAD_PC_0		:	 OUT STD_LOGIC;
		IR_ENABLE		:	 OUT STD_LOGIC;
		SEL_AW_RF		:	 OUT STD_LOGIC;
		SEL_DW_RF_1		:	 OUT STD_LOGIC;
		SEL_DW_RF_0		:	 OUT STD_LOGIC;
		WE_RF		:	 OUT STD_LOGIC;
		SEL_IMM		:	 OUT STD_LOGIC;
		SEL_INP1		:	 OUT STD_LOGIC;
		SEL_INP2		:	 OUT STD_LOGIC;
		SEL_ALU_3		:	 OUT STD_LOGIC;
		SEL_ALU_2		:	 OUT STD_LOGIC;
		SEL_ALU_1		:	 OUT STD_LOGIC;
		SEL_ALU_0		:	 OUT STD_LOGIC;
		WE_RAM		:	 OUT STD_LOGIC;
		SEL_AR_RAM		:	 OUT STD_LOGIC;
		SEL_AR2_RF		:	 OUT STD_LOGIC
	);
END COMPONENT;