/*

Xilinx Vivado v2020.1 (64-bit) [Major: 2020, Minor: 1]
SW Build: 2902540 on Wed May 27 19:54:49 MDT 2020
IP Build: 2902112 on Wed May 27 22:43:36 MDT 2020

Process ID (PID): 18600
License: Customer

Current time: 	Mon Mar 01 21:52:36 CET 2021
Time zone: 	Central European Standard Time (Europe/Paris)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Screen resolution (DPI): 125
Available screens: 2
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=15

Java version: 	9.0.4 64-bit
Java home: 	C:/Xilinx/Vivado/2020.1/tps/win64/jre9.0.4
Java executable location: 	C:/Xilinx/Vivado/2020.1/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	brech
User home directory: C:/Users/brech
User working directory: C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone
User country: 	BE
User language: 	nl
User locale: 	nl_BE

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2020.1
RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data
RDI_BINDIR: C:/Xilinx/Vivado/2020.1/bin

Vivado preferences file location: C:/Users/brech/AppData/Roaming/Xilinx/Vivado/2020.1/vivado.xml
Vivado preferences directory: C:/Users/brech/AppData/Roaming/Xilinx/Vivado/2020.1/
Vivado layouts directory: C:/Users/brech/AppData/Roaming/Xilinx/Vivado/2020.1/data/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2020.1/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/vivado.log
Vivado journal file location: 	C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/vivado.jou
Engine tmp dir: 	C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/.Xil/Vivado-18600-LAPTOP-HDUT8SCT

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2020.1/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2020.1/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2020.1
XILINX_SDK: C:/Xilinx/Vitis/2020.1
XILINX_VITIS: C:/Xilinx/Vitis/2020.1
XILINX_VIVADO: C:/Xilinx/Vivado/2020.1
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2020.1


GUI allocated memory:	185 MB
GUI max memory:		3,072 MB
Engine allocated memory: 707 MB

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 97 MB (+99034kb) [00:00:13]
// [Engine Memory]: 707 MB (+589695kb) [00:00:13]
// bz (cs):  Open Project : addNotify
// Opening Vivado Project: C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\drone\drone.xpr. Version: Vivado v2020.1 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.xpr 
// HMemoryUtils.trashcanNow. Engine heap size: 707 MB. GUI used memory: 54 MB. Current time: 3/1/21, 9:52:37 PM CET
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 747 MB (+5247kb) [00:00:28]
// [GUI Memory]: 108 MB (+6416kb) [00:00:29]
// [Engine Memory]: 791 MB (+6600kb) [00:00:31]
// WARNING: HEventQueue.dispatchEvent() is taking  6969 ms.
// Tcl Message: open_project C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/Users/brech/Desktop/EAGLE2_v2/drone' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/brech/Desktop/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/brech/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store' instead. INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'; using path 'C:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new' instead. 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 802 MB. GUI used memory: 63 MB. Current time: 3/1/21, 9:52:54 PM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1766 ms.
// [Engine Memory]: 857 MB (+27685kb) [00:00:36]
// Tcl Message: open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.434 ; gain = 0.000 
// Project name: drone; location: C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone; part: xc7z010clg400-1
dismissDialog("Open Project"); // bz (cs)
// [GUI Memory]: 128 MB (+15587kb) [00:00:39]
// [Engine Memory]: 932 MB (+33397kb) [00:00:39]
// WARNING: HEventQueue.dispatchEvent() is taking  1137 ms.
// [Engine Memory]: 1,066 MB (+91821kb) [00:00:43]
// [Engine Memory]: 1,139 MB (+21274kb) [00:01:10]
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton("OptionPane.button", "Cancel"); // JButton (v, B)
// Elapsed time: 24 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 21); // u (J, cs)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 21); // u (J, cs)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 22, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
// [GUI Memory]: 137 MB (+2314kb) [00:02:02]
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bz (cs):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1352 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bz (cs)
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 INFO: [Labtools 27-3414] Connected to existing cs_server. 
// bz (cs):  Auto Connect : addNotify
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279A7912CA 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// WARNING: HEventQueue.dispatchEvent() is taking  6837 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 95 MB. Current time: 3/1/21, 9:54:37 PM CET
// Tcl Message: open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2763.039 ; gain = 1286.555 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.runs/impl_1/drone_wrapper.bit} [get_hw_devices xc7z010_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.runs/impl_1/drone_wrapper.ltx} [get_hw_devices xc7z010_1] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.runs/impl_1/drone_wrapper.ltx} [get_hw_devices xc7z010_1] 
// Tcl Message: current_hw_device [get_hw_devices xc7z010_1] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_ILA_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// [Engine Memory]: 2,420 MB (+1283149kb) [00:02:19]
// WARNING: HEventQueue.dispatchEvent() is taking  2200 ms.
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: DEBUG_PROBE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_ILA_CHANGE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_TITLE
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [GUI Memory]: 150 MB (+6939kb) [00:02:21]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]] 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 104 MB. Current time: 3/1/21, 9:54:43 PM CET
// Elapsed time: 17 seconds
dismissDialog("Auto Connect"); // bz (cs)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 23, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7z010_1"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cs): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bC)
// bz (cs):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC (cs)
// Tcl Message: set_property PROBES.FILE {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.runs/impl_1/drone_wrapper.ltx} [get_hw_devices xc7z010_1] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.runs/impl_1/drone_wrapper.ltx} [get_hw_devices xc7z010_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.runs/impl_1/drone_wrapper.bit} [get_hw_devices xc7z010_1] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: program_hw_devices [get_hw_devices xc7z010_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_ILA_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// [GUI Memory]: 161 MB (+2959kb) [00:02:41]
// TclEventType: HW_DEVICE_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 105 MB. Current time: 3/1/21, 9:55:02 PM CET
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s). 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: WAVEFORM_GLASSPANE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_GLASSPANE
// TclEventType: HW_ILA_CHANGE
// 'I' command handler elapsed time: 7 seconds
dismissDialog("Program Device"); // bz (cs)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 101 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true, false, false, false, false, true); // u (J, cs) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 16, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 16, true); // u (J, cs) - Node
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true, false, false, false, false, true); // u (J, cs) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // u (J, cs) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // u (J, cs)
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// bz (cs):  Open Block Design : addNotify
// TclEventType: LOAD_FEATURE
// Tcl Message: open_bd_design {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd} 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0 
// Tcl Message: Successfully read diagram <drone> from BD file <C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd> 
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  3404 ms.
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.027 ; gain = 0.000 
// 'bJ' command handler elapsed time: 17 seconds
// Elapsed time: 17 seconds
dismissDialog("Open Block Design"); // bz (cs)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aL (aI, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v)]", 1); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v)]", 3); // B (F, cs)
// Elapsed time: 21 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10); // B (F, cs)
// A (cs): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cs)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10, true, false, false, false, true, false); // B (F, cs) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cs): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bz (cs):  Edit in IP Packager : addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, C)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name SWIPT_2020_v1_0_project -directory C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.tmp/SWIPT_2020_v1_0_project c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/brech/desktop/eagle2_verilog/eagle2_freq_alg/drone/drone.tmp/swipt_2020_v1_0_project' 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  4482 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [GUI Memory]: 171 MB (+2364kb) [00:06:03]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2771.027 ; gain = 0.000 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// WARNING: HEventQueue.dispatchEvent() is taking  2029 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2771.027 ; gain = 0.000 
// 'i' command handler elapsed time: 15 seconds
// [GUI Memory]: 182 MB (+2619kb) [00:06:09]
// Elapsed time: 12 seconds
dismissDialog("Edit in IP Packager"); // bz (cs)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 974 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3); // B (F, cs)
// PAPropertyPanels.initPanels (swipt_toplevel.v) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 21 seconds
selectCodeEditor("swipt_toplevel.v", 36, 221); // bP (w, cs)
selectCodeEditor("swipt_toplevel.v", 140, 347, false, false, false, true, false); // bP (w, cs) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ai (ao, Popup.HeavyWeightWindow)
selectCodeEditor("swipt_toplevel.v", 106, 400); // bP (w, cs)
selectCodeEditor("swipt_toplevel.v", 33, 416); // bP (w, cs)
selectCodeEditor("swipt_toplevel.v", 131, 562, false, false, false, true, false); // bP (w, cs) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ai (ao, Popup.HeavyWeightWindow)
selectCodeEditor("swipt_toplevel.v", 151, 489); // bP (w, cs)
selectCodeEditor("swipt_toplevel.v", 29, 455); // bP (w, cs)
selectCodeEditor("swipt_toplevel.v", 75, 482, false, false, false, true, false); // bP (w, cs) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ai (ao, Popup.HeavyWeightWindow)
selectCodeEditor("swipt_toplevel.v", 130, 479); // bP (w, cs)
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 125 MB. Current time: 3/1/21, 10:25:03 PM CET
// Elapsed time: 921 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, CalcL (CalcL.v)]", 21, false); // B (F, cs)
// Tcl Message: current_project drone 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, CalcL (CalcL.v)]", 21, false, false, false, false, false, true); // B (F, cs) - Double Click
// Elapsed time: 357 seconds
selectCodeEditor("CalcL.v", 120, 314); // bP (w, cs)
// Elapsed time: 244 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Optimization (Optimization.v)]", 24, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Optimization (Optimization.v)]", 24, false, false, false, false, false, true); // B (F, cs) - Double Click
// Elapsed time: 24 seconds
selectCodeEditor("Optimization.v", 326, 308); // bP (w, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 171 seconds
selectCodeEditor("Optimization.v", 308, 478); // bP (w, cs)
typeControlKey((HResource) null, "Optimization.v", 'c'); // bP (w, cs)
selectCodeEditor("Optimization.v", 326, 163); // bP (w, cs)
typeControlKey((HResource) null, "Optimization.v", 'v'); // bP (w, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("Optimization.v", 464, 364); // bP (w, cs)
// Elapsed time: 543 seconds
selectCodeEditor("Optimization.v", 360, 278); // bP (w, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "CalcL.v", 2); // m (l, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DutyAdjust (DutyAdjust.v)]", 22, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, DutyAdjust (DutyAdjust.v)]", 22, false, false, false, false, false, true); // B (F, cs) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Optimization.v", 3); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "CalcL.v", 2); // m (l, cs)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "DutyAdjust.v", 3); // m (l, cs)
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 119 MB. Current time: 3/1/21, 10:55:03 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 118 MB. Current time: 3/1/21, 11:25:04 PM CET
// Elapsed time: 3063 seconds
selectCodeEditor("DutyAdjust.v", 701, 316); // bP (w, cs)
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 117 MB. Current time: 3/1/21, 11:55:04 PM CET
// Elapsed time: 853 seconds
selectCodeEditor("swipt_toplevel.v", 252, 433); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project SWIPT_2020_v1_0_project 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - SWIPT_2020", 1); // m (l, cs)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (J, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 17 [ipx::current_core] 
// bz (cs):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// bz (cs):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (v, B)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 147 MB. Current time: 3/1/21, 11:59:18 PM CET
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bz (cs)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1112 ms.
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo 
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo' 
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
selectButton(PAResourceQtoS.SystemTab_REPORT_IP_STATUS, "Report IP Status"); // h (ds, cs)
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
// bz (cs):  Report IP Status : addNotify
dismissDialog("Report IP Status"); // bz (cs)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/SWIPT_2020_0 ; true ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ;  ; SWIPT_2020_v1.0 ; 1.0 (Rev. 16) ; 1.0 (Rev. 17) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; xc7z010clg400-1", 1, "/SWIPT_2020_0", 0, false); // D (J, cs)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bz (cs):  Upgrade IP : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// Tcl Message: upgrade_ip -vlnv user.org:user:SWIPT_2020:1.0 [get_ips  drone_SWIPT_2020_0_0] -log ip_upgrade.log 
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Upgrading 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd' 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded drone_SWIPT_2020_0_0 (SWIPT_2020_v1.0 1.0) from revision 16 to revision 17 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  Wrote  : <C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ui/bd_2bde8598.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips drone_SWIPT_2020_0_0] -no_script -sync -force -quiet 
// aI (cs): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (v, C)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bz (cs):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/sim/drone.v VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block SWIPT_2020_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m09_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone.hwh Generated Block Design Tcl file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone_bd.tcl 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Generated Hardware Definition File C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 3160.363 ; gain = 185.375 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// a (cs): Critical Messages: addNotify
// Elapsed time: 72 seconds
dismissDialog("Managing Output Products"); // bz (cs)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cs):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz (cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Optimization.v", 2); // m (l, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v)]", 3); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v), inst : SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 14); // B (F, cs)
// Elapsed time: 524 seconds
selectCodeEditor("Optimization.v", 1042, 287); // bP (w, cs)
// Elapsed time: 142 seconds
selectCodeEditor("Optimization.v", 124, 261); // bP (w, cs)
// Elapsed time: 630 seconds
selectCodeEditor("Optimization.v", 312, 495); // bP (w, cs)
selectCodeEditor("Optimization.v", 306, 495); // bP (w, cs)
selectCodeEditor("Optimization.v", 374, 180); // bP (w, cs)
selectCodeEditor("Optimization.v", 365, 179); // bP (w, cs)
selectCodeEditor("Optimization.v", 368, 179); // bP (w, cs)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 25 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (J, cs)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (J, cs)
// Elapsed time: 126 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (J, cs) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cs): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bz (cs):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cs)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7z010clg400-1 Top: drone_wrapper 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 930ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  2761 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  3847 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,905 MB. GUI used memory: 118 MB. Current time: 3/2/21, 12:25:55 AM CET
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 3864 ms. Increasing delay to 3000 ms.
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 3,054 MB. GUI used memory: 115 MB. Current time: 3/2/21, 12:26:22 AM CET
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 3,086 MB. GUI used memory: 115 MB. Current time: 3/2/21, 12:26:37 AM CET
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// [Engine Memory]: 3,139 MB (+626589kb) [02:34:20]
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,144 MB. GUI used memory: 115 MB. Current time: 3/2/21, 12:26:45 AM CET
// TclEventType: DESIGN_NEW
// Xgd.load filename: C:/Xilinx/Vivado/2020.1/data/parts/xilinx/zynq/devint/zynq/xc7z010/xc7z010.xgd; ZipEntry: xc7z010_detail.xgd elapsed time: 1.2s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.3s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.6s
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3021 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7z010clg400-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3398.762 ; gain = 99.551 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'drone_wrapper' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v:12] INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] INFO: [Synth 8-6157] synthesizing module 'drone' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:13] INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_0_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:85] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:152] INFO: [Synth 8-638] synthesizing module 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:53] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_v1_0_S00_AXI_triple' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_AXI_v1_0_S00_AXI_triple_inst' of component 'PWM_AXI_v1_0_S00_AXI_triple' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:94] INFO: [Synth 8-638] synthesizing module 'PWM_AXI_v1_0_S00_AXI_triple' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:90] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:152] INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_3_0' (6#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:85] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_4_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:152] INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_4_0' (7#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_5_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:152] INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_5_0' (8#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_RC_0_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:86] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RC_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:5' bound to instance 'U0' of component 'RC_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:154] INFO: [Synth 8-638] synthesizing module 'RC_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:53] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RC_v1_0_S00_AXI' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:5' bound to instance 'RC_v1_0_S00_AXI_inst' of component 'RC_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:107] INFO: [Synth 8-638] synthesizing module 'RC_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:92] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:250] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:380] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/82a5/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/82a5/hdl/SWIPT_2020_v1_0_S00_AXI.v:257] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/82a5/hdl/SWIPT_2020_v1_0_S00_AXI.v:431] INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/82a5/swipt_toplevel.v:22] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:175] INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: zynq - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341] 
// Tcl Message: 	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer  	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer  	Parameter C_FAMILY bound to: zynq - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b00  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'pselect_f' (23#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b01  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (23#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b10  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (23#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b11  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:835] INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 0 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (27#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 0 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_testpins_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:84] 
// Tcl Message: INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:168] INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178] 
// Tcl Message: 	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer  	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'crypto2020_hash_ip_v1_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:3] 
// Tcl Message: 	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer  	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer  	Parameter USER_NUM_MEM bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EAGLE_to_AXI_interface' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/EAGLE_to_AXI_interface.v:7] INFO: [Synth 8-6157] synthesizing module 'EAGLE_interface_CONTROL' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/EAGLE_interface_CONTROL.v:9] 
// Tcl Message: 	Parameter IDLE bound to: 3'b000  	Parameter EXECUTE_PERMUTATION bound to: 3'b001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60] INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'drone_processing_system7_0_0' (45#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_axi_periph_0' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:1151] INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B3V6J9' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:3460] INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_0/synth/drone_auto_pc_0.v:58] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226] 
// Tcl Message: 	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer  	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_aw_channel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971] 
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter P_AXBURST_FIXED bound to: 2'b00  	Parameter P_AXBURST_INCR bound to: 2'b01  	Parameter P_AXBURST_WRAP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' (46#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' (47#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902] INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' (48#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224] 
// Tcl Message: 	Parameter SM_IDLE bound to: 2'b00  	Parameter SM_CMD_EN bound to: 2'b01  	Parameter SM_CMD_ACCEPTED bound to: 2'b10  	Parameter SM_DONE_WAIT bound to: 2'b11  
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter LP_RESP_OKAY bound to: 2'b00  	Parameter LP_RESP_EXOKAY bound to: 2'b01  	Parameter LP_RESP_SLVERROR bound to: 2'b10  	Parameter LP_RESP_DECERR bound to: 2'b11  	Parameter P_WIDTH bound to: 20 - type: integer  	Parameter P_DEPTH bound to: 4 - type: integer  	Parameter P_AWIDTH bound to: 2 - type: integer  	Parameter P_RWIDTH bound to: 2 - type: integer  	Parameter P_RDEPTH bound to: 4 - type: integer  	Parameter P_RAWIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 20 - type: integer  	Parameter C_AWIDTH bound to: 2 - type: integer  	Parameter C_DEPTH bound to: 4 - type: integer  	Parameter C_EMPTY bound to: 2'b11  	Parameter C_EMPTY_PRE bound to: 2'b00  	Parameter C_FULL bound to: 2'b10  	Parameter C_FULL_PRE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' (51#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 2 - type: integer  	Parameter C_AWIDTH bound to: 2 - type: integer  	Parameter C_DEPTH bound to: 4 - type: integer  	Parameter C_EMPTY bound to: 2'b11  	Parameter C_EMPTY_PRE bound to: 2'b00  	Parameter C_FULL bound to: 2'b10  	Parameter C_FULL_PRE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' (51#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_b_channel' (52#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_ar_channel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082] 
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334] 
// Tcl Message: 	Parameter SM_IDLE bound to: 2'b00  	Parameter SM_CMD_EN bound to: 2'b01  	Parameter SM_CMD_ACCEPTED bound to: 2'b10  	Parameter SM_DONE bound to: 2'b11  
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter C_DATA_WIDTH bound to: 32 - type: integer  	Parameter P_WIDTH bound to: 13 - type: integer  	Parameter P_DEPTH bound to: 32 - type: integer  	Parameter P_AWIDTH bound to: 5 - type: integer  	Parameter P_D_WIDTH bound to: 34 - type: integer  	Parameter P_D_DEPTH bound to: 32 - type: integer  	Parameter P_D_AWIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 34 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_DEPTH bound to: 32 - type: integer  	Parameter C_EMPTY bound to: 5'b11111  	Parameter C_EMPTY_PRE bound to: 5'b00000  	Parameter C_FULL bound to: 5'b11110  	Parameter C_FULL_PRE bound to: 5'b11010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' (54#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 13 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_DEPTH bound to: 32 - type: integer  	Parameter C_EMPTY bound to: 5'b11111  	Parameter C_EMPTY_PRE bound to: 5'b00000  	Parameter C_FULL bound to: 5'b11110  	Parameter C_FULL_PRE bound to: 5'b11010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' (54#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_r_channel' (55#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (56#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (57#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 73 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 37 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 14 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 47 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 35 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 36 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 2 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 34 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_CJLMS' (67#1) [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:4080] INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1F9725O' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:4380] INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_3' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58] INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_3' (68#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter__parameterized0' (80#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808] INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_9' (81#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_9/synth/drone_auto_pc_9.v:58] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1YY2XJ2' (82#1) [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:6516] INFO: [Synth 8-6157] synthesizing module 'drone_xbar_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_xbar_0/synth/drone_xbar_0.v:60] INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_crossbar' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:2239] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_si_transactor' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (83#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62] INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100000100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000010010000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000010010000100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100001000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100001100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100011000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100010100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b011110101010000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100010000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' (85#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794] INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_FIFO_WIDTH bound to: 8 - type: integer  	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer  	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer  	Parameter C_USE_FULL bound to: 0 - type: integer  	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer  	Parameter P_EMPTY bound to: 4'b1111  	Parameter P_ALMOSTEMPTY bound to: 4'b0000  	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110  	Parameter P_ALMOSTFULL bound to: 4'b1110  	Parameter P_NUM_REPS bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_A_WIDTH bound to: 4 - type: integer  	Parameter P_SRLASIZE bound to: 5 - type: integer  	Parameter P_SRLDEPTH bound to: 32 - type: integer  	Parameter P_NUMSRLS bound to: 1 - type: integer  	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000000000000000000000  	Parameter IS_CLK_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (86#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209] INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl' (87#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135] INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo' (88#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698] INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_arbiter_resp' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1025] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_NUM_S bound to: 11 - type: integer  	Parameter C_NUM_S_LOG bound to: 4 - type: integer  	Parameter C_GRANT_ENC bound to: 1 - type: integer  	Parameter C_GRANT_HOT bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_arbiter_resp' (89#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1025] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_RATIO bound to: 11 - type: integer  	Parameter C_SEL_WIDTH bound to: 4 - type: integer  	Parameter C_DATA_WIDTH bound to: 48 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (93#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452] INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_si_transactor__parameterized0' (93#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800] 
// Tcl Message: 	Parameter C_NUM_M bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_splitter' (94#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_FIFO_WIDTH bound to: 8 - type: integer  	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer  	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer  	Parameter C_USE_FULL bound to: 0 - type: integer  	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer  	Parameter P_EMPTY bound to: 3'b111  	Parameter P_ALMOSTEMPTY bound to: 3'b000  	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110  	Parameter P_ALMOSTFULL bound to: 3'b110  	Parameter P_NUM_REPS bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo__parameterized0' (96#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer  	Parameter C_RESP bound to: 3 - type: integer  	Parameter P_WRITE_IDLE bound to: 2'b00  	Parameter P_WRITE_DATA bound to: 2'b01  	Parameter P_WRITE_RESP bound to: 2'b10  	Parameter P_READ_IDLE bound to: 1'b0  	Parameter P_READ_DATA bound to: 1'b1  	Parameter P_AXI4 bound to: 0 - type: integer  	Parameter P_AXI3 bound to: 1 - type: integer  	Parameter P_AXILITE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_NUM_S bound to: 1 - type: integer  	Parameter C_NUM_S_LOG bound to: 1 - type: integer  	Parameter C_NUM_M bound to: 11 - type: integer  	Parameter C_MESG_WIDTH bound to: 75 - type: integer  	Parameter C_ARB_PRIORITY bound to: 0 - type: integer  	Parameter P_PRIO_MASK bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_rst_processing_system7_0_100M_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:74] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:129] INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481] INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816] 
// Tcl Message: 	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000000000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: 	Parameter C_SIZE bound to: 6 - type: integer  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3741.496 ; gain = 442.285 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3760.168 ; gain = 460.957 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3760.168 ; gain = 460.957 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3772.227 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 7 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst' Finished Parsing XDC File [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/constraints/ZYBO_Master_2018.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/constraints/ZYBO_Master_2018.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 51 instances were transformed.   FDR => FDRE: 48 instances   IOBUF => IOBUF (IBUF, OBUFT): 2 instances   SRL16 => SRL16E: 1 instance   
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 3888.219 ; gain = 589.008 
// Tcl Message: 353 Infos, 113 Warnings, 17 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 3888.219 ; gain = 695.953 
// Tcl Message: INFO: [Common 17-600] The following parameters have non-default value. tcl.collectionResultDisplayLimit 
// [GUI Memory]: 195 MB (+4505kb) [02:34:30]
// 'dZ' command handler elapsed time: 81 seconds
// WARNING: HEventQueue.dispatchEvent() is taking  1051 ms.
// V (cs): Critical Messages: addNotify
// Elapsed time: 77 seconds
dismissDialog("Open Elaborated Design"); // bz (cs)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (V)
dismissDialog("Critical Messages"); // V (cs)
// Elapsed time: 55 seconds
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // aa (q, cs)
selectMenuItem(PAResourceCommand.PACommandNames_PORTS_WINDOW, "I/O Ports"); // ai (cs)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // aa (q, cs)
// Run Command: PAResourceCommand.PACommandNames_PORTS_WINDOW
// [GUI Memory]: 207 MB (+1966kb) [02:35:36]
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DATA.SWIPT_OUT0_13326 (1) ; OUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 2); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (1) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 3); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DATA.SWIPT_OUT0_13326 (1) ; OUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 2); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (19) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 12); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (19) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 12); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_13326 (59) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; ", 7); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_mio (54) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple)", 8); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (5) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 63); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_mio (54) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple)", 8); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_13326 (59) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; ", 7); // z (J, cs)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aL (aI, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10, true, false, false, false, true, false); // B (F, cs) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cs): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bz (cs):  Edit in IP Packager : addNotify
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name SWIPT_2020_v1_0_project -directory C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.tmp/SWIPT_2020_v1_0_project c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/brech/desktop/eagle2_verilog/eagle2_freq_alg/drone/drone.tmp/swipt_2020_v1_0_project' 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3183 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 3,288 MB. GUI used memory: 158 MB. Current time: 3/2/21, 12:28:52 AM CET
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// [Engine Memory]: 3,296 MB (+126kb) [02:36:34]
// WARNING: HEventQueue.dispatchEvent() is taking  1064 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// [GUI Memory]: 224 MB (+6875kb) [02:36:36]
// 'i' command handler elapsed time: 12 seconds
// Elapsed time: 11 seconds
dismissDialog("Edit in IP Packager"); // bz (cs)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // u (J, cs) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cs): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bz (cs):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cs)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7z010clg400-1 Top: SWIPT_2020_v1_0 
// HMemoryUtils.trashcanNow. Engine heap size: 3,307 MB. GUI used memory: 163 MB. Current time: 3/2/21, 12:29:12 AM CET
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:257] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:431] INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: ERROR: [Synth 8-439] module 'Freq' not found [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:173] ERROR: [Synth 8-6156] failed synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] ERROR: [Synth 8-6156] failed synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'dZ' command handler elapsed time: 7 seconds
// V (cs): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bz (cs)
// Elapsed time: 70 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (V)
dismissDialog("Critical Messages"); // V (cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3); // B (F, cs)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, ]", 2); // B (F, cs)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cs): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (E, c)
// HMemoryUtils.trashcanNow. Engine heap size: 3,332 MB. GUI used memory: 165 MB. Current time: 3/2/21, 12:30:52 AM CET
// Elapsed time: 92 seconds
String[] filenames31467 = {"C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v", "C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v", "C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v", "C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v", "C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 99 seconds
dismissDialog("Add Sources"); // c (cs)
// Tcl Message: add_files -norecurse -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v} 
// Tcl Message: ERROR: [Vivado 12-3630] The destination file 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v' already exists, please use -force if you want to overwrite! 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3630] The destination file 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v' already exists, please use -force if you want to overwrite!  
// a (cs): Critical Messages: addNotify
// Elapsed time: 11 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cs)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aL (aI, cs)
// Tcl Command: 'rdi::match_options {add_files} {}'
// Tcl Command: 'rdi::match_options {add_files} {ov}'
// Tcl Command: 'rdi::match_options {add_files} {over}'
// Tcl Command: 'rdi::match_options {add_files} {}'
// Tcl Command: 'rdi::match_options {add_files} {ov}'
// Tcl Command: 'rdi::match_options {add_files} {over}'
// Tcl Command: 'rdi::match_options {add_files} {override}'
// Elapsed time: 36 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "add_files -norecurse -override -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v}", true); // aF (ac, cs)
// Tcl Command: 'add_files -norecurse -override -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_...'
// Tcl Command: 'add_files -norecurse -override -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v}'
// Tcl Message: add_files -norecurse -override -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v} 
// Tcl Message: ERROR: [Common 17-170] Unknown option '-override', please type 'add_files -help' for usage info. 
// Tcl Command: 'rdi::match_options {add_files} {}'
// Tcl Command: 'rdi::match_options {add_files} {for}'
// Tcl Command: 'rdi::match_options {add_files} {force}'
// Elapsed time: 20 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "add_files -norecurse -force -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v}", true); // aF (ac, cs)
// Tcl Command: 'add_files -norecurse -force -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/...'
// Tcl Command: 'add_files -norecurse -force -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v}'
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse -force -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v} 
// Tcl Message: c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/DutyAdjust.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Optimization.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/CalcL.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/SwiptOut.v 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib]", 2); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib]", 2); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, ]", 3); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, ]", 3); // B (F, cs)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, ]", 3); // B (F, cs)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cs)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (J, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// bz (cs):  Package IP : addNotify
// Tcl Message: set_property core_revision 18 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 3,356 MB. GUI used memory: 166 MB. Current time: 3/2/21, 12:34:02 AM CET
selectButton("OptionPane.button", "No"); // JButton (v, B)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // u (J, cs) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cs): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bz (cs):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cs)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7z010clg400-1 Top: SWIPT_2020_v1_0 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,378 MB. GUI used memory: 166 MB. Current time: 3/2/21, 12:34:22 AM CET
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1375 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:257] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:431] INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3888.219 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3999.344 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3999.344 ; gain = 111.125 
// Tcl Message: 23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3999.344 ; gain = 111.125 
// 'dZ' command handler elapsed time: 13 seconds
// Elapsed time: 12 seconds
dismissDialog("Open Elaborated Design"); // bz (cs)
// Elapsed time: 43 seconds
selectTab((HResource) null, (HResource) null, "IP Status", 6); // aL (aI, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - SWIPT_2020", 2); // m (l, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 19 [ipx::current_core] 
// bz (cs):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "No"); // JButton (v, B)
// HMemoryUtils.trashcanNow. Engine heap size: 3,421 MB. GUI used memory: 173 MB. Current time: 3/2/21, 12:35:27 AM CET
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
// PAPropertyPanels.initPanels (SWIPT_2020_v1_0_S00_AXI_inst (SWIPT_2020_v1_0_S00_AXI)) elapsed time: 0.9s
// PAPropertyPanels.initPanels (swipt_toplevel_inst (swipt_toplevel)) elapsed time: 0.2s
// Elapsed time: 42 seconds
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // aa (q, cs)
selectMenuItem(PAResourceCommand.PACommandNames_PORTS_WINDOW, "I/O Ports"); // ai (cs)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // aa (q, cs)
// Run Command: PAResourceCommand.PACommandNames_PORTS_WINDOW
// Elapsed time: 10 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (21) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
// HMemoryUtils.trashcanNow. Engine heap size: 3,442 MB. GUI used memory: 177 MB. Current time: 3/2/21, 12:36:42 AM CET
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (21) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (21) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (21) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aL (aI, cs)
// [GUI Memory]: 237 MB (+1712kb) [02:44:48]
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "ADC_data (16) ; IN ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; ", 2); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "ADC_data (16) ; IN ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; ", 2); // z (J, cs)
// Elapsed time: 11 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (21) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
// Elapsed time: 44 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
// Elapsed time: 19 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1184, 229, 1512, 662, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, cs)
selectButton(PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE, "I/O Ports_create_port_interface"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE
// m (cs): Create I/O Port Interface: addNotify
// Elapsed time: 11 seconds
setText(PAResourceAtoD.CreatePortInterfaceDialog_NAME, "data_start_led"); // ac (E, m)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (m)
// TclEventType: SIGNAL_INTERFACE_ADD
dismissDialog("Create I/O Port Interface"); // m (cs)
// bz (cs):  Assign : addNotify
// Tcl Message: create_interface data_start_led 
dismissDialog("Assign"); // bz (cs)
// Elapsed time: 10 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true); // z (J, cs) - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true); // z (J, cs) - Node
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true, false, false, false, false, true); // z (J, cs) - Double Click - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Scalar ports (0)", 0, false); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Scalar ports (0)", 0, false, false, false, false, false, true); // z (J, cs) - Double Click
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Scalar ports (0)", 0, false); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true); // z (J, cs) - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true, false, false, false, true, false); // z (J, cs) - Popup Trigger - Node
// Elapsed time: 13 seconds
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Interface Properties..."); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "I/O Ports", 1); // i (c, cs)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // i (c, cs)
applyEnter(PAResourceQtoS.SignalInterfacePropPanels_NAME, "data_start_led"); // ac (Q, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true); // z (J, cs) - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true, false, false, false, true, false); // z (J, cs) - Popup Trigger - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, (String) null, 8, true); // z (J, cs) - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, (String) null, 8, true); // z (J, cs) - Node
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, (String) null, 8, true, false, false, false, false, true); // z (J, cs) - Double Click - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, (String) null, 8, true); // z (J, cs) - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, (String) null, 8, true, false, false, false, true, false); // z (J, cs) - Popup Trigger - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true); // z (J, cs) - Node
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true, false, false, false, true, false); // z (J, cs) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE, "Create I/O Port Interface..."); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE
// m (cs): Create I/O Port Interface: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (m)
dismissDialog("Create I/O Port Interface"); // m (cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true, false, false, false, true, false); // z (J, cs) - Popup Trigger - Node
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true); // z (J, cs) - Node
// Elapsed time: 10 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led (0) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "data_start_led (0)", 0, true, false, false, false, true, false); // z (J, cs) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: SIGNAL_INTERFACE_DELETE
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// bz (cs):  Confirm Delete : addNotify
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// Tcl Message: delete_interface data_start_led 
dismissDialog("Confirm Delete"); // bz (cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 515, 361, 1512, 662, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Cell Properties..."); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Cell Pins", 4); // i (c, cs)
// Elapsed time: 10 seconds
selectButton((HResource) null, "Properties_settings"); // x (g, cs): TRUE
selectButton((HResource) null, "Properties_settings"); // x (g, cs): FALSE
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 502, 269, 1512, 662, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // af (ao, cs)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_CONNECTIVITY, "Show Connectivity"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_SHOW_CONNECTIVITY
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 513, 353, 1512, 662, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 507, 387, 1512, 662, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 511, 364, 1512, 662, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // af (ao, Popup.HeavyWeightWindow)
// Elapsed time: 14 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
// PAPropertyPanels.initPanels (drone_i (drone)) elapsed time: 0.2s
// Tcl Message: current_project drone 
// Elapsed time: 14 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 729, 385, 1535, 784, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceOtoP.PrimitivesMenu_HIGHLIGHT_LEAF_CELLS, "Highlight Leaf Cells"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 718, 371, 1535, 784, false, false, false, true, false); // f (m, cs) - Popup Trigger
// Elapsed time: 156 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// bz (cs):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  1818 ms.
// Tcl Message: open_bd_design {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd} 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Block Design"); // bz (cs)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (ds, cs)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1036 ms.
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// bz (cs):  Refresh IP Catalog : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. 
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// WARNING: HEventQueue.dispatchEvent() is taking  1157 ms.
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
dismissDialog("Refresh IP Catalog"); // bz (cs)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/SWIPT_2020_0 ; true ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ;  ; SWIPT_2020_v1.0 ; 1.0 (Rev. 17) ; 1.0 (Rev. 19) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; xc7z010clg400-1", 1, "/SWIPT_2020_0", 0, false); // D (J, cs)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// bz (cs):  Upgrade IP : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: upgrade_ip -vlnv user.org:user:SWIPT_2020:1.0 [get_ips  drone_SWIPT_2020_0_0] -log ip_upgrade.log 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Upgrading 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd' 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// [GUI Memory]: 251 MB (+2357kb) [02:53:29]
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded drone_SWIPT_2020_0_0 (SWIPT_2020_v1.0 1.0) from revision 17 to revision 19 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  Wrote  : <C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ui/bd_2bde8598.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips drone_SWIPT_2020_0_0] -no_script -sync -force -quiet 
// aI (cs): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bz (cs):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: generate_target all [get_files  C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/sim/drone.v VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block SWIPT_2020_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m09_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone.hwh Generated Block Design Tcl file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone_bd.tcl Generated Hardware Definition File C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 4144.941 ; gain = 2.906 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// a (cs): Critical Messages: addNotify
// Elapsed time: 78 seconds
dismissDialog("Managing Output Products"); // bz (cs)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cs):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz (cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// bz (cs):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd} 
dismissDialog("Open Block Design"); // bz (cs)
// Elapsed time: 12 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 562, 191, 1545, 702, false, false, false, true, false); // hq (m, cs) - Popup Trigger
// Elapsed time: 13 seconds
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Block Properties..."); // ai (ao, cs)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
applyEnter(PAResourceQtoS.RSBBlockPropPanels_NAME, "SWIPT_2020_0"); // ac (Q, cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 549, 195, 1545, 702, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// r (cs): Re-customize IP: addNotify
// Elapsed time: 24 seconds
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", true); // g (at, r): TRUE
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", false); // g (at, r): FALSE
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // E (g, r)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
dismissDialog("Re-customize IP"); // r (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 523, 228, 1545, 702, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai (ao, cs)
// bM (cs): Create Port: addNotify
// Elapsed time: 28 seconds
setText(PAResourceAtoD.CreateRSBPortDialog_PORT_NAME, "data_start_led"); // ac (Q, bM)
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Output", 1); // e (Q, bM)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (bM)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Create Port"); // bM (cs)
// bz (cs):  Create Port : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_port -dir O data_start_led 
// TclEventType: RSB_ADD_OBJECT
dismissDialog("Create Port"); // bz (cs)
// Elapsed time: 73 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3, true); // B (F, cs) - Node
// Tcl Message: current_project SWIPT_2020_v1_0_project 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
selectCodeEditor("swipt_toplevel.v", 279, 519); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 36 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cs)
// HOptionPane Warning: 'There are unsaved changes in 'Elaborated Design - rtl_1' that would be lost. OK to reload? (Reload Design)'
// bz (cs):  Reloading : addNotify
// Elapsed time: 10 seconds
selectButton("OptionPane.button", "OK"); // JButton (v, B)
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4183.730 ; gain = 38.789 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:257] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:431] INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0_S00_AXI' (7#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0' (8#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4] 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 181 MB. Current time: 3/2/21, 12:52:17 AM CET
// Engine heap size: 3,443 MB. GUI used memory: 182 MB. Current time: 3/2/21, 12:52:18 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  2736 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4230.594 ; gain = 85.652 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4253.477 ; gain = 108.535 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4253.477 ; gain = 108.535 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 180 MB. Current time: 3/2/21, 12:52:19 AM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2905 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4260.051 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4349.289 ; gain = 204.348 
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // bz (cs)
// Elapsed time: 15 seconds
selectCodeEditor("swipt_toplevel.v", 337, 470); // bP (w, cs)
// Elapsed time: 20 seconds
selectCodeEditor("swipt_toplevel.v", 190, 602); // bP (w, cs)
selectCodeEditor("swipt_toplevel.v", 97, 409); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v)]", 2, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 11 seconds
selectCodeEditor("SWIPT_2020_v1_0_S00_AXI.v", 335, 580); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 28 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v)]", 2); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1); // B (F, cs)
// Elapsed time: 15 seconds
selectCodeEditor("SWIPT_2020_v1_0.v", 122, 370); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0_S00_AXI.v", 4); // m (l, cs)
// Elapsed time: 15 seconds
selectCodeEditor("SWIPT_2020_v1_0_S00_AXI.v", 213, 365); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0_S00_AXI.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
selectCodeEditor("SWIPT_2020_v1_0.v", 342, 202); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0_S00_AXI.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
// Elapsed time: 14 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cs)
// bz (cs):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4349.289 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:257] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:431] INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 184 MB. Current time: 3/2/21, 12:56:30 AM CET
// Engine heap size: 3,443 MB. GUI used memory: 184 MB. Current time: 3/2/21, 12:56:30 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  2734 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4349.289 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4349.289 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4349.289 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 183 MB. Current time: 3/2/21, 12:56:32 AM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3205 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4349.289 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4353.730 ; gain = 4.441 
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // bz (cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
// Elapsed time: 10 seconds
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (ds, cs)
// Tcl Message: current_project drone 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// bz (cs):  Refresh IP Catalog : addNotify
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project SWIPT_2020_v1_0_project 
dismissDialog("Refresh IP Catalog"); // bz (cs)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/SWIPT_2020_0 ; true ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ;  ; SWIPT_2020_v1.0 ; 1.0 (Rev. 19) ; 1.0 (Rev. 19) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; xc7z010clg400-1", 1, "/SWIPT_2020_0", 0, false); // D (J, cs)
// Tcl Message: current_project drone 
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// bz (cs):  Upgrade IP : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: upgrade_ip -vlnv user.org:user:SWIPT_2020:1.0 [get_ips  drone_SWIPT_2020_0_0] -log ip_upgrade.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Upgrading 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd' 
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded drone_SWIPT_2020_0_0 from SWIPT_2020_v1.0 1.0 to SWIPT_2020_v1.0 1.0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  Wrote  : <C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ui/bd_2bde8598.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips drone_SWIPT_2020_0_0] -no_script -sync -force -quiet 
// aI (cs): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (v, C)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bz (cs):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/sim/drone.v VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block SWIPT_2020_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m09_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone.hwh Generated Block Design Tcl file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone_bd.tcl Generated Hardware Definition File C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 4468.840 ; gain = 3.582 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// a (cs): Critical Messages: addNotify
// Elapsed time: 74 seconds
dismissDialog("Managing Output Products"); // bz (cs)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 263 MB (+2kb) [03:06:04]
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cs):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz (cs)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - SWIPT_2020", 2); // m (l, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 20 [ipx::current_core] 
// bz (cs):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "No"); // JButton (v, B)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (ds, cs)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// bz (cs):  Refresh IP Catalog : addNotify
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
dismissDialog("Refresh IP Catalog"); // bz (cs)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/SWIPT_2020_0 ; true ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ;  ; SWIPT_2020_v1.0 ; 1.0 (Rev. 19) ; 1.0 (Rev. 20) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; xc7z010clg400-1", 1, "/SWIPT_2020_0", 0, false); // D (J, cs)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// bz (cs):  Upgrade IP : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: upgrade_ip -vlnv user.org:user:SWIPT_2020:1.0 [get_ips  drone_SWIPT_2020_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd' 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// [GUI Memory]: 277 MB (+13kb) [03:06:50]
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded drone_SWIPT_2020_0_0 (SWIPT_2020_v1.0 1.0) from revision 19 to revision 20 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips drone_SWIPT_2020_0_0] -no_script -sync -force -quiet 
// aI (cs): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bz (cs):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: generate_target all [get_files  C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/sim/drone.v VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block SWIPT_2020_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m09_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone.hwh Generated Block Design Tcl file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone_bd.tcl Generated Hardware Definition File C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4470.016 ; gain = 0.367 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// a (cs): Critical Messages: addNotify
// Elapsed time: 72 seconds
dismissDialog("Managing Output Products"); // bz (cs)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cs):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz (cs)
// Elapsed time: 36 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
// Elapsed time: 49 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (22) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, "OUT", 1, false); // z (J, cs)
// Tcl Message: current_project SWIPT_2020_v1_0_project 
// Elapsed time: 40 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (J, cs) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cs)
// bz (cs):  Reloading : addNotify
// Tcl Message: current_project drone 
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4475.238 ; gain = 5.223 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'drone_wrapper' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v:12] INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238] INFO: [Synth 8-6157] synthesizing module 'drone' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:13] INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_0_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:85] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:152] INFO: [Synth 8-638] synthesizing module 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:53] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_v1_0_S00_AXI_triple' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_AXI_v1_0_S00_AXI_triple_inst' of component 'PWM_AXI_v1_0_S00_AXI_triple' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:94] INFO: [Synth 8-638] synthesizing module 'PWM_AXI_v1_0_S00_AXI_triple' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:90] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:152] INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_3_0' (6#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:85] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_4_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:152] INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_4_0' (7#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_5_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:152] INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_5_0' (8#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_RC_0_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:86] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RC_v1_0' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:5' bound to instance 'U0' of component 'RC_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:154] INFO: [Synth 8-638] synthesizing module 'RC_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:53] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RC_v1_0_S00_AXI' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:5' bound to instance 'RC_v1_0_S00_AXI_inst' of component 'RC_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:107] INFO: [Synth 8-638] synthesizing module 'RC_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:92] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:250] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:380] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/4d9f/hdl/SWIPT_2020_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/4d9f/hdl/SWIPT_2020_v1_0_S00_AXI.v:257] INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/4d9f/hdl/SWIPT_2020_v1_0_S00_AXI.v:431] INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/4d9f/swipt_toplevel.v:22] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'drone_SWIPT_2020_0_0' (22#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_SWIPT_2020_0_0/synth/drone_SWIPT_2020_0_0.v:56] INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_led_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:87] 
// Tcl Message: INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:175] INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: zynq - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341] 
// Tcl Message: 	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer  	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_USE_WSTRB bound to: 0 - type: integer  	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer  	Parameter C_FAMILY bound to: zynq - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775] 
// Tcl Message: 	Parameter C_BUS_AWIDTH bound to: 9 - type: integer  	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer  	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111  	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b00  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'pselect_f' (23#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b01  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (23#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b10  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (23#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534] 
// Tcl Message: 	Parameter C_AB bound to: 2 - type: integer  	Parameter C_AW bound to: 2 - type: integer  	Parameter C_BAR bound to: 2'b11  	Parameter C_FAMILY bound to: nofamily - type: string  
// Tcl Message: INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:835] INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 0 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837] INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (27#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 0 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_testpins_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:84] 
// Tcl Message: INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:168] INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178] 
// Tcl Message: 	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer  	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'crypto2020_hash_ip_v1_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:3] 
// Tcl Message: 	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer  	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer  	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer  	Parameter USER_NUM_MEM bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EAGLE_to_AXI_interface' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/EAGLE_to_AXI_interface.v:7] INFO: [Synth 8-6157] synthesizing module 'EAGLE_interface_CONTROL' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/EAGLE_interface_CONTROL.v:9] 
// Tcl Message: 	Parameter IDLE bound to: 3'b000  	Parameter EXECUTE_PERMUTATION bound to: 3'b001  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/EAGLE_interface_CONTROL.v:62] INFO: [Synth 8-6155] done synthesizing module 'EAGLE_interface_CONTROL' (32#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/EAGLE_interface_CONTROL.v:9] INFO: [Synth 8-6157] synthesizing module 'TDP_bram' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/90cc/hdl/TDP_bram.v:7] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60] INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'drone_processing_system7_0_0' (45#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_axi_periph_0' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:1153] INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B3V6J9' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:3462] INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_0/synth/drone_auto_pc_0.v:58] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226] 
// Tcl Message: 	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer  	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer  	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_aw_channel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971] 
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter P_AXBURST_FIXED bound to: 2'b00  	Parameter P_AXBURST_INCR bound to: 2'b01  	Parameter P_AXBURST_WRAP bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' (46#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902] 
// Tcl Message: 	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' (47#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902] INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' (48#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224] 
// Tcl Message: 	Parameter SM_IDLE bound to: 2'b00  	Parameter SM_CMD_EN bound to: 2'b01  	Parameter SM_CMD_ACCEPTED bound to: 2'b10  	Parameter SM_DONE_WAIT bound to: 2'b11  
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter LP_RESP_OKAY bound to: 2'b00  	Parameter LP_RESP_EXOKAY bound to: 2'b01  	Parameter LP_RESP_SLVERROR bound to: 2'b10  	Parameter LP_RESP_DECERR bound to: 2'b11  	Parameter P_WIDTH bound to: 20 - type: integer  	Parameter P_DEPTH bound to: 4 - type: integer  	Parameter P_AWIDTH bound to: 2 - type: integer  	Parameter P_RWIDTH bound to: 2 - type: integer  	Parameter P_RDEPTH bound to: 4 - type: integer  	Parameter P_RAWIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 20 - type: integer  	Parameter C_AWIDTH bound to: 2 - type: integer  	Parameter C_DEPTH bound to: 4 - type: integer  	Parameter C_EMPTY bound to: 2'b11  	Parameter C_EMPTY_PRE bound to: 2'b00  	Parameter C_FULL bound to: 2'b10  	Parameter C_FULL_PRE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' (51#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 2 - type: integer  	Parameter C_AWIDTH bound to: 2 - type: integer  	Parameter C_DEPTH bound to: 4 - type: integer  	Parameter C_EMPTY bound to: 2'b11  	Parameter C_EMPTY_PRE bound to: 2'b00  	Parameter C_FULL bound to: 2'b10  	Parameter C_FULL_PRE bound to: 2'b01  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' (51#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_b_channel' (52#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_ar_channel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082] 
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334] 
// Tcl Message: 	Parameter SM_IDLE bound to: 2'b00  	Parameter SM_CMD_EN bound to: 2'b01  	Parameter SM_CMD_ACCEPTED bound to: 2'b10  	Parameter SM_DONE bound to: 2'b11  
// Tcl Message: 	Parameter C_ID_WIDTH bound to: 12 - type: integer  	Parameter C_DATA_WIDTH bound to: 32 - type: integer  	Parameter P_WIDTH bound to: 13 - type: integer  	Parameter P_DEPTH bound to: 32 - type: integer  	Parameter P_AWIDTH bound to: 5 - type: integer  	Parameter P_D_WIDTH bound to: 34 - type: integer  	Parameter P_D_DEPTH bound to: 32 - type: integer  	Parameter P_D_AWIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 34 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_DEPTH bound to: 32 - type: integer  	Parameter C_EMPTY bound to: 5'b11111  	Parameter C_EMPTY_PRE bound to: 5'b00000  	Parameter C_FULL bound to: 5'b11110  	Parameter C_FULL_PRE bound to: 5'b11010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' (54#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] 
// Tcl Message: 	Parameter C_WIDTH bound to: 13 - type: integer  	Parameter C_AWIDTH bound to: 5 - type: integer  	Parameter C_DEPTH bound to: 32 - type: integer  	Parameter C_EMPTY bound to: 5'b11111  	Parameter C_EMPTY_PRE bound to: 5'b00000  	Parameter C_FULL bound to: 5'b11110  	Parameter C_FULL_PRE bound to: 5'b11010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' (54#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816] INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_r_channel' (55#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (56#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (57#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 73 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 37 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 14 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 47 - type: integer  	Parameter C_REG_CONFIG bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' (58#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60] INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 35 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 36 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 2 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] 
// Tcl Message: 	Parameter C_FAMILY bound to: virtex6 - type: string  	Parameter C_DATA_WIDTH bound to: 34 - type: integer  	Parameter C_REG_CONFIG bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498] INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' (59#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_CJLMS' (67#1) [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:4082] INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1F9725O' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:4382] INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_3' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58] INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_3' (68#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter__parameterized0' (80#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808] INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_9' (81#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_auto_pc_9/synth/drone_auto_pc_9.v:58] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1YY2XJ2' (82#1) [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v:6518] INFO: [Synth 8-6157] synthesizing module 'drone_xbar_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_xbar_0/synth/drone_xbar_0.v:60] INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_crossbar' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:2239] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_si_transactor' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (83#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62] INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100000100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000010010000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000010010000100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100001000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100001100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100011000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100010100000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b011110101010000000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] 
// Tcl Message: 	Parameter C_FAMILY bound to: rtl - type: string  	Parameter C_VALUE bound to: 30'b010000111100010000000000000000  	Parameter C_DATA_WIDTH bound to: 30 - type: integer  	Parameter C_BITS_PER_LUT bound to: 6 - type: integer  	Parameter C_NUM_LUT bound to: 5 - type: integer  	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (84#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133] INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' (85#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794] INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_FIFO_WIDTH bound to: 8 - type: integer  	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer  	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer  	Parameter C_USE_FULL bound to: 0 - type: integer  	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer  	Parameter P_EMPTY bound to: 4'b1111  	Parameter P_ALMOSTEMPTY bound to: 4'b0000  	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110  	Parameter P_ALMOSTFULL bound to: 4'b1110  	Parameter P_NUM_REPS bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_A_WIDTH bound to: 4 - type: integer  	Parameter P_SRLASIZE bound to: 5 - type: integer  	Parameter P_SRLDEPTH bound to: 32 - type: integer  	Parameter P_NUMSRLS bound to: 1 - type: integer  	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000000000000000000000  	Parameter IS_CLK_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (86#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209] INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl' (87#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135] INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo' (88#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698] INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_arbiter_resp' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1025] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_NUM_S bound to: 11 - type: integer  	Parameter C_NUM_S_LOG bound to: 4 - type: integer  	Parameter C_GRANT_ENC bound to: 1 - type: integer  	Parameter C_GRANT_HOT bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_arbiter_resp' (89#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1025] INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_RATIO bound to: 11 - type: integer  	Parameter C_SEL_WIDTH bound to: 4 - type: integer  	Parameter C_DATA_WIDTH bound to: 48 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (93#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452] INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_si_transactor__parameterized0' (93#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800] 
// Tcl Message: 	Parameter C_NUM_M bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_splitter' (94#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_FIFO_WIDTH bound to: 8 - type: integer  	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer  	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer  	Parameter C_USE_FULL bound to: 0 - type: integer  	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer  	Parameter P_EMPTY bound to: 3'b111  	Parameter P_ALMOSTEMPTY bound to: 3'b000  	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110  	Parameter P_ALMOSTFULL bound to: 3'b110  	Parameter P_NUM_REPS bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo__parameterized0' (96#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer  	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer  	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer  	Parameter C_RESP bound to: 3 - type: integer  	Parameter P_WRITE_IDLE bound to: 2'b00  	Parameter P_WRITE_DATA bound to: 2'b01  	Parameter P_WRITE_RESP bound to: 2'b10  	Parameter P_READ_IDLE bound to: 1'b0  	Parameter P_READ_DATA bound to: 1'b1  	Parameter P_AXI4 bound to: 0 - type: integer  	Parameter P_AXI3 bound to: 1 - type: integer  	Parameter P_AXILITE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_NUM_S bound to: 1 - type: integer  	Parameter C_NUM_S_LOG bound to: 1 - type: integer  	Parameter C_NUM_M bound to: 11 - type: integer  	Parameter C_MESG_WIDTH bound to: 75 - type: integer  	Parameter C_ARB_PRIORITY bound to: 0 - type: integer  	Parameter P_PRIO_MASK bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'drone_rst_processing_system7_0_100M_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:74] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:129] INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323] 
// Tcl Message: 	Parameter C_FAMILY bound to: zynq - type: string  	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  	Parameter C_NUM_BUS_RST bound to: 1 - type: integer  	Parameter C_NUM_PERP_RST bound to: 1 - type: integer  	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer  	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer  	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter IS_R_INVERTED bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481] INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816] 
// Tcl Message: 	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer  	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer  	Parameter C_EXT_RESET_HIGH bound to: 1'b0  	Parameter C_AUX_RESET_HIGH bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000000000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106] 
// Tcl Message: 	Parameter C_CDC_TYPE bound to: 1 - type: integer  	Parameter C_RESET_STATE bound to: 0 - type: integer  	Parameter C_SINGLE_BIT bound to: 1 - type: integer  	Parameter C_FLOP_INPUT bound to: 0 - type: integer  	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer  	Parameter C_MTBF_STAGES bound to: 4 - type: integer  	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: 	Parameter C_SIZE bound to: 6 - type: integer  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4759.504 ; gain = 289.488 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4783.309 ; gain = 313.293 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4783.309 ; gain = 313.293 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 3,443 MB. GUI used memory: 205 MB. Current time: 3/2/21, 1:03:42 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 204 MB. Current time: 3/2/21, 1:03:42 AM CET
// WARNING: HEventQueue.dispatchEvent() is taking  1976 ms.
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 191 MB. Current time: 3/2/21, 1:03:55 AM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.4s
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3490 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4783.309 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 7 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst' Finished Parsing XDC File [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/constraints/ZYBO_Master_2018.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/constraints/ZYBO_Master_2018.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4787.164 ; gain = 317.148 
// V (cs): Critical Messages: addNotify
// Elapsed time: 53 seconds
dismissDialog("Reloading"); // bz (cs)
// Elapsed time: 15 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (V)
dismissDialog("Critical Messages"); // V (cs)
// Elapsed time: 82 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v)]", 3); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 10); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
// Elapsed time: 21 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v), inst : SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 12, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v), inst : SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 12, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "drone_SWIPT_2020_0_0.v", 4); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "drone_SWIPT_2020_0_0.v", 4); // m (l, cs)
// Elapsed time: 10 seconds
selectCodeEditor("drone_SWIPT_2020_0_0.v", 144, 324); // G (w, cs)
// Elapsed time: 13 seconds
selectCodeEditor("drone_SWIPT_2020_0_0.v", 134, 325); // G (w, cs)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 5); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 6, false); // B (F, cs)
// Tcl Message: current_project SWIPT_2020_v1_0_project 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 6, false, false, false, false, false, true); // B (F, cs) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 6, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 6, false, false, false, false, false, true); // B (F, cs) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 5, true); // B (F, cs) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 7); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 12); // B (F, cs)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 2); // i (N, cs)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cs)
// Elapsed time: 132 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (20) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 12); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false); // z (J, cs)
// Tcl Message: current_project drone 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, (String) null, 5, false); // z (J, cs)
// Tcl Message: set_property package_pin "" [get_ports [list  data_start_led]] 
// Elapsed time: 73 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DDR_13326 (71) ; INOUT ;  ;  ;  ;  ; true ; 502 ; (Multiple) ; 1.5 ; (Multiple) ;  ; (Multiple) ; NONE ; FP_VTT_50 ; (Multiple)", 6); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DDR_13326 (71) ; INOUT ;  ;  ;  ;  ; true ; 502 ; (Multiple) ; 1.5 ; (Multiple) ;  ; (Multiple) ; NONE ; FP_VTT_50 ; (Multiple)", 6); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DDR_13326 (71) ; INOUT ;  ;  ;  ;  ; true ; 502 ; (Multiple) ; 1.5 ; (Multiple) ;  ; (Multiple) ; NONE ; FP_VTT_50 ; (Multiple)", 6); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DDR_13326 (71) ; INOUT ;  ;  ;  ;  ; true ; 502 ; (Multiple) ; 1.5 ; (Multiple) ;  ; (Multiple) ; NONE ; FP_VTT_50 ; (Multiple)", 6, "DDR_13326 (71)", 0, true, false, false, false, false, true); // z (J, cs) - Double Click - Node
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (9) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (9) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 13); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "DDR_13326 (71) ; INOUT ;  ;  ;  ;  ; true ; 502 ; (Multiple) ; 1.5 ; (Multiple) ;  ; (Multiple) ; NONE ; FP_VTT_50 ; (Multiple)", 6); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_13326 (59) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; ", 7); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_mio (54) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple)", 8); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (5) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 63); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (5) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 63); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_mio (54) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple)", 8); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_13326 (59) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; ", 7); // z (J, cs)
// Elapsed time: 239 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, (String) null, 5, false); // z (J, cs)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports data_start_led M14 
// Elapsed time: 52 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "default (LVCMOS18)", 8, false); // z (J, cs)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list data_start_led]] 
// Elapsed time: 18 seconds
selectCodeEditor("drone_SWIPT_2020_0_0.v", 567, 322); // G (w, cs)
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// bz (cs):  Save Constraints : addNotify
// Tcl Message: save_constraints 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
dismissDialog("Save Constraints"); // bz (cs)
// Elapsed time: 31 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 27); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ZYBO_Master_2018.xdc]", 29, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ZYBO_Master_2018.xdc]", 29, false, false, false, false, false, true); // B (F, cs) - Double Click
// Elapsed time: 68 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "M14"); // l (au, cs)
selectCodeEditor("ZYBO_Master_2018.xdc", 200, 95); // bP (w, cs)
// Elapsed time: 127 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "TX"); // l (au, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "drone_SWIPT_2020_0_0.v", 4); // m (l, cs)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 16 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "M14"); // l (au, cs)
selectCodeEditor("ZYBO_Master_2018.xdc", 238, 98); // bP (w, cs)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
// Elapsed time: 41 seconds
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "gpio_testpin_13326 (1) ; OUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 8); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "gpio_testpin_tri_o (1) ; OUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 9); // z (J, cs)
// Elapsed time: 11 seconds
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "gpio_testpin_tri_o (1) ; OUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 9); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "gpio_testpin_13326 (1) ; OUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 8); // z (J, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ZYBO_Master_2018.xdc]", 28, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ZYBO_Master_2018.xdc]", 28, false, false, false, false, false, true); // B (F, cs) - Double Click
// Elapsed time: 35 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "M14"); // l (au, cs)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 30 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, "OUT", 1, false); // z (J, cs)
// Tcl Message: current_project SWIPT_2020_v1_0_project 
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - SWIPT_2020", 2); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - SWIPT_2020", 2); // m (l, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 21 [ipx::current_core] 
// bz (cs):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "No"); // JButton (v, B)
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false); // z (J, cs)
// Tcl Message: current_project drone 
// Elapsed time: 26 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false, false, false, false, true, false); // z (J, cs) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortMenu_CONFIGURE_IO_PORTS, "Configure I/O Ports..."); // ai (ao, Popup.HeavyWeightWindow)
// i (cs): Configure Ports: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (i)
dismissDialog("Configure Ports"); // i (cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false, false, false, false, true, false); // z (J, cs) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false, false, false, false, true, false); // z (J, cs) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortMenu_ASSIGN_TO_INTERFACE, "Assign to Interface..."); // ai (ao, Popup.HeavyWeightWindow)
// N (cs): Select I/O Port Interface: addNotify
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (N)
dismissDialog("Select I/O Port Interface"); // N (cs)
// Elapsed time: 23 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false, false, false, false, true, false); // z (J, cs) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortMenu_ASSIGN_TO_INTERFACE, "Assign to Interface..."); // ai (ao, Popup.HeavyWeightWindow)
// N (cs): Select I/O Port Interface: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (N)
dismissDialog("Select I/O Port Interface"); // N (cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "INTR.CORE1_NIRQ_13326 (1) ; IN ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; PULLDOWN ; NONE ; ", 11); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (1) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 12); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (1) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 12); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "INTR.CORE1_NIRQ_13326 (1) ; IN ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; PULLDOWN ; NONE ; ", 11, "INTR.CORE1_NIRQ_13326 (1)", 0, true); // z (J, cs) - Node
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "INTR.CORE0_NIRQ_13326 (1) ; IN ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; PULLDOWN ; NONE ; ", 10); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "INTR.CORE1_NIRQ_13326 (1) ; IN ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; PULLDOWN ; NONE ; ", 12); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (1) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 11); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (1) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 11); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "INTR.CORE0_NIRQ_13326 (1) ; IN ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; PULLDOWN ; NONE ; ", 10); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "IIC_0_13326 (2) ; INOUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 9); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (2) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 10); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "IIC_0_13326 (2) ; INOUT ;  ;  ;  ;  ; true ; 34 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 9); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_13326 (59) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; ", 7); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (5) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 9, "Scalar ports (5)", 0, true); // z (J, cs) - Node
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (5) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 9); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (5) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 9); // z (J, cs)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_mio (54) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple)", 8); // z (J, cs)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "FIXED_IO_13326 (59) ; INOUT ;  ;  ;  ;  ; true ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; (Multiple) ; ", 7); // z (J, cs)
selectButton(PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE, "I/O Ports_create_port_interface"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE
// m (cs): Create I/O Port Interface: addNotify
// Elapsed time: 22 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (m)
dismissDialog("Create I/O Port Interface"); // m (cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start_led ; OUT ;  ;  ;  ; M14 ; true ; 35 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 20, "data_start_led", 0, false); // z (J, cs)
selectButton(PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE, "I/O Ports_create_port_interface"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_CREATE_PORT_INTERFACE
// m (cs): Create I/O Port Interface: addNotify
// Elapsed time: 18 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (m)
dismissDialog("Create I/O Port Interface"); // m (cs)
// Elapsed time: 18 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 55 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v)]", 11, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v), inst : SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 12, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone (drone.v), SWIPT_2020_0 : drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.v), inst : SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 12, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "drone_SWIPT_2020_0_0.v", 2); // m (l, cs)
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// bz (cs):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  1829 ms.
// Tcl Message: open_bd_design {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd} 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Block Design"); // bz (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 374, 253, 1545, 703, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_PIN_RSB_ON_CANVAS, "Pin"); // ai (cs, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_PIN_RSB_ON_CANVAS
// Elapsed time: 10 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 386, 268, 1545, 703, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_UNPIN_RSB_ON_CANVAS, "Unpin"); // ai (cs, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_UNPIN_RSB_ON_CANVAS
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 404, 337, 1545, 703, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_IP_SETTINGS, "IP Settings..."); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_IP_SETTINGS
// d (cs): Settings: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1481 ms.
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Bitstream]", 5, false); // B (E, d)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, General]", 0, false); // B (E, d)
// [GUI Memory]: 299 MB (+9353kb) [03:39:36]
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Colors]", 9); // B (E, d)
collapseTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Colors]", 9); // B (E, d)
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Text Editor]", 7); // B (E, d)
collapseTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Text Editor]", 7); // B (E, d)
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 12); // B (E, d)
collapseTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 12); // B (E, d)
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Window Behavior]", 13); // B (E, d)
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, XHub Store]", 2); // B (E, d)
expandTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP]", 6); // B (E, d)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Repository]", 7, false); // B (E, d)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Packager]", 8, false); // B (E, d)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, General]", 0, false); // B (E, d)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Project]", 0, false); // B (E, d)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, IP Defaults]", 1, false); // B (E, d)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (d)
dismissDialog("Settings"); // d (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 346, 254, 1545, 703, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
// Elapsed time: 11 seconds
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai (ao, Popup.HeavyWeightWindow)
// bM (cs): Create Port: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bM)
// [GUI Memory]: 317 MB (+2561kb) [03:40:34]
dismissDialog("Create Port"); // bM (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 397, 297, 1545, 703, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_INTERFACE_PORT, "Create Interface Port..."); // ai (ao, Popup.HeavyWeightWindow)
// bz (cs):  Create Interface Port : addNotify
// bx (cs): Create Interface Port: addNotify
// [GUI Memory]: 345 MB (+12620kb) [03:41:10]
// Elapsed time: 50 seconds
selectTable(PAResourceAtoD.CreateRSBInterfaceDialog_TABLE, "xilinx.com:xroe_display:xroe_dl_xran_bidfwd_if_rtl:1.0 ; XRAN Beam ID Forward Interface", 391, "XRAN Beam ID Forward Interface", 1); // bC (J, bx)
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 214 MB. Current time: 3/2/21, 1:33:59 AM CET
selectTable(PAResourceAtoD.CreateRSBInterfaceDialog_TABLE, "xilinx.com:display_aurora:aurora_64b66b_QPLL_CONTROL_IN_rtl:1.0 ; Input Control Signals of high-performance Quad PLL in the GT COMMON primitive", 1, "Input Control Signals of high-performance Quad PLL in the GT COMMON primitive", 1); // bC (J, bx)
selectTable(PAResourceAtoD.CreateRSBInterfaceDialog_TABLE, "xilinx.com:display_cmac:an_lt_ctrl_ports:2.0 ; AN_LT Control Vector Interface", 13, "AN_LT Control Vector Interface", 1); // bC (J, bx)
// Elapsed time: 51 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bx)
dismissDialog("Create Interface Port"); // bx (cs)
// Elapsed time: 16 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 391, 274, 1545, 703, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
// Elapsed time: 46 seconds
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, SWIPT_2020_0]", 45, true, false, false, false, true, false); // a (J, cs) - Popup Trigger - Node
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai (ao, cs)
// bM (cs): Create Port: addNotify
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bM)
dismissDialog("Create Port"); // bM (cs)
// Elapsed time: 19 seconds
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, SWIPT_2020_0]", 45, true, false, false, false, true, false); // a (J, cs) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// r (cs): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
dismissDialog("Re-customize IP"); // r (cs)
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, SWIPT_2020_0]", 45, true, false, false, false, true, false); // a (J, cs) - Popup Trigger - Node
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai (ao, cs)
// bM (cs): Create Port: addNotify
// Elapsed time: 27 seconds
setText(PAResourceAtoD.CreateRSBPortDialog_PORT_NAME, "data_start_led"); // ac (Q, bM)
selectComboBox(PAResourceAtoD.CreateRSBPortDialog_DIRECTION, "Output", 1); // e (Q, bM)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (bM)
// HOptionPane Error: 'A port named 'data_start_led' already exists. Please enter another name. (Vivado)'
selectButton("OptionPane.button", "OK"); // JButton (v, C)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bM)
dismissDialog("Create Port"); // bM (cs)
// Elapsed time: 21 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1371, 250, 1545, 574, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
// Elapsed time: 41 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1103, 282, 1545, 574, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SWIPT_2020_v1_0.v", 5); // m (l, cs)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m (l, cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1205, 567, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "I/O Port Properties..."); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Tcl Message: current_project SWIPT_2020_v1_0_project 
// Elapsed time: 26 seconds
expandTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, Interface Connections]", 2); // a (J, cs)
expandTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, External Interfaces]", 1); // a (J, cs)
expandTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, External Interfaces, gpio_testpin]", 4); // a (J, cs)
collapseTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, External Interfaces, gpio_testpin]", 4); // a (J, cs)
expandTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, External Interfaces, IIC_0]", 5); // a (J, cs)
expandTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, External Interfaces, FIXED_IO]", 3); // a (J, cs)
// Elapsed time: 35 seconds
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, Ports, data_start_led]", 44, false); // a (J, cs)
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, Ports, data_start_led]", 44, false, false, false, false, true, false); // a (J, cs) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_MAKE_CONNECTION, "Make Connection..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_MAKE_CONNECTION
// ez (cs): Make Connection: addNotify
// Elapsed time: 18 seconds
selectTree(PAResourceQtoS.RSBSelectPinsDialog_PINS_TREE, "[, Other type, SWIPT_2020_0]", 65, true); // eB (J, ez) - Node
// Tcl Message: current_project drone 
// 'bu' command handler elapsed time: 23 seconds
dismissDialog("Make Connection"); // ez (cs)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // h (ds, cs)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// bz (cs):  Refresh IP Catalog : addNotify
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories 
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
dismissDialog("Refresh IP Catalog"); // bz (cs)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/SWIPT_2020_0 ; true ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ;  ; SWIPT_2020_v1.0 ; 1.0 (Rev. 20) ; 1.0 (Rev. 21) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (IP revision change. IP definition 'SWIPT_2020_v1.0 (1.0)' changed on disk) ; xc7z010clg400-1", 1, "/SWIPT_2020_0", 0, false); // D (J, cs)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// bz (cs):  Upgrade IP : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Upgrading 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd' 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip -vlnv user.org:user:SWIPT_2020:1.0 [get_ips  drone_SWIPT_2020_0_0] -log ip_upgrade.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded drone_SWIPT_2020_0_0 (SWIPT_2020_v1.0 1.0) from revision 20 to revision 21 
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  Wrote  : <C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ui/bd_2bde8598.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips drone_SWIPT_2020_0_0] -no_script -sync -force -quiet 
// aI (cs): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bz (cs):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.v 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/sim/drone.v VHDL Output written to : C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block SWIPT_2020_0 . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/auto_pc . 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m09_couplers/auto_pc . 
// Tcl Message: Exporting to file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone.hwh Generated Block Design Tcl file C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hw_handoff/drone_bd.tcl Generated Hardware Definition File C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/synth/drone.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 4866.691 ; gain = 0.000 
// Tcl Message: export_ip_user_files -of_objects [get_files C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// a (cs): Critical Messages: addNotify
// Elapsed time: 80 seconds
dismissDialog("Managing Output Products"); // bz (cs)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cs):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1409, 227, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 1415, 229, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, Ports, data_start_led]", 44, false); // a (J, cs)
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[drone, Ports, data_start_led]", 44, false, false, false, false, true, false); // a (J, cs) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_MAKE_CONNECTION, "Make Connection..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_MAKE_CONNECTION
// ez (cs): Make Connection: addNotify
selectCheckBox(PAResourceQtoS.RSBSelectPinsDialog_HIDE_PINS_BELONGING_TO_INTERFACES, "Hide pins belonging to interfaces", false); // g (ez): FALSE
// Elapsed time: 37 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ez)
// 'bu' command handler elapsed time: 40 seconds
dismissDialog("Make Connection"); // ez (cs)
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "System_customize_rsb_block"); // E (g, cs)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// r (cs): Re-customize IP: addNotify
selectCheckBox(PAResourceEtoH.HACGCIPSymbol_SHOW_DISABLED_PORTS, "Show disabled ports", true); // g (at, r): TRUE
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // E (g, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // E (g, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 327, 200, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1235, 562, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_CONNECTIVITY, "Show Connectivity"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SHOW_CONNECTIVITY
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, (String) null, 5, false); // z (J, cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, (String) null, 5, false); // z (J, cs)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: current_project SWIPT_2020_v1_0_project 
// Tcl Message: place_ports data_start M14 
// Elapsed time: 15 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ; M14 ; true ; 35 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, "M14", 5, false); // z (J, cs)
// Elapsed time: 63 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ; M14 ; true ; 35 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, "default (LVCMOS18)", 8, false); // z (J, cs)
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// a (cs): Save Constraints: addNotify
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (a)
// 'h' command handler elapsed time: 5 seconds
dismissDialog("Save Constraints"); // a (cs)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ; M14 ; true ; 35 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, (String) null, 4, false); // z (J, cs)
// Elapsed time: 13 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "data_start ; OUT ;  ;  ;  ; M14 ; true ; 35 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, "M14", 5, false); // z (J, cs)
// TclEventType: LOC_CONSTRAINT_REMOVE
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "ADC_vp_in ; OUT ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 17, (String) null, 5, false); // z (J, cs)
// Tcl Message: set_property package_pin "" [get_ports [list  data_start]] 
// Tcl Message: set_property package_pin "" [get_ports [list  ADC_vp_in]] 
// Elapsed time: 29 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1266, 563, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceQtoS.SchMenuAndMouse_TO_FLOPS_OR_IOS, "To Flops or I/Os"); // ai (cs, Popup.HeavyWeightWindow)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1237, 512, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, cs)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, cs)
selectMenuItem(PAResourceQtoS.SchMenuAndMouse_TO_SELECTED_CELLS, "To Selected Cells"); // ai (cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1275, 345, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, cs)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, cs)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, cs)
selectMenuItem(PAResourceQtoS.SchMenuAndMouse_TO_LEAF_CELLS, "To Leaf Cells"); // ai (cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1221, 342, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceItoN.InstanceMenu_FLOORPLANNING, "Floorplanning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, cs)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, cs)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, cs)
selectMenuItem(PAResourceQtoS.SchMenuAndMouse_TO_FLOPS_OR_IOS, "To Flops or I/Os"); // ai (cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (g, cs)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1206, 561, 1512, 623, false, false, false, true, false); // f (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "149 I/O Ports"); // h (g, cs)
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "149 I/O Ports"); // h (g, cs)
// Elapsed time: 10 seconds
selectButton(PAResourceEtoH.FindView_COLLAPSE_ALL, "Find Results_collapse_all"); // E (g, cs)
selectButton(PAResourceEtoH.FindView_EXPAND_ALL, "Find Results_expand_all"); // E (g, cs)
// Elapsed time: 12 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Configure", 2); // i (c, cs)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - SWIPT_2020", 2); // m (l, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 22 [ipx::current_core] 
// bz (cs):  Package IP : addNotify
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// bz (cs):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (v, B)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 216 MB. Current time: 3/2/21, 1:49:00 AM CET
// Engine heap size: 3,443 MB. GUI used memory: 224 MB. Current time: 3/2/21, 1:49:01 AM CET
// TclEventType: DESIGN_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  1234 ms.
// Tcl Message: close_project -delete 
// TclEventType: DESIGN_CLOSE
dismissDialog("Package IP"); // bz (cs)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo 
// TclEventType: FILE_SET_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo' 
// Elapsed time: 18 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 360, 262, 1545, 700, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_EXPAND_ALL_RSB_BLOCK, "Expand All"); // ai (cs, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_EXPAND_ALL_RSB_BLOCK
// Elapsed time: 16 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 870, 106, 1545, 700, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_COLLAPSE_ALL_RSB_BLOCK, "Collapse All"); // ai (cs)
// Run Command: PAResourceCommand.PACommandNames_COLLAPSE_ALL_RSB_BLOCK
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 777, 89, 1545, 700, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_REGENERATE_LAYOUT, "Regenerate Layout"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_REGENERATE_LAYOUT
// Tcl Command: 'regenerate_bd_layout'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_REGENERATE_LAYOUT
// Tcl Message: regenerate_bd_layout 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 858, 205, 1545, 700, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_CREATE_HIERARCHY, "Create Hierarchy..."); // ai (ao, cs)
// hl (cs): Create Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (hl)
dismissDialog("Create Hierarchy"); // hl (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 862, 172, 1545, 700, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_EXPAND_COLLAPSE, "Expand/Collapse"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_PINNING, "Pinning"); // af (ao, cs)
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC, "Customize Block..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// HOptionPane Warning: ''SWIPT_2020_0' is locked. Customization changes are not allowed. You should upgrade the IP using 'Report IP Status' from Reports menu. (Vivado)'
// 'an' command handler elapsed time: 4 seconds
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SystemTab_SHOW_IP_STATUS, "Show IP Status"); // h (ds, cs)
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "/SWIPT_2020_0 ; false ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (Up-to-date) ; No changes required ;  ; SWIPT_2020_v1.0 ; 1.0 (Rev. 21) ; 1.0 (Rev. 21) ; drone_SWIPT_2020_0_0 [SWIPT_2020_v1.0] (Up-to-date) ; xc7z010clg400-1", 4, "/SWIPT_2020_0", 0, false); // D (J, cs)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cs)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// bz (cs):  Upgrade IP : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip -vlnv user.org:user:SWIPT_2020:1.0 [get_ips  drone_SWIPT_2020_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded drone_SWIPT_2020_0_0 (SWIPT_2020_v1.0 1.0) from revision 21 to revision 22 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\drone.bd>  Wrote  : <C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/ui/bd_2bde8598.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips drone_SWIPT_2020_0_0] -no_script -sync -force -quiet 
// aI (cs): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (aI)
dismissDialog("Generate Output Products"); // aI (cs)
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cs)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cs):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 937, 126, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 812, 110, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Block Properties..."); // ai (ao, cs)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
expandTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CONFIG ; ", 2); // l (C, cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
selectButton(RDIResourceCommand.RDICommands_TOGGLE_DESCRIPTION_AREA_DISPLAY, "Tcl Object View_toggle_tcl_description_area"); // x (g, cs): TRUE
// Run Command: RDIResourceCommand.RDICommands_TOGGLE_DESCRIPTION_AREA_DISPLAY
selectButton(RDIResourceCommand.RDICommands_TOGGLE_DESCRIPTION_AREA_DISPLAY, "Tcl Object View_toggle_tcl_description_area"); // x (g, cs): FALSE
// Run Command: RDIResourceCommand.RDICommands_TOGGLE_DESCRIPTION_AREA_DISPLAY
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 825, 249, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderView_ORIENTATION, "Orientation"); // af (ao, cs)
// Elapsed time: 47 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 775, 208, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_MODULE, "Add Module..."); // ai (ao, cs)
// cU (cs): Add Module: addNotify
// Elapsed time: 17 seconds
selectButton("OptionPane.button", "Cancel"); // JButton (v, B)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (cU)
// TclEventType: RSB_CANVAS_LOCATION
dismissDialog("Add Module"); // cU (cs)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 748, 216, 1545, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: HW_TARGET_CLOSE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: RSB_CANVAS_LOCATION
// Elapsed time: 96 seconds
closeView(PAResourceOtoP.PAViews_DASHBOARD, "hw_ila_1"); // i
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279A7912CA 
// n (cs): Close Hardware Target: addNotify
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: HW_SERVER_UPDATE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: HW_SERVER_UPDATE
// TclEventType: RSB_CANVAS_LOCATION
// WARNING: HEventQueue.dispatchEvent() is taking  10798362 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 280 MB. Current time: 3/2/21, 4:54:51 AM CET
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1010 ms. Increasing delay to 3030 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  15217009 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1562 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 3,443 MB. GUI used memory: 193 MB. Current time: 3/2/21, 9:08:38 AM CET
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 4277 ms. Increasing delay to 4000 ms.
// TclEventType: RSB_CANVAS_LOCATION
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2275 ms. Increasing delay to 6825 ms.
// TclEventType: RSB_CANVAS_LOCATION
// Elapsed time: 26040 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cs)
// Elapsed time: 631 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v)]", 1, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v)]", 1, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v)]", 1, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// Elapsed time: 36 seconds
selectCodeEditor("drone_wrapper.v", 289, 332); // bP (w, cs)
// Elapsed time: 27 seconds
selectCodeEditor("drone_wrapper.v", 164, 414); // bP (w, cs)
// Elapsed time: 47 seconds
selectCodeEditor("drone_wrapper.v", 210, 520); // bP (w, cs)
// Elapsed time: 18 seconds
selectCodeEditor("drone_wrapper.v", 185, 579); // bP (w, cs)
// Elapsed time: 14 seconds
selectCodeEditor("drone_wrapper.v", 227, 203); // bP (w, cs)
selectCodeEditor("drone_wrapper.v", 227, 203, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("drone_wrapper.v", 227, 203); // bP (w, cs)
// Elapsed time: 16 seconds
selectCodeEditor("drone_wrapper.v", 215, 267); // bP (w, cs)
selectCodeEditor("drone_wrapper.v", 215, 267, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("drone_wrapper.v", 215, 267); // bP (w, cs)
// Elapsed time: 10 seconds
selectCodeEditor("drone_wrapper.v", 379, 475); // bP (w, cs)
selectCodeEditor("drone_wrapper.v", 379, 475, false, false, false, false, true); // bP (w, cs) - Double Click
selectCodeEditor("drone_wrapper.v", 379, 475); // bP (w, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v)]", 1); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false, false, false, false, true, false); // B (F, cs) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cs)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_CONSTRAINT_SETS, "Edit Constraints Sets..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_EDIT_CONSTRAINT_SETS
// ax (cs): Edit Constraints Sets: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ax)
dismissDialog("Edit Constraints Sets"); // ax (cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false, false, false, false, true, false); // B (F, cs) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cs)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cs): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 8 seconds
dismissDialog("Add Sources"); // c (cs)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false, false, false, false, false, true); // B (F, cs) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// HOptionPane Warning: ''drone_SWIPT_2020_0_0.xci' IP is part of a block design. Please use the block design 'drone' to customize the IP. (Re-customize IP)'
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectCodeEditor("drone_wrapper.v", 717, 137); // bP (w, cs)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 472ms to process. Increasing delay to 3000 ms.
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // h (ds, cs)
// c:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\src\bd\ip\drone_SWIPT_2020_0_0\synth\drone_SWIPT_2020_0_0.v (Het systeem kan het opgegeven pad niet vinden)
// Elapsed time: 34 seconds
typeControlKey(null, null, 'z');
// Elapsed time: 27 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd), drone_SWIPT_2020_0_0 (drone_SWIPT_2020_0_0.xci)]", 3, false, false, false, false, false, true); // B (F, cs) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// HOptionPane Warning: ''drone_SWIPT_2020_0_0.xci' IP is part of a block design. Please use the block design 'drone' to customize the IP. (Re-customize IP)'
// 'B' command handler elapsed time: 3 seconds
selectButton("OptionPane.button", "OK"); // JButton (v, B)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, drone_wrapper (drone_wrapper.v), drone_i : drone (drone.bd)]", 2, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// bz (cs):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd} 
dismissDialog("Open Block Design"); // bz (cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// r (cs): Re-customize IP: addNotify
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog("Re-customize IP"); // r (cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 817, 209, 1414, 737, false, false, false, true, false); // hq (m, cs) - Popup Trigger
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cs)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, cs)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cs): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bz (cs):  Edit in IP Packager : addNotify
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name SWIPT_2020_v1_0_project -directory C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.tmp/SWIPT_2020_v1_0_project c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/brech/desktop/eagle2_verilog/eagle2_freq_alg/drone/drone.tmp/swipt_2020_v1_0_project' 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3959 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4866.691 ; gain = 0.000 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// WARNING: HEventQueue.dispatchEvent() is taking  1195 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4866.691 ; gain = 0.000 
// 'i' command handler elapsed time: 17 seconds
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 16 seconds
dismissDialog("Edit in IP Packager"); // bz (cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0); // B (F, cs)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1); // B (F, cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3); // B (F, cs)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v), swipt_toplevel_inst : swipt_toplevel (swipt_toplevel.v)]", 3, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 10 seconds
selectCodeEditor("swipt_toplevel.v", 234, 476); // bP (w, cs)
// Elapsed time: 12 seconds
selectCodeEditor("swipt_toplevel.v", 179, 263); // bP (w, cs)
// Elapsed time: 11 seconds
selectCodeEditor("swipt_toplevel.v", 145, 513); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 550ms to process. Increasing delay to 3000 ms.
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v)]", 2, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v), SWIPT_2020_v1_0_S00_AXI_inst : SWIPT_2020_v1_0_S00_AXI (SWIPT_2020_v1_0_S00_AXI.v)]", 2, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// TclEventType: RSB_CANVAS_LOCATION
selectCodeEditor("SWIPT_2020_v1_0_S00_AXI.v", 270, 54); // bP (w, cs)
// Elapsed time: 12 seconds
selectCodeEditor("SWIPT_2020_v1_0_S00_AXI.v", 270, 582); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SWIPT_2020_v1_0 (SWIPT_2020_v1_0.v)]", 1, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
// TclEventType: RSB_CANVAS_LOCATION
selectCodeEditor("SWIPT_2020_v1_0.v", 270, 113); // bP (w, cs)
selectCodeEditor("SWIPT_2020_v1_0.v", 282, 119); // bP (w, cs)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (F, cs) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, false, true); // B (F, cs) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 3); // B (F, cs)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 3); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 4, false); // B (F, cs)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 4, false, false, false, false, false, true); // B (F, cs) - Double Click
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (J, cs)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cs)
// TclEventType: PACKAGER_OBJECT_CHANGE
// bz (cs):  Package IP : addNotify
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 23 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton("OptionPane.button", "No"); // JButton (v, B)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
