// Seed: 3974008929
module module_0 (
    input tri id_0,
    input tri id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    output wire id_7
);
  assign id_2 = -1;
  nor primCall (id_5, id_0, id_4, id_3, id_1);
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  assign module_3.id_1 = 0;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_15;
  assign id_14 = id_3;
endmodule
module module_3 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2
);
  logic id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
