0.6
2019.1
May 24 2019
15:06:07
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.sim/sim_1/synth/timing/xsim/design_1_wrapper_time_synth.v,1576345231,verilog,,,,design_1;design_1_vhdlnoclk_0_0;design_1_vhdlnoclk_0_0_vhdlnoclk;design_1_wrapper;design_1_ws2812b_0_0;design_1_ws2812b_0_0_ws2812b;glbl,,,,,,,,
