/*******************************************************************************
 * File Name: cycfg_pins.h
 *
 * Description:
 * Pin configuration
 * This file was automatically generated and should not be modified.
 * Configurator Backend 3.60.0
 * device-db 4.34.0.9502
 * mtb-dsl-pse8xxgp 1.2.0.895
 *
 *******************************************************************************
 * Copyright 2026 Cypress Semiconductor Corporation (an Infineon company) or
 * an affiliate of Cypress Semiconductor Corporation.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 ******************************************************************************/

#if !defined(CYCFG_PINS_H)
#define CYCFG_PINS_H

#include "cycfg_notices.h"
#include "cy_gpio.h"
#include "cycfg_routing.h"
#include "cy_smartio.h"
#include "cy_sysclk.h"

#if defined(__cplusplus)
extern "C" {
#endif /* defined(__cplusplus) */

#define CYBSP_OSPI_RAM_SS_ENABLED 1U
#define CYBSP_OSPI_RAM_SS_PORT GPIO_PRT0
#define CYBSP_OSPI_RAM_SS_PORT_NUM 0U
#define CYBSP_OSPI_RAM_SS_PIN 1U
#define CYBSP_OSPI_RAM_SS_NUM 1U
#define CYBSP_OSPI_RAM_SS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_OSPI_RAM_SS_INIT_DRIVESTATE 1
#ifndef ioss_0_port_0_pin_1_HSIOM
    #define ioss_0_port_0_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_OSPI_RAM_SS_HSIOM ioss_0_port_0_pin_1_HSIOM
#define CYBSP_OSPI_RAM_SS_IRQ ioss_interrupts_gpio_0_IRQn
#define CYBSP_OSPI_D0_ENABLED 1U
#define CYBSP_QSPI_D0_ENABLED CYBSP_OSPI_D0_ENABLED
#define CYBSP_OSPI_D0_PORT (GPIO_PRT_Type*)SMIF0_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_QSPI_D0_PORT CYBSP_OSPI_D0_PORT
#define CYBSP_OSPI_D0_PORT_NUM 1U
#define CYBSP_QSPI_D0_PORT_NUM CYBSP_OSPI_D0_PORT_NUM
#define CYBSP_OSPI_D0_PIN 0U
#define CYBSP_QSPI_D0_PIN CYBSP_OSPI_D0_PIN
#define CYBSP_OSPI_D0_NUM 0U
#define CYBSP_QSPI_D0_NUM CYBSP_OSPI_D0_NUM
#define CYBSP_OSPI_D0_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_QSPI_D0_DRIVEMODE CYBSP_OSPI_D0_DRIVEMODE
#define CYBSP_OSPI_D0_INIT_DRIVESTATE 1
#define CYBSP_QSPI_D0_INIT_DRIVESTATE CYBSP_OSPI_D0_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_0_HSIOM
    #define ioss_0_port_1_pin_0_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_D0_HSIOM ioss_0_port_1_pin_0_HSIOM
#define CYBSP_QSPI_D0_HSIOM CYBSP_OSPI_D0_HSIOM
#define CYBSP_OSPI_D0_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_QSPI_D0_IRQ CYBSP_OSPI_D0_IRQ
#define CYBSP_OSPI_D1_ENABLED 1U
#define CYBSP_QSPI_D1_ENABLED CYBSP_OSPI_D1_ENABLED
#define CYBSP_OSPI_D1_PORT (GPIO_PRT_Type*)SMIF0_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_QSPI_D1_PORT CYBSP_OSPI_D1_PORT
#define CYBSP_OSPI_D1_PORT_NUM 1U
#define CYBSP_QSPI_D1_PORT_NUM CYBSP_OSPI_D1_PORT_NUM
#define CYBSP_OSPI_D1_PIN 1U
#define CYBSP_QSPI_D1_PIN CYBSP_OSPI_D1_PIN
#define CYBSP_OSPI_D1_NUM 1U
#define CYBSP_QSPI_D1_NUM CYBSP_OSPI_D1_NUM
#define CYBSP_OSPI_D1_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_QSPI_D1_DRIVEMODE CYBSP_OSPI_D1_DRIVEMODE
#define CYBSP_OSPI_D1_INIT_DRIVESTATE 1
#define CYBSP_QSPI_D1_INIT_DRIVESTATE CYBSP_OSPI_D1_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_1_HSIOM
    #define ioss_0_port_1_pin_1_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_D1_HSIOM ioss_0_port_1_pin_1_HSIOM
#define CYBSP_QSPI_D1_HSIOM CYBSP_OSPI_D1_HSIOM
#define CYBSP_OSPI_D1_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_QSPI_D1_IRQ CYBSP_OSPI_D1_IRQ
#define CYBSP_OSPI_D2_ENABLED 1U
#define CYBSP_QSPI_D2_ENABLED CYBSP_OSPI_D2_ENABLED
#define CYBSP_OSPI_D2_PORT (GPIO_PRT_Type*)SMIF0_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_QSPI_D2_PORT CYBSP_OSPI_D2_PORT
#define CYBSP_OSPI_D2_PORT_NUM 1U
#define CYBSP_QSPI_D2_PORT_NUM CYBSP_OSPI_D2_PORT_NUM
#define CYBSP_OSPI_D2_PIN 2U
#define CYBSP_QSPI_D2_PIN CYBSP_OSPI_D2_PIN
#define CYBSP_OSPI_D2_NUM 2U
#define CYBSP_QSPI_D2_NUM CYBSP_OSPI_D2_NUM
#define CYBSP_OSPI_D2_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_QSPI_D2_DRIVEMODE CYBSP_OSPI_D2_DRIVEMODE
#define CYBSP_OSPI_D2_INIT_DRIVESTATE 1
#define CYBSP_QSPI_D2_INIT_DRIVESTATE CYBSP_OSPI_D2_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_2_HSIOM
    #define ioss_0_port_1_pin_2_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_D2_HSIOM ioss_0_port_1_pin_2_HSIOM
#define CYBSP_QSPI_D2_HSIOM CYBSP_OSPI_D2_HSIOM
#define CYBSP_OSPI_D2_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_QSPI_D2_IRQ CYBSP_OSPI_D2_IRQ
#define CYBSP_OSPI_D3_ENABLED 1U
#define CYBSP_QSPI_D3_ENABLED CYBSP_OSPI_D3_ENABLED
#define CYBSP_OSPI_D3_PORT (GPIO_PRT_Type*)SMIF0_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_QSPI_D3_PORT CYBSP_OSPI_D3_PORT
#define CYBSP_OSPI_D3_PORT_NUM 1U
#define CYBSP_QSPI_D3_PORT_NUM CYBSP_OSPI_D3_PORT_NUM
#define CYBSP_OSPI_D3_PIN 3U
#define CYBSP_QSPI_D3_PIN CYBSP_OSPI_D3_PIN
#define CYBSP_OSPI_D3_NUM 3U
#define CYBSP_QSPI_D3_NUM CYBSP_OSPI_D3_NUM
#define CYBSP_OSPI_D3_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_QSPI_D3_DRIVEMODE CYBSP_OSPI_D3_DRIVEMODE
#define CYBSP_OSPI_D3_INIT_DRIVESTATE 1
#define CYBSP_QSPI_D3_INIT_DRIVESTATE CYBSP_OSPI_D3_INIT_DRIVESTATE
#ifndef ioss_0_port_1_pin_3_HSIOM
    #define ioss_0_port_1_pin_3_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_D3_HSIOM ioss_0_port_1_pin_3_HSIOM
#define CYBSP_QSPI_D3_HSIOM CYBSP_OSPI_D3_HSIOM
#define CYBSP_OSPI_D3_IRQ ioss_interrupts_gpio_1_IRQn
#define CYBSP_QSPI_D3_IRQ CYBSP_OSPI_D3_IRQ
#define CYBSP_QSPI_SS_ENABLED 1U
#define CYBSP_QSPI_SS_PORT GPIO_PRT2
#define CYBSP_QSPI_SS_PORT_NUM 2U
#define CYBSP_QSPI_SS_PIN 0U
#define CYBSP_QSPI_SS_NUM 0U
#define CYBSP_QSPI_SS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_QSPI_SS_INIT_DRIVESTATE 1
#ifndef ioss_0_port_2_pin_0_HSIOM
    #define ioss_0_port_2_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_QSPI_SS_HSIOM ioss_0_port_2_pin_0_HSIOM
#define CYBSP_QSPI_SS_IRQ ioss_interrupts_gpio_2_IRQn
#define CYBSP_I3C_SCL_ENABLED 1U
#define CYBSP_I3C_SCL_PORT GPIO_PRT3
#define CYBSP_I3C_SCL_PORT_NUM 3U
#define CYBSP_I3C_SCL_PIN 0U
#define CYBSP_I3C_SCL_NUM 0U
#define CYBSP_I3C_SCL_DRIVEMODE CY_GPIO_DM_CFGOUT3_STRONG_PULLUP_HIGHZ
#define CYBSP_I3C_SCL_INIT_DRIVESTATE 1
#ifndef ioss_0_port_3_pin_0_HSIOM
    #define ioss_0_port_3_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I3C_SCL_HSIOM ioss_0_port_3_pin_0_HSIOM
#define CYBSP_I3C_SCL_IRQ ioss_interrupts_gpio_3_IRQn
#define CYBSP_I3C_SDA_ENABLED 1U
#define CYBSP_I3C_SDA_PORT GPIO_PRT3
#define CYBSP_I3C_SDA_PORT_NUM 3U
#define CYBSP_I3C_SDA_PIN 1U
#define CYBSP_I3C_SDA_NUM 1U
#define CYBSP_I3C_SDA_DRIVEMODE CY_GPIO_DM_CFGOUT3_STRONG_PULLUP_HIGHZ
#define CYBSP_I3C_SDA_INIT_DRIVESTATE 1
#ifndef ioss_0_port_3_pin_1_HSIOM
    #define ioss_0_port_3_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I3C_SDA_HSIOM ioss_0_port_3_pin_1_HSIOM
#define CYBSP_I3C_SDA_IRQ ioss_interrupts_gpio_3_IRQn
#define CYBSP_OSPI_RAM_D0_ENABLED 1U
#define CYBSP_OSPI_RAM_D0_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D0_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D0_PIN 0U
#define CYBSP_OSPI_RAM_D0_NUM 0U
#define CYBSP_OSPI_RAM_D0_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D0_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_0_HSIOM
    #define ioss_0_port_4_pin_0_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D0_HSIOM ioss_0_port_4_pin_0_HSIOM
#define CYBSP_OSPI_RAM_D0_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D1_ENABLED 1U
#define CYBSP_OSPI_RAM_D1_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D1_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D1_PIN 1U
#define CYBSP_OSPI_RAM_D1_NUM 1U
#define CYBSP_OSPI_RAM_D1_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D1_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_1_HSIOM
    #define ioss_0_port_4_pin_1_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D1_HSIOM ioss_0_port_4_pin_1_HSIOM
#define CYBSP_OSPI_RAM_D1_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D2_ENABLED 1U
#define CYBSP_OSPI_RAM_D2_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D2_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D2_PIN 2U
#define CYBSP_OSPI_RAM_D2_NUM 2U
#define CYBSP_OSPI_RAM_D2_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D2_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_2_HSIOM
    #define ioss_0_port_4_pin_2_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D2_HSIOM ioss_0_port_4_pin_2_HSIOM
#define CYBSP_OSPI_RAM_D2_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D3_ENABLED 1U
#define CYBSP_OSPI_RAM_D3_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D3_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D3_PIN 3U
#define CYBSP_OSPI_RAM_D3_NUM 3U
#define CYBSP_OSPI_RAM_D3_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D3_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_3_HSIOM
    #define ioss_0_port_4_pin_3_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D3_HSIOM ioss_0_port_4_pin_3_HSIOM
#define CYBSP_OSPI_RAM_D3_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D4_ENABLED 1U
#define CYBSP_OSPI_RAM_D4_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D4_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D4_PIN 4U
#define CYBSP_OSPI_RAM_D4_NUM 4U
#define CYBSP_OSPI_RAM_D4_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D4_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_4_HSIOM
    #define ioss_0_port_4_pin_4_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D4_HSIOM ioss_0_port_4_pin_4_HSIOM
#define CYBSP_OSPI_RAM_D4_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D5_ENABLED 1U
#define CYBSP_OSPI_RAM_D5_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D5_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D5_PIN 5U
#define CYBSP_OSPI_RAM_D5_NUM 5U
#define CYBSP_OSPI_RAM_D5_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D5_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_5_HSIOM
    #define ioss_0_port_4_pin_5_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D5_HSIOM ioss_0_port_4_pin_5_HSIOM
#define CYBSP_OSPI_RAM_D5_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D6_ENABLED 1U
#define CYBSP_OSPI_RAM_D6_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D6_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D6_PIN 6U
#define CYBSP_OSPI_RAM_D6_NUM 6U
#define CYBSP_OSPI_RAM_D6_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D6_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_6_HSIOM
    #define ioss_0_port_4_pin_6_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D6_HSIOM ioss_0_port_4_pin_6_HSIOM
#define CYBSP_OSPI_RAM_D6_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_OSPI_RAM_D7_ENABLED 1U
#define CYBSP_OSPI_RAM_D7_PORT (GPIO_PRT_Type*)SMIF1_CORE_SMIF_GPIO_SMIF_PRT0
#define CYBSP_OSPI_RAM_D7_PORT_NUM 4U
#define CYBSP_OSPI_RAM_D7_PIN 7U
#define CYBSP_OSPI_RAM_D7_NUM 7U
#define CYBSP_OSPI_RAM_D7_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_OSPI_RAM_D7_INIT_DRIVESTATE 1
#ifndef ioss_0_port_4_pin_7_HSIOM
    #define ioss_0_port_4_pin_7_HSIOM HSIOM_SEL_ACT_15
#endif
#define CYBSP_OSPI_RAM_D7_HSIOM ioss_0_port_4_pin_7_HSIOM
#define CYBSP_OSPI_RAM_D7_IRQ ioss_interrupts_gpio_4_IRQn
#define CYBSP_DEBUG_UART_RX_ENABLED 1U
#define CYBSP_DEBUG_UART_RX_PORT GPIO_PRT6
#define CYBSP_DEBUG_UART_RX_PORT_NUM 6U
#define CYBSP_DEBUG_UART_RX_PIN 5U
#define CYBSP_DEBUG_UART_RX_NUM 5U
#define CYBSP_DEBUG_UART_RX_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_DEBUG_UART_RX_INIT_DRIVESTATE 1
#ifndef ioss_0_port_6_pin_5_HSIOM
    #define ioss_0_port_6_pin_5_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_DEBUG_UART_RX_HSIOM ioss_0_port_6_pin_5_HSIOM
#define CYBSP_DEBUG_UART_RX_IRQ ioss_interrupts_gpio_6_IRQn
#define CYBSP_DEBUG_UART_TX_ENABLED 1U
#define CYBSP_DEBUG_UART_TX_PORT GPIO_PRT6
#define CYBSP_DEBUG_UART_TX_PORT_NUM 6U
#define CYBSP_DEBUG_UART_TX_PIN 7U
#define CYBSP_DEBUG_UART_TX_NUM 7U
#define CYBSP_DEBUG_UART_TX_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_DEBUG_UART_TX_INIT_DRIVESTATE 1
#ifndef ioss_0_port_6_pin_7_HSIOM
    #define ioss_0_port_6_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_DEBUG_UART_TX_HSIOM ioss_0_port_6_pin_7_HSIOM
#define CYBSP_DEBUG_UART_TX_IRQ ioss_interrupts_gpio_6_IRQn
#define CYBSP_SDHC_CMD_ENABLED 1U
#define CYBSP_SDHC_CMD_PORT GPIO_PRT7
#define CYBSP_SDHC_CMD_PORT_NUM 7U
#define CYBSP_SDHC_CMD_PIN 0U
#define CYBSP_SDHC_CMD_NUM 0U
#define CYBSP_SDHC_CMD_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SDHC_CMD_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_0_HSIOM
    #define ioss_0_port_7_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_CMD_HSIOM ioss_0_port_7_pin_0_HSIOM
#define CYBSP_SDHC_CMD_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_SDHC_CLK_ENABLED 1U
#define CYBSP_SDHC_CLK_PORT GPIO_PRT7
#define CYBSP_SDHC_CLK_PORT_NUM 7U
#define CYBSP_SDHC_CLK_PIN 1U
#define CYBSP_SDHC_CLK_NUM 1U
#define CYBSP_SDHC_CLK_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SDHC_CLK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_1_HSIOM
    #define ioss_0_port_7_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_CLK_HSIOM ioss_0_port_7_pin_1_HSIOM
#define CYBSP_SDHC_CLK_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_SDHC_IO0_ENABLED 1U
#define CYBSP_SDHC_IO0_PORT GPIO_PRT7
#define CYBSP_SDHC_IO0_PORT_NUM 7U
#define CYBSP_SDHC_IO0_PIN 3U
#define CYBSP_SDHC_IO0_NUM 3U
#define CYBSP_SDHC_IO0_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SDHC_IO0_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_3_HSIOM
    #define ioss_0_port_7_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_IO0_HSIOM ioss_0_port_7_pin_3_HSIOM
#define CYBSP_SDHC_IO0_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_EXT_CLK_ENABLED 1U
#define CYBSP_EXT_CLK_PORT GPIO_PRT7
#define CYBSP_EXT_CLK_PORT_NUM 7U
#define CYBSP_EXT_CLK_PIN 4U
#define CYBSP_EXT_CLK_NUM 4U
#define CYBSP_EXT_CLK_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_EXT_CLK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_4_HSIOM
    #define ioss_0_port_7_pin_4_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_EXT_CLK_HSIOM ioss_0_port_7_pin_4_HSIOM
#define CYBSP_EXT_CLK_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_SDHC_IO1_ENABLED 1U
#define CYBSP_SDHC_IO1_PORT GPIO_PRT7
#define CYBSP_SDHC_IO1_PORT_NUM 7U
#define CYBSP_SDHC_IO1_PIN 5U
#define CYBSP_SDHC_IO1_NUM 5U
#define CYBSP_SDHC_IO1_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SDHC_IO1_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_5_HSIOM
    #define ioss_0_port_7_pin_5_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_IO1_HSIOM ioss_0_port_7_pin_5_HSIOM
#define CYBSP_SDHC_IO1_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_SDHC_IO2_ENABLED 1U
#define CYBSP_SDHC_IO2_PORT GPIO_PRT7
#define CYBSP_SDHC_IO2_PORT_NUM 7U
#define CYBSP_SDHC_IO2_PIN 6U
#define CYBSP_SDHC_IO2_NUM 6U
#define CYBSP_SDHC_IO2_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SDHC_IO2_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_6_HSIOM
    #define ioss_0_port_7_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_IO2_HSIOM ioss_0_port_7_pin_6_HSIOM
#define CYBSP_SDHC_IO2_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_SDHC_IO3_ENABLED 1U
#define CYBSP_SDHC_IO3_PORT GPIO_PRT7
#define CYBSP_SDHC_IO3_PORT_NUM 7U
#define CYBSP_SDHC_IO3_PIN 7U
#define CYBSP_SDHC_IO3_NUM 7U
#define CYBSP_SDHC_IO3_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_SDHC_IO3_INIT_DRIVESTATE 1
#ifndef ioss_0_port_7_pin_7_HSIOM
    #define ioss_0_port_7_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_IO3_HSIOM ioss_0_port_7_pin_7_HSIOM
#define CYBSP_SDHC_IO3_IRQ ioss_interrupts_gpio_7_IRQn
#define CYBSP_I2C_SCL_ENABLED 1U
#define CYBSP_I2C_SCL_PORT GPIO_PRT8
#define CYBSP_I2C_SCL_PORT_NUM 8U
#define CYBSP_I2C_SCL_PIN 0U
#define CYBSP_I2C_SCL_NUM 0U
#define CYBSP_I2C_SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_I2C_SCL_INIT_DRIVESTATE 1
#ifndef ioss_0_port_8_pin_0_HSIOM
    #define ioss_0_port_8_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I2C_SCL_HSIOM ioss_0_port_8_pin_0_HSIOM
#define CYBSP_I2C_SCL_IRQ ioss_interrupts_gpio_8_IRQn
#define CYBSP_I2C_SDA_ENABLED 1U
#define CYBSP_I2C_SDA_PORT GPIO_PRT8
#define CYBSP_I2C_SDA_PORT_NUM 8U
#define CYBSP_I2C_SDA_PIN 1U
#define CYBSP_I2C_SDA_NUM 1U
#define CYBSP_I2C_SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_I2C_SDA_INIT_DRIVESTATE 1
#ifndef ioss_0_port_8_pin_1_HSIOM
    #define ioss_0_port_8_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I2C_SDA_HSIOM ioss_0_port_8_pin_1_HSIOM
#define CYBSP_I2C_SDA_IRQ ioss_interrupts_gpio_8_IRQn
#define CYBSP_SW2_ENABLED 1U
#define CYBSP_USER_BTN1_ENABLED CYBSP_SW2_ENABLED
#define CYBSP_USER_BTN_ENABLED CYBSP_SW2_ENABLED
#define CYBSP_SW2_PORT GPIO_PRT8
#define CYBSP_USER_BTN1_PORT CYBSP_SW2_PORT
#define CYBSP_USER_BTN_PORT CYBSP_SW2_PORT
#define CYBSP_SW2_PORT_NUM 8U
#define CYBSP_USER_BTN1_PORT_NUM CYBSP_SW2_PORT_NUM
#define CYBSP_USER_BTN_PORT_NUM CYBSP_SW2_PORT_NUM
#define CYBSP_SW2_PIN 3U
#define CYBSP_USER_BTN1_PIN CYBSP_SW2_PIN
#define CYBSP_USER_BTN_PIN CYBSP_SW2_PIN
#define CYBSP_SW2_NUM 3U
#define CYBSP_USER_BTN1_NUM CYBSP_SW2_NUM
#define CYBSP_USER_BTN_NUM CYBSP_SW2_NUM
#define CYBSP_SW2_DRIVEMODE CY_GPIO_DM_PULLUP
#define CYBSP_USER_BTN1_DRIVEMODE CYBSP_SW2_DRIVEMODE
#define CYBSP_USER_BTN_DRIVEMODE CYBSP_SW2_DRIVEMODE
#define CYBSP_SW2_INIT_DRIVESTATE 1
#define CYBSP_USER_BTN1_INIT_DRIVESTATE CYBSP_SW2_INIT_DRIVESTATE
#define CYBSP_USER_BTN_INIT_DRIVESTATE CYBSP_SW2_INIT_DRIVESTATE
#ifndef ioss_0_port_8_pin_3_HSIOM
    #define ioss_0_port_8_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SW2_HSIOM ioss_0_port_8_pin_3_HSIOM
#define CYBSP_USER_BTN1_HSIOM CYBSP_SW2_HSIOM
#define CYBSP_USER_BTN_HSIOM CYBSP_SW2_HSIOM
#define CYBSP_SW2_IRQ ioss_interrupts_gpio_8_IRQn
#define CYBSP_USER_BTN1_IRQ CYBSP_SW2_IRQ
#define CYBSP_USER_BTN_IRQ CYBSP_SW2_IRQ
#define CYBSP_PDM_CLK_ENABLED 1U
#define CYBSP_PDM_CLK_PORT GPIO_PRT8
#define CYBSP_PDM_CLK_PORT_NUM 8U
#define CYBSP_PDM_CLK_PIN 5U
#define CYBSP_PDM_CLK_NUM 5U
#define CYBSP_PDM_CLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_PDM_CLK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_8_pin_5_HSIOM
    #define ioss_0_port_8_pin_5_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_PDM_CLK_HSIOM ioss_0_port_8_pin_5_HSIOM
#define CYBSP_PDM_CLK_IRQ ioss_interrupts_gpio_8_IRQn
#define CYBSP_PDM_DATA_ENABLED 1U
#define CYBSP_PDM_DATA_PORT GPIO_PRT8
#define CYBSP_PDM_DATA_PORT_NUM 8U
#define CYBSP_PDM_DATA_PIN 6U
#define CYBSP_PDM_DATA_NUM 6U
#define CYBSP_PDM_DATA_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_PDM_DATA_INIT_DRIVESTATE 1
#ifndef ioss_0_port_8_pin_6_HSIOM
    #define ioss_0_port_8_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_PDM_DATA_HSIOM ioss_0_port_8_pin_6_HSIOM
#define CYBSP_PDM_DATA_IRQ ioss_interrupts_gpio_8_IRQn
#define CYBSP_SW4_ENABLED 1U
#define CYBSP_USER_BTN2_ENABLED CYBSP_SW4_ENABLED
#define CYBSP_SW4_PORT GPIO_PRT8
#define CYBSP_USER_BTN2_PORT CYBSP_SW4_PORT
#define CYBSP_SW4_PORT_NUM 8U
#define CYBSP_USER_BTN2_PORT_NUM CYBSP_SW4_PORT_NUM
#define CYBSP_SW4_PIN 7U
#define CYBSP_USER_BTN2_PIN CYBSP_SW4_PIN
#define CYBSP_SW4_NUM 7U
#define CYBSP_USER_BTN2_NUM CYBSP_SW4_NUM
#define CYBSP_SW4_DRIVEMODE CY_GPIO_DM_PULLUP
#define CYBSP_USER_BTN2_DRIVEMODE CYBSP_SW4_DRIVEMODE
#define CYBSP_SW4_INIT_DRIVESTATE 1
#define CYBSP_USER_BTN2_INIT_DRIVESTATE CYBSP_SW4_INIT_DRIVESTATE
#ifndef ioss_0_port_8_pin_7_HSIOM
    #define ioss_0_port_8_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SW4_HSIOM ioss_0_port_8_pin_7_HSIOM
#define CYBSP_USER_BTN2_HSIOM CYBSP_SW4_HSIOM
#define CYBSP_SW4_IRQ ioss_interrupts_gpio_8_IRQn
#define CYBSP_USER_BTN2_IRQ CYBSP_SW4_IRQ
#define CYBSP_SERIAL_INT_0_ENABLED 1U
#define CYBSP_SERIAL_INT_0_PORT GPIO_PRT9
#define CYBSP_SERIAL_INT_0_PORT_NUM 9U
#define CYBSP_SERIAL_INT_0_PIN 0U
#define CYBSP_SERIAL_INT_0_NUM 0U
#define CYBSP_SERIAL_INT_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_SERIAL_INT_0_INIT_DRIVESTATE 1
#ifndef ioss_0_port_9_pin_0_HSIOM
    #define ioss_0_port_9_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SERIAL_INT_0_HSIOM ioss_0_port_9_pin_0_HSIOM
#define CYBSP_SERIAL_INT_0_IRQ ioss_interrupts_gpio_9_IRQn
#define CYBSP_SERIAL_INT_2_ENABLED 1U
#define CYBSP_SERIAL_INT_2_PORT GPIO_PRT9
#define CYBSP_SERIAL_INT_2_PORT_NUM 9U
#define CYBSP_SERIAL_INT_2_PIN 2U
#define CYBSP_SERIAL_INT_2_NUM 2U
#define CYBSP_SERIAL_INT_2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_SERIAL_INT_2_INIT_DRIVESTATE 1
#ifndef ioss_0_port_9_pin_2_HSIOM
    #define ioss_0_port_9_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SERIAL_INT_2_HSIOM ioss_0_port_9_pin_2_HSIOM
#define CYBSP_SERIAL_INT_2_IRQ ioss_interrupts_gpio_9_IRQn
#define CYBSP_BT_UART_RX_ENABLED 1U
#define CYBSP_ETH_TXD_3_ENABLED CYBSP_BT_UART_RX_ENABLED
#define CYBSP_BT_UART_RX_PORT GPIO_PRT10
#define CYBSP_ETH_TXD_3_PORT CYBSP_BT_UART_RX_PORT
#define CYBSP_BT_UART_RX_PORT_NUM 10U
#define CYBSP_ETH_TXD_3_PORT_NUM CYBSP_BT_UART_RX_PORT_NUM
#define CYBSP_BT_UART_RX_PIN 0U
#define CYBSP_ETH_TXD_3_PIN CYBSP_BT_UART_RX_PIN
#define CYBSP_BT_UART_RX_NUM 0U
#define CYBSP_ETH_TXD_3_NUM CYBSP_BT_UART_RX_NUM
#define CYBSP_BT_UART_RX_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_ETH_TXD_3_DRIVEMODE CYBSP_BT_UART_RX_DRIVEMODE
#define CYBSP_BT_UART_RX_INIT_DRIVESTATE 1
#define CYBSP_ETH_TXD_3_INIT_DRIVESTATE CYBSP_BT_UART_RX_INIT_DRIVESTATE
#ifndef ioss_0_port_10_pin_0_HSIOM
    #define ioss_0_port_10_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_UART_RX_HSIOM ioss_0_port_10_pin_0_HSIOM
#define CYBSP_ETH_TXD_3_HSIOM CYBSP_BT_UART_RX_HSIOM
#define CYBSP_BT_UART_RX_IRQ ioss_interrupts_gpio_10_IRQn
#define CYBSP_ETH_TXD_3_IRQ CYBSP_BT_UART_RX_IRQ
#define CYBSP_BT_UART_TX_ENABLED 1U
#define CYBSP_ETH_RX_CLK_ENABLED CYBSP_BT_UART_TX_ENABLED
#define CYBSP_BT_UART_TX_PORT GPIO_PRT10
#define CYBSP_ETH_RX_CLK_PORT CYBSP_BT_UART_TX_PORT
#define CYBSP_BT_UART_TX_PORT_NUM 10U
#define CYBSP_ETH_RX_CLK_PORT_NUM CYBSP_BT_UART_TX_PORT_NUM
#define CYBSP_BT_UART_TX_PIN 1U
#define CYBSP_ETH_RX_CLK_PIN CYBSP_BT_UART_TX_PIN
#define CYBSP_BT_UART_TX_NUM 1U
#define CYBSP_ETH_RX_CLK_NUM CYBSP_BT_UART_TX_NUM
#define CYBSP_BT_UART_TX_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_ETH_RX_CLK_DRIVEMODE CYBSP_BT_UART_TX_DRIVEMODE
#define CYBSP_BT_UART_TX_INIT_DRIVESTATE 1
#define CYBSP_ETH_RX_CLK_INIT_DRIVESTATE CYBSP_BT_UART_TX_INIT_DRIVESTATE
#ifndef ioss_0_port_10_pin_1_HSIOM
    #define ioss_0_port_10_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_UART_TX_HSIOM ioss_0_port_10_pin_1_HSIOM
#define CYBSP_ETH_RX_CLK_HSIOM CYBSP_BT_UART_TX_HSIOM
#define CYBSP_BT_UART_TX_IRQ ioss_interrupts_gpio_10_IRQn
#define CYBSP_ETH_RX_CLK_IRQ CYBSP_BT_UART_TX_IRQ
#define CYBSP_BT_UART_CTS_ENABLED 1U
#define CYBSP_ETH_TX_ER_ENABLED CYBSP_BT_UART_CTS_ENABLED
#define CYBSP_BT_UART_CTS_PORT GPIO_PRT10
#define CYBSP_ETH_TX_ER_PORT CYBSP_BT_UART_CTS_PORT
#define CYBSP_BT_UART_CTS_PORT_NUM 10U
#define CYBSP_ETH_TX_ER_PORT_NUM CYBSP_BT_UART_CTS_PORT_NUM
#define CYBSP_BT_UART_CTS_PIN 2U
#define CYBSP_ETH_TX_ER_PIN CYBSP_BT_UART_CTS_PIN
#define CYBSP_BT_UART_CTS_NUM 2U
#define CYBSP_ETH_TX_ER_NUM CYBSP_BT_UART_CTS_NUM
#define CYBSP_BT_UART_CTS_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_ETH_TX_ER_DRIVEMODE CYBSP_BT_UART_CTS_DRIVEMODE
#define CYBSP_BT_UART_CTS_INIT_DRIVESTATE 0
#define CYBSP_ETH_TX_ER_INIT_DRIVESTATE CYBSP_BT_UART_CTS_INIT_DRIVESTATE
#ifndef ioss_0_port_10_pin_2_HSIOM
    #define ioss_0_port_10_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_UART_CTS_HSIOM ioss_0_port_10_pin_2_HSIOM
#define CYBSP_ETH_TX_ER_HSIOM CYBSP_BT_UART_CTS_HSIOM
#define CYBSP_BT_UART_CTS_IRQ ioss_interrupts_gpio_10_IRQn
#define CYBSP_ETH_TX_ER_IRQ CYBSP_BT_UART_CTS_IRQ
#define CYBSP_BT_UART_RTS_ENABLED 1U
#define CYBSP_BT_UART_RTS_PORT GPIO_PRT10
#define CYBSP_BT_UART_RTS_PORT_NUM 10U
#define CYBSP_BT_UART_RTS_PIN 3U
#define CYBSP_BT_UART_RTS_NUM 3U
#define CYBSP_BT_UART_RTS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_BT_UART_RTS_INIT_DRIVESTATE 0
#ifndef ioss_0_port_10_pin_3_HSIOM
    #define ioss_0_port_10_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_UART_RTS_HSIOM ioss_0_port_10_pin_3_HSIOM
#define CYBSP_BT_UART_RTS_IRQ ioss_interrupts_gpio_10_IRQn
#define CYBSP_BT_HOST_WAKE_ENABLED 1U
#define CYBSP_ETH_RXD_3_ENABLED CYBSP_BT_HOST_WAKE_ENABLED
#define CYBSP_BT_HOST_WAKE_PORT GPIO_PRT10
#define CYBSP_ETH_RXD_3_PORT CYBSP_BT_HOST_WAKE_PORT
#define CYBSP_BT_HOST_WAKE_PORT_NUM 10U
#define CYBSP_ETH_RXD_3_PORT_NUM CYBSP_BT_HOST_WAKE_PORT_NUM
#define CYBSP_BT_HOST_WAKE_PIN 4U
#define CYBSP_ETH_RXD_3_PIN CYBSP_BT_HOST_WAKE_PIN
#define CYBSP_BT_HOST_WAKE_NUM 4U
#define CYBSP_ETH_RXD_3_NUM CYBSP_BT_HOST_WAKE_NUM
#define CYBSP_BT_HOST_WAKE_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_ETH_RXD_3_DRIVEMODE CYBSP_BT_HOST_WAKE_DRIVEMODE
#define CYBSP_BT_HOST_WAKE_INIT_DRIVESTATE 0
#define CYBSP_ETH_RXD_3_INIT_DRIVESTATE CYBSP_BT_HOST_WAKE_INIT_DRIVESTATE
#ifndef ioss_0_port_10_pin_4_HSIOM
    #define ioss_0_port_10_pin_4_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_HOST_WAKE_HSIOM ioss_0_port_10_pin_4_HSIOM
#define CYBSP_ETH_RXD_3_HSIOM CYBSP_BT_HOST_WAKE_HSIOM
#define CYBSP_BT_HOST_WAKE_IRQ ioss_interrupts_gpio_10_IRQn
#define CYBSP_ETH_RXD_3_IRQ CYBSP_BT_HOST_WAKE_IRQ
#define CYBSP_BT_DEVICE_WAKE_ENABLED 1U
#define CYBSP_ETH_RXD_0_ENABLED CYBSP_BT_DEVICE_WAKE_ENABLED
#define CYBSP_BT_DEVICE_WAKE_PORT GPIO_PRT10
#define CYBSP_ETH_RXD_0_PORT CYBSP_BT_DEVICE_WAKE_PORT
#define CYBSP_BT_DEVICE_WAKE_PORT_NUM 10U
#define CYBSP_ETH_RXD_0_PORT_NUM CYBSP_BT_DEVICE_WAKE_PORT_NUM
#define CYBSP_BT_DEVICE_WAKE_PIN 6U
#define CYBSP_ETH_RXD_0_PIN CYBSP_BT_DEVICE_WAKE_PIN
#define CYBSP_BT_DEVICE_WAKE_NUM 6U
#define CYBSP_ETH_RXD_0_NUM CYBSP_BT_DEVICE_WAKE_NUM
#define CYBSP_BT_DEVICE_WAKE_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_ETH_RXD_0_DRIVEMODE CYBSP_BT_DEVICE_WAKE_DRIVEMODE
#define CYBSP_BT_DEVICE_WAKE_INIT_DRIVESTATE 0
#define CYBSP_ETH_RXD_0_INIT_DRIVESTATE CYBSP_BT_DEVICE_WAKE_INIT_DRIVESTATE
#ifndef ioss_0_port_10_pin_6_HSIOM
    #define ioss_0_port_10_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_DEVICE_WAKE_HSIOM ioss_0_port_10_pin_6_HSIOM
#define CYBSP_ETH_RXD_0_HSIOM CYBSP_BT_DEVICE_WAKE_HSIOM
#define CYBSP_BT_DEVICE_WAKE_IRQ ioss_interrupts_gpio_10_IRQn
#define CYBSP_ETH_RXD_0_IRQ CYBSP_BT_DEVICE_WAKE_IRQ
#define CYBSP_BT_POWER_ENABLED 1U
#define CYBSP_ETH_RXD_2_ENABLED CYBSP_BT_POWER_ENABLED
#define CYBSP_BT_POWER_PORT GPIO_PRT11
#define CYBSP_ETH_RXD_2_PORT CYBSP_BT_POWER_PORT
#define CYBSP_BT_POWER_PORT_NUM 11U
#define CYBSP_ETH_RXD_2_PORT_NUM CYBSP_BT_POWER_PORT_NUM
#define CYBSP_BT_POWER_PIN 0U
#define CYBSP_ETH_RXD_2_PIN CYBSP_BT_POWER_PIN
#define CYBSP_BT_POWER_NUM 0U
#define CYBSP_ETH_RXD_2_NUM CYBSP_BT_POWER_NUM
#define CYBSP_BT_POWER_DRIVEMODE CY_GPIO_DM_PULLUP
#define CYBSP_ETH_RXD_2_DRIVEMODE CYBSP_BT_POWER_DRIVEMODE
#define CYBSP_BT_POWER_INIT_DRIVESTATE 1
#define CYBSP_ETH_RXD_2_INIT_DRIVESTATE CYBSP_BT_POWER_INIT_DRIVESTATE
#ifndef ioss_0_port_11_pin_0_HSIOM
    #define ioss_0_port_11_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_BT_POWER_HSIOM ioss_0_port_11_pin_0_HSIOM
#define CYBSP_ETH_RXD_2_HSIOM CYBSP_BT_POWER_HSIOM
#define CYBSP_BT_POWER_IRQ ioss_interrupts_gpio_11_IRQn
#define CYBSP_ETH_RXD_2_IRQ CYBSP_BT_POWER_IRQ
#define CYBSP_SMART_IO_OUTPUT_ENABLED 1U
#define CYBSP_ARD_D3_ENABLED CYBSP_SMART_IO_OUTPUT_ENABLED
#define CYBSP_ETH_TXD_1_ENABLED CYBSP_SMART_IO_OUTPUT_ENABLED
#define CYBSP_SMART_IO_OUTPUT_PORT GPIO_PRT11
#define CYBSP_ARD_D3_PORT CYBSP_SMART_IO_OUTPUT_PORT
#define CYBSP_ETH_TXD_1_PORT CYBSP_SMART_IO_OUTPUT_PORT
#define CYBSP_SMART_IO_OUTPUT_PORT_NUM 11U
#define CYBSP_ARD_D3_PORT_NUM CYBSP_SMART_IO_OUTPUT_PORT_NUM
#define CYBSP_ETH_TXD_1_PORT_NUM CYBSP_SMART_IO_OUTPUT_PORT_NUM
#define CYBSP_SMART_IO_OUTPUT_PIN 3U
#define CYBSP_ARD_D3_PIN CYBSP_SMART_IO_OUTPUT_PIN
#define CYBSP_ETH_TXD_1_PIN CYBSP_SMART_IO_OUTPUT_PIN
#define CYBSP_SMART_IO_OUTPUT_NUM 3U
#define CYBSP_ARD_D3_NUM CYBSP_SMART_IO_OUTPUT_NUM
#define CYBSP_ETH_TXD_1_NUM CYBSP_SMART_IO_OUTPUT_NUM
#define CYBSP_SMART_IO_OUTPUT_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_ARD_D3_DRIVEMODE CYBSP_SMART_IO_OUTPUT_DRIVEMODE
#define CYBSP_ETH_TXD_1_DRIVEMODE CYBSP_SMART_IO_OUTPUT_DRIVEMODE
#define CYBSP_SMART_IO_OUTPUT_INIT_DRIVESTATE 1
#define CYBSP_ARD_D3_INIT_DRIVESTATE CYBSP_SMART_IO_OUTPUT_INIT_DRIVESTATE
#define CYBSP_ETH_TXD_1_INIT_DRIVESTATE CYBSP_SMART_IO_OUTPUT_INIT_DRIVESTATE
#ifndef ioss_0_port_11_pin_3_HSIOM
    #define ioss_0_port_11_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SMART_IO_OUTPUT_HSIOM ioss_0_port_11_pin_3_HSIOM
#define CYBSP_ARD_D3_HSIOM CYBSP_SMART_IO_OUTPUT_HSIOM
#define CYBSP_ETH_TXD_1_HSIOM CYBSP_SMART_IO_OUTPUT_HSIOM
#define CYBSP_SMART_IO_OUTPUT_IRQ ioss_interrupts_gpio_11_IRQn
#define CYBSP_ARD_D3_IRQ CYBSP_SMART_IO_OUTPUT_IRQ
#define CYBSP_ETH_TXD_1_IRQ CYBSP_SMART_IO_OUTPUT_IRQ
#define CYBSP_WIFI_HOST_WAKE_ENABLED 1U
#define CYBSP_ETH_TX_CTL_ENABLED CYBSP_WIFI_HOST_WAKE_ENABLED
#define CYBSP_WIFI_HOST_WAKE_PORT GPIO_PRT11
#define CYBSP_ETH_TX_CTL_PORT CYBSP_WIFI_HOST_WAKE_PORT
#define CYBSP_WIFI_HOST_WAKE_PORT_NUM 11U
#define CYBSP_ETH_TX_CTL_PORT_NUM CYBSP_WIFI_HOST_WAKE_PORT_NUM
#define CYBSP_WIFI_HOST_WAKE_PIN 4U
#define CYBSP_ETH_TX_CTL_PIN CYBSP_WIFI_HOST_WAKE_PIN
#define CYBSP_WIFI_HOST_WAKE_NUM 4U
#define CYBSP_ETH_TX_CTL_NUM CYBSP_WIFI_HOST_WAKE_NUM
#define CYBSP_WIFI_HOST_WAKE_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_ETH_TX_CTL_DRIVEMODE CYBSP_WIFI_HOST_WAKE_DRIVEMODE
#define CYBSP_WIFI_HOST_WAKE_INIT_DRIVESTATE 1
#define CYBSP_ETH_TX_CTL_INIT_DRIVESTATE CYBSP_WIFI_HOST_WAKE_INIT_DRIVESTATE
#ifndef ioss_0_port_11_pin_4_HSIOM
    #define ioss_0_port_11_pin_4_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_HOST_WAKE_HSIOM ioss_0_port_11_pin_4_HSIOM
#define CYBSP_ETH_TX_CTL_HSIOM CYBSP_WIFI_HOST_WAKE_HSIOM
#define CYBSP_WIFI_HOST_WAKE_IRQ ioss_interrupts_gpio_11_IRQn
#define CYBSP_ETH_TX_CTL_IRQ CYBSP_WIFI_HOST_WAKE_IRQ
#define CYBSP_WIFI_WL_REG_ON_ENABLED 1U
#define CYBSP_ETH_TXD_2_ENABLED CYBSP_WIFI_WL_REG_ON_ENABLED
#define CYBSP_WIFI_WL_REG_ON_PORT GPIO_PRT11
#define CYBSP_ETH_TXD_2_PORT CYBSP_WIFI_WL_REG_ON_PORT
#define CYBSP_WIFI_WL_REG_ON_PORT_NUM 11U
#define CYBSP_ETH_TXD_2_PORT_NUM CYBSP_WIFI_WL_REG_ON_PORT_NUM
#define CYBSP_WIFI_WL_REG_ON_PIN 6U
#define CYBSP_ETH_TXD_2_PIN CYBSP_WIFI_WL_REG_ON_PIN
#define CYBSP_WIFI_WL_REG_ON_NUM 6U
#define CYBSP_ETH_TXD_2_NUM CYBSP_WIFI_WL_REG_ON_NUM
#define CYBSP_WIFI_WL_REG_ON_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_ETH_TXD_2_DRIVEMODE CYBSP_WIFI_WL_REG_ON_DRIVEMODE
#define CYBSP_WIFI_WL_REG_ON_INIT_DRIVESTATE 1
#define CYBSP_ETH_TXD_2_INIT_DRIVESTATE CYBSP_WIFI_WL_REG_ON_INIT_DRIVESTATE
#ifndef ioss_0_port_11_pin_6_HSIOM
    #define ioss_0_port_11_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_WL_REG_ON_HSIOM ioss_0_port_11_pin_6_HSIOM
#define CYBSP_ETH_TXD_2_HSIOM CYBSP_WIFI_WL_REG_ON_HSIOM
#define CYBSP_WIFI_WL_REG_ON_IRQ ioss_interrupts_gpio_11_IRQn
#define CYBSP_ETH_TXD_2_IRQ CYBSP_WIFI_WL_REG_ON_IRQ
#define CYBSP_SMART_IO_11_ENABLED 1U
#define CYBSP_SMART_IO_11_HW SMARTIO_PRT11
#define CYBSP_WIFI_SDIO_CLK_ENABLED 1U
#define CYBSP_WIFI_SDIO_CLK_PORT GPIO_PRT12
#define CYBSP_WIFI_SDIO_CLK_PORT_NUM 12U
#define CYBSP_WIFI_SDIO_CLK_PIN 0U
#define CYBSP_WIFI_SDIO_CLK_NUM 0U
#define CYBSP_WIFI_SDIO_CLK_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_WIFI_SDIO_CLK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_12_pin_0_HSIOM
    #define ioss_0_port_12_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_SDIO_CLK_HSIOM ioss_0_port_12_pin_0_HSIOM
#define CYBSP_WIFI_SDIO_CLK_IRQ ioss_interrupts_gpio_12_IRQn
#define CYBSP_WIFI_SDIO_D0_ENABLED 1U
#define CYBSP_WIFI_SDIO_D0_PORT GPIO_PRT12
#define CYBSP_WIFI_SDIO_D0_PORT_NUM 12U
#define CYBSP_WIFI_SDIO_D0_PIN 1U
#define CYBSP_WIFI_SDIO_D0_NUM 1U
#define CYBSP_WIFI_SDIO_D0_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_WIFI_SDIO_D0_INIT_DRIVESTATE 1
#ifndef ioss_0_port_12_pin_1_HSIOM
    #define ioss_0_port_12_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_SDIO_D0_HSIOM ioss_0_port_12_pin_1_HSIOM
#define CYBSP_WIFI_SDIO_D0_IRQ ioss_interrupts_gpio_12_IRQn
#define CYBSP_WIFI_SDIO_D1_ENABLED 1U
#define CYBSP_WIFI_SDIO_D1_PORT GPIO_PRT12
#define CYBSP_WIFI_SDIO_D1_PORT_NUM 12U
#define CYBSP_WIFI_SDIO_D1_PIN 2U
#define CYBSP_WIFI_SDIO_D1_NUM 2U
#define CYBSP_WIFI_SDIO_D1_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_WIFI_SDIO_D1_INIT_DRIVESTATE 1
#ifndef ioss_0_port_12_pin_2_HSIOM
    #define ioss_0_port_12_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_SDIO_D1_HSIOM ioss_0_port_12_pin_2_HSIOM
#define CYBSP_WIFI_SDIO_D1_IRQ ioss_interrupts_gpio_12_IRQn
#define CYBSP_I2S_TX_FSYNC_ENABLED 1U
#define CYBSP_I2S_TX_FSYNC_PORT GPIO_PRT12
#define CYBSP_I2S_TX_FSYNC_PORT_NUM 12U
#define CYBSP_I2S_TX_FSYNC_PIN 3U
#define CYBSP_I2S_TX_FSYNC_NUM 3U
#define CYBSP_I2S_TX_FSYNC_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_I2S_TX_FSYNC_INIT_DRIVESTATE 1
#ifndef ioss_0_port_12_pin_3_HSIOM
    #define ioss_0_port_12_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I2S_TX_FSYNC_HSIOM ioss_0_port_12_pin_3_HSIOM
#define CYBSP_I2S_TX_FSYNC_IRQ ioss_interrupts_gpio_12_IRQn
#define CYBSP_WIFI_SDIO_D2_ENABLED 1U
#define CYBSP_WIFI_SDIO_D2_PORT GPIO_PRT12
#define CYBSP_WIFI_SDIO_D2_PORT_NUM 12U
#define CYBSP_WIFI_SDIO_D2_PIN 4U
#define CYBSP_WIFI_SDIO_D2_NUM 4U
#define CYBSP_WIFI_SDIO_D2_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_WIFI_SDIO_D2_INIT_DRIVESTATE 1
#ifndef ioss_0_port_12_pin_4_HSIOM
    #define ioss_0_port_12_pin_4_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_SDIO_D2_HSIOM ioss_0_port_12_pin_4_HSIOM
#define CYBSP_WIFI_SDIO_D2_IRQ ioss_interrupts_gpio_12_IRQn
#define CYBSP_WIFI_SDIO_D3_ENABLED 1U
#define CYBSP_WIFI_SDIO_D3_PORT GPIO_PRT12
#define CYBSP_WIFI_SDIO_D3_PORT_NUM 12U
#define CYBSP_WIFI_SDIO_D3_PIN 5U
#define CYBSP_WIFI_SDIO_D3_NUM 5U
#define CYBSP_WIFI_SDIO_D3_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_WIFI_SDIO_D3_INIT_DRIVESTATE 1
#ifndef ioss_0_port_12_pin_5_HSIOM
    #define ioss_0_port_12_pin_5_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_SDIO_D3_HSIOM ioss_0_port_12_pin_5_HSIOM
#define CYBSP_WIFI_SDIO_D3_IRQ ioss_interrupts_gpio_12_IRQn
#define CYBSP_ARD_D8_ENABLED 1U
#define CYBSP_ADC_7_ENABLED CYBSP_ARD_D8_ENABLED
#define CYBSP_ARD_D8_PORT GPIO_PRT15
#define CYBSP_ADC_7_PORT CYBSP_ARD_D8_PORT
#define CYBSP_ARD_D8_PORT_NUM 15U
#define CYBSP_ADC_7_PORT_NUM CYBSP_ARD_D8_PORT_NUM
#define CYBSP_ARD_D8_PIN 0U
#define CYBSP_ADC_7_PIN CYBSP_ARD_D8_PIN
#define CYBSP_ARD_D8_NUM 0U
#define CYBSP_ADC_7_NUM CYBSP_ARD_D8_NUM
#define CYBSP_ARD_D8_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_ADC_7_DRIVEMODE CYBSP_ARD_D8_DRIVEMODE
#define CYBSP_ARD_D8_INIT_DRIVESTATE 1
#define CYBSP_ADC_7_INIT_DRIVESTATE CYBSP_ARD_D8_INIT_DRIVESTATE
#ifndef ioss_0_port_15_pin_0_HSIOM
    #define ioss_0_port_15_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_ARD_D8_HSIOM ioss_0_port_15_pin_0_HSIOM
#define CYBSP_ADC_7_HSIOM CYBSP_ARD_D8_HSIOM
#define CYBSP_ARD_D8_IRQ ioss_interrupts_gpio_15_IRQn
#define CYBSP_ADC_7_IRQ CYBSP_ARD_D8_IRQ
#define CYBSP_ADC_6_POT_ENABLED 1U
#define CYBSP_ADC_6_POT_PORT GPIO_PRT15
#define CYBSP_ADC_6_POT_PORT_NUM 15U
#define CYBSP_ADC_6_POT_PIN 1U
#define CYBSP_ADC_6_POT_NUM 1U
#define CYBSP_ADC_6_POT_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_ADC_6_POT_INIT_DRIVESTATE 1
#ifndef ioss_0_port_15_pin_1_HSIOM
    #define ioss_0_port_15_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_ADC_6_POT_HSIOM ioss_0_port_15_pin_1_HSIOM
#define CYBSP_ADC_6_POT_IRQ ioss_interrupts_gpio_15_IRQn
#define CYBSP_SPI_CLK_ENABLED 1U
#define CYBSP_SPI_CLK_PORT GPIO_PRT16
#define CYBSP_SPI_CLK_PORT_NUM 16U
#define CYBSP_SPI_CLK_PIN 0U
#define CYBSP_SPI_CLK_NUM 0U
#define CYBSP_SPI_CLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_SPI_CLK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_16_pin_0_HSIOM
    #define ioss_0_port_16_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SPI_CLK_HSIOM ioss_0_port_16_pin_0_HSIOM
#define CYBSP_SPI_CLK_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_SPI_MOSI_ENABLED 1U
#define CYBSP_SPI_MOSI_PORT GPIO_PRT16
#define CYBSP_SPI_MOSI_PORT_NUM 16U
#define CYBSP_SPI_MOSI_PIN 1U
#define CYBSP_SPI_MOSI_NUM 1U
#define CYBSP_SPI_MOSI_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_SPI_MOSI_INIT_DRIVESTATE 1
#ifndef ioss_0_port_16_pin_1_HSIOM
    #define ioss_0_port_16_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SPI_MOSI_HSIOM ioss_0_port_16_pin_1_HSIOM
#define CYBSP_SPI_MOSI_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_SPI_MISO_ENABLED 1U
#define CYBSP_SPI_MISO_PORT GPIO_PRT16
#define CYBSP_SPI_MISO_PORT_NUM 16U
#define CYBSP_SPI_MISO_PIN 2U
#define CYBSP_SPI_MISO_NUM 2U
#define CYBSP_SPI_MISO_DRIVEMODE CY_GPIO_DM_HIGHZ
#define CYBSP_SPI_MISO_INIT_DRIVESTATE 1
#ifndef ioss_0_port_16_pin_2_HSIOM
    #define ioss_0_port_16_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SPI_MISO_HSIOM ioss_0_port_16_pin_2_HSIOM
#define CYBSP_SPI_MISO_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_SPI_CS_ENABLED 1U
#define CYBSP_SPI_CS_PORT GPIO_PRT16
#define CYBSP_SPI_CS_PORT_NUM 16U
#define CYBSP_SPI_CS_PIN 3U
#define CYBSP_SPI_CS_NUM 3U
#define CYBSP_SPI_CS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_SPI_CS_INIT_DRIVESTATE 1
#ifndef ioss_0_port_16_pin_3_HSIOM
    #define ioss_0_port_16_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SPI_CS_HSIOM ioss_0_port_16_pin_3_HSIOM
#define CYBSP_SPI_CS_IRQ ioss_interrupts_gpio_16_IRQn
#define ioss_0_port_16_pin_5_ENABLED 1U
#define ioss_0_port_16_pin_5_PORT GPIO_PRT16
#define ioss_0_port_16_pin_5_PORT_NUM 16U
#define ioss_0_port_16_pin_5_PIN 5U
#define ioss_0_port_16_pin_5_NUM 5U
#define ioss_0_port_16_pin_5_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ioss_0_port_16_pin_5_INIT_DRIVESTATE 0
#ifndef ioss_0_port_16_pin_5_HSIOM
    #define ioss_0_port_16_pin_5_HSIOM HSIOM_SEL_GPIO
#endif
#define ioss_0_port_16_pin_5_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_USER_LED2_ENABLED 1U
#define CYBSP_LED_GREEN_ENABLED CYBSP_USER_LED2_ENABLED
#define CYBSP_USER_LED2_PORT GPIO_PRT16
#define CYBSP_LED_GREEN_PORT CYBSP_USER_LED2_PORT
#define CYBSP_USER_LED2_PORT_NUM 16U
#define CYBSP_LED_GREEN_PORT_NUM CYBSP_USER_LED2_PORT_NUM
#define CYBSP_USER_LED2_PIN 6U
#define CYBSP_LED_GREEN_PIN CYBSP_USER_LED2_PIN
#define CYBSP_USER_LED2_NUM 6U
#define CYBSP_LED_GREEN_NUM CYBSP_USER_LED2_NUM
#define CYBSP_USER_LED2_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_LED_GREEN_DRIVEMODE CYBSP_USER_LED2_DRIVEMODE
#define CYBSP_USER_LED2_INIT_DRIVESTATE 0
#define CYBSP_LED_GREEN_INIT_DRIVESTATE CYBSP_USER_LED2_INIT_DRIVESTATE
#ifndef ioss_0_port_16_pin_6_HSIOM
    #define ioss_0_port_16_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_USER_LED2_HSIOM ioss_0_port_16_pin_6_HSIOM
#define CYBSP_LED_GREEN_HSIOM CYBSP_USER_LED2_HSIOM
#define CYBSP_USER_LED2_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_LED_GREEN_IRQ CYBSP_USER_LED2_IRQ
#define CYBSP_USER_LED1_ENABLED 1U
#define CYBSP_USER_LED_ENABLED CYBSP_USER_LED1_ENABLED
#define CYBSP_LED_RED_ENABLED CYBSP_USER_LED1_ENABLED
#define CYBSP_USER_LED1_PORT GPIO_PRT16
#define CYBSP_USER_LED_PORT CYBSP_USER_LED1_PORT
#define CYBSP_LED_RED_PORT CYBSP_USER_LED1_PORT
#define CYBSP_USER_LED1_PORT_NUM 16U
#define CYBSP_USER_LED_PORT_NUM CYBSP_USER_LED1_PORT_NUM
#define CYBSP_LED_RED_PORT_NUM CYBSP_USER_LED1_PORT_NUM
#define CYBSP_USER_LED1_PIN 7U
#define CYBSP_USER_LED_PIN CYBSP_USER_LED1_PIN
#define CYBSP_LED_RED_PIN CYBSP_USER_LED1_PIN
#define CYBSP_USER_LED1_NUM 7U
#define CYBSP_USER_LED_NUM CYBSP_USER_LED1_NUM
#define CYBSP_LED_RED_NUM CYBSP_USER_LED1_NUM
#define CYBSP_USER_LED1_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_USER_LED_DRIVEMODE CYBSP_USER_LED1_DRIVEMODE
#define CYBSP_LED_RED_DRIVEMODE CYBSP_USER_LED1_DRIVEMODE
#define CYBSP_USER_LED1_INIT_DRIVESTATE 0
#define CYBSP_USER_LED_INIT_DRIVESTATE CYBSP_USER_LED1_INIT_DRIVESTATE
#define CYBSP_LED_RED_INIT_DRIVESTATE CYBSP_USER_LED1_INIT_DRIVESTATE
#ifndef ioss_0_port_16_pin_7_HSIOM
    #define ioss_0_port_16_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_USER_LED1_HSIOM ioss_0_port_16_pin_7_HSIOM
#define CYBSP_USER_LED_HSIOM CYBSP_USER_LED1_HSIOM
#define CYBSP_LED_RED_HSIOM CYBSP_USER_LED1_HSIOM
#define CYBSP_USER_LED1_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_USER_LED_IRQ CYBSP_USER_LED1_IRQ
#define CYBSP_LED_RED_IRQ CYBSP_USER_LED1_IRQ
#define CYBSP_EZ_I2C_SCL_ENABLED 1U
#define CYBSP_EZ_I2C_SCL_PORT GPIO_PRT17
#define CYBSP_EZ_I2C_SCL_PORT_NUM 17U
#define CYBSP_EZ_I2C_SCL_PIN 0U
#define CYBSP_EZ_I2C_SCL_NUM 0U
#define CYBSP_EZ_I2C_SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_EZ_I2C_SCL_INIT_DRIVESTATE 1
#ifndef ioss_0_port_17_pin_0_HSIOM
    #define ioss_0_port_17_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_EZ_I2C_SCL_HSIOM ioss_0_port_17_pin_0_HSIOM
#define CYBSP_EZ_I2C_SCL_IRQ ioss_interrupts_gpio_17_IRQn
#define CYBSP_EZ_I2C_SDA_ENABLED 1U
#define CYBSP_EZ_I2C_SDA_PORT GPIO_PRT17
#define CYBSP_EZ_I2C_SDA_PORT_NUM 17U
#define CYBSP_EZ_I2C_SDA_PIN 1U
#define CYBSP_EZ_I2C_SDA_NUM 1U
#define CYBSP_EZ_I2C_SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CYBSP_EZ_I2C_SDA_INIT_DRIVESTATE 1
#ifndef ioss_0_port_17_pin_1_HSIOM
    #define ioss_0_port_17_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_EZ_I2C_SDA_HSIOM ioss_0_port_17_pin_1_HSIOM
#define CYBSP_EZ_I2C_SDA_IRQ ioss_interrupts_gpio_17_IRQn
#define CYBSP_SDHC_DETECT_ENABLED 1U
#define CYBSP_SDHC_DETECT_PORT GPIO_PRT17
#define CYBSP_SDHC_DETECT_PORT_NUM 17U
#define CYBSP_SDHC_DETECT_PIN 7U
#define CYBSP_SDHC_DETECT_NUM 7U
#define CYBSP_SDHC_DETECT_DRIVEMODE CY_GPIO_DM_PULLUP
#define CYBSP_SDHC_DETECT_INIT_DRIVESTATE 0
#ifndef ioss_0_port_17_pin_7_HSIOM
    #define ioss_0_port_17_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_SDHC_DETECT_HSIOM ioss_0_port_17_pin_7_HSIOM
#define CYBSP_SDHC_DETECT_IRQ ioss_interrupts_gpio_17_IRQn
#define CYBSP_WCO_OUT_ENABLED 1U
#define CYBSP_WCO_OUT_PORT GPIO_PRT18
#define CYBSP_WCO_OUT_PORT_NUM 18U
#define CYBSP_WCO_OUT_PIN 0U
#define CYBSP_WCO_OUT_NUM 0U
#define CYBSP_WCO_OUT_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_WCO_OUT_INIT_DRIVESTATE 1
#ifndef ioss_0_port_18_pin_0_HSIOM
    #define ioss_0_port_18_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WCO_OUT_HSIOM ioss_0_port_18_pin_0_HSIOM
#define CYBSP_WCO_OUT_IRQ ioss_interrupts_gpio_18_IRQn
#define CYBSP_WCO_IN_ENABLED 1U
#define CYBSP_WCO_IN_PORT GPIO_PRT18
#define CYBSP_WCO_IN_PORT_NUM 18U
#define CYBSP_WCO_IN_PIN 1U
#define CYBSP_WCO_IN_NUM 1U
#define CYBSP_WCO_IN_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_WCO_IN_INIT_DRIVESTATE 1
#ifndef ioss_0_port_18_pin_1_HSIOM
    #define ioss_0_port_18_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WCO_IN_HSIOM ioss_0_port_18_pin_1_HSIOM
#define CYBSP_WCO_IN_IRQ ioss_interrupts_gpio_18_IRQn
#define CYBSP_ECO_IN_ENABLED 1U
#define CYBSP_ECO_IN_PORT GPIO_PRT19
#define CYBSP_ECO_IN_PORT_NUM 19U
#define CYBSP_ECO_IN_PIN 0U
#define CYBSP_ECO_IN_NUM 0U
#define CYBSP_ECO_IN_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_ECO_IN_INIT_DRIVESTATE 1
#ifndef ioss_0_port_19_pin_0_HSIOM
    #define ioss_0_port_19_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_ECO_IN_HSIOM ioss_0_port_19_pin_0_HSIOM
#define CYBSP_ECO_IN_IRQ ioss_interrupts_gpio_19_IRQn
#define CYBSP_ECO_OUT_ENABLED 1U
#define CYBSP_ECO_OUT_PORT GPIO_PRT19
#define CYBSP_ECO_OUT_PORT_NUM 19U
#define CYBSP_ECO_OUT_PIN 1U
#define CYBSP_ECO_OUT_NUM 1U
#define CYBSP_ECO_OUT_DRIVEMODE CY_GPIO_DM_ANALOG
#define CYBSP_ECO_OUT_INIT_DRIVESTATE 1
#ifndef ioss_0_port_19_pin_1_HSIOM
    #define ioss_0_port_19_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_ECO_OUT_HSIOM ioss_0_port_19_pin_1_HSIOM
#define CYBSP_ECO_OUT_IRQ ioss_interrupts_gpio_19_IRQn
#define CYBSP_DISP_RST_ENABLED 1U
#define CYBSP_DISP_RST_PORT GPIO_PRT20
#define CYBSP_DISP_RST_PORT_NUM 20U
#define CYBSP_DISP_RST_PIN 7U
#define CYBSP_DISP_RST_NUM 7U
#define CYBSP_DISP_RST_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_DISP_RST_INIT_DRIVESTATE 1
#ifndef ioss_0_port_20_pin_7_HSIOM
    #define ioss_0_port_20_pin_7_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_DISP_RST_HSIOM ioss_0_port_20_pin_7_HSIOM
#define CYBSP_DISP_RST_IRQ ioss_interrupts_gpio_20_IRQn
#define CYBSP_WIFI_SDIO_CMD_ENABLED 1U
#define CYBSP_WIFI_SDIO_CMD_PORT GPIO_PRT21
#define CYBSP_WIFI_SDIO_CMD_PORT_NUM 21U
#define CYBSP_WIFI_SDIO_CMD_PIN 0U
#define CYBSP_WIFI_SDIO_CMD_NUM 0U
#define CYBSP_WIFI_SDIO_CMD_DRIVEMODE CY_GPIO_DM_STRONG
#define CYBSP_WIFI_SDIO_CMD_INIT_DRIVESTATE 1
#ifndef ioss_0_port_21_pin_0_HSIOM
    #define ioss_0_port_21_pin_0_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_WIFI_SDIO_CMD_HSIOM ioss_0_port_21_pin_0_HSIOM
#define CYBSP_WIFI_SDIO_CMD_IRQ ioss_interrupts_gpio_21_IRQn
#define CYBSP_I2S_TX_SD_ENABLED 1U
#define CYBSP_I2S_TX_SD_PORT GPIO_PRT21
#define CYBSP_I2S_TX_SD_PORT_NUM 21U
#define CYBSP_I2S_TX_SD_PIN 1U
#define CYBSP_I2S_TX_SD_NUM 1U
#define CYBSP_I2S_TX_SD_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_I2S_TX_SD_INIT_DRIVESTATE 1
#ifndef ioss_0_port_21_pin_1_HSIOM
    #define ioss_0_port_21_pin_1_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I2S_TX_SD_HSIOM ioss_0_port_21_pin_1_HSIOM
#define CYBSP_I2S_TX_SD_IRQ ioss_interrupts_gpio_21_IRQn
#define CYBSP_I2S_TX_SCK_ENABLED 1U
#define CYBSP_I2S_TX_SCK_PORT GPIO_PRT21
#define CYBSP_I2S_TX_SCK_PORT_NUM 21U
#define CYBSP_I2S_TX_SCK_PIN 2U
#define CYBSP_I2S_TX_SCK_NUM 2U
#define CYBSP_I2S_TX_SCK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_I2S_TX_SCK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_21_pin_2_HSIOM
    #define ioss_0_port_21_pin_2_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I2S_TX_SCK_HSIOM ioss_0_port_21_pin_2_HSIOM
#define CYBSP_I2S_TX_SCK_IRQ ioss_interrupts_gpio_21_IRQn
#define CYBSP_I2S_TX_MCK_ENABLED 1U
#define CYBSP_I2S_TX_MCK_PORT GPIO_PRT21
#define CYBSP_I2S_TX_MCK_PORT_NUM 21U
#define CYBSP_I2S_TX_MCK_PIN 3U
#define CYBSP_I2S_TX_MCK_NUM 3U
#define CYBSP_I2S_TX_MCK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CYBSP_I2S_TX_MCK_INIT_DRIVESTATE 1
#ifndef ioss_0_port_21_pin_3_HSIOM
    #define ioss_0_port_21_pin_3_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_I2S_TX_MCK_HSIOM ioss_0_port_21_pin_3_HSIOM
#define CYBSP_I2S_TX_MCK_IRQ ioss_interrupts_gpio_21_IRQn

extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_SS_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_D0_config;

#define CYBSP_QSPI_D0_config CYBSP_OSPI_D0_config

extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_D1_config;

#define CYBSP_QSPI_D1_config CYBSP_OSPI_D1_config

extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_D2_config;

#define CYBSP_QSPI_D2_config CYBSP_OSPI_D2_config

extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_D3_config;

#define CYBSP_QSPI_D3_config CYBSP_OSPI_D3_config

extern const cy_stc_gpio_pin_config_t CYBSP_QSPI_SS_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I3C_SCL_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I3C_SDA_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D0_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D1_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D2_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D3_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D4_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D5_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D6_config;
extern const cy_stc_gpio_pin_config_t CYBSP_OSPI_RAM_D7_config;
extern const cy_stc_gpio_pin_config_t CYBSP_DEBUG_UART_RX_config;
extern const cy_stc_gpio_pin_config_t CYBSP_DEBUG_UART_TX_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_CMD_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_CLK_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_IO0_config;
extern const cy_stc_gpio_pin_config_t CYBSP_EXT_CLK_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_IO1_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_IO2_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_IO3_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I2C_SCL_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I2C_SDA_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SW2_config;

#define CYBSP_USER_BTN1_config CYBSP_SW2_config
#define CYBSP_USER_BTN_config CYBSP_SW2_config

extern const cy_stc_gpio_pin_config_t CYBSP_PDM_CLK_config;
extern const cy_stc_gpio_pin_config_t CYBSP_PDM_DATA_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SW4_config;

#define CYBSP_USER_BTN2_config CYBSP_SW4_config

extern const cy_stc_gpio_pin_config_t CYBSP_SERIAL_INT_0_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SERIAL_INT_2_config;
extern const cy_stc_gpio_pin_config_t CYBSP_BT_UART_RX_config;

#define CYBSP_ETH_TXD_3_config CYBSP_BT_UART_RX_config

extern const cy_stc_gpio_pin_config_t CYBSP_BT_UART_TX_config;

#define CYBSP_ETH_RX_CLK_config CYBSP_BT_UART_TX_config

extern const cy_stc_gpio_pin_config_t CYBSP_BT_UART_CTS_config;

#define CYBSP_ETH_TX_ER_config CYBSP_BT_UART_CTS_config

extern const cy_stc_gpio_pin_config_t CYBSP_BT_UART_RTS_config;
extern const cy_stc_gpio_pin_config_t CYBSP_BT_HOST_WAKE_config;

#define CYBSP_ETH_RXD_3_config CYBSP_BT_HOST_WAKE_config

extern const cy_stc_gpio_pin_config_t CYBSP_BT_DEVICE_WAKE_config;

#define CYBSP_ETH_RXD_0_config CYBSP_BT_DEVICE_WAKE_config

extern const cy_stc_gpio_pin_config_t CYBSP_BT_POWER_config;

#define CYBSP_ETH_RXD_2_config CYBSP_BT_POWER_config

extern const cy_stc_gpio_pin_config_t CYBSP_SMART_IO_OUTPUT_config;

#define CYBSP_ARD_D3_config CYBSP_SMART_IO_OUTPUT_config
#define CYBSP_ETH_TXD_1_config CYBSP_SMART_IO_OUTPUT_config

extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_HOST_WAKE_config;

#define CYBSP_ETH_TX_CTL_config CYBSP_WIFI_HOST_WAKE_config

extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_WL_REG_ON_config;

#define CYBSP_ETH_TXD_2_config CYBSP_WIFI_WL_REG_ON_config

extern const cy_stc_smartio_lutcfg_t CYBSP_SMART_IO_11_lutCfg1;
extern const cy_stc_smartio_lutcfg_t CYBSP_SMART_IO_11_lutCfg2;
extern const cy_stc_smartio_lutcfg_t CYBSP_SMART_IO_11_lutCfg3;
extern const cy_stc_smartio_config_t CYBSP_SMART_IO_11_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_SDIO_CLK_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_SDIO_D0_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_SDIO_D1_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I2S_TX_FSYNC_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_SDIO_D2_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_SDIO_D3_config;
extern const cy_stc_gpio_pin_config_t CYBSP_ARD_D8_config;

#define CYBSP_ADC_7_config CYBSP_ARD_D8_config

extern const cy_stc_gpio_pin_config_t CYBSP_ADC_6_POT_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SPI_CLK_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SPI_MOSI_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SPI_MISO_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SPI_CS_config;
extern const cy_stc_gpio_pin_config_t ioss_0_port_16_pin_5_config;
extern const cy_stc_gpio_pin_config_t CYBSP_USER_LED2_config;

#define CYBSP_LED_GREEN_config CYBSP_USER_LED2_config

extern const cy_stc_gpio_pin_config_t CYBSP_USER_LED1_config;

#define CYBSP_USER_LED_config CYBSP_USER_LED1_config
#define CYBSP_LED_RED_config CYBSP_USER_LED1_config

extern const cy_stc_gpio_pin_config_t CYBSP_EZ_I2C_SCL_config;
extern const cy_stc_gpio_pin_config_t CYBSP_EZ_I2C_SDA_config;
extern const cy_stc_gpio_pin_config_t CYBSP_SDHC_DETECT_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WCO_OUT_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WCO_IN_config;
extern const cy_stc_gpio_pin_config_t CYBSP_ECO_IN_config;
extern const cy_stc_gpio_pin_config_t CYBSP_ECO_OUT_config;
extern const cy_stc_gpio_pin_config_t CYBSP_DISP_RST_config;
extern const cy_stc_gpio_pin_config_t CYBSP_WIFI_SDIO_CMD_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I2S_TX_SD_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I2S_TX_SCK_config;
extern const cy_stc_gpio_pin_config_t CYBSP_I2S_TX_MCK_config;

void init_cycfg_pins(void);

#if defined(__cplusplus)
}
#endif /* defined(__cplusplus) */

#endif /* CYCFG_PINS_H */
