# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../SingleCycle.srcs/sources_1/new/ALU.sv" \
"../../../../SingleCycle.srcs/sources_1/new/Adder.sv" \
"../../../../SingleCycle.srcs/sources_1/new/BranchLogicBlock.sv" \
"../../../../SingleCycle.srcs/sources_1/new/ControlStore.sv" \
"../../../../SingleCycle.srcs/sources_1/new/DataMemory.sv" \
"../../../../SingleCycle.srcs/sources_1/new/Imm_or_Reg_Mux.sv" \
"../../../../SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv" \
"../../../../SingleCycle.srcs/sources_1/new/InstructionMemory.sv" \
"../../../../SingleCycle.srcs/sources_1/new/PC.sv" \
"../../../../SingleCycle.srcs/sources_1/new/RegisterFile.sv" \
"../../../../SingleCycle.srcs/sources_1/new/Top.sv" \
"../../../../SingleCycle.srcs/sources_1/new/TwoInputMux.sv" \
"../../../../SingleCycle.srcs/sim_1/new/CPU_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
