// Seed: 524617647
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    output logic id_5
);
  id_6(
      1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  inout id_14;
  input id_13;
  input id_12;
  inout id_11;
  input id_10;
  inout id_9;
  output id_8;
  output id_7;
  input id_6;
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic
      id_16,
      id_17,
      id_18 = id_1[1] - id_12,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27;
  logic id_28;
  type_32(
      1'b0, 1'd0 - 1
  );
  logic id_29 (
      1,
      id_16,
      id_15
  );
  assign id_26 = id_10;
endmodule
