/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/rwd_tlmmodel_v1
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap rwd_tlmmodel_v1 /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/rwd_tlmmodel_v1
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug  -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/rwd_tlmmodel/rwd_tlmmodel_v1/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/debug_tcp_server_v1/include/ -Wall -fPIC -fPIC -std=c++11 -DRWD_TLMMODEL_SC_DLL -O3 -work rwd_tlmmodel_v1 -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/rwd_tlmmodel_v1/.cxl.systemc.rwd_tlmmodel_v1.rwd_tlmmodel_v1.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib rwd_tlmmodel_v1  -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/debug_tcp_server_v1 -ldebug_tcp_server_v1  -work rwd_tlmmodel_v1
