// Seed: 637505244
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge id_4) -1) id_3 = {id_1, -1, -1'b0 && id_4 & id_1};
  else @(posedge id_1(id_4, {id_1{id_4}}) or posedge id_1 or posedge -1) id_3 <= id_1;
  assign id_3 = {1};
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_12 = id_6, id_13;
  assign id_12 = id_6;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
  wire id_14;
  wire id_15;
  always id_2 <= 1;
  assign id_5 = 1;
endmodule
