

================================================================
== Vitis HLS Report for 'order_book_Pipeline_ASK_PUSH_LOOP'
================================================================
* Date:           Thu May 29 08:31:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.784 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        6|       18|  60.000 ns|  0.180 us|    1|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ASK_PUSH_LOOP  |        4|       16|         7|          1|          1|  0 ~ 11|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.54>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_idx_5 = alloca i32 1" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 10 'alloca' 'new_idx_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 11 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%level_1 = alloca i32 1" [order_book_src/priority_queue.cpp:188->order_book_src/priority_queue.cpp:424]   --->   Operation 12 'alloca' 'level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_price_4 = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 13 'alloca' 'input_price_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_direction_4 = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 14 'alloca' 'input_direction_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_orderID_4 = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 15 'alloca' 'input_orderID_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_size_4 = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 16 'alloca' 'input_size_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%insert_path_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_1"   --->   Operation 17 'read' 'insert_path_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%insert_level_5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %insert_level_5"   --->   Operation 18 'read' 'insert_level_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_orderID_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_orderID"   --->   Operation 19 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 20 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln181_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln181_1"   --->   Operation 22 'read' 'zext_ln181_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln181_1_cast = zext i4 %zext_ln181_1_read"   --->   Operation 23 'zext' 'zext_ln181_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln366 = store i8 %input_size_read, i8 %input_size_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 24 'store' 'store_ln366' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln366 = store i32 %input_orderID_read, i32 %input_orderID_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 25 'store' 'store_ln366' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%store_ln366 = store i3 2, i3 %input_direction_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 26 'store' 'store_ln366' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln366 = store i16 %tmp, i16 %input_price_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 27 'store' 'store_ln366' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln188 = store i4 0, i4 %level_1" [order_book_src/priority_queue.cpp:188->order_book_src/priority_queue.cpp:424]   --->   Operation 28 'store' 'store_ln188' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln206 = store i5 %zext_ln181_1_cast, i5 %i_4" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 29 'store' 'store_ln206' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 0, i11 %new_idx_5" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 30 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i589"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i5 %i_4" [order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%level = load i4 %level_1" [order_book_src/priority_queue.cpp:221->order_book_src/priority_queue.cpp:424]   --->   Operation 33 'load' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %level, i4 %insert_level_5_read" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 34 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln221 = add i4 %level, i4 1" [order_book_src/priority_queue.cpp:221->order_book_src/priority_queue.cpp:424]   --->   Operation 35 'add' 'add_ln221' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body.i589.split, void %_Z7add_askPA2048_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi64EELi0EEERNS7_I8metadataLi0EEERSA_ILi32EESI_SB_SE_S_b.exit642.loopexit.exitStub" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 36 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i, i5 31" [order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 37 'add' 'i_6' <Predicate = (!icmp_ln206)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i5 %i_6" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 38 'sext' 'sext_ln27' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_1_read, i32 %sext_ln27" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 39 'bitselect' 'bit' <Predicate = (!icmp_ln206)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln188 = store i4 %add_ln221, i4 %level_1" [order_book_src/priority_queue.cpp:188->order_book_src/priority_queue.cpp:424]   --->   Operation 40 'store' 'store_ln188' <Predicate = (!icmp_ln206)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln206 = store i5 %i_6, i5 %i_4" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 41 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%new_idx = load i11 %new_idx_5" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 42 'load' 'new_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln366_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %new_idx, i32 2, i32 10" [order_book_src/priority_queue.cpp:366]   --->   Operation 43 'partselect' 'lshr_ln366_2' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i9 %lshr_ln366_2" [order_book_src/priority_queue.cpp:366]   --->   Operation 44 'zext' 'zext_ln366' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 45 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3372 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 46 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3372' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3373 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 47 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3373' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3374 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 48 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3374' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3375 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 49 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3375' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3376 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 50 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3376' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3377 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 51 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3377' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3378 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 52 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3378' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3379 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 53 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3379' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3380 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 54 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3380' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3381 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 55 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3381' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3382 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 56 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3382' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3383 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 57 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3383' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3384 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 58 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3384' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3385 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 59 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3385' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3386 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 60 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3386' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3387 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 61 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3387' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3388 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 62 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3388' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3389 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 63 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3389' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3390 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 64 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3390' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3391 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 65 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3391' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3392 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 66 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3392' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3393 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 67 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3393' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3394 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 68 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3394' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3395 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 69 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3395' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3396 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 70 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3396' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3397 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 71 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3397' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3398 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 72 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3398' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3399 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 73 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3399' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3400 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 74 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3400' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3401 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 75 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3401' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3402 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 76 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3402' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3403 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 77 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3403' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3404 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 78 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3404' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3405 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 79 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3405' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3406 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 80 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3406' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3407 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 81 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3407' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3408 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 82 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3408' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3409 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 83 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3409' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3410 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 84 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3410' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3411 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 85 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3411' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3412 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 86 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3412' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3413 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 87 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3413' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3414 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 88 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3414' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 89 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3416 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3372" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 90 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3416' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3417 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3373" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 91 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3417' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3418 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3374" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 92 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3418' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3419 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3375" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 93 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3419' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3420 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3376" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 94 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3420' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3421 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3377" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 95 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3421' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3422 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3378" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 96 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3422' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3423 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3379" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 97 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3423' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3424 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3380" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 98 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3424' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 99 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3425 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3381" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 99 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3425' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3426 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3382" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 100 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3426' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3427 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3383" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 101 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3427' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3428 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3384" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 102 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3428' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3429 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3385" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 103 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3429' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3430 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3386" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 104 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3430' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3431 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3387" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 105 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3431' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3432 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3388" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 106 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3432' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3433 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3389" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 107 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3433' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3434 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3390" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 108 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3434' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3435 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3391" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 109 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3435' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3436 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3392" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 110 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3436' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3437 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3393" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 111 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3437' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3438 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3394" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 112 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3438' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3439 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3395" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 113 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3439' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3440 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3396" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 114 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3440' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 115 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3441 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3397" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 115 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3441' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3442 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3398" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 116 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3442' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 117 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3443 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3399" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 117 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3443' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3444 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3400" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 118 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3444' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 119 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3445 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3401" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 119 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3445' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3446 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3402" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 120 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3446' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3447 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3403" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 121 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3447' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3448 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3404" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 122 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3448' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3449 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3405" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 123 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3449' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3450 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3406" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 124 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3450' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3451 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3407" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 125 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3451' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3452 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3408" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 126 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3452' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 127 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3453 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3409" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 127 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3453' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3454 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3410" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 128 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3454' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3455 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3411" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 129 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3455' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3456 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3412" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 130 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3456' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 131 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3457 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3413" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 131 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3457' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3458 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3414" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 132 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3458' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3459 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 133 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3459' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3460 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 134 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3460' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3461 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 135 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3461' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3462 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 136 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3462' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3463 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 137 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3463' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3464 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 138 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3464' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3465 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 139 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3465' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3466 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 140 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3466' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3467 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 141 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3467' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3468 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 142 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3468' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3469 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 143 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3469' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3470 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 144 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3470' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3471 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 145 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3471' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3472 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 146 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3472' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3473 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 147 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3473' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3474 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 148 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3474' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3475 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 149 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3475' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3476 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 150 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3476' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3477 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 151 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3477' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3478 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 152 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3478' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3479 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 153 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3479' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3480 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 154 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3480' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3481 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 155 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3481' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3482 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 156 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3482' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3483 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 157 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3483' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3484 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 158 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3484' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3485 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 159 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3485' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3486 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 160 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3486' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3487 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 161 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3487' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3488 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 162 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3488' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3489 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 163 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3489' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3490 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 164 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3490' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3491 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 165 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3491' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3492 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 166 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3492' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3493 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 167 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3493' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3494 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 168 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3494' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3495 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 169 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3495' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3496 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 170 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3496' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3497 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 171 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3497' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3498 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 172 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3498' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3499 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 173 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3499' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3500 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 174 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3500' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3501 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 175 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3501' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3502 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 176 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3502' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3503 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3459" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 177 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3503' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3504 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3460" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 178 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3504' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 179 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3505 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3461" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 179 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3505' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 180 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3506 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3462" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 180 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3506' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 181 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3507 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3463" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 181 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3507' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 182 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3508 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3464" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 182 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3508' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 183 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3509 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3465" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 183 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3509' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 184 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3510 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3466" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 184 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3510' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 185 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3511 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3467" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 185 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3511' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3512 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3468" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 186 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3512' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3513 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3469" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 187 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3513' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3514 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3470" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 188 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3514' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 189 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3515 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3471" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 189 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3515' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3516 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3472" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 190 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3516' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 191 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3517 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3473" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 191 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3517' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 192 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3518 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3474" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 192 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3518' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 193 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3519 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3475" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 193 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3519' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 194 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3520 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3476" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 194 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3520' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 195 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3521 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3477" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 195 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3521' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 196 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3522 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3478" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 196 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3522' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 197 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3523 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3479" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 197 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3523' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 198 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3524 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3480" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 198 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3524' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 199 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3525 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3481" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 199 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3525' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 200 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3526 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3482" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 200 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3526' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 201 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3527 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3483" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 201 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3527' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 202 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3528 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3484" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 202 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3528' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 203 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3529 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3485" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 203 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3529' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 204 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3530 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3486" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 204 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3530' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 205 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3531 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3487" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 205 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3531' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 206 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3532 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3488" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 206 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3532' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 207 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3533 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3489" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 207 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3533' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 208 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3534 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3490" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 208 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3534' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 209 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3535 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3491" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 209 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3535' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 210 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3536 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3492" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 210 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3536' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 211 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3537 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3493" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 211 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3537' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 212 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3538 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3494" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 212 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3538' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 213 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3539 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3495" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 213 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3539' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 214 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3540 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3496" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3540' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 215 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3541 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3497" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3541' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 216 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3542 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3498" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 216 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3542' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 217 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3543 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3499" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 217 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3543' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 218 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3544 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3500" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 218 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3544' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 219 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3545 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3501" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3545' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 220 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3546 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3502" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3546' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node new_idx_4)   --->   "%trunc_ln30 = trunc i11 %new_idx" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 221 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln206 & bit)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node new_idx_4)   --->   "%shl_ln30 = shl i11 %new_idx, i11 1" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 222 'shl' 'shl_ln30' <Predicate = (!icmp_ln206 & !bit)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node new_idx_4)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln30, i1 1" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 223 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln206 & bit)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.69ns) (out node of the LUT)   --->   "%new_idx_4 = select i1 %bit, i11 %or_ln, i11 %shl_ln30" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 224 'select' 'new_idx_4' <Predicate = (!icmp_ln206)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 %new_idx_4, i11 %new_idx_5" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424]   --->   Operation 225 'store' 'store_ln27' <Predicate = (!icmp_ln206)> <Delay = 1.58>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body.i589" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 226 'br' 'br_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i11 %new_idx" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 227 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_3 : Operation 228 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 228 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 229 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3416 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3372" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 229 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3416' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 230 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3417 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3373" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 230 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3417' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 231 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3418 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3374" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 231 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3418' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 232 [1/1] (1.82ns)   --->   "%tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3416, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3417, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3418, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 232 'sparsemux' 'tmp_32' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3419 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3375" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 233 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3419' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 234 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3420 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3376" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 234 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3420' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 235 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3421 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3377" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 235 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3421' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 236 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3422 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3378" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 236 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3422' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 237 [1/1] (1.82ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3419, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3420, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3421, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3422, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 237 'sparsemux' 'tmp_33' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3423 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3379" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 238 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3423' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 239 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3424 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3380" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 239 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3424' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3425 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3381" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 240 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3425' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 241 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3426 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3382" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 241 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3426' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 242 [1/1] (1.82ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3423, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3424, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3425, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3426, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 242 'sparsemux' 'tmp_34' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3427 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3383" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 243 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3427' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 244 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3428 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3384" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 244 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3428' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 245 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3429 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3385" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 245 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3429' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 246 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3430 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3386" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 246 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3430' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 247 [1/1] (1.82ns)   --->   "%tmp_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3427, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3428, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3429, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3430, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 247 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3431 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3387" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 248 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3431' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 249 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3432 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3388" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 249 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3432' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 250 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3433 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3389" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 250 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3433' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 251 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3434 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3390" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 251 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3434' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 252 [1/1] (1.82ns)   --->   "%tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3431, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3432, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3433, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3434, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 252 'sparsemux' 'tmp_36' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3435 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3391" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 253 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3435' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 254 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3436 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3392" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 254 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3436' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 255 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3437 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3393" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 255 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3437' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 256 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3438 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3394" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 256 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3438' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 257 [1/1] (1.82ns)   --->   "%tmp_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3435, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3436, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3437, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3438, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 257 'sparsemux' 'tmp_37' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3439 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3395" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 258 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3439' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 259 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3440 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3396" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 259 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3440' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 260 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3441 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3397" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 260 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3441' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 261 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3442 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3398" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 261 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3442' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 262 [1/1] (1.82ns)   --->   "%tmp_38 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3439, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3440, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3441, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3442, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 262 'sparsemux' 'tmp_38' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3443 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3399" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 263 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3443' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 264 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3444 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3400" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 264 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3444' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 265 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3445 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3401" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 265 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3445' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 266 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3446 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3402" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 266 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3446' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 267 [1/1] (1.82ns)   --->   "%tmp_39 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3443, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3444, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3445, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3446, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 267 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3447 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3403" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 268 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3447' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 269 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3448 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3404" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 269 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3448' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 270 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3449 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3405" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3449' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 271 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3450 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3406" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 271 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3450' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 272 [1/1] (1.82ns)   --->   "%tmp_40 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3447, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3448, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3449, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3450, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 272 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3451 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3407" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3451' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 274 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3452 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3408" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3452' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 275 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3453 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3409" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3453' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 276 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3454 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3410" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 276 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3454' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 277 [1/1] (1.82ns)   --->   "%tmp_41 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3451, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3452, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3453, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3454, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 277 'sparsemux' 'tmp_41' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3455 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3411" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3455' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 279 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3456 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3412" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3456' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 280 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3457 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3413" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3457' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 281 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3458 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3414" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 281 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3458' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 282 [1/1] (1.82ns)   --->   "%tmp_42 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3455, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3456, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3457, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3458, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 282 'sparsemux' 'tmp_42' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3503 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3459" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 283 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3503' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 284 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3504 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3460" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 284 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3504' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 285 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3505 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3461" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 285 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3505' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 286 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3506 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3462" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 286 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3506' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 287 [1/1] (1.82ns)   --->   "%tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3503, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3504, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3505, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3506, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 287 'sparsemux' 'tmp_44' <Predicate = (!icmp_ln206 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3507 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3463" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 288 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3507' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 289 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3508 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3464" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 289 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3508' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 290 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3509 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3465" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 290 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3509' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 291 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3510 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3466" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 291 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3510' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 292 [1/1] (1.82ns)   --->   "%tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3507, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3508, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3509, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3510, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 292 'sparsemux' 'tmp_45' <Predicate = (!icmp_ln206 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3511 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3467" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 293 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3511' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 294 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3512 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3468" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 294 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3512' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 295 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3513 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3469" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 295 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3513' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 296 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3514 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3470" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 296 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3514' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 297 [1/1] (1.82ns)   --->   "%tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3511, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3512, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3513, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3514, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 297 'sparsemux' 'tmp_46' <Predicate = (!icmp_ln206 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3515 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3471" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 298 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3515' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 299 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3516 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3472" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 299 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3516' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 300 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3517 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3473" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 300 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3517' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 301 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3518 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3474" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 301 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3518' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 302 [1/1] (1.82ns)   --->   "%tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3515, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3516, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3517, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3518, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 302 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln206 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3519 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3475" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 303 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3519' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 304 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3520 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3476" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 304 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3520' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 305 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3521 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3477" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 305 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3521' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 306 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3522 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3478" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 306 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3522' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 307 [1/1] (1.82ns)   --->   "%tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3519, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3520, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3521, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3522, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 307 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln206 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3523 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3479" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 308 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3523' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 309 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3524 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3480" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 309 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3524' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 310 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3525 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3481" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 310 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3525' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 311 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3526 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3482" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 311 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3526' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 312 [1/1] (1.82ns)   --->   "%tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3523, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3524, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3525, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3526, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 312 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln206 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3527 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3483" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 313 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3527' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 314 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3528 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3484" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 314 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3528' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 315 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3529 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3485" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 315 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3529' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 316 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3530 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3486" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 316 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3530' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 317 [1/1] (1.82ns)   --->   "%tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3527, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3528, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3529, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3530, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 317 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln206 & level == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3531 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3487" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 318 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3531' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 319 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3532 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3488" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 319 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3532' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 320 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3533 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3489" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 320 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3533' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 321 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3534 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3490" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 321 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3534' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 322 [1/1] (1.82ns)   --->   "%tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3531, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3532, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3533, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3534, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 322 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln206 & level == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3535 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3491" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 323 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3535' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 324 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3536 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3492" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 324 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3536' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 325 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3537 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3493" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 325 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3537' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 326 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3538 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3494" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 326 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3538' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 327 [1/1] (1.82ns)   --->   "%tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3535, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3536, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3537, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3538, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 327 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln206 & level == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3539 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3495" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 328 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3539' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 329 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3540 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3496" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 329 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3540' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 330 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3541 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3497" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 330 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3541' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 331 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3542 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3498" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 331 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3542' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 332 [1/1] (1.82ns)   --->   "%tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3539, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3540, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3541, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3542, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 332 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln206 & level == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3543 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3499" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 333 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3543' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 334 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3544 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3500" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 334 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3544' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 335 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3545 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3501" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 335 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3545' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 336 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3546 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3502" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 336 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3546' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 337 [1/1] (1.82ns)   --->   "%tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3543, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3544, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3545, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3546, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 337 'sparsemux' 'tmp_54' <Predicate = (!icmp_ln206 & level == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 338 [1/1] (2.66ns)   --->   "%input_price_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.11i16.i16.i4, i4 0, i16 %tmp_32, i4 1, i16 %tmp_33, i4 2, i16 %tmp_34, i4 3, i16 %tmp_35, i4 4, i16 %tmp_36, i4 5, i16 %tmp_37, i4 6, i16 %tmp_38, i4 7, i16 %tmp_39, i4 8, i16 %tmp_40, i4 9, i16 %tmp_41, i4 10, i16 %tmp_42, i16 0, i4 %level" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 338 'sparsemux' 'input_price_6' <Predicate = (!icmp_ln206)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (2.66ns)   --->   "%input_orderID_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.11i32.i32.i4, i4 0, i32 %tmp_44, i4 1, i32 %tmp_45, i4 2, i32 %tmp_46, i4 3, i32 %tmp_47, i4 4, i32 %tmp_48, i4 5, i32 %tmp_49, i4 6, i32 %tmp_50, i4 7, i32 %tmp_51, i4 8, i32 %tmp_52, i4 9, i32 %tmp_53, i4 10, i32 %tmp_54, i32 0, i4 %level" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 339 'sparsemux' 'input_orderID_11' <Predicate = (!icmp_ln206)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.78>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%input_price = load i16 %input_price_4"   --->   Operation 340 'load' 'input_price' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%input_orderID_10 = load i32 %input_orderID_4"   --->   Operation 341 'load' 'input_orderID_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:424]   --->   Operation 342 'specpipeline' 'specpipeline_ln209' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 11, i64 5" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:424]   --->   Operation 343 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 344 'specloopname' 'specloopname_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (2.07ns)   --->   "%icmp_ln210 = icmp_slt  i16 %input_price, i16 %input_price_6" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 345 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (2.55ns)   --->   "%icmp_ln210_1 = icmp_eq  i32 %input_orderID_11, i32 0" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 346 'icmp' 'icmp_ln210_1' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.97ns)   --->   "%or_ln210 = or i1 %icmp_ln210, i1 %icmp_ln210_1" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 347 'or' 'or_ln210' <Predicate = (!icmp_ln206)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %or_ln210, void %if.else46.i610, void %if.then37.i604" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424]   --->   Operation 348 'br' 'br_ln210' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (2.07ns)   --->   "%icmp_ln215 = icmp_eq  i16 %input_price, i16 %input_price_6" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:424]   --->   Operation 349 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (2.55ns)   --->   "%icmp_ln215_1 = icmp_ult  i32 %input_orderID_10, i32 %input_orderID_11" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:424]   --->   Operation 350 'icmp' 'icmp_ln215_1' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.97ns)   --->   "%and_ln215 = and i1 %icmp_ln215, i1 %icmp_ln215_1" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:424]   --->   Operation 351 'and' 'and_ln215' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %and_ln215, void %if.end72.i629, void %if.then61.i623" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:424]   --->   Operation 352 'br' 'br_ln215' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3547 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 353 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3547' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3548 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 354 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3548' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3549 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 355 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3549' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3550 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 356 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3550' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3551 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 357 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3551' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3552 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 358 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3552' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3553 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 359 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3553' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3554 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 360 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3554' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3555 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 361 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3555' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3556 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 362 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3556' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3557 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 363 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3557' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3558 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 364 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3558' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3559 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 365 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3559' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3560 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 366 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3560' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3561 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 367 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3561' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3562 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 368 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3562' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3563 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 369 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3563' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3564 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 370 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3564' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3565 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 371 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3565' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3566 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 372 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3566' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3567 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 373 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3567' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3568 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 374 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3568' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3569 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 375 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3569' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3570 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 376 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3570' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3571 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 377 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3571' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3572 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 378 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3572' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3573 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 379 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3573' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3574 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 380 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3574' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3575 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 381 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3575' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3576 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 382 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3576' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3577 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 383 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3577' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3578 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 384 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3578' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3579 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 385 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3579' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3580 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 386 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3580' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3581 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 387 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3581' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3582 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 388 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3582' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3583 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 389 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3583' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3584 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 390 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3584' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3585 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 391 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3585' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3586 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 392 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3586' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3587 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 393 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3587' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3588 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 394 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3588' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3589 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 395 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3589' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3590 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 396 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3590' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3591 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 397 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3591' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3592 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 398 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3592' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3593 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 399 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3593' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3594 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 400 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3594' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3595 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 401 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3595' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3596 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 402 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3596' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3597 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 403 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3597' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3598 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 404 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3598' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3599 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 405 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3599' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3600 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 406 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3600' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3601 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 407 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3601' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3602 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 408 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3602' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3603 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 409 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3603' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3604 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 410 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3604' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3605 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 411 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3605' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3606 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 412 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3606' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3607 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 413 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3607' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3608 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 414 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3608' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3609 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 415 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3609' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3610 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 416 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3610' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3611 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 417 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3611' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3612 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 418 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3612' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3613 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 419 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3613' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3614 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 420 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3614' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3615 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 421 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3615' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3616 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 422 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3616' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3617 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 423 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3617' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3618 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 424 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3618' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3619 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 425 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3619' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3620 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 426 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3620' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3621 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 427 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3621' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3622 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 428 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3622' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3623 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 429 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3623' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3624 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 430 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3624' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3625 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 431 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3625' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3626 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 432 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3626' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3627 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 433 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3627' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3628 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 434 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3628' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3629 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 435 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3629' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3630 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 436 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3630' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3631 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 437 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3631' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3632 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 438 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3632' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3633 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 439 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3633' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3634 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:424]   --->   Operation 440 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3634' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 441 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3635 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3547" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 441 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3635' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 442 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3636 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3548" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 442 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3636' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 443 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3637 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3549" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 443 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3637' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 444 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3638 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3550" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 444 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3638' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 445 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3639 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3551" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 445 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3639' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 446 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3640 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3552" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 446 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3640' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 447 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3641 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3553" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 447 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3641' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 448 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3642 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3554" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 448 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3642' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 449 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3643 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3555" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 449 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3643' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 450 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3644 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3556" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 450 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3644' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 451 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3645 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3557" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 451 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3645' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 452 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3646 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3558" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 452 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3646' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 453 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3647 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3559" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 453 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3647' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 454 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3648 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3560" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 454 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3648' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 455 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3649 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3561" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 455 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3649' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 456 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3650 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3562" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 456 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3650' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 457 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3651 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3563" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 457 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3651' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 458 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3652 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3564" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 458 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3652' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 459 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3653 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3565" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 459 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3653' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 460 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3654 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3566" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 460 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3654' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 461 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3655 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3567" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 461 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3655' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 462 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3656 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3568" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 462 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3656' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 463 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3657 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3569" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 463 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3657' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 464 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3658 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3570" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 464 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3658' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 465 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3659 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3571" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 465 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3659' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 466 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3660 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3572" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 466 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3660' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 467 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3661 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3573" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 467 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3661' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 468 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3662 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3574" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 468 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3662' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 469 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3663 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3575" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 469 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3663' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 470 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3664 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3576" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 470 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3664' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 471 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3665 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3577" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 471 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3665' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 472 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3666 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3578" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 472 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3666' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 473 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3667 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3579" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 473 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3667' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 474 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3668 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3580" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 474 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3668' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 475 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3669 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3581" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 475 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3669' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 476 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3670 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3582" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 476 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3670' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 477 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3671 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3583" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 477 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3671' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 478 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3672 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3584" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 478 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3672' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 479 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3673 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3585" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 479 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3673' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 480 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3674 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3586" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 480 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3674' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 481 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3675 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3587" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 481 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3675' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 482 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3676 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3588" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 482 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3676' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 483 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3677 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3589" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 483 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3677' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 484 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3678 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3590" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 484 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3678' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 485 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3679 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3591" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 485 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3679' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 486 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3680 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3592" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 486 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3680' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 487 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3681 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3593" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 487 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3681' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 488 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3682 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3594" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 488 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3682' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 489 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3683 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3595" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 489 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3683' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 490 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3684 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3596" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 490 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3684' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 491 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3685 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3597" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 491 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3685' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 492 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3686 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3598" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 492 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3686' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 493 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3687 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3599" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 493 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3687' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 494 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3688 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3600" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 494 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3688' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 495 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3689 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3601" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 495 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3689' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 496 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3690 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3602" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 496 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3690' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 497 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3691 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3603" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 497 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3691' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 498 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3692 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3604" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 498 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3692' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 499 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3693 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3605" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 499 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3693' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 500 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3694 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3606" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 500 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3694' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 501 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3695 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3607" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 501 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3695' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 502 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3696 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3608" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 502 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3696' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 503 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3697 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3609" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 503 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3697' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 504 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3698 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3610" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 504 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3698' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 505 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3699 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3611" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 505 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3699' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 506 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3700 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3612" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 506 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3700' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 507 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3701 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3613" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 507 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3701' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 508 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3702 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3614" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 508 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3702' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 509 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3703 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3615" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 509 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3703' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 510 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3704 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3616" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 510 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3704' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 511 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3705 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3617" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 511 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3705' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 512 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3706 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3618" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 512 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3706' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 513 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3707 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3619" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 513 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3707' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 514 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3708 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3620" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 514 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3708' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 515 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3709 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3621" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 515 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3709' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 516 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3710 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3622" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 516 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3710' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 517 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3711 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3623" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 517 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3711' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 518 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3712 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3624" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 518 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3712' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 519 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3713 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3625" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 519 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3713' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 520 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3714 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3626" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 520 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3714' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 521 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3715 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3627" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 521 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3715' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 522 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3716 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3628" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 522 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3716' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 523 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3717 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3629" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 523 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3717' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 524 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3718 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3630" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 524 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3718' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 525 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3719 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3631" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 525 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3719' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 526 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3720 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3632" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 526 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3720' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 527 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3721 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3633" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 527 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3721' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 528 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3722 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3634" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 528 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3722' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 529 [1/1] (1.73ns)   --->   "%switch_ln217 = switch i4 %level, void %V22.i26.i5871407.case.04561, i4 10, void %V22.i26.i5871407.case.104571, i4 1, void %V22.i26.i5871407.case.14562, i4 2, void %V22.i26.i5871407.case.24563, i4 3, void %V22.i26.i5871407.case.34564, i4 4, void %V22.i26.i5871407.case.44565, i4 5, void %V22.i26.i5871407.case.54566, i4 6, void %V22.i26.i5871407.case.64567, i4 7, void %V22.i26.i5871407.case.74568, i4 8, void %V22.i26.i5871407.case.84569, i4 9, void %V22.i26.i5871407.case.94570" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 529 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 1.73>
ST_5 : Operation 530 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35293, i2 0, void %arrayidx6610.i6191413.3.case.05290, i2 1, void %arrayidx6610.i6191413.3.case.15291, i2 2, void %arrayidx6610.i6191413.3.case.25292" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 530 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9)> <Delay = 1.56>
ST_5 : Operation 531 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3409" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 531 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 532 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3497" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 532 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 533 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3408" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 533 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 534 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3496" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 534 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 535 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3407" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 535 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 536 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3495" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 536 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 537 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3410" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 537 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 538 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3498" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 538 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 539 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 9)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35287, i2 0, void %arrayidx6610.i6191413.3.case.05284, i2 1, void %arrayidx6610.i6191413.3.case.15285, i2 2, void %arrayidx6610.i6191413.3.case.25286" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 540 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8)> <Delay = 1.56>
ST_5 : Operation 541 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3405" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 541 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 542 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3493" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 542 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 543 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3404" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 543 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 544 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3492" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 544 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 545 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3403" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 545 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 546 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3491" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 546 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 547 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3406" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 547 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 548 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3494" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 548 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 549 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 8)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35281, i2 0, void %arrayidx6610.i6191413.3.case.05278, i2 1, void %arrayidx6610.i6191413.3.case.15279, i2 2, void %arrayidx6610.i6191413.3.case.25280" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 550 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7)> <Delay = 1.56>
ST_5 : Operation 551 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3401" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 551 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 552 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3489" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 552 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 553 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3400" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 553 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 554 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3488" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 554 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 555 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3399" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 555 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 556 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3487" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 556 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 557 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3402" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 557 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 558 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3490" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 558 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 559 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 7)> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35275, i2 0, void %arrayidx6610.i6191413.3.case.05272, i2 1, void %arrayidx6610.i6191413.3.case.15273, i2 2, void %arrayidx6610.i6191413.3.case.25274" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 560 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6)> <Delay = 1.56>
ST_5 : Operation 561 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3397" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 561 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 562 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3485" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 562 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 563 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3396" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 563 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 564 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3484" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 564 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 565 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3395" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 565 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 566 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3483" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 566 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 567 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3398" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 567 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 568 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3486" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 568 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 569 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 6)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35269, i2 0, void %arrayidx6610.i6191413.3.case.05266, i2 1, void %arrayidx6610.i6191413.3.case.15267, i2 2, void %arrayidx6610.i6191413.3.case.25268" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 570 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5)> <Delay = 1.56>
ST_5 : Operation 571 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3393" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 571 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 572 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3481" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 572 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 573 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3392" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 573 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 574 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3480" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 574 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 575 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3391" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 575 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 576 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3479" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 576 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 577 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3394" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 577 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 578 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3482" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 578 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 579 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 5)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35263, i2 0, void %arrayidx6610.i6191413.3.case.05260, i2 1, void %arrayidx6610.i6191413.3.case.15261, i2 2, void %arrayidx6610.i6191413.3.case.25262" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 580 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4)> <Delay = 1.56>
ST_5 : Operation 581 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3389" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 581 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 582 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3477" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 582 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 583 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3388" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 583 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 584 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3476" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 584 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 585 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3387" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 585 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 586 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3475" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 586 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 587 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3390" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 587 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 588 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3478" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 588 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 589 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 4)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35257, i2 0, void %arrayidx6610.i6191413.3.case.05254, i2 1, void %arrayidx6610.i6191413.3.case.15255, i2 2, void %arrayidx6610.i6191413.3.case.25256" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 590 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3)> <Delay = 1.56>
ST_5 : Operation 591 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3385" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 591 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 592 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3473" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 592 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 593 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3384" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 593 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 594 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3472" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 594 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 595 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3383" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 595 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 596 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3471" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 596 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 597 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3386" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 597 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 598 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3474" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 598 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 599 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 3)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35251, i2 0, void %arrayidx6610.i6191413.3.case.05248, i2 1, void %arrayidx6610.i6191413.3.case.15249, i2 2, void %arrayidx6610.i6191413.3.case.25250" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 600 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2)> <Delay = 1.56>
ST_5 : Operation 601 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3381" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 601 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 602 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3469" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 602 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 603 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3380" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 603 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 604 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3468" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 604 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 605 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3379" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 605 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 606 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3467" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 606 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 607 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3382" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 607 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 608 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3470" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 608 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 609 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 2)> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35245, i2 0, void %arrayidx6610.i6191413.3.case.05242, i2 1, void %arrayidx6610.i6191413.3.case.15243, i2 2, void %arrayidx6610.i6191413.3.case.25244" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 610 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1)> <Delay = 1.56>
ST_5 : Operation 611 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3377" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 611 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 612 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3465" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 612 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 613 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3376" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 613 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 614 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3464" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 614 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 615 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3375" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 615 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 616 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3463" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 616 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 617 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3378" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 617 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 618 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3466" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 618 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 619 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 1)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35299, i2 0, void %arrayidx6610.i6191413.3.case.05296, i2 1, void %arrayidx6610.i6191413.3.case.15297, i2 2, void %arrayidx6610.i6191413.3.case.25298" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 620 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10)> <Delay = 1.56>
ST_5 : Operation 621 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3413" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 621 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 622 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3501" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 622 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 623 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3412" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 623 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 624 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3500" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 624 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 625 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3411" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 625 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 626 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3499" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 626 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 627 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3414" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 627 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 628 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3502" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 628 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 629 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level == 10)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i6191413.3.case.35239, i2 0, void %arrayidx6610.i6191413.3.case.05236, i2 1, void %arrayidx6610.i6191413.3.case.15237, i2 2, void %arrayidx6610.i6191413.3.case.25238" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 630 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9)> <Delay = 1.56>
ST_5 : Operation 631 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3373" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 631 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 632 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3461" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 632 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 633 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3372" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 633 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 634 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3460" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 634 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 635 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 635 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 636 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3459" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 636 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 637 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3374" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 637 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 638 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3462" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 638 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 639 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (1.58ns)   --->   "%store_ln366 = store i32 %input_orderID_11, i32 %input_orderID_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 640 'store' 'store_ln366' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 1.58>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3195 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 641 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3195' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3196 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 642 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3196' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3197 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 643 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3197' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3198 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 644 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3198' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3199 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 645 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3199' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3200 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 646 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3200' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3201 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 647 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3201' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3202 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 648 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3202' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3203 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 649 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3203' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3204 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 650 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3204' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3205 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 651 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3205' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3206 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 652 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3206' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3207 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 653 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3207' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3208 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 654 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3208' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3209 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 655 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3209' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3210 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 656 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3210' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3211 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 657 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3211' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3212 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 658 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3212' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3213 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 659 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3213' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3214 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 660 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3214' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3215 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 661 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3215' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3216 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 662 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3216' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3217 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 663 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3217' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3218 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 664 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3218' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3219 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 665 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3219' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3220 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 666 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3220' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3221 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 667 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3221' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3222 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 668 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3222' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3223 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 669 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3223' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3224 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 670 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3224' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3225 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 671 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3225' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3226 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 672 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3226' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3227 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 673 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3227' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3228 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 674 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3228' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3229 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 675 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3229' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3230 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 676 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3230' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3231 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 677 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3231' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3232 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 678 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3232' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3233 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 679 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3233' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3234 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 680 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3234' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3235 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 681 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3235' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3236 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 682 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3236' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3237 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 683 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3237' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3238 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 684 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3238' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3239 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 685 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3239' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3240 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 686 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3240' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3241 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 687 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3241' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3242 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 688 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3242' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3243 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 689 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3243' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3244 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 690 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3244' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3245 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 691 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3245' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3246 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 692 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3246' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3247 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 693 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3247' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3248 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 694 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3248' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3249 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 695 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3249' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3250 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 696 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3250' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3251 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 697 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3251' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3252 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 698 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3252' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3253 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 699 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3253' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3254 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 700 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3254' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3255 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 701 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3255' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3256 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 702 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3256' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3257 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 703 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3257' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3258 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 704 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3258' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3259 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 705 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3259' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3260 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 706 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3260' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3261 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 707 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3261' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3262 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 708 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3262' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3263 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 709 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3263' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3264 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 710 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3264' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3265 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 711 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3265' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3266 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 712 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3266' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3267 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 713 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3267' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3268 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 714 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3268' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3269 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 715 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3269' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3270 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 716 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3270' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3271 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 717 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3271' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3272 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 718 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3272' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3273 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 719 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3273' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3274 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 720 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3274' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3275 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 721 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3275' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3276 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 722 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3276' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3277 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 723 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3277' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3278 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 724 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3278' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3279 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 725 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3279' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3280 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 726 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3280' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3281 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 727 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3281' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3282 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:424]   --->   Operation 728 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3282' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 729 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3283 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3195" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 729 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3283' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 730 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3284 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3196" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 730 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3284' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 731 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3285 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3197" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 731 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3285' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 732 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3286 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3198" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 732 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3286' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 733 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3287 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3199" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 733 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3287' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 734 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3288 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3200" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 734 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3288' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 735 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3289 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3201" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 735 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3289' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 736 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3290 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3202" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 736 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3290' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 737 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3291 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3203" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 737 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3291' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 738 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3292 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3204" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 738 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3292' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 739 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3293 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3205" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 739 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3293' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 740 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3294 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 740 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3294' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 741 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3295 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3207" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 741 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3295' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 742 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3296 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3208" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 742 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3296' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 743 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3297 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3209" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 743 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3297' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 744 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3298 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3210" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 744 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3298' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 745 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3299 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3211" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 745 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3299' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 746 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3300 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3212" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 746 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3300' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 747 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3301 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3213" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 747 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3301' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 748 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3302 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3214" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 748 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3302' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 749 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3303 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3215" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 749 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3303' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 750 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3304 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3216" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 750 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3304' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 751 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3305 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3217" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 751 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3305' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 752 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3306 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3218" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 752 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3306' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 753 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3307 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3219" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 753 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3307' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 754 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3308 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3220" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 754 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3308' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 755 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3309 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3221" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 755 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3309' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 756 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3310 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3222" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 756 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3310' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 757 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3311 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3223" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 757 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3311' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 758 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3312 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3224" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 758 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3312' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 759 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3313 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3225" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 759 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3313' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 760 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3314 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3226" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 760 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3314' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 761 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3315 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3227" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 761 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3315' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 762 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3316 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3228" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 762 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3316' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 763 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3317 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3229" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 763 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3317' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 764 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3318 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3230" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 764 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3318' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 765 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3319 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3231" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 765 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3319' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 766 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3320 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3232" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 766 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3320' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 767 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3321 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3233" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 767 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3321' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 768 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3322 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3234" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 768 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3322' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 769 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3323 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3235" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 769 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3323' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 770 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3324 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3236" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 770 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3324' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 771 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3325 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3237" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 771 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3325' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 772 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3326 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3238" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 772 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3326' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 773 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3327 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3239" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 773 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3327' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 774 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3328 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3240" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 774 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3328' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 775 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3329 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3241" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 775 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3329' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 776 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3330 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3242" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 776 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3330' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 777 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3331 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3243" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 777 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3331' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 778 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3332 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3244" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 778 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3332' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 779 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3333 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3245" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 779 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3333' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 780 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3334 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3246" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 780 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3334' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 781 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3335 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3247" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 781 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3335' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 782 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3336 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3248" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 782 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3336' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 783 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3337 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3249" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 783 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3337' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 784 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3338 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3250" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 784 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3338' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 785 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3339 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3251" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 785 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3339' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 786 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3340 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3252" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 786 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3340' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 787 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3341 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3253" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 787 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3341' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 788 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3342 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3254" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 788 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3342' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 789 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3343 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3255" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 789 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3343' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 790 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3344 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3256" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 790 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3344' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 791 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3345 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3257" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 791 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3345' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 792 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3346 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3258" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 792 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3346' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 793 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3347 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3259" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 793 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3347' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 794 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3348 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3260" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 794 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3348' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 795 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3349 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3261" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 795 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3349' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 796 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3350 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3262" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 796 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3350' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 797 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3351 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3263" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 797 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3351' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 798 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3352 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3264" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 798 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3352' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 799 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3353 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3265" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 799 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3353' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 800 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3354 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3266" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 800 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3354' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 801 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3355 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3267" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 801 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3355' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 802 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3356 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3268" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 802 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3356' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 803 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3357 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3269" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 803 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3357' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 804 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3358 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3270" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 804 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3358' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 805 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3359 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3271" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 805 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3359' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 806 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3360 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3272" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 806 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3360' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 807 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3361 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3273" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 807 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3361' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 808 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3362 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3274" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 808 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3362' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 809 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3363 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3275" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 809 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3363' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 810 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3364 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3276" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 810 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3364' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 811 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3365 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3277" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 811 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3365' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 812 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3366 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3278" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 812 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3366' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 813 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3367 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3279" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 813 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3367' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 814 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3368 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3280" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 814 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3368' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 815 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3369 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3281" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 815 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3369' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 816 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3370 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3282" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 816 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3370' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 817 [1/1] (1.73ns)   --->   "%switch_ln212 = switch i4 %level, void %V22.i26.i5871407.case.0, i4 10, void %V22.i26.i5871407.case.10, i4 1, void %V22.i26.i5871407.case.1, i4 2, void %V22.i26.i5871407.case.2, i4 3, void %V22.i26.i5871407.case.3, i4 4, void %V22.i26.i5871407.case.4, i4 5, void %V22.i26.i5871407.case.5, i4 6, void %V22.i26.i5871407.case.6, i4 7, void %V22.i26.i5871407.case.7, i4 8, void %V22.i26.i5871407.case.8, i4 9, void %V22.i26.i5871407.case.9" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 817 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 1.73>
ST_5 : Operation 818 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35221, i2 0, void %arrayidx4112.i6001415.3.case.05218, i2 1, void %arrayidx4112.i6001415.3.case.15219, i2 2, void %arrayidx4112.i6001415.3.case.25220" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 818 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9)> <Delay = 1.56>
ST_5 : Operation 819 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3409" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 819 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 820 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3497" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 820 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 821 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3408" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 821 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 822 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3496" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 822 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 823 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3407" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 823 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 824 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3495" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 824 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 825 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3410" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 825 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 826 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3498" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 826 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 827 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 9)> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35215, i2 0, void %arrayidx4112.i6001415.3.case.05212, i2 1, void %arrayidx4112.i6001415.3.case.15213, i2 2, void %arrayidx4112.i6001415.3.case.25214" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 828 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8)> <Delay = 1.56>
ST_5 : Operation 829 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3405" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 829 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 830 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3493" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 830 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 831 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3404" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 831 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 832 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3492" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 832 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 833 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3403" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 833 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 834 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3491" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 834 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 835 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3406" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 835 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 836 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3494" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 836 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 837 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 8)> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35209, i2 0, void %arrayidx4112.i6001415.3.case.05206, i2 1, void %arrayidx4112.i6001415.3.case.15207, i2 2, void %arrayidx4112.i6001415.3.case.25208" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 838 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7)> <Delay = 1.56>
ST_5 : Operation 839 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3401" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 839 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 840 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3489" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 840 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 841 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3400" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 841 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 842 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3488" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 842 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 843 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3399" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 843 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 844 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3487" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 844 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 845 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3402" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 845 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 846 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3490" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 846 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 847 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 7)> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35203, i2 0, void %arrayidx4112.i6001415.3.case.05200, i2 1, void %arrayidx4112.i6001415.3.case.15201, i2 2, void %arrayidx4112.i6001415.3.case.25202" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 848 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6)> <Delay = 1.56>
ST_5 : Operation 849 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3397" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 849 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 850 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3485" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 850 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 851 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3396" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 851 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 852 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3484" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 852 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 853 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3395" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 853 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 854 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3483" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 854 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 855 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3398" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 855 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 856 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3486" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 856 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 857 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 6)> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35197, i2 0, void %arrayidx4112.i6001415.3.case.05194, i2 1, void %arrayidx4112.i6001415.3.case.15195, i2 2, void %arrayidx4112.i6001415.3.case.25196" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 858 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5)> <Delay = 1.56>
ST_5 : Operation 859 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3393" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 859 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 860 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3481" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 860 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 861 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3392" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 861 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 862 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3480" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 862 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 863 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3391" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 863 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 864 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3479" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 864 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 865 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3394" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 865 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 866 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3482" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 866 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 867 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 5)> <Delay = 0.00>
ST_5 : Operation 868 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35191, i2 0, void %arrayidx4112.i6001415.3.case.05188, i2 1, void %arrayidx4112.i6001415.3.case.15189, i2 2, void %arrayidx4112.i6001415.3.case.25190" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 868 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4)> <Delay = 1.56>
ST_5 : Operation 869 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3389" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 869 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 870 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3477" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 870 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 871 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3388" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 871 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 872 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3476" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 872 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 873 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3387" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 873 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 874 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3475" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 874 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 875 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3390" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 875 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 876 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3478" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 876 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 877 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 4)> <Delay = 0.00>
ST_5 : Operation 878 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35185, i2 0, void %arrayidx4112.i6001415.3.case.05182, i2 1, void %arrayidx4112.i6001415.3.case.15183, i2 2, void %arrayidx4112.i6001415.3.case.25184" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 878 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3)> <Delay = 1.56>
ST_5 : Operation 879 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3385" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 879 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 880 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3473" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 880 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 881 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3384" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 881 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 882 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3472" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 882 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 883 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3383" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 883 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 884 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3471" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 884 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 885 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3386" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 885 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 886 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3474" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 886 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 887 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 3)> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35179, i2 0, void %arrayidx4112.i6001415.3.case.05176, i2 1, void %arrayidx4112.i6001415.3.case.15177, i2 2, void %arrayidx4112.i6001415.3.case.25178" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 888 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2)> <Delay = 1.56>
ST_5 : Operation 889 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3381" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 889 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 890 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3469" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 890 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 891 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3380" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 891 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 892 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3468" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 892 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 893 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3379" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 893 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 894 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3467" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 894 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 895 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3382" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 895 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 896 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3470" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 896 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 897 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 2)> <Delay = 0.00>
ST_5 : Operation 898 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35173, i2 0, void %arrayidx4112.i6001415.3.case.05170, i2 1, void %arrayidx4112.i6001415.3.case.15171, i2 2, void %arrayidx4112.i6001415.3.case.25172" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 898 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1)> <Delay = 1.56>
ST_5 : Operation 899 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3377" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 899 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 900 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3465" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 900 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 901 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3376" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 901 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 902 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3464" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 902 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 903 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3375" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 903 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 904 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3463" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 904 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 905 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3378" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 905 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 906 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3466" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 906 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 907 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 1)> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35227, i2 0, void %arrayidx4112.i6001415.3.case.05224, i2 1, void %arrayidx4112.i6001415.3.case.15225, i2 2, void %arrayidx4112.i6001415.3.case.25226" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 908 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10)> <Delay = 1.56>
ST_5 : Operation 909 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3413" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 909 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 910 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3501" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 910 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 911 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3412" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 911 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 912 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3500" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 912 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 913 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3411" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 913 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 914 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3499" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 914 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 915 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3414" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 915 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 916 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3502" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 916 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 917 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level == 10)> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i6001415.3.case.35167, i2 0, void %arrayidx4112.i6001415.3.case.05164, i2 1, void %arrayidx4112.i6001415.3.case.15165, i2 2, void %arrayidx4112.i6001415.3.case.25166" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 918 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9)> <Delay = 1.56>
ST_5 : Operation 919 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3373" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 919 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 920 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3461" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 920 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 921 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3372" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 921 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 922 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3460" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 922 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 923 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 923 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 924 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3459" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 924 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 925 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3374" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 925 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 926 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3462" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 926 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 927 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9)> <Delay = 0.00>
ST_5 : Operation 928 [1/1] (1.58ns)   --->   "%store_ln366 = store i32 %input_orderID_11, i32 %input_orderID_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 928 'store' 'store_ln366' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 1.58>
ST_5 : Operation 929 [1/1] (1.58ns)   --->   "%store_ln366 = store i16 %input_price_6, i16 %input_price_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 929 'store' 'store_ln366' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.08>
ST_6 : Operation 930 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3635 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3547" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 930 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3635' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 931 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3636 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3548" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 931 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3636' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 932 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3637 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3549" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 932 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3637' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 933 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3638 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3550" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 933 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3638' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 934 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3635, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3636, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3637, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3638, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 934 'sparsemux' 'tmp_s' <Predicate = (!or_ln210 & and_ln215 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 935 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3639 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3551" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 935 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3639' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 936 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3640 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3552" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 936 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3640' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 937 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3641 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3553" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 937 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3641' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 938 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3642 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3554" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 938 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3642' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 939 [1/1] (1.82ns)   --->   "%tmp_184 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3639, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3640, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3641, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3642, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 939 'sparsemux' 'tmp_184' <Predicate = (!or_ln210 & and_ln215 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 940 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3643 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3555" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 940 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3643' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 941 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3644 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3556" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 941 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3644' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 942 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3645 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3557" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 942 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3645' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 943 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3646 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3558" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 943 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3646' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 944 [1/1] (1.82ns)   --->   "%tmp_185 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3643, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3644, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3645, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3646, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 944 'sparsemux' 'tmp_185' <Predicate = (!or_ln210 & and_ln215 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 945 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3647 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3559" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 945 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3647' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 946 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3648 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3560" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 946 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3648' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 947 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3649 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3561" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 947 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3649' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 948 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3650 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3562" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 948 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3650' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 949 [1/1] (1.82ns)   --->   "%tmp_186 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3647, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3648, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3649, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3650, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 949 'sparsemux' 'tmp_186' <Predicate = (!or_ln210 & and_ln215 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 950 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3651 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3563" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 950 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3651' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 951 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3652 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3564" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 951 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3652' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 952 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3653 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3565" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 952 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3653' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 953 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3654 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3566" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 953 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3654' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 954 [1/1] (1.82ns)   --->   "%tmp_187 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3651, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3652, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3653, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3654, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 954 'sparsemux' 'tmp_187' <Predicate = (!or_ln210 & and_ln215 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3655 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3567" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 955 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3655' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 956 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3656 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3568" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 956 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3656' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 957 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3657 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3569" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 957 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3657' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 958 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3658 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3570" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 958 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3658' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 959 [1/1] (1.82ns)   --->   "%tmp_188 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3655, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3656, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3657, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3658, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 959 'sparsemux' 'tmp_188' <Predicate = (!or_ln210 & and_ln215 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 960 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3659 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3571" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 960 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3659' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 961 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3660 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3572" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 961 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3660' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 962 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3661 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3573" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 962 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3661' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 963 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3662 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3574" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 963 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3662' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 964 [1/1] (1.82ns)   --->   "%tmp_189 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3659, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3660, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3661, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3662, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 964 'sparsemux' 'tmp_189' <Predicate = (!or_ln210 & and_ln215 & level == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3663 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3575" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 965 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3663' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 966 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3664 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3576" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 966 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3664' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 967 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3665 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3577" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 967 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3665' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 968 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3666 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3578" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 968 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3666' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 969 [1/1] (1.82ns)   --->   "%tmp_190 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3663, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3664, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3665, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3666, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 969 'sparsemux' 'tmp_190' <Predicate = (!or_ln210 & and_ln215 & level == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3667 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3579" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 970 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3667' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 971 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3668 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3580" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 971 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3668' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 972 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3669 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3581" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 972 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3669' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 973 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3670 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3582" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 973 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3670' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 974 [1/1] (1.82ns)   --->   "%tmp_191 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3667, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3668, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3669, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3670, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 974 'sparsemux' 'tmp_191' <Predicate = (!or_ln210 & and_ln215 & level == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3671 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3583" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 975 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3671' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 976 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3672 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3584" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 976 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3672' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 977 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3673 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3585" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 977 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3673' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 978 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3674 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3586" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 978 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3674' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 979 [1/1] (1.82ns)   --->   "%tmp_192 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3671, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3672, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3673, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3674, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 979 'sparsemux' 'tmp_192' <Predicate = (!or_ln210 & and_ln215 & level == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3675 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3587" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 980 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3675' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 981 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3676 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3588" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 981 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3676' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 982 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3677 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3589" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 982 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3677' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 983 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3678 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3590" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 983 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3678' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 984 [1/1] (1.82ns)   --->   "%tmp_193 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3675, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3676, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3677, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3678, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 984 'sparsemux' 'tmp_193' <Predicate = (!or_ln210 & and_ln215 & level == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 985 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3679 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3591" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 985 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3679' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 986 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3680 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3592" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 986 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3680' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 987 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3681 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3593" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 987 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3681' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 988 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3682 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3594" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 988 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3682' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 989 [1/1] (1.82ns)   --->   "%tmp_194 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3679, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3680, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3681, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3682, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 989 'sparsemux' 'tmp_194' <Predicate = (!or_ln210 & and_ln215 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3683 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3595" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 990 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3683' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 991 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3684 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3596" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 991 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3684' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 992 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3685 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3597" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 992 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3685' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 993 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3686 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3598" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 993 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3686' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 994 [1/1] (1.82ns)   --->   "%tmp_195 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3683, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3684, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3685, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3686, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 994 'sparsemux' 'tmp_195' <Predicate = (!or_ln210 & and_ln215 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3687 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3599" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 995 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3687' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 996 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3688 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3600" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 996 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3688' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 997 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3689 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3601" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 997 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3689' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 998 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3690 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3602" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 998 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3690' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 999 [1/1] (1.82ns)   --->   "%tmp_196 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3687, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3688, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3689, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3690, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 999 'sparsemux' 'tmp_196' <Predicate = (!or_ln210 & and_ln215 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1000 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3691 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3603" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1000 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3691' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1001 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3692 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3604" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1001 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3692' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1002 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3693 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3605" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1002 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3693' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1003 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3694 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3606" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1003 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3694' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1004 [1/1] (1.82ns)   --->   "%tmp_197 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3691, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3692, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3693, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3694, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1004 'sparsemux' 'tmp_197' <Predicate = (!or_ln210 & and_ln215 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1005 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3695 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3607" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1005 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3695' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1006 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3696 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3608" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1006 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3696' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1007 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3697 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3609" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1007 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3697' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1008 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3698 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3610" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1008 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3698' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1009 [1/1] (1.82ns)   --->   "%tmp_198 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3695, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3696, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3697, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3698, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1009 'sparsemux' 'tmp_198' <Predicate = (!or_ln210 & and_ln215 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3699 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3611" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1010 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3699' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1011 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3700 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3612" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1011 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3700' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1012 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3701 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3613" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1012 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3701' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1013 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3702 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3614" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1013 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3702' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1014 [1/1] (1.82ns)   --->   "%tmp_199 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3699, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3700, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3701, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3702, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1014 'sparsemux' 'tmp_199' <Predicate = (!or_ln210 & and_ln215 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3703 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3615" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1015 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3703' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1016 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3704 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3616" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1016 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3704' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1017 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3705 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3617" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1017 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3705' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1018 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3706 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3618" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1018 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3706' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1019 [1/1] (1.82ns)   --->   "%tmp_200 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3703, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3704, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3705, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3706, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1019 'sparsemux' 'tmp_200' <Predicate = (!or_ln210 & and_ln215 & level == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3707 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3619" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1020 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3707' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1021 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3708 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3620" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1021 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3708' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1022 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3709 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3621" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1022 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3709' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1023 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3710 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3622" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1023 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3710' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1024 [1/1] (1.82ns)   --->   "%tmp_201 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3707, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3708, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3709, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3710, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1024 'sparsemux' 'tmp_201' <Predicate = (!or_ln210 & and_ln215 & level == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3711 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3623" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1025 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3711' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1026 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3712 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3624" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1026 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3712' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1027 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3713 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3625" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1027 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3713' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1028 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3714 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3626" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1028 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3714' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1029 [1/1] (1.82ns)   --->   "%tmp_202 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3711, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3712, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3713, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3714, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1029 'sparsemux' 'tmp_202' <Predicate = (!or_ln210 & and_ln215 & level == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3715 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3627" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1030 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3715' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1031 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3716 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3628" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1031 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3716' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1032 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3717 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3629" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1032 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3717' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1033 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3718 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3630" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1033 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3718' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1034 [1/1] (1.82ns)   --->   "%tmp_203 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3715, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3716, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3717, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3718, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1034 'sparsemux' 'tmp_203' <Predicate = (!or_ln210 & and_ln215 & level == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3719 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3631" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1035 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3719' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1036 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3720 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3632" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1036 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3720' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1037 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3721 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3633" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1037 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3721' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1038 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3722 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3634" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1038 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3722' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1039 [1/1] (1.82ns)   --->   "%tmp_204 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3719, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3720, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3721, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3722, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1039 'sparsemux' 'tmp_204' <Predicate = (!or_ln210 & and_ln215 & level == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1040 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3283 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3195" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1040 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3283' <Predicate = (or_ln210 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1041 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3284 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3196" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1041 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3284' <Predicate = (or_ln210 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1042 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3285 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3197" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1042 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3285' <Predicate = (or_ln210 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1043 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3286 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3198" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1043 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3286' <Predicate = (or_ln210 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1044 [1/1] (1.82ns)   --->   "%tmp_111 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3283, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3284, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3285, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3286, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1044 'sparsemux' 'tmp_111' <Predicate = (or_ln210 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3287 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3199" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1045 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3287' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1046 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3288 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3200" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1046 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3288' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1047 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3289 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3201" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1047 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3289' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1048 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3290 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3202" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1048 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3290' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1049 [1/1] (1.82ns)   --->   "%tmp_145 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3287, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3288, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3289, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3290, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1049 'sparsemux' 'tmp_145' <Predicate = (or_ln210 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3291 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3203" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1050 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3291' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1051 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3292 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3204" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1051 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3292' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1052 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3293 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3205" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1052 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3293' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1053 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3294 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1053 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3294' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1054 [1/1] (1.82ns)   --->   "%tmp_146 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3291, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3292, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3293, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3294, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1054 'sparsemux' 'tmp_146' <Predicate = (or_ln210 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1055 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3295 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3207" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1055 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3295' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1056 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3296 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3208" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1056 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3296' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1057 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3297 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3209" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1057 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3297' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1058 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3298 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3210" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1058 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3298' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1059 [1/1] (1.82ns)   --->   "%tmp_147 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3295, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3296, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3297, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3298, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1059 'sparsemux' 'tmp_147' <Predicate = (or_ln210 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1060 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3299 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3211" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1060 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3299' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1061 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3300 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3212" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1061 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3300' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1062 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3301 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3213" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1062 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3301' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1063 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3302 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3214" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1063 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3302' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1064 [1/1] (1.82ns)   --->   "%tmp_148 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3299, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3300, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3301, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3302, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1064 'sparsemux' 'tmp_148' <Predicate = (or_ln210 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3303 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3215" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1065 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3303' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1066 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3304 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3216" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1066 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3304' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1067 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3305 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3217" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1067 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3305' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1068 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3306 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3218" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1068 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3306' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1069 [1/1] (1.82ns)   --->   "%tmp_149 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3303, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3304, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3305, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3306, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1069 'sparsemux' 'tmp_149' <Predicate = (or_ln210 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3307 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3219" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1070 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3307' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1071 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3308 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3220" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1071 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3308' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1072 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3309 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3221" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1072 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3309' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1073 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3310 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3222" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1073 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3310' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1074 [1/1] (1.82ns)   --->   "%tmp_150 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3307, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3308, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3309, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3310, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1074 'sparsemux' 'tmp_150' <Predicate = (or_ln210 & level == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3311 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3223" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1075 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3311' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1076 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3312 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3224" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1076 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3312' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1077 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3313 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3225" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1077 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3313' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1078 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3314 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3226" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1078 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3314' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1079 [1/1] (1.82ns)   --->   "%tmp_151 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3311, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3312, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3313, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3314, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1079 'sparsemux' 'tmp_151' <Predicate = (or_ln210 & level == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1080 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3315 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3227" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1080 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3315' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1081 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3316 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3228" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1081 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3316' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1082 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3317 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3229" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1082 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3317' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1083 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3318 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3230" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1083 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3318' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1084 [1/1] (1.82ns)   --->   "%tmp_152 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3315, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3316, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3317, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3318, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1084 'sparsemux' 'tmp_152' <Predicate = (or_ln210 & level == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3319 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3231" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1085 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3319' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1086 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3320 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3232" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1086 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3320' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1087 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3321 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3233" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1087 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3321' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1088 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3322 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3234" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1088 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3322' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1089 [1/1] (1.82ns)   --->   "%tmp_153 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3319, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3320, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3321, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3322, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1089 'sparsemux' 'tmp_153' <Predicate = (or_ln210 & level == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3323 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3235" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1090 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3323' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1091 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3324 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3236" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1091 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3324' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1092 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3325 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3237" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1092 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3325' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1093 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3326 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3238" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1093 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3326' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1094 [1/1] (1.82ns)   --->   "%tmp_154 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3323, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3324, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3325, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3326, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1094 'sparsemux' 'tmp_154' <Predicate = (or_ln210 & level == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3327 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3239" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1095 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3327' <Predicate = (or_ln210 & trunc_ln206 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1096 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3328 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3240" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1096 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3328' <Predicate = (or_ln210 & trunc_ln206 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1097 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3329 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3241" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1097 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3329' <Predicate = (or_ln210 & trunc_ln206 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1098 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3330 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3242" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1098 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3330' <Predicate = (or_ln210 & trunc_ln206 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1099 [1/1] (1.82ns)   --->   "%tmp_155 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3327, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3328, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3329, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3330, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1099 'sparsemux' 'tmp_155' <Predicate = (or_ln210 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3331 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3243" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1100 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3331' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1101 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3332 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3244" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1101 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3332' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1102 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3333 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3245" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1102 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3333' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1103 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3334 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3246" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1103 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3334' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1104 [1/1] (1.82ns)   --->   "%tmp_156 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3331, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3332, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3333, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3334, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1104 'sparsemux' 'tmp_156' <Predicate = (or_ln210 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3335 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3247" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1105 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3335' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1106 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3336 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3248" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1106 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3336' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1107 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3337 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3249" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1107 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3337' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1108 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3338 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3250" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1108 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3338' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1109 [1/1] (1.82ns)   --->   "%tmp_157 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3335, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3336, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3337, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3338, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1109 'sparsemux' 'tmp_157' <Predicate = (or_ln210 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3339 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3251" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1110 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3339' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1111 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3340 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3252" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1111 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3340' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1112 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3341 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3253" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1112 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3341' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1113 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3342 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3254" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1113 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3342' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1114 [1/1] (1.82ns)   --->   "%tmp_158 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3339, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3340, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3341, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3342, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1114 'sparsemux' 'tmp_158' <Predicate = (or_ln210 & level == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3343 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3255" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1115 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3343' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1116 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3344 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3256" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1116 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3344' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1117 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3345 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3257" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1117 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3345' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1118 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3346 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3258" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1118 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3346' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1119 [1/1] (1.82ns)   --->   "%tmp_159 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3343, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3344, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3345, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3346, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1119 'sparsemux' 'tmp_159' <Predicate = (or_ln210 & level == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3347 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3259" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1120 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3347' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3348 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3260" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1121 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3348' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3349 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3261" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1122 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3349' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3350 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3262" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1123 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3350' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1124 [1/1] (1.82ns)   --->   "%tmp_160 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3347, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3348, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3349, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3350, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1124 'sparsemux' 'tmp_160' <Predicate = (or_ln210 & level == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3351 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3263" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1125 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3351' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3352 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3264" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1126 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3352' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3353 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3265" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1127 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3353' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1128 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3354 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3266" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1128 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3354' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1129 [1/1] (1.82ns)   --->   "%tmp_161 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3351, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3352, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3353, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3354, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1129 'sparsemux' 'tmp_161' <Predicate = (or_ln210 & level == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3355 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3267" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1130 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3355' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1131 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3356 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3268" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1131 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3356' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3357 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3269" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1132 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3357' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1133 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3358 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3270" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1133 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3358' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1134 [1/1] (1.82ns)   --->   "%tmp_162 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3355, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3356, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3357, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3358, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1134 'sparsemux' 'tmp_162' <Predicate = (or_ln210 & level == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3359 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3271" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1135 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3359' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3360 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3272" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1136 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3360' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3361 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3273" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1137 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3361' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1138 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3362 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3274" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1138 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3362' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1139 [1/1] (1.82ns)   --->   "%tmp_163 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3359, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3360, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3361, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3362, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1139 'sparsemux' 'tmp_163' <Predicate = (or_ln210 & level == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1140 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3363 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3275" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1140 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3363' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1141 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3364 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3276" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1141 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3364' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1142 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3365 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3277" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1142 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3365' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1143 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3366 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3278" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1143 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3366' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1144 [1/1] (1.82ns)   --->   "%tmp_164 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3363, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3364, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3365, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3366, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1144 'sparsemux' 'tmp_164' <Predicate = (or_ln210 & level == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1145 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3367 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3279" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1145 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3367' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1146 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3368 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3280" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1146 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3368' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1147 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3369 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3281" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1147 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3369' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1148 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3370 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3282" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1148 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3370' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1149 [1/1] (1.82ns)   --->   "%tmp_165 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3367, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3368, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3369, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3370, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1149 'sparsemux' 'tmp_165' <Predicate = (or_ln210 & level == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1600 [1/1] (0.00ns)   --->   "%input_direction_4_load = load i3 %input_direction_4"   --->   Operation 1600 'load' 'input_direction_4_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1601 [1/1] (0.00ns)   --->   "%input_size_4_load = load i8 %input_size_4"   --->   Operation 1601 'load' 'input_size_4_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1602 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %new_idx_5_out, i11 %new_idx" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424]   --->   Operation 1602 'write' 'write_ln206' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1603 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_4_out, i16 %input_price"   --->   Operation 1603 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1604 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_4_out, i8 %input_size_4_load"   --->   Operation 1604 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1605 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %input_orderID_4_out, i32 %input_orderID_10"   --->   Operation 1605 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1606 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_4_out, i3 %input_direction_4_load"   --->   Operation 1606 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1607 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1607 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 1150 [1/1] (2.66ns)   --->   "%input_size_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 0, i8 %tmp_s, i4 1, i8 %tmp_184, i4 2, i8 %tmp_185, i4 3, i8 %tmp_186, i4 4, i8 %tmp_187, i4 5, i8 %tmp_188, i4 6, i8 %tmp_189, i4 7, i8 %tmp_190, i4 8, i8 %tmp_191, i4 9, i8 %tmp_192, i4 10, i8 %tmp_193, i8 0, i4 %level" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1150 'sparsemux' 'input_size_2' <Predicate = (!or_ln210 & and_ln215)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1151 [1/1] (2.66ns)   --->   "%input_direction_5 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.11i3.i3.i4, i4 0, i3 %tmp_194, i4 1, i3 %tmp_195, i4 2, i3 %tmp_196, i4 3, i3 %tmp_197, i4 4, i3 %tmp_198, i4 5, i3 %tmp_199, i4 6, i3 %tmp_200, i4 7, i3 %tmp_201, i4 8, i3 %tmp_202, i4 9, i3 %tmp_203, i4 10, i3 %tmp_204, i3 0, i4 %level" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424]   --->   Operation 1151 'sparsemux' 'input_direction_5' <Predicate = (!or_ln210 & and_ln215)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%input_direction_4_load103 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1152 'load' 'input_direction_4_load103' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%input_size_4_load15 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1153 'load' 'input_size_4_load15' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1154 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load15, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3585" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1154 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1155 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load103, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3629" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1155 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5289" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1156 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%input_direction_4_load104 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1157 'load' 'input_direction_4_load104' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (0.00ns)   --->   "%input_size_4_load16 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1158 'load' 'input_size_4_load16' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1159 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load16, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3584" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1159 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1160 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load104, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3628" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1160 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5289" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1161 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1162 [1/1] (0.00ns)   --->   "%input_direction_4_load105 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1162 'load' 'input_direction_4_load105' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1163 [1/1] (0.00ns)   --->   "%input_size_4_load17 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1163 'load' 'input_size_4_load17' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1164 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load17, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3583" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1164 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1165 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load105, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3627" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1165 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5289" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1166 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1167 [1/1] (0.00ns)   --->   "%input_direction_4_load102 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1167 'load' 'input_direction_4_load102' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1168 [1/1] (0.00ns)   --->   "%input_size_4_load14 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1168 'load' 'input_size_4_load14' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1169 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load14, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3586" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1169 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1170 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load102, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3630" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1170 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5289" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1171 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1172 [1/1] (0.00ns)   --->   "%input_direction_4_load107 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1172 'load' 'input_direction_4_load107' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1173 [1/1] (0.00ns)   --->   "%input_size_4_load19 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1173 'load' 'input_size_4_load19' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load19, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3581" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1174 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1175 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load107, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3625" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1175 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1176 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5283" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1176 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1177 [1/1] (0.00ns)   --->   "%input_direction_4_load108 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1177 'load' 'input_direction_4_load108' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1178 [1/1] (0.00ns)   --->   "%input_size_4_load_16 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1178 'load' 'input_size_4_load_16' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1179 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load_16, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3580" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1179 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1180 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load108, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3624" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1180 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5283" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1181 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1182 [1/1] (0.00ns)   --->   "%input_direction_4_load109 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1182 'load' 'input_direction_4_load109' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1183 [1/1] (0.00ns)   --->   "%input_size_4_load21 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1183 'load' 'input_size_4_load21' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1184 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load21, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3579" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1184 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1185 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load109, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3623" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1185 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5283" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1186 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1187 [1/1] (0.00ns)   --->   "%input_direction_4_load106 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1187 'load' 'input_direction_4_load106' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1188 [1/1] (0.00ns)   --->   "%input_size_4_load18 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1188 'load' 'input_size_4_load18' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1189 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load18, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3582" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1189 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1190 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load106, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3626" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1190 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5283" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1191 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1192 [1/1] (0.00ns)   --->   "%input_direction_4_load111 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1192 'load' 'input_direction_4_load111' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1193 [1/1] (0.00ns)   --->   "%input_size_4_load23 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1193 'load' 'input_size_4_load23' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1194 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load23, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3577" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1194 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1195 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load111, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3621" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1195 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5277" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1196 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1197 [1/1] (0.00ns)   --->   "%input_direction_4_load112 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1197 'load' 'input_direction_4_load112' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1198 [1/1] (0.00ns)   --->   "%input_size_4_load24 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1198 'load' 'input_size_4_load24' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1199 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load24, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3576" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1199 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1200 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load112, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3620" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1200 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5277" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1201 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1202 [1/1] (0.00ns)   --->   "%input_direction_4_load113 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1202 'load' 'input_direction_4_load113' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%input_size_4_load25 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1203 'load' 'input_size_4_load25' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1204 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load25, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3575" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1204 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1205 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load113, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3619" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1205 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5277" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1206 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%input_direction_4_load110 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1207 'load' 'input_direction_4_load110' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1208 [1/1] (0.00ns)   --->   "%input_size_4_load22 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1208 'load' 'input_size_4_load22' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1209 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load22, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3578" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1209 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1210 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load110, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3622" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1210 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5277" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1211 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1212 [1/1] (0.00ns)   --->   "%input_direction_4_load115 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1212 'load' 'input_direction_4_load115' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%input_size_4_load27 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1213 'load' 'input_size_4_load27' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load27, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3573" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1214 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1215 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load115, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3617" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1215 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5271" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1216 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%input_direction_4_load116 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1217 'load' 'input_direction_4_load116' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1218 [1/1] (0.00ns)   --->   "%input_size_4_load28 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1218 'load' 'input_size_4_load28' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1219 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load28, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3572" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1219 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1220 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load116, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3616" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1220 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5271" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1221 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%input_direction_4_load117 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1222 'load' 'input_direction_4_load117' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1223 [1/1] (0.00ns)   --->   "%input_size_4_load29 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1223 'load' 'input_size_4_load29' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1224 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load29, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3571" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1224 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1225 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load117, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3615" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1225 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5271" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1226 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1227 [1/1] (0.00ns)   --->   "%input_direction_4_load114 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1227 'load' 'input_direction_4_load114' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%input_size_4_load26 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1228 'load' 'input_size_4_load26' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1229 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load26, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3574" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1229 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1230 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load114, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3618" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1230 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5271" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1231 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%input_direction_4_load119 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1232 'load' 'input_direction_4_load119' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (0.00ns)   --->   "%input_size_4_load31 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1233 'load' 'input_size_4_load31' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1234 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load31, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3569" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1234 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1235 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load119, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3613" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1235 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5265" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1236 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%input_direction_4_load120 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1237 'load' 'input_direction_4_load120' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (0.00ns)   --->   "%input_size_4_load32 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1238 'load' 'input_size_4_load32' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1239 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load32, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3568" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1239 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1240 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load120, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3612" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1240 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5265" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1241 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (0.00ns)   --->   "%input_direction_4_load121 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1242 'load' 'input_direction_4_load121' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1243 [1/1] (0.00ns)   --->   "%input_size_4_load33 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1243 'load' 'input_size_4_load33' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1244 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load33, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3567" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1244 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1245 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load121, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3611" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1245 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5265" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1246 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1247 [1/1] (0.00ns)   --->   "%input_direction_4_load118 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1247 'load' 'input_direction_4_load118' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%input_size_4_load_15 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1248 'load' 'input_size_4_load_15' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1249 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load_15, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3570" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1249 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1250 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load118, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3614" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1250 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1251 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5265" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1251 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%input_direction_4_load123 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1252 'load' 'input_direction_4_load123' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1253 [1/1] (0.00ns)   --->   "%input_size_4_load35 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1253 'load' 'input_size_4_load35' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1254 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load35, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3565" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1254 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1255 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load123, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3609" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1255 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5259" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1256 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1257 [1/1] (0.00ns)   --->   "%input_direction_4_load124 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1257 'load' 'input_direction_4_load124' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1258 [1/1] (0.00ns)   --->   "%input_size_4_load36 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1258 'load' 'input_size_4_load36' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1259 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load36, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3564" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1259 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1260 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load124, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3608" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1260 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5259" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1261 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1262 [1/1] (0.00ns)   --->   "%input_direction_4_load125 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1262 'load' 'input_direction_4_load125' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1263 [1/1] (0.00ns)   --->   "%input_size_4_load37 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1263 'load' 'input_size_4_load37' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1264 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load37, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3563" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1264 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1265 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load125, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3607" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1265 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1266 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5259" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1266 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1267 [1/1] (0.00ns)   --->   "%input_direction_4_load122 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1267 'load' 'input_direction_4_load122' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1268 [1/1] (0.00ns)   --->   "%input_size_4_load34 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1268 'load' 'input_size_4_load34' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1269 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load34, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3566" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1269 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1270 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load122, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3610" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1270 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5259" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1271 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1272 [1/1] (0.00ns)   --->   "%input_direction_4_load127 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1272 'load' 'input_direction_4_load127' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1273 [1/1] (0.00ns)   --->   "%input_size_4_load39 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1273 'load' 'input_size_4_load39' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1274 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load39, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3561" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1274 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1275 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load127, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3605" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1275 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1276 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5253" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1276 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1277 [1/1] (0.00ns)   --->   "%input_direction_4_load128 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1277 'load' 'input_direction_4_load128' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1278 [1/1] (0.00ns)   --->   "%input_size_4_load_14 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1278 'load' 'input_size_4_load_14' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1279 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load_14, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3560" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1279 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1280 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load128, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3604" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1280 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1281 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5253" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1281 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1282 [1/1] (0.00ns)   --->   "%input_direction_4_load129 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1282 'load' 'input_direction_4_load129' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1283 [1/1] (0.00ns)   --->   "%input_size_4_load41 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1283 'load' 'input_size_4_load41' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1284 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load41, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3559" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1284 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1285 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load129, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3603" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1285 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1286 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5253" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1286 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1287 [1/1] (0.00ns)   --->   "%input_direction_4_load126 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1287 'load' 'input_direction_4_load126' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1288 [1/1] (0.00ns)   --->   "%input_size_4_load38 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1288 'load' 'input_size_4_load38' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1289 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load38, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3562" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1289 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1290 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load126, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3606" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1290 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1291 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5253" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1291 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1292 [1/1] (0.00ns)   --->   "%input_direction_4_load131 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1292 'load' 'input_direction_4_load131' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1293 [1/1] (0.00ns)   --->   "%input_size_4_load43 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1293 'load' 'input_size_4_load43' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1294 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load43, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3557" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1294 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1295 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load131, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3601" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1295 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1296 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5247" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1296 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1297 [1/1] (0.00ns)   --->   "%input_direction_4_load132 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1297 'load' 'input_direction_4_load132' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1298 [1/1] (0.00ns)   --->   "%input_size_4_load44 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1298 'load' 'input_size_4_load44' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1299 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load44, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3556" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1299 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1300 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load132, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3600" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1300 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5247" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1301 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1302 [1/1] (0.00ns)   --->   "%input_direction_4_load133 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1302 'load' 'input_direction_4_load133' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1303 [1/1] (0.00ns)   --->   "%input_size_4_load45 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1303 'load' 'input_size_4_load45' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1304 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load45, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3555" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1304 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1305 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load133, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3599" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1305 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1306 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5247" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1306 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1307 [1/1] (0.00ns)   --->   "%input_direction_4_load130 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1307 'load' 'input_direction_4_load130' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1308 [1/1] (0.00ns)   --->   "%input_size_4_load42 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1308 'load' 'input_size_4_load42' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1309 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load42, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3558" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1309 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1310 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load130, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3602" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1310 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1311 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5247" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1311 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1312 [1/1] (0.00ns)   --->   "%input_direction_4_load135 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1312 'load' 'input_direction_4_load135' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1313 [1/1] (0.00ns)   --->   "%input_size_4_load47 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1313 'load' 'input_size_4_load47' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1314 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load47, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3553" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1314 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1315 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load135, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3597" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1315 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1316 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5241" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1316 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1317 [1/1] (0.00ns)   --->   "%input_direction_4_load136 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1317 'load' 'input_direction_4_load136' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1318 [1/1] (0.00ns)   --->   "%input_size_4_load48 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1318 'load' 'input_size_4_load48' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1319 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load48, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3552" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1319 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1320 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load136, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3596" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1320 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5241" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1321 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1322 [1/1] (0.00ns)   --->   "%input_direction_4_load137 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1322 'load' 'input_direction_4_load137' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1323 [1/1] (0.00ns)   --->   "%input_size_4_load49 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1323 'load' 'input_size_4_load49' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1324 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load49, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3551" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1324 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1325 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load137, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3595" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1325 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1326 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5241" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1326 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1327 [1/1] (0.00ns)   --->   "%input_direction_4_load134 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1327 'load' 'input_direction_4_load134' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1328 [1/1] (0.00ns)   --->   "%input_size_4_load46 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1328 'load' 'input_size_4_load46' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1329 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load46, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3554" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1329 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1330 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load134, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3598" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1330 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1331 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5241" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1331 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1332 [1/1] (0.00ns)   --->   "%input_direction_4_load99 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1332 'load' 'input_direction_4_load99' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1333 [1/1] (0.00ns)   --->   "%input_size_4_load11 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1333 'load' 'input_size_4_load11' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1334 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load11, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3589" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1334 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1335 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load99, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3633" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1335 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1336 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5295" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1336 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1337 [1/1] (0.00ns)   --->   "%input_direction_4_load_45 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1337 'load' 'input_direction_4_load_45' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1338 [1/1] (0.00ns)   --->   "%input_size_4_load12 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1338 'load' 'input_size_4_load12' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1339 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load12, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3588" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1339 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1340 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load_45, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3632" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1340 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1341 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5295" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1341 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1342 [1/1] (0.00ns)   --->   "%input_direction_4_load101 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1342 'load' 'input_direction_4_load101' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1343 [1/1] (0.00ns)   --->   "%input_size_4_load13 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1343 'load' 'input_size_4_load13' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1344 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load13, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3587" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1344 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1345 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load101, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3631" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1345 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1346 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5295" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1346 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1347 [1/1] (0.00ns)   --->   "%input_direction_4_load98 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1347 'load' 'input_direction_4_load98' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1348 [1/1] (0.00ns)   --->   "%input_size_4_load_13 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1348 'load' 'input_size_4_load_13' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1349 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load_13, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3590" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1349 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1350 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load98, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3634" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1350 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1351 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5295" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1351 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1352 [1/1] (0.00ns)   --->   "%input_direction_4_load139 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1352 'load' 'input_direction_4_load139' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1353 [1/1] (0.00ns)   --->   "%input_size_4_load51 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1353 'load' 'input_size_4_load51' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1354 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load51, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3549" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1354 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1355 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load139, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3593" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1355 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1356 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5235" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1356 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1357 [1/1] (0.00ns)   --->   "%input_direction_4_load140 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1357 'load' 'input_direction_4_load140' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1358 [1/1] (0.00ns)   --->   "%input_size_4_load52 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1358 'load' 'input_size_4_load52' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1359 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load52, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3548" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1359 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1360 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load140, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3592" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1360 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1361 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5235" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1361 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1362 [1/1] (0.00ns)   --->   "%input_direction_4_load141 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1362 'load' 'input_direction_4_load141' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1363 [1/1] (0.00ns)   --->   "%input_size_4_load53 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1363 'load' 'input_size_4_load53' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1364 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load53, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3547" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1364 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1365 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load141, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3591" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1365 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1366 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5235" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1366 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1367 [1/1] (0.00ns)   --->   "%input_direction_4_load138 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1367 'load' 'input_direction_4_load138' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1368 [1/1] (0.00ns)   --->   "%input_size_4_load_12 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1368 'load' 'input_size_4_load_12' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1369 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_4_load_12, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3550" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1369 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1370 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_4_load138, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3594" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1370 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1371 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i6191413.3.exit5235" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424]   --->   Operation 1371 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1372 [1/1] (1.70ns)   --->   "%store_ln366 = store i8 %input_size_2, i8 %input_size_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 1372 'store' 'store_ln366' <Predicate = (!or_ln210 & and_ln215)> <Delay = 1.70>
ST_7 : Operation 1373 [1/1] (1.70ns)   --->   "%store_ln366 = store i3 %input_direction_5, i3 %input_direction_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 1373 'store' 'store_ln366' <Predicate = (!or_ln210 & and_ln215)> <Delay = 1.70>
ST_7 : Operation 1374 [1/1] (0.00ns)   --->   "%br_ln219 = br void %if.end72.i629" [order_book_src/priority_queue.cpp:219->order_book_src/priority_queue.cpp:424]   --->   Operation 1374 'br' 'br_ln219' <Predicate = (!or_ln210 & and_ln215)> <Delay = 0.00>
ST_7 : Operation 1375 [1/1] (2.66ns)   --->   "%input_size_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 0, i8 %tmp_111, i4 1, i8 %tmp_145, i4 2, i8 %tmp_146, i4 3, i8 %tmp_147, i4 4, i8 %tmp_148, i4 5, i8 %tmp_149, i4 6, i8 %tmp_150, i4 7, i8 %tmp_151, i4 8, i8 %tmp_152, i4 9, i8 %tmp_153, i4 10, i8 %tmp_154, i8 0, i4 %level" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1375 'sparsemux' 'input_size_8' <Predicate = (or_ln210)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1376 [1/1] (2.66ns)   --->   "%input_direction = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.11i3.i3.i4, i4 0, i3 %tmp_155, i4 1, i3 %tmp_156, i4 2, i3 %tmp_157, i4 3, i3 %tmp_158, i4 4, i3 %tmp_159, i4 5, i3 %tmp_160, i4 6, i3 %tmp_161, i4 7, i3 %tmp_162, i4 8, i3 %tmp_163, i4 9, i3 %tmp_164, i4 10, i3 %tmp_165, i3 0, i4 %level" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:424]   --->   Operation 1376 'sparsemux' 'input_direction' <Predicate = (or_ln210)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1377 [1/1] (0.00ns)   --->   "%input_direction_4_load_44 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1377 'load' 'input_direction_4_load_44' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1378 [1/1] (0.00ns)   --->   "%input_size_4_load59 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1378 'load' 'input_size_4_load59' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1379 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load59, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3233" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1379 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1380 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_44, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3277" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1380 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1381 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5217" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1381 'br' 'br_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1382 [1/1] (0.00ns)   --->   "%input_direction_4_load_43 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1382 'load' 'input_direction_4_load_43' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1383 [1/1] (0.00ns)   --->   "%input_size_4_load_11 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1383 'load' 'input_size_4_load_11' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1384 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_11, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3232" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1384 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1385 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_43, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3276" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1385 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1386 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5217" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1386 'br' 'br_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1387 [1/1] (0.00ns)   --->   "%input_direction_4_load_42 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1387 'load' 'input_direction_4_load_42' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1388 [1/1] (0.00ns)   --->   "%input_size_4_load61 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1388 'load' 'input_size_4_load61' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1389 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load61, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3231" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1389 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1390 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_42, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3275" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1390 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5217" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1391 'br' 'br_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1392 [1/1] (0.00ns)   --->   "%input_direction_4_load_41 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1392 'load' 'input_direction_4_load_41' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1393 [1/1] (0.00ns)   --->   "%input_size_4_load58 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1393 'load' 'input_size_4_load58' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1394 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load58, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3234" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1394 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1395 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_41, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3278" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1395 'store' 'store_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1396 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5217" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1396 'br' 'br_ln212' <Predicate = (or_ln210 & level == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1397 [1/1] (0.00ns)   --->   "%input_direction_4_load_40 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1397 'load' 'input_direction_4_load_40' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1398 [1/1] (0.00ns)   --->   "%input_size_4_load63 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1398 'load' 'input_size_4_load63' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1399 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load63, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3229" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1399 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1400 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_40, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3273" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1400 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1401 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5211" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1401 'br' 'br_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1402 [1/1] (0.00ns)   --->   "%input_direction_4_load_39 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1402 'load' 'input_direction_4_load_39' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1403 [1/1] (0.00ns)   --->   "%input_size_4_load64 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1403 'load' 'input_size_4_load64' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1404 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load64, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3228" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1404 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1405 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_39, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3272" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1405 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1406 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5211" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1406 'br' 'br_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1407 [1/1] (0.00ns)   --->   "%input_direction_4_load_38 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1407 'load' 'input_direction_4_load_38' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1408 [1/1] (0.00ns)   --->   "%input_size_4_load65 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1408 'load' 'input_size_4_load65' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1409 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load65, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3227" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1409 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1410 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_38, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3271" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1410 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5211" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1411 'br' 'br_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1412 [1/1] (0.00ns)   --->   "%input_direction_4_load_37 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1412 'load' 'input_direction_4_load_37' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1413 [1/1] (0.00ns)   --->   "%input_size_4_load62 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1413 'load' 'input_size_4_load62' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1414 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load62, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3230" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1414 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1415 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_37, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3274" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1415 'store' 'store_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5211" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1416 'br' 'br_ln212' <Predicate = (or_ln210 & level == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1417 [1/1] (0.00ns)   --->   "%input_direction_4_load_36 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1417 'load' 'input_direction_4_load_36' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1418 [1/1] (0.00ns)   --->   "%input_size_4_load67 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1418 'load' 'input_size_4_load67' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1419 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load67, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3225" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1419 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1420 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_36, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3269" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1420 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5205" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1421 'br' 'br_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1422 [1/1] (0.00ns)   --->   "%input_direction_4_load_35 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1422 'load' 'input_direction_4_load_35' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1423 [1/1] (0.00ns)   --->   "%input_size_4_load68 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1423 'load' 'input_size_4_load68' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1424 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load68, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3224" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1424 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1425 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_35, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3268" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1425 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1426 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5205" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1426 'br' 'br_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1427 [1/1] (0.00ns)   --->   "%input_direction_4_load_34 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1427 'load' 'input_direction_4_load_34' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1428 [1/1] (0.00ns)   --->   "%input_size_4_load69 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1428 'load' 'input_size_4_load69' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1429 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load69, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3223" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1429 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1430 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_34, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3267" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1430 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1431 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5205" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1431 'br' 'br_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1432 [1/1] (0.00ns)   --->   "%input_direction_4_load_33 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1432 'load' 'input_direction_4_load_33' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1433 [1/1] (0.00ns)   --->   "%input_size_4_load66 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1433 'load' 'input_size_4_load66' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1434 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load66, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3226" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1434 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1435 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_33, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3270" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1435 'store' 'store_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1436 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5205" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1436 'br' 'br_ln212' <Predicate = (or_ln210 & level == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1437 [1/1] (0.00ns)   --->   "%input_direction_4_load_32 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1437 'load' 'input_direction_4_load_32' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1438 [1/1] (0.00ns)   --->   "%input_size_4_load71 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1438 'load' 'input_size_4_load71' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1439 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load71, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3221" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1439 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1440 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_32, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3265" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1440 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1441 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5199" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1441 'br' 'br_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1442 [1/1] (0.00ns)   --->   "%input_direction_4_load_31 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1442 'load' 'input_direction_4_load_31' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1443 [1/1] (0.00ns)   --->   "%input_size_4_load72 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1443 'load' 'input_size_4_load72' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1444 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load72, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3220" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1444 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1445 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_31, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3264" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1445 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5199" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1446 'br' 'br_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1447 [1/1] (0.00ns)   --->   "%input_direction_4_load_30 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1447 'load' 'input_direction_4_load_30' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1448 [1/1] (0.00ns)   --->   "%input_size_4_load73 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1448 'load' 'input_size_4_load73' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1449 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load73, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3219" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1449 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1450 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_30, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3263" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1450 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1451 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5199" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1451 'br' 'br_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1452 [1/1] (0.00ns)   --->   "%input_direction_4_load_29 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1452 'load' 'input_direction_4_load_29' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1453 [1/1] (0.00ns)   --->   "%input_size_4_load_10 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1453 'load' 'input_size_4_load_10' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1454 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3222" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1454 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1455 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_29, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3266" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1455 'store' 'store_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1456 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5199" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1456 'br' 'br_ln212' <Predicate = (or_ln210 & level == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1457 [1/1] (0.00ns)   --->   "%input_direction_4_load_28 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1457 'load' 'input_direction_4_load_28' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1458 [1/1] (0.00ns)   --->   "%input_size_4_load75 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1458 'load' 'input_size_4_load75' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1459 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load75, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3217" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1459 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1460 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_28, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3261" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1460 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1461 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5193" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1461 'br' 'br_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1462 [1/1] (0.00ns)   --->   "%input_direction_4_load_27 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1462 'load' 'input_direction_4_load_27' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1463 [1/1] (0.00ns)   --->   "%input_size_4_load76 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1463 'load' 'input_size_4_load76' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1464 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load76, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3216" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1464 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1465 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_27, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3260" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1465 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1466 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5193" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1466 'br' 'br_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1467 [1/1] (0.00ns)   --->   "%input_direction_4_load_26 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1467 'load' 'input_direction_4_load_26' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1468 [1/1] (0.00ns)   --->   "%input_size_4_load77 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1468 'load' 'input_size_4_load77' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1469 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load77, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3215" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1469 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1470 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_26, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3259" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1470 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1471 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5193" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1471 'br' 'br_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1472 [1/1] (0.00ns)   --->   "%input_direction_4_load_25 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1472 'load' 'input_direction_4_load_25' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1473 [1/1] (0.00ns)   --->   "%input_size_4_load74 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1473 'load' 'input_size_4_load74' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1474 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load74, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3218" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1474 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1475 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_25, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3262" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1475 'store' 'store_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1476 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5193" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1476 'br' 'br_ln212' <Predicate = (or_ln210 & level == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1477 [1/1] (0.00ns)   --->   "%input_direction_4_load_24 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1477 'load' 'input_direction_4_load_24' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1478 [1/1] (0.00ns)   --->   "%input_size_4_load79 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1478 'load' 'input_size_4_load79' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1479 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load79, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3213" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1479 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1480 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_24, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3257" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1480 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1481 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5187" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1481 'br' 'br_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1482 [1/1] (0.00ns)   --->   "%input_direction_4_load_23 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1482 'load' 'input_direction_4_load_23' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1483 [1/1] (0.00ns)   --->   "%input_size_4_load_9 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1483 'load' 'input_size_4_load_9' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1484 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_9, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3212" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1484 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1485 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_23, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3256" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1485 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1486 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5187" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1486 'br' 'br_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1487 [1/1] (0.00ns)   --->   "%input_direction_4_load_22 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1487 'load' 'input_direction_4_load_22' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1488 [1/1] (0.00ns)   --->   "%input_size_4_load81 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1488 'load' 'input_size_4_load81' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1489 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load81, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3211" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1489 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1490 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_22, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3255" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1490 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1491 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5187" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1491 'br' 'br_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1492 [1/1] (0.00ns)   --->   "%input_direction_4_load_21 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1492 'load' 'input_direction_4_load_21' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1493 [1/1] (0.00ns)   --->   "%input_size_4_load78 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1493 'load' 'input_size_4_load78' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1494 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load78, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3214" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1494 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1495 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_21, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3258" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1495 'store' 'store_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1496 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5187" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1496 'br' 'br_ln212' <Predicate = (or_ln210 & level == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1497 [1/1] (0.00ns)   --->   "%input_direction_4_load_20 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1497 'load' 'input_direction_4_load_20' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1498 [1/1] (0.00ns)   --->   "%input_size_4_load83 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1498 'load' 'input_size_4_load83' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1499 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load83, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3209" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1499 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1500 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_20, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3253" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1500 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1501 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5181" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1501 'br' 'br_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1502 [1/1] (0.00ns)   --->   "%input_direction_4_load_19 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1502 'load' 'input_direction_4_load_19' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1503 [1/1] (0.00ns)   --->   "%input_size_4_load84 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1503 'load' 'input_size_4_load84' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1504 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load84, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3208" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1504 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1505 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_19, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3252" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1505 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1506 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5181" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1506 'br' 'br_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1507 [1/1] (0.00ns)   --->   "%input_direction_4_load_18 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1507 'load' 'input_direction_4_load_18' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1508 [1/1] (0.00ns)   --->   "%input_size_4_load85 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1508 'load' 'input_size_4_load85' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1509 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load85, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3207" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1509 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1510 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_18, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3251" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1510 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1511 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5181" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1511 'br' 'br_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1512 [1/1] (0.00ns)   --->   "%input_direction_4_load_17 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1512 'load' 'input_direction_4_load_17' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1513 [1/1] (0.00ns)   --->   "%input_size_4_load82 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1513 'load' 'input_size_4_load82' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1514 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load82, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3210" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1514 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1515 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_17, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3254" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1515 'store' 'store_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1516 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5181" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1516 'br' 'br_ln212' <Predicate = (or_ln210 & level == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1517 [1/1] (0.00ns)   --->   "%input_direction_4_load_16 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1517 'load' 'input_direction_4_load_16' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1518 [1/1] (0.00ns)   --->   "%input_size_4_load87 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1518 'load' 'input_size_4_load87' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1519 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load87, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3205" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1519 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1520 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_16, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3249" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1520 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1521 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5175" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1521 'br' 'br_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1522 [1/1] (0.00ns)   --->   "%input_direction_4_load_15 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1522 'load' 'input_direction_4_load_15' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1523 [1/1] (0.00ns)   --->   "%input_size_4_load88 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1523 'load' 'input_size_4_load88' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1524 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load88, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3204" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1524 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1525 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_15, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3248" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1525 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1526 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5175" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1526 'br' 'br_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1527 [1/1] (0.00ns)   --->   "%input_direction_4_load_14 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1527 'load' 'input_direction_4_load_14' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1528 [1/1] (0.00ns)   --->   "%input_size_4_load_8 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1528 'load' 'input_size_4_load_8' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1529 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3203" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1529 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1530 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_14, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3247" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1530 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1531 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5175" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1531 'br' 'br_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1532 [1/1] (0.00ns)   --->   "%input_direction_4_load_13 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1532 'load' 'input_direction_4_load_13' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1533 [1/1] (0.00ns)   --->   "%input_size_4_load86 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1533 'load' 'input_size_4_load86' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1534 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load86, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3206" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1534 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1535 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_13, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3250" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1535 'store' 'store_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1536 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5175" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1536 'br' 'br_ln212' <Predicate = (or_ln210 & level == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1537 [1/1] (0.00ns)   --->   "%input_direction_4_load_12 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1537 'load' 'input_direction_4_load_12' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1538 [1/1] (0.00ns)   --->   "%input_size_4_load91 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1538 'load' 'input_size_4_load91' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1539 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load91, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3201" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1539 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1540 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_12, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3245" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1540 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1541 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5169" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1541 'br' 'br_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1542 [1/1] (0.00ns)   --->   "%input_direction_4_load_11 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1542 'load' 'input_direction_4_load_11' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1543 [1/1] (0.00ns)   --->   "%input_size_4_load92 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1543 'load' 'input_size_4_load92' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1544 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load92, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3200" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1544 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1545 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_11, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3244" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1545 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1546 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5169" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1546 'br' 'br_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1547 [1/1] (0.00ns)   --->   "%input_direction_4_load_10 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1547 'load' 'input_direction_4_load_10' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1548 [1/1] (0.00ns)   --->   "%input_size_4_load93 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1548 'load' 'input_size_4_load93' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1549 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load93, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3199" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1549 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1550 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3243" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1550 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1551 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5169" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1551 'br' 'br_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1552 [1/1] (0.00ns)   --->   "%input_direction_4_load_9 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1552 'load' 'input_direction_4_load_9' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1553 [1/1] (0.00ns)   --->   "%input_size_4_load_7 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1553 'load' 'input_size_4_load_7' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1554 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_7, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3202" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1554 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1555 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_9, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3246" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1555 'store' 'store_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1556 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5169" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1556 'br' 'br_ln212' <Predicate = (or_ln210 & level == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1557 [1/1] (0.00ns)   --->   "%input_direction_4_load_8 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1557 'load' 'input_direction_4_load_8' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1558 [1/1] (0.00ns)   --->   "%input_size_4_load55 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1558 'load' 'input_size_4_load55' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1559 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load55, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3237" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1559 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1560 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3281" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1560 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1561 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5223" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1561 'br' 'br_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1562 [1/1] (0.00ns)   --->   "%input_direction_4_load_7 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1562 'load' 'input_direction_4_load_7' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1563 [1/1] (0.00ns)   --->   "%input_size_4_load_6 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1563 'load' 'input_size_4_load_6' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1564 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_6, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3236" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1564 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1565 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_7, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3280" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1565 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1566 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5223" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1566 'br' 'br_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1567 [1/1] (0.00ns)   --->   "%input_direction_4_load_6 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1567 'load' 'input_direction_4_load_6' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1568 [1/1] (0.00ns)   --->   "%input_size_4_load_5 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1568 'load' 'input_size_4_load_5' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1569 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_5, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3235" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1569 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1570 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_6, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3279" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1570 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5223" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1571 'br' 'br_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1572 [1/1] (0.00ns)   --->   "%input_direction_4_load_5 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1572 'load' 'input_direction_4_load_5' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1573 [1/1] (0.00ns)   --->   "%input_size_4_load54 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1573 'load' 'input_size_4_load54' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1574 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load54, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3238" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1574 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1575 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_5, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3282" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1575 'store' 'store_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1576 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5223" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1576 'br' 'br_ln212' <Predicate = (or_ln210 & level == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1577 [1/1] (0.00ns)   --->   "%input_direction_4_load_4 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1577 'load' 'input_direction_4_load_4' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1578 [1/1] (0.00ns)   --->   "%input_size_4_load_4 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1578 'load' 'input_size_4_load_4' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1579 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3197" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1579 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1580 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3241" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1580 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1581 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5163" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1581 'br' 'br_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1582 [1/1] (0.00ns)   --->   "%input_direction_4_load_3 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1582 'load' 'input_direction_4_load_3' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1583 [1/1] (0.00ns)   --->   "%input_size_4_load_3 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1583 'load' 'input_size_4_load_3' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1584 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_3, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3196" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1584 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1585 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_3, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3240" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1585 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1586 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5163" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1586 'br' 'br_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1587 [1/1] (0.00ns)   --->   "%input_direction_4_load_2 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1587 'load' 'input_direction_4_load_2' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1588 [1/1] (0.00ns)   --->   "%input_size_4_load_2 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1588 'load' 'input_size_4_load_2' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1589 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_2, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3195" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1589 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1590 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_2, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3239" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1590 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1591 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5163" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1591 'br' 'br_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1592 [1/1] (0.00ns)   --->   "%input_direction_4_load_1 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1592 'load' 'input_direction_4_load_1' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1593 [1/1] (0.00ns)   --->   "%input_size_4_load_1 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1593 'load' 'input_size_4_load_1' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1594 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_4_load_1, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3198" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1594 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1595 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_4_load_1, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3242" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1595 'store' 'store_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1596 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i6001415.3.exit5163" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:424]   --->   Operation 1596 'br' 'br_ln212' <Predicate = (or_ln210 & level != 10 & level != 1 & level != 2 & level != 3 & level != 4 & level != 5 & level != 6 & level != 7 & level != 8 & level != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1597 [1/1] (1.70ns)   --->   "%store_ln366 = store i8 %input_size_8, i8 %input_size_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 1597 'store' 'store_ln366' <Predicate = (or_ln210)> <Delay = 1.70>
ST_7 : Operation 1598 [1/1] (1.70ns)   --->   "%store_ln366 = store i3 %input_direction, i3 %input_direction_4" [order_book_src/priority_queue.cpp:366]   --->   Operation 1598 'store' 'store_ln366' <Predicate = (or_ln210)> <Delay = 1.70>
ST_7 : Operation 1599 [1/1] (0.00ns)   --->   "%br_ln214 = br void %if.end72.i629" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:424]   --->   Operation 1599 'br' 'br_ln214' <Predicate = (or_ln210)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.548ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln206', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424) of variable 'zext_ln181_1_cast' on local variable 'i', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424 [207]  (1.588 ns)
	'load' operation 5 bit ('i', order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424) on local variable 'i', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424 [212]  (0.000 ns)
	'add' operation 5 bit ('level', order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424) [1643]  (1.780 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 11 bit ('new_idx', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:424) on local variable 'idx', order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:424 [211]  (0.000 ns)
	'getelementptr' operation 9 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424) [226]  (0.000 ns)
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863' [270]  (3.254 ns)

 <State 3>: 5.081ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3415', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863' [270]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_32', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424) [274]  (1.827 ns)

 <State 4>: 2.662ns
The critical path consists of the following:
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:424) [325]  (2.662 ns)

 <State 5>: 6.784ns
The critical path consists of the following:
	'load' operation 32 bit ('input.orderID') on local variable 'input.orderID', order_book_src/priority_queue.cpp:366 [215]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln215_1', order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:424) [432]  (2.552 ns)
	'and' operation 1 bit ('and_ln215', order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:424) [433]  (0.978 ns)
	'store' operation 0 bit ('store_ln217', order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:424) of variable 'input.price' on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910' [666]  (3.254 ns)

 <State 6>: 5.081ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3635', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911' [524]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_s', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424) [528]  (1.827 ns)

 <State 7>: 4.369ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424) [579]  (2.662 ns)
	'store' operation 0 bit ('store_ln366', order_book_src/priority_queue.cpp:366) of variable 'input.size', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:424 on local variable 'input.size', order_book_src/priority_queue.cpp:366 [1034]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
