{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474896243524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474896243540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 21:24:03 2016 " "Processing started: Mon Sep 26 21:24:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474896243540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474896243540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474896243540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474896243790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemA " "Found entity 1: systemA" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896243837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896243837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/lpm_rom_256_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/lpm_rom_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom_256_16-SYN " "Found design unit 1: lpm_rom_256_16-SYN" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Found entity 1: lpm_rom_256_16" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram/myram_256_8.v 1 1 " "Found 1 design units, including 1 entities, in source file myram/myram_256_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram_256_8 " "Found entity 1: myram_256_8" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instrconunit.v(9) " "Verilog HDL information at instrconunit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474896244258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit/instrconunit.v 1 1 " "Found 1 design units, including 1 entities, in source file instrconunit/instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Found entity 1: instrconunit" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Found entity 1: ctrlunit" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag/Flag.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag/Flag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-behave " "Found design unit 1: zero_detect-behave" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_convert-behave " "Found design unit 1: zero_convert-behave" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_convert " "Found entity 1: zero_convert" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/muxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxunit-muxunit_a " "Found design unit 1: muxunit-muxunit_a" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxunit " "Found entity 1: muxunit" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_or_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_or_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_8-SYN " "Found design unit 1: lpm_or_8-SYN" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_8 " "Found entity 1: lpm_or_8" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_8-SYN " "Found design unit 1: lpm_compare_8-SYN" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_8 " "Found entity 1: lpm_compare_8" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and_8-SYN " "Found design unit 1: lpm_and_8-SYN" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_8 " "Found entity 1: lpm_and_8" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8_c-SYN " "Found design unit 1: lpm_add_sub_8_c-SYN" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8_C " "Found entity 1: lpm_add_sub_8_C" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8-SYN " "Found design unit 1: lpm_add_sub_8-SYN" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8 " "Found entity 1: lpm_add_sub_8" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "ALU/alu8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/alu8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom/myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom/myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom/myrom.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_mux8_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_mux8_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8_1 " "Found entity 1: lpm_mux8_1" {  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_decode3_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_decode3_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3_8 " "Found entity 1: lpm_decode3_8" {  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_bustri0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/io_port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/io_port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Found entity 1: IO_PORT" {  } { { "IO_PORT/IO_PORT.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/reg4_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4_8/reg4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Found entity 1: reg4_8" {  } { { "reg4_8/reg4_8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_mux2_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_mux2_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2_4_8-SYN " "Found design unit 1: lpm_mux2_4_8-SYN" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2_4_8 " "Found entity 1: lpm_mux2_4_8" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_dff_8_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_dff_8_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_8_en-SYN " "Found design unit 1: lpm_dff_8_en-SYN" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_8_en " "Found entity 1: lpm_dff_8_en" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_decode2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_decode2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode2_4-SYN " "Found design unit 1: lpm_decode2_4-SYN" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2_4 " "Found entity 1: lpm_decode2_4" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244305 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "myALU myALU.v(1) " "Verilog Module Declaration warning at myALU.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"myALU\"" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALU " "Found entity 1: myALU" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemA " "Elaborating entity \"systemA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474896244497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlunit ctrlunit:inst " "Elaborating entity \"ctrlunit\" for hierarchy \"ctrlunit:inst\"" {  } { { "systemA.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 312 -96 56 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244511 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSRCB ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUSRCB\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteMem ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteMem\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteReg ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDes ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"RegDes\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WrFlag ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WrFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrFlag ctrlunit.v(28) " "Inferred latch for \"WrFlag\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDes ctrlunit.v(28) " "Inferred latch for \"RegDes\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ctrlunit.v(28) " "Inferred latch for \"MemToReg\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteReg ctrlunit.v(28) " "Inferred latch for \"WriteReg\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteMem ctrlunit.v(28) " "Inferred latch for \"WriteMem\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB ctrlunit.v(28) " "Inferred latch for \"ALUSRCB\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[0\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[1\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[2\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ctrlunit.v(28) " "Inferred latch for \"branch\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump ctrlunit.v(28) " "Inferred latch for \"jump\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|ctrlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU myALU:inst17 " "Elaborating entity \"myALU\" for hierarchy \"myALU:inst17\"" {  } { { "systemA.bdf" "inst17" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 512 768 992 624 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(24) " "Verilog HDL assignment warning at myALU.v(24): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(28) " "Verilog HDL assignment warning at myALU.v(28): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myALU.v(44) " "Verilog HDL assignment warning at myALU.v(44): truncated value with size 32 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RESULT myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"RESULT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out myALU.v(17) " "Inferred latch for \"carry_out\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] myALU.v(17) " "Inferred latch for \"RESULT\[0\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] myALU.v(17) " "Inferred latch for \"RESULT\[1\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] myALU.v(17) " "Inferred latch for \"RESULT\[2\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] myALU.v(17) " "Inferred latch for \"RESULT\[3\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] myALU.v(17) " "Inferred latch for \"RESULT\[4\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] myALU.v(17) " "Inferred latch for \"RESULT\[5\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] myALU.v(17) " "Inferred latch for \"RESULT\[6\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] myALU.v(17) " "Inferred latch for \"RESULT\[7\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474896244511 "|myALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst6 " "Elaborating entity \"Flag\" for hierarchy \"Flag:inst6\"" {  } { { "systemA.bdf" "inst6" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 568 232 400 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4_8 reg4_8:inst14 " "Elaborating entity \"reg4_8\" for hierarchy \"reg4_8:inst14\"" {  } { { "systemA.bdf" "inst14" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 344 416 568 504 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2_4_8 reg4_8:inst14\|lpm_mux2_4_8:inst1 " "Elaborating entity \"lpm_mux2_4_8\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\"" {  } { { "reg4_8/reg4_8.bdf" "inst1" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 352 240 376 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "lpm_mux_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244543 ""}  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_vmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Elaborating entity \"mux_vmc\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_8_en reg4_8:inst14\|lpm_dff_8_en:inst6 " "Elaborating entity \"lpm_dff_8_en\" for hierarchy \"reg4_8:inst14\|lpm_dff_8_en:inst6\"" {  } { { "reg4_8/reg4_8.bdf" "inst6" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 64 0 144 160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "reg4_8/lpm_dff_8_en.vhd" "lpm_ff_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244605 ""}  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode2_4 reg4_8:inst14\|lpm_decode2_4:inst " "Elaborating entity \"lpm_decode2_4\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\"" {  } { { "reg4_8/reg4_8.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 304 -224 -96 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "reg4_8/lpm_decode2_4.vhd" "lpm_decode_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244636 ""}  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uqf " "Found entity 1: decode_uqf" {  } { { "db/decode_uqf.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/decode_uqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_uqf reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\|decode_uqf:auto_generated " "Elaborating entity \"decode_uqf\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\|decode_uqf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst11 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst11\"" {  } { { "systemA.bdf" "inst11" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 352 736 872 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "LPM_MUX_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244714 ""}  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram_256_8 myram_256_8:inst16 " "Elaborating entity \"myram_256_8\" for hierarchy \"myram_256_8:inst16\"" {  } { { "systemA.bdf" "inst16" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 80 784 960 192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myram_256_8:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myram_256_8:inst16\|altsyncram:altsyncram_component\"" {  } { { "myram/myram_256_8.v" "altsyncram_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram_256_8:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myram_256_8:inst16\|altsyncram:altsyncram_component\"" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram_256_8:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"myram_256_8:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244793 ""}  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4a1 " "Found entity 1: altsyncram_r4a1" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_r4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4a1 myram_256_8:inst16\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated " "Elaborating entity \"altsyncram_r4a1\" for hierarchy \"myram_256_8:inst16\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_256_16 lpm_rom_256_16:inst18 " "Elaborating entity \"lpm_rom_256_16\" for hierarchy \"lpm_rom_256_16:inst18\"" {  } { { "systemA.bdf" "inst18" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 144 88 272 224 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom/lpm_rom_256_16.vhd" "altsyncram_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemA.hex " "Parameter \"init_file\" = \"systemA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244886 ""}  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o641 " "Found entity 1: altsyncram_o641" {  } { { "db/altsyncram_o641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_o641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896244949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896244949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o641 lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_o641:auto_generated " "Elaborating entity \"altsyncram_o641\" for hierarchy \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_o641:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrconunit instrconunit:inst1 " "Elaborating entity \"instrconunit\" for hierarchy \"instrconunit:inst1\"" {  } { { "systemA.bdf" "inst1" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 200 416 560 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(19) " "Verilog HDL assignment warning at instrconunit.v(19): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474896244949 "|instrconunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(29) " "Verilog HDL assignment warning at instrconunit.v(29): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474896244949 "|instrconunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst20 " "Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst20\"" {  } { { "systemA.bdf" "inst20" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 360 176 312 440 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "LPM_MUX_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896244964 ""}  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474896244964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mmc " "Found entity 1: mux_mmc" {  } { { "db/mux_mmc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_mmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474896245011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474896245011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mmc lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_mmc:auto_generated " "Elaborating entity \"mux_mmc\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_mmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474896245011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|carry_out " "Latch myALU:inst17\|carry_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[6\] " "Latch myALU:inst17\|RESULT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[5\] " "Latch myALU:inst17\|RESULT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[4\] " "Latch myALU:inst17\|RESULT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[3\] " "Latch myALU:inst17\|RESULT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[2\] " "Latch myALU:inst17\|RESULT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[1\] " "Latch myALU:inst17\|RESULT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[0\] " "Latch myALU:inst17\|RESULT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst17\|RESULT\[7\] " "Latch myALU:inst17\|RESULT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrlunit:inst\|branch " "Latch ctrlunit:inst\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_o641:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_o641:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_o641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_o641.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_o641:auto_generated\|q_a\[15\] " "Ports ENA and CLR on the latch are fed by the same signal lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_o641:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_o641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_o641.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1474896245588 ""}  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1474896245588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[7\] GND " "Pin \"flagout\[7\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 560 712 728 672 "flagout\[0\]" "" } { 584 400 460 600 "flagout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|flagout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[6\] GND " "Pin \"flagout\[6\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 560 712 728 672 "flagout\[0\]" "" } { 584 400 460 600 "flagout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|flagout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[5\] GND " "Pin \"flagout\[5\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 560 712 728 672 "flagout\[0\]" "" } { 584 400 460 600 "flagout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|flagout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[4\] GND " "Pin \"flagout\[4\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 560 712 728 672 "flagout\[0\]" "" } { 584 400 460 600 "flagout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|flagout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[3\] GND " "Pin \"flagout\[3\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 560 712 728 672 "flagout\[0\]" "" } { 584 400 460 600 "flagout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|flagout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[2\] GND " "Pin \"flagout\[2\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 560 712 728 672 "flagout\[0\]" "" } { 584 400 460 600 "flagout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|flagout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[7\] GND " "Pin \"ND\[7\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } { 392 312 416 408 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|ND[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[6\] GND " "Pin \"ND\[6\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } { 392 312 416 408 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|ND[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[5\] GND " "Pin \"ND\[5\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } { 392 312 416 408 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|ND[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[4\] GND " "Pin \"ND\[4\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } { 392 312 416 408 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|ND[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[3\] GND " "Pin \"ND\[3\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } { 392 312 416 408 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|ND[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[2\] GND " "Pin \"ND\[2\]\" is stuck at GND" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } { 392 312 416 408 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474896245651 "|systemA|ND[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474896245651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474896245979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474896246120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474896246120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474896246198 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474896246198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474896246198 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1474896246198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474896246198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474896246229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 21:24:06 2016 " "Processing ended: Mon Sep 26 21:24:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474896246229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474896246229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474896246229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474896246229 ""}
