Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr  6 23:37:29 2024
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtc_timing_summary_routed.rpt -pb rtc_timing_summary_routed.pb -rpx rtc_timing_summary_routed.rpx -warn_on_violation
| Design       : rtc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: pres_1ms/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.952        0.000                      0                   33        0.343        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.952        0.000                      0                   33        0.343        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.718ns (42.793%)  route 2.297ns (57.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 f  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.197     9.025    pres_1ms/counter1_carry__1_n_1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.313     9.338 r  pres_1ms/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.338    pres_1ms/counter[1]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.029    15.290    pres_1ms/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.718ns (42.870%)  route 2.289ns (57.130%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 f  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.190     9.018    pres_1ms/counter1_carry__1_n_1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.313     9.331 r  pres_1ms/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.331    pres_1ms/counter[3]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.031    15.292    pres_1ms/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.746ns (43.189%)  route 2.297ns (56.811%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 f  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.197     9.025    pres_1ms/counter1_carry__1_n_1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.341     9.366 r  pres_1ms/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.366    pres_1ms/counter[2]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.075    15.336    pres_1ms/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.746ns (43.267%)  route 2.289ns (56.733%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 f  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.190     9.018    pres_1ms/counter1_carry__1_n_1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.341     9.359 r  pres_1ms/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.359    pres_1ms/counter[4]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[4]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.075    15.336    pres_1ms/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 2.433ns (62.629%)  route 1.452ns (37.371%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  pres_1ms/counter_reg[1]/Q
                         net (fo=2, routed)           0.650     6.427    pres_1ms/counter_reg_n_0_[1]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.083 r  pres_1ms/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.083    pres_1ms/counter_reg[4]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pres_1ms/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    pres_1ms/counter_reg[8]_i_2_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  pres_1ms/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.311    pres_1ms/counter_reg[12]_i_2_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  pres_1ms/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.425    pres_1ms/counter_reg[16]_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  pres_1ms/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.539    pres_1ms/counter_reg[20]_i_2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  pres_1ms/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.653    pres_1ms/counter_reg[24]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  pres_1ms/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.767    pres_1ms/counter_reg[28]_i_2_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.101 r  pres_1ms/counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.802     8.903    pres_1ms/counter_reg[31]_i_2_n_6
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.303     9.206 r  pres_1ms/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.206    pres_1ms/counter[30]_i_1_n_0
    SLICE_X0Y90          FDCE                                         r  pres_1ms/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    pres_1ms/CLK
    SLICE_X0Y90          FDCE                                         r  pres_1ms/counter_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.029    15.294    pres_1ms/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.319ns (60.744%)  route 1.499ns (39.256%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 r  pres_1ms/counter_reg[1]/Q
                         net (fo=2, routed)           0.650     6.427    pres_1ms/counter_reg_n_0_[1]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.083 r  pres_1ms/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.083    pres_1ms/counter_reg[4]_i_2_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  pres_1ms/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    pres_1ms/counter_reg[8]_i_2_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  pres_1ms/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.311    pres_1ms/counter_reg[12]_i_2_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  pres_1ms/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.425    pres_1ms/counter_reg[16]_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  pres_1ms/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.539    pres_1ms/counter_reg[20]_i_2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  pres_1ms/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.653    pres_1ms/counter_reg[24]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 r  pres_1ms/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.849     8.835    pres_1ms/counter_reg[28]_i_2_n_6
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.303     9.138 r  pres_1ms/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.138    pres_1ms/counter[26]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    pres_1ms/CLK
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.029    15.294    pres_1ms/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.718ns (45.143%)  route 2.088ns (54.857%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 r  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          0.988     8.816    pres_1ms/counter1_carry__1_n_1
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.313     9.129 r  pres_1ms/temp_i_1/O
                         net (fo=1, routed)           0.000     9.129    pres_1ms/temp_i_1_n_0
    SLICE_X0Y90          FDCE                                         r  pres_1ms/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    pres_1ms/CLK
    SLICE_X0Y90          FDCE                                         r  pres_1ms/temp_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.031    15.296    pres_1ms/temp_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.718ns (44.663%)  route 2.129ns (55.337%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 r  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.029     8.857    pres_1ms/counter1_carry__1_n_1
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.313     9.170 r  pres_1ms/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.170    pres_1ms/counter[0]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)        0.077    15.339    pres_1ms/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.718ns (44.780%)  route 2.119ns (55.220%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 f  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.019     8.847    pres_1ms/counter1_carry__1_n_1
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.313     9.160 r  pres_1ms/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.160    pres_1ms/counter[11]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)        0.081    15.343    pres_1ms/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 pres_1ms/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.744ns (45.035%)  route 2.129ns (54.965%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    pres_1ms/CLK
    SLICE_X2Y87          FDCE                                         r  pres_1ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 f  pres_1ms/counter_reg[20]/Q
                         net (fo=2, routed)           1.100     6.901    pres_1ms/counter_reg_n_0_[20]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.301     7.202 r  pres_1ms/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.202    pres_1ms/counter1_carry__0_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.600 r  pres_1ms/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    pres_1ms/counter1_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.828 f  pres_1ms/counter1_carry__1/CO[2]
                         net (fo=33, routed)          1.029     8.857    pres_1ms/counter1_carry__1_n_1
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.339     9.196 r  pres_1ms/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.196    pres_1ms/counter[12]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)        0.118    15.380    pres_1ms/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  6.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pres_1ms/temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.763%)  route 0.249ns (57.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    pres_1ms/CLK
    SLICE_X0Y90          FDCE                                         r  pres_1ms/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  pres_1ms/temp_reg/Q
                         net (fo=6, routed)           0.249     1.912    pres_1ms/clk_1ms
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.957 r  pres_1ms/temp_i_1/O
                         net (fo=1, routed)           0.000     1.957    pres_1ms/temp_i_1_n_0
    SLICE_X0Y90          FDCE                                         r  pres_1ms/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    pres_1ms/CLK
    SLICE_X0Y90          FDCE                                         r  pres_1ms/temp_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.092     1.614    pres_1ms/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.577%)  route 0.378ns (64.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 f  pres_1ms/counter_reg[0]/Q
                         net (fo=3, routed)           0.378     2.062    pres_1ms/counter_reg_n_0_[0]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.045     2.107 r  pres_1ms/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.107    pres_1ms/counter[0]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.639    pres_1ms/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.609%)  route 0.224ns (38.391%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    pres_1ms/CLK
    SLICE_X0Y88          FDCE                                         r  pres_1ms/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  pres_1ms/counter_reg[23]/Q
                         net (fo=2, routed)           0.063     1.725    pres_1ms/counter_reg_n_0_[23]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  pres_1ms/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.998    pres_1ms/counter_reg[24]_i_2_n_5
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.108     2.106 r  pres_1ms/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.106    pres_1ms/counter[23]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  pres_1ms/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    pres_1ms/CLK
    SLICE_X0Y88          FDCE                                         r  pres_1ms/counter_reg[23]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.092     1.613    pres_1ms/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.609%)  route 0.224ns (38.391%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    pres_1ms/CLK
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  pres_1ms/counter_reg[27]/Q
                         net (fo=2, routed)           0.063     1.725    pres_1ms/counter_reg_n_0_[27]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  pres_1ms/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.998    pres_1ms/counter_reg[28]_i_2_n_5
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.108     2.106 r  pres_1ms/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.106    pres_1ms/counter[27]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    pres_1ms/CLK
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[27]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.092     1.613    pres_1ms/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.396ns (63.211%)  route 0.230ns (36.789%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pres_1ms/counter_reg[5]/Q
                         net (fo=2, routed)           0.066     1.726    pres_1ms/counter_reg_n_0_[5]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.877 r  pres_1ms/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.164     2.042    pres_1ms/counter_reg[8]_i_2_n_6
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.104     2.146 r  pres_1ms/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.146    pres_1ms/counter[6]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.107     1.626    pres_1ms/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.422ns (62.719%)  route 0.251ns (37.281%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.148     1.667 r  pres_1ms/counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.783    pres_1ms/counter_reg_n_0_[12]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161     1.944 r  pres_1ms/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.136     2.079    pres_1ms/counter_reg[12]_i_2_n_4
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.113     2.192 r  pres_1ms/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.192    pres_1ms/counter[12]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    pres_1ms/CLK
    SLICE_X2Y85          FDCE                                         r  pres_1ms/counter_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131     1.650    pres_1ms/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.381ns (56.342%)  route 0.295ns (43.658%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    pres_1ms/CLK
    SLICE_X2Y86          FDCE                                         r  pres_1ms/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  pres_1ms/counter_reg[14]/Q
                         net (fo=2, routed)           0.107     1.791    pres_1ms/counter_reg_n_0_[14]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.901 r  pres_1ms/counter_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.188     2.089    pres_1ms/counter_reg[16]_i_2_n_6
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.107     2.196 r  pres_1ms/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.196    pres_1ms/counter[14]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  pres_1ms/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    pres_1ms/CLK
    SLICE_X2Y86          FDCE                                         r  pres_1ms/counter_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.121     1.640    pres_1ms/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.363ns (55.010%)  route 0.297ns (44.990%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pres_1ms/counter_reg[5]/Q
                         net (fo=2, routed)           0.066     1.726    pres_1ms/counter_reg_n_0_[5]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  pres_1ms/counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.231     2.072    pres_1ms/counter_reg[8]_i_2_n_7
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.107     2.179 r  pres_1ms/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.179    pres_1ms/counter[5]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    pres_1ms/CLK
    SLICE_X0Y84          FDCE                                         r  pres_1ms/counter_reg[5]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.092     1.611    pres_1ms/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.393ns (57.623%)  route 0.289ns (42.377%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    pres_1ms/CLK
    SLICE_X0Y88          FDCE                                         r  pres_1ms/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  pres_1ms/counter_reg[23]/Q
                         net (fo=2, routed)           0.063     1.725    pres_1ms/counter_reg_n_0_[23]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.869 r  pres_1ms/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.095    pres_1ms/counter_reg[24]_i_2_n_4
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.108     2.203 r  pres_1ms/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.203    pres_1ms/counter[24]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  pres_1ms/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    pres_1ms/CLK
    SLICE_X0Y88          FDCE                                         r  pres_1ms/counter_reg[24]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.107     1.628    pres_1ms/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 pres_1ms/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pres_1ms/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.393ns (57.623%)  route 0.289ns (42.377%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    pres_1ms/CLK
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  pres_1ms/counter_reg[27]/Q
                         net (fo=2, routed)           0.063     1.725    pres_1ms/counter_reg_n_0_[27]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.869 r  pres_1ms/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.095    pres_1ms/counter_reg[28]_i_2_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.108     2.203 r  pres_1ms/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.203    pres_1ms/counter[28]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    pres_1ms/CLK
    SLICE_X0Y89          FDCE                                         r  pres_1ms/counter_reg[28]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.107     1.628    pres_1ms/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.575    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     pres_1ms/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     pres_1ms/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     pres_1ms/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     pres_1ms/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     pres_1ms/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     pres_1ms/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     pres_1ms/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     pres_1ms/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     pres_1ms/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     pres_1ms/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     pres_1ms/counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     pres_1ms/counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     pres_1ms/counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     pres_1ms/counter_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     pres_1ms/counter_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     pres_1ms/temp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     pres_1ms/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     pres_1ms/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     pres_1ms/counter_reg[0]/C



