|vga_fft
clock <= ad_ctrl:inst1.ad_clk
clk => fft_ip:inst3.clk
clk => pll:inst9.refclk
clk => inst13.IN0
clk => ad_ctrl:inst1.clk
clk => vgadrive:inst12.clk
clk => vga_control:inst11.clk
clk => cepin:inst15.clk
clk => rom_control:inst2.clk
clk => ram:inst10.clock
rst_n => fft_ip:inst3.reset_n
rst_n => inst14.IN0
rst_n => FIFO_clk:inst8.rst_n
rst_n => ad_ctrl:inst1.rst_n
rst_n => vgadrive:inst12.rst_n
rst_n => vga_control:inst11.rst_n
rst_n => cepin:inst15.rst_n
rst_n => rom_control:inst2.rst_n
source_ready => fft_ip:inst3.source_ready
sw[0] => FIFO_clk:inst8.sw[0]
sw[0] => cepin:inst15.sw[0]
sw[0] => vga_control:inst11.sw[0]
sw[1] => FIFO_clk:inst8.sw[1]
sw[1] => cepin:inst15.sw[1]
sw[1] => vga_control:inst11.sw[1]
data[0] => ad_ctrl:inst1.data_in[0]
data[1] => ad_ctrl:inst1.data_in[1]
data[2] => ad_ctrl:inst1.data_in[2]
data[3] => ad_ctrl:inst1.data_in[3]
data[4] => ad_ctrl:inst1.data_in[4]
data[5] => ad_ctrl:inst1.data_in[5]
data[6] => ad_ctrl:inst1.data_in[6]
data[7] => ad_ctrl:inst1.data_in[7]
data[8] => ad_ctrl:inst1.data_in[8]
data[9] => ad_ctrl:inst1.data_in[9]
VGA_BLANK_N <= vgadrive:inst12.VGA_BLANK_N
VGA_CLK <= vgadrive:inst12.VGA_CLK
VGA_HS <= vgadrive:inst12.VGA_HS
VGA_SYNC_N <= vgadrive:inst12.VGA_SYNC_N
VGA_VS <= vgadrive:inst12.VGA_VS
VGA_B[0] <= vgadrive:inst12.VGA_B[0]
VGA_B[1] <= vgadrive:inst12.VGA_B[1]
VGA_B[2] <= vgadrive:inst12.VGA_B[2]
VGA_B[3] <= vgadrive:inst12.VGA_B[3]
VGA_B[4] <= vgadrive:inst12.VGA_B[4]
VGA_B[5] <= vgadrive:inst12.VGA_B[5]
VGA_B[6] <= vgadrive:inst12.VGA_B[6]
VGA_B[7] <= vgadrive:inst12.VGA_B[7]
VGA_G[0] <= vgadrive:inst12.VGA_G[0]
VGA_G[1] <= vgadrive:inst12.VGA_G[1]
VGA_G[2] <= vgadrive:inst12.VGA_G[2]
VGA_G[3] <= vgadrive:inst12.VGA_G[3]
VGA_G[4] <= vgadrive:inst12.VGA_G[4]
VGA_G[5] <= vgadrive:inst12.VGA_G[5]
VGA_G[6] <= vgadrive:inst12.VGA_G[6]
VGA_G[7] <= vgadrive:inst12.VGA_G[7]
VGA_R[0] <= vgadrive:inst12.VGA_R[0]
VGA_R[1] <= vgadrive:inst12.VGA_R[1]
VGA_R[2] <= vgadrive:inst12.VGA_R[2]
VGA_R[3] <= vgadrive:inst12.VGA_R[3]
VGA_R[4] <= vgadrive:inst12.VGA_R[4]
VGA_R[5] <= vgadrive:inst12.VGA_R[5]
VGA_R[6] <= vgadrive:inst12.VGA_R[6]
VGA_R[7] <= vgadrive:inst12.VGA_R[7]


|vga_fft|ad_ctrl:inst1
clk => valid~reg0.CLK
clk => write_en.CLK
clk => read_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => state~1.DATAIN
clk => next_state~1.DATAIN
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => ad_clk.DATAIN
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => write_en.PRESET
rst_n => read_en.ACLR
rst_n => state~3.DATAIN
rst_n => next_state~3.DATAIN
rst_n => valid~reg0.ENA
ad_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_out[1]~reg0.DATAIN
data_in[1] => data_out[2]~reg0.DATAIN
data_in[2] => data_out[3]~reg0.DATAIN
data_in[3] => data_out[4]~reg0.DATAIN
data_in[4] => data_out[5]~reg0.DATAIN
data_in[5] => data_out[6]~reg0.DATAIN
data_in[6] => data_out[7]~reg0.DATAIN
data_in[7] => data_out[8]~reg0.DATAIN
data_in[8] => data_out[9]~reg0.DATAIN
data_in[9] => data_out[10]~reg0.DATAIN
rempty => Selector1.IN1
rempty => Selector4.IN1
rempty => Selector0.IN1
rempty => Selector3.IN2
wfull => always3.IN0
wfull => Selector4.IN2
wfull => valid.OUTPUTSELECT
wfull => Selector2.IN2
wren <= write_en.DB_MAX_OUTPUT_PORT_TYPE
rden <= read_en.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready => always3.IN1
sink_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
sink_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3
clk => clk.IN1
reset_n => reset_n.IN1
inverse => inverse.IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
sink_ready <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.sink_ready
source_error[0] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_error
source_error[1] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_error
source_sop <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_sop
source_eop <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_eop
source_valid <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_valid
source_exp[0] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_exp
source_exp[1] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_exp
source_exp[2] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_exp
source_exp[3] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_exp
source_exp[4] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_exp
source_exp[5] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_exp
source_real[0] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[1] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[2] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[3] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[4] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[5] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[6] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[7] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[8] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[9] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[10] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_real[11] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_real
source_imag[0] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[1] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[2] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[3] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[4] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[5] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[6] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[7] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[8] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[9] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[10] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag
source_imag[11] <= asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst.source_imag


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst
clk => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_imag_in[8].CLK
clk => core_imag_in[9].CLK
clk => core_imag_in[10].CLK
clk => core_imag_in[11].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => core_real_in[8].CLK
clk => core_real_in[9].CLK
clk => core_real_in[10].CLK
clk => core_real_in[11].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_imag_in_reg[8].CLK
clk => data_imag_in_reg[9].CLK
clk => data_imag_in_reg[10].CLK
clk => data_imag_in_reg[11].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => data_real_in_reg[8].CLK
clk => data_real_in_reg[9].CLK
clk => data_real_in_reg[10].CLK
clk => data_real_in_reg[11].CLK
clk => output_count[0].CLK
clk => output_count[1].CLK
clk => output_count[2].CLK
clk => output_count[3].CLK
clk => output_count[4].CLK
clk => output_count[5].CLK
clk => output_count[6].CLK
clk => output_count[7].CLK
clk => output_count[8].CLK
clk => output_count[9].CLK
clk => output_count[10].CLK
clk => sop_d.CLK
clk => exp_en.CLK
clk => sop_de.CLK
clk => del_sop_cnt[0].CLK
clk => del_sop_cnt[1].CLK
clk => del_sop_cnt[2].CLK
clk => del_sop_cnt[3].CLK
clk => del_sop_cnt[4].CLK
clk => val_out.CLK
clk => eop_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_imag_out[8].CLK
clk => fft_imag_out[9].CLK
clk => fft_imag_out[10].CLK
clk => fft_imag_out[11].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => fft_real_out[8].CLK
clk => fft_real_out[9].CLK
clk => fft_real_out[10].CLK
clk => fft_real_out[11].CLK
clk => lpp_ram_data_out[0].CLK
clk => lpp_ram_data_out[1].CLK
clk => lpp_ram_data_out[2].CLK
clk => lpp_ram_data_out[3].CLK
clk => lpp_ram_data_out[4].CLK
clk => lpp_ram_data_out[5].CLK
clk => lpp_ram_data_out[6].CLK
clk => lpp_ram_data_out[7].CLK
clk => lpp_ram_data_out[8].CLK
clk => lpp_ram_data_out[9].CLK
clk => lpp_ram_data_out[10].CLK
clk => lpp_ram_data_out[11].CLK
clk => lpp_ram_data_out[12].CLK
clk => lpp_ram_data_out[13].CLK
clk => lpp_ram_data_out[14].CLK
clk => lpp_ram_data_out[15].CLK
clk => lpp_ram_data_out[16].CLK
clk => lpp_ram_data_out[17].CLK
clk => lpp_ram_data_out[18].CLK
clk => lpp_ram_data_out[19].CLK
clk => lpp_ram_data_out[20].CLK
clk => lpp_ram_data_out[21].CLK
clk => lpp_ram_data_out[22].CLK
clk => lpp_ram_data_out[23].CLK
clk => twiddle_data_imag_y[0].CLK
clk => twiddle_data_imag_y[1].CLK
clk => twiddle_data_imag_y[2].CLK
clk => twiddle_data_imag_y[3].CLK
clk => twiddle_data_imag_y[4].CLK
clk => twiddle_data_imag_y[5].CLK
clk => twiddle_data_imag_y[6].CLK
clk => twiddle_data_imag_y[7].CLK
clk => twiddle_data_imag_y[8].CLK
clk => twiddle_data_imag_y[9].CLK
clk => twiddle_data_real_y[0].CLK
clk => twiddle_data_real_y[1].CLK
clk => twiddle_data_real_y[2].CLK
clk => twiddle_data_real_y[3].CLK
clk => twiddle_data_real_y[4].CLK
clk => twiddle_data_real_y[5].CLK
clk => twiddle_data_real_y[6].CLK
clk => twiddle_data_real_y[7].CLK
clk => twiddle_data_real_y[8].CLK
clk => twiddle_data_real_y[9].CLK
clk => twiddle_data_imag_x[0].CLK
clk => twiddle_data_imag_x[1].CLK
clk => twiddle_data_imag_x[2].CLK
clk => twiddle_data_imag_x[3].CLK
clk => twiddle_data_imag_x[4].CLK
clk => twiddle_data_imag_x[5].CLK
clk => twiddle_data_imag_x[6].CLK
clk => twiddle_data_imag_x[7].CLK
clk => twiddle_data_imag_x[8].CLK
clk => twiddle_data_imag_x[9].CLK
clk => twiddle_data_real_x[0].CLK
clk => twiddle_data_real_x[1].CLK
clk => twiddle_data_real_x[2].CLK
clk => twiddle_data_real_x[3].CLK
clk => twiddle_data_real_x[4].CLK
clk => twiddle_data_real_x[5].CLK
clk => twiddle_data_real_x[6].CLK
clk => twiddle_data_real_x[7].CLK
clk => twiddle_data_real_x[8].CLK
clk => twiddle_data_real_x[9].CLK
clk => wraddress_a_bus_ctrl_i[0].CLK
clk => wraddress_a_bus_ctrl_i[1].CLK
clk => wraddress_a_bus_ctrl_i[2].CLK
clk => wraddress_a_bus_ctrl_i[3].CLK
clk => wraddress_a_bus_ctrl_i[4].CLK
clk => wraddress_a_bus_ctrl_i[5].CLK
clk => wraddress_a_bus_ctrl_i[6].CLK
clk => wraddress_a_bus_ctrl_i[7].CLK
clk => wraddress_a_bus_ctrl_i[8].CLK
clk => wraddress_a_bus_ctrl_i[9].CLK
clk => wraddress_a_bus_ctrl_i[10].CLK
clk => wraddress_a_bus_ctrl_i[11].CLK
clk => wraddress_a_bus_ctrl_i[12].CLK
clk => wraddress_a_bus_ctrl_i[13].CLK
clk => wraddress_a_bus_ctrl_i[14].CLK
clk => wraddress_a_bus_ctrl_i[15].CLK
clk => wraddress_a_bus_ctrl_i[16].CLK
clk => wraddress_a_bus_ctrl_i[17].CLK
clk => wraddress_a_bus_ctrl_i[18].CLK
clk => wraddress_a_bus_ctrl_i[19].CLK
clk => sel_lpp_i.CLK
clk => sel_lpp.CLK
clk => sel_ram_in.CLK
clk => wren_ad[0].CLK
clk => wren_ad[1].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[13][3].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[12][3].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[11][3].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[10][3].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[9][3].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[8][3].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[7][3].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[6][3].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[5][3].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[4][3].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[3][3].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[2][3].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[1][3].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => p_tdl[0][3].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => data_rdy_vec[11].CLK
clk => data_rdy_vec[12].CLK
clk => data_rdy_vec[13].CLK
clk => data_rdy_vec[14].CLK
clk => data_rdy_vec[15].CLK
clk => data_rdy_vec[16].CLK
clk => data_rdy_vec[17].CLK
clk => data_rdy_vec[18].CLK
clk => data_rdy_vec[19].CLK
clk => data_rdy_vec[20].CLK
clk => data_rdy_vec[21].CLK
clk => data_rdy_vec[22].CLK
clk => data_rdy_vec[23].CLK
clk => data_rdy_vec[24].CLK
clk => data_rdy_vec[25].CLK
clk => data_rdy_vec[26].CLK
clk => data_rdy_vec[27].CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => data_count_sig[8].CLK
clk => data_count_sig[9].CLK
clk => data_count_sig[10].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter_fft_131:ctrl.clk
clk => asj_fft_tdl_bit_rst_fft_131:delay_swd.clk
clk => asj_fft_in_write_sgl_fft_131:writer.clk
clk => asj_fft_unbburst_sose_ctrl_fft_131:ccc.clk
clk => asj_fft_1dp_ram_fft_131:gen_2_ram:gen_M4K:dat_A_x.clk
clk => asj_fft_1dp_ram_fft_131:gen_2_ram:gen_M4K:dat_A_y.clk
clk => asj_fft_dataadgen_fft_131:rd_adgen.clk
clk => asj_fft_tdl_fft_131:gen_wraddr_de:ram_cxb_wr.clk
clk => asj_fft_tdl_fft_131:gen_de:del_twid_sel.clk
clk => asj_fft_dft_bfp_sgl_fft_131:gen_de:bfpdft_x.clk
clk => asj_fft_dft_bfp_sgl_fft_131:gen_de:bfpdft_y.clk
clk => asj_fft_bfp_ctrl_fft_131:gen_de:bfpc.clk
clk => asj_fft_twadsogen_fft_131:gen_de:twid_factors.clk
clk => asj_fft_3tdp_rom_fft_131:gen_de:twrom.clk
clk => asj_fft_tdl_bit_fft_131:del_input_blk_indicator:delay_next_block.clk
clk => fft_s1_cur~1.DATAIN
clk => fft_s2_cur~1.DATAIN
reset_n => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1.reset_n
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_real_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_imag_x.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_real_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => twiddle_data_imag_y.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => master_sink_ena.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.IDLE.DATAB
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => data_count_sig[8].ACLR
reset_n => data_count_sig[9].ACLR
reset_n => data_count_sig[10].ACLR
reset_n => asj_fft_m_k_counter_fft_131:ctrl.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:delay_swd.reset
reset_n => asj_fft_in_write_sgl_fft_131:writer.reset
reset_n => asj_fft_dft_bfp_sgl_fft_131:gen_de:bfpdft_x.reset
reset_n => asj_fft_dft_bfp_sgl_fft_131:gen_de:bfpdft_y.reset
reset_n => asj_fft_bfp_ctrl_fft_131:gen_de:bfpc.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => fft_dirn.DATAB
sink_real[0] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[1] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[2] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[3] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_real[4] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[16]
sink_real[5] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[17]
sink_real[6] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[18]
sink_real[7] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[19]
sink_real[8] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[20]
sink_real[9] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[21]
sink_real[10] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[22]
sink_real[11] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[23]
sink_imag[0] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_imag[8] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_imag[9] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_imag[10] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_imag[11] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[11]
source_real[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[18]
source_real[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[19]
source_real[2] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[20]
source_real[3] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[21]
source_real[4] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[22]
source_real[5] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[23]
source_real[6] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[24]
source_real[7] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[25]
source_real[8] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[26]
source_real[9] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[27]
source_real[10] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[28]
source_real[11] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[29]
source_imag[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[13]
source_imag[8] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[14]
source_imag[9] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[15]
source_imag[10] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[16]
source_imag[11] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[17]
source_exp[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_valid
sink_ready <= auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_eop


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_data_int[20].CLK
clk => at_sink_data_int[21].CLK
clk => at_sink_data_int[22].CLK
clk => at_sink_data_int[23].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => out_cnt[8].ACLR
reset_n => out_cnt[9].ACLR
reset_n => out_cnt[10].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_data_int[20].ACLR
reset_n => at_sink_data_int[21].ACLR
reset_n => at_sink_data_int[22].ACLR
reset_n => at_sink_data_int[23].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => count[10].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
data[20] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
data[21] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
data[22] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[22]
data[23] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[23]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_data[20] => at_sink_data_int[20].DATAIN
at_sink_data[21] => at_sink_data_int[21].DATAIN
at_sink_data[22] => at_sink_data_int[22].DATAIN
at_sink_data[23] => at_sink_data_int[23].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_fkn1:auto_generated.data[0]
data[1] => scfifo_fkn1:auto_generated.data[1]
data[2] => scfifo_fkn1:auto_generated.data[2]
data[3] => scfifo_fkn1:auto_generated.data[3]
data[4] => scfifo_fkn1:auto_generated.data[4]
data[5] => scfifo_fkn1:auto_generated.data[5]
data[6] => scfifo_fkn1:auto_generated.data[6]
data[7] => scfifo_fkn1:auto_generated.data[7]
data[8] => scfifo_fkn1:auto_generated.data[8]
data[9] => scfifo_fkn1:auto_generated.data[9]
data[10] => scfifo_fkn1:auto_generated.data[10]
data[11] => scfifo_fkn1:auto_generated.data[11]
data[12] => scfifo_fkn1:auto_generated.data[12]
data[13] => scfifo_fkn1:auto_generated.data[13]
data[14] => scfifo_fkn1:auto_generated.data[14]
data[15] => scfifo_fkn1:auto_generated.data[15]
data[16] => scfifo_fkn1:auto_generated.data[16]
data[17] => scfifo_fkn1:auto_generated.data[17]
data[18] => scfifo_fkn1:auto_generated.data[18]
data[19] => scfifo_fkn1:auto_generated.data[19]
data[20] => scfifo_fkn1:auto_generated.data[20]
data[21] => scfifo_fkn1:auto_generated.data[21]
data[22] => scfifo_fkn1:auto_generated.data[22]
data[23] => scfifo_fkn1:auto_generated.data[23]
data[24] => scfifo_fkn1:auto_generated.data[24]
data[25] => scfifo_fkn1:auto_generated.data[25]
q[0] <= scfifo_fkn1:auto_generated.q[0]
q[1] <= scfifo_fkn1:auto_generated.q[1]
q[2] <= scfifo_fkn1:auto_generated.q[2]
q[3] <= scfifo_fkn1:auto_generated.q[3]
q[4] <= scfifo_fkn1:auto_generated.q[4]
q[5] <= scfifo_fkn1:auto_generated.q[5]
q[6] <= scfifo_fkn1:auto_generated.q[6]
q[7] <= scfifo_fkn1:auto_generated.q[7]
q[8] <= scfifo_fkn1:auto_generated.q[8]
q[9] <= scfifo_fkn1:auto_generated.q[9]
q[10] <= scfifo_fkn1:auto_generated.q[10]
q[11] <= scfifo_fkn1:auto_generated.q[11]
q[12] <= scfifo_fkn1:auto_generated.q[12]
q[13] <= scfifo_fkn1:auto_generated.q[13]
q[14] <= scfifo_fkn1:auto_generated.q[14]
q[15] <= scfifo_fkn1:auto_generated.q[15]
q[16] <= scfifo_fkn1:auto_generated.q[16]
q[17] <= scfifo_fkn1:auto_generated.q[17]
q[18] <= scfifo_fkn1:auto_generated.q[18]
q[19] <= scfifo_fkn1:auto_generated.q[19]
q[20] <= scfifo_fkn1:auto_generated.q[20]
q[21] <= scfifo_fkn1:auto_generated.q[21]
q[22] <= scfifo_fkn1:auto_generated.q[22]
q[23] <= scfifo_fkn1:auto_generated.q[23]
q[24] <= scfifo_fkn1:auto_generated.q[24]
q[25] <= scfifo_fkn1:auto_generated.q[25]
wrreq => scfifo_fkn1:auto_generated.wrreq
rdreq => scfifo_fkn1:auto_generated.rdreq
clock => scfifo_fkn1:auto_generated.clock
aclr => scfifo_fkn1:auto_generated.aclr
sclr => scfifo_fkn1:auto_generated.sclr
empty <= scfifo_fkn1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fkn1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_fkn1:auto_generated.usedw[0]
usedw[1] <= scfifo_fkn1:auto_generated.usedw[1]
usedw[2] <= scfifo_fkn1:auto_generated.usedw[2]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated
aclr => a_dpfifo_8ve1:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_8ve1:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_8ve1:dpfifo.data[0]
data[1] => a_dpfifo_8ve1:dpfifo.data[1]
data[2] => a_dpfifo_8ve1:dpfifo.data[2]
data[3] => a_dpfifo_8ve1:dpfifo.data[3]
data[4] => a_dpfifo_8ve1:dpfifo.data[4]
data[5] => a_dpfifo_8ve1:dpfifo.data[5]
data[6] => a_dpfifo_8ve1:dpfifo.data[6]
data[7] => a_dpfifo_8ve1:dpfifo.data[7]
data[8] => a_dpfifo_8ve1:dpfifo.data[8]
data[9] => a_dpfifo_8ve1:dpfifo.data[9]
data[10] => a_dpfifo_8ve1:dpfifo.data[10]
data[11] => a_dpfifo_8ve1:dpfifo.data[11]
data[12] => a_dpfifo_8ve1:dpfifo.data[12]
data[13] => a_dpfifo_8ve1:dpfifo.data[13]
data[14] => a_dpfifo_8ve1:dpfifo.data[14]
data[15] => a_dpfifo_8ve1:dpfifo.data[15]
data[16] => a_dpfifo_8ve1:dpfifo.data[16]
data[17] => a_dpfifo_8ve1:dpfifo.data[17]
data[18] => a_dpfifo_8ve1:dpfifo.data[18]
data[19] => a_dpfifo_8ve1:dpfifo.data[19]
data[20] => a_dpfifo_8ve1:dpfifo.data[20]
data[21] => a_dpfifo_8ve1:dpfifo.data[21]
data[22] => a_dpfifo_8ve1:dpfifo.data[22]
data[23] => a_dpfifo_8ve1:dpfifo.data[23]
data[24] => a_dpfifo_8ve1:dpfifo.data[24]
data[25] => a_dpfifo_8ve1:dpfifo.data[25]
empty <= a_dpfifo_8ve1:dpfifo.empty
q[0] <= a_dpfifo_8ve1:dpfifo.q[0]
q[1] <= a_dpfifo_8ve1:dpfifo.q[1]
q[2] <= a_dpfifo_8ve1:dpfifo.q[2]
q[3] <= a_dpfifo_8ve1:dpfifo.q[3]
q[4] <= a_dpfifo_8ve1:dpfifo.q[4]
q[5] <= a_dpfifo_8ve1:dpfifo.q[5]
q[6] <= a_dpfifo_8ve1:dpfifo.q[6]
q[7] <= a_dpfifo_8ve1:dpfifo.q[7]
q[8] <= a_dpfifo_8ve1:dpfifo.q[8]
q[9] <= a_dpfifo_8ve1:dpfifo.q[9]
q[10] <= a_dpfifo_8ve1:dpfifo.q[10]
q[11] <= a_dpfifo_8ve1:dpfifo.q[11]
q[12] <= a_dpfifo_8ve1:dpfifo.q[12]
q[13] <= a_dpfifo_8ve1:dpfifo.q[13]
q[14] <= a_dpfifo_8ve1:dpfifo.q[14]
q[15] <= a_dpfifo_8ve1:dpfifo.q[15]
q[16] <= a_dpfifo_8ve1:dpfifo.q[16]
q[17] <= a_dpfifo_8ve1:dpfifo.q[17]
q[18] <= a_dpfifo_8ve1:dpfifo.q[18]
q[19] <= a_dpfifo_8ve1:dpfifo.q[19]
q[20] <= a_dpfifo_8ve1:dpfifo.q[20]
q[21] <= a_dpfifo_8ve1:dpfifo.q[21]
q[22] <= a_dpfifo_8ve1:dpfifo.q[22]
q[23] <= a_dpfifo_8ve1:dpfifo.q[23]
q[24] <= a_dpfifo_8ve1:dpfifo.q[24]
q[25] <= a_dpfifo_8ve1:dpfifo.q[25]
rdreq => a_dpfifo_8ve1:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_8ve1:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_8ve1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8ve1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8ve1:dpfifo.usedw[2]
wrreq => a_dpfifo_8ve1:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_e3m1:FIFOram.clock0
clock => altsyncram_e3m1:FIFOram.clock1
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_e3m1:FIFOram.data_a[0]
data[1] => altsyncram_e3m1:FIFOram.data_a[1]
data[2] => altsyncram_e3m1:FIFOram.data_a[2]
data[3] => altsyncram_e3m1:FIFOram.data_a[3]
data[4] => altsyncram_e3m1:FIFOram.data_a[4]
data[5] => altsyncram_e3m1:FIFOram.data_a[5]
data[6] => altsyncram_e3m1:FIFOram.data_a[6]
data[7] => altsyncram_e3m1:FIFOram.data_a[7]
data[8] => altsyncram_e3m1:FIFOram.data_a[8]
data[9] => altsyncram_e3m1:FIFOram.data_a[9]
data[10] => altsyncram_e3m1:FIFOram.data_a[10]
data[11] => altsyncram_e3m1:FIFOram.data_a[11]
data[12] => altsyncram_e3m1:FIFOram.data_a[12]
data[13] => altsyncram_e3m1:FIFOram.data_a[13]
data[14] => altsyncram_e3m1:FIFOram.data_a[14]
data[15] => altsyncram_e3m1:FIFOram.data_a[15]
data[16] => altsyncram_e3m1:FIFOram.data_a[16]
data[17] => altsyncram_e3m1:FIFOram.data_a[17]
data[18] => altsyncram_e3m1:FIFOram.data_a[18]
data[19] => altsyncram_e3m1:FIFOram.data_a[19]
data[20] => altsyncram_e3m1:FIFOram.data_a[20]
data[21] => altsyncram_e3m1:FIFOram.data_a[21]
data[22] => altsyncram_e3m1:FIFOram.data_a[22]
data[23] => altsyncram_e3m1:FIFOram.data_a[23]
data[24] => altsyncram_e3m1:FIFOram.data_a[24]
data[25] => altsyncram_e3m1:FIFOram.data_a[25]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_e3m1:FIFOram.q_b[0]
q[1] <= altsyncram_e3m1:FIFOram.q_b[1]
q[2] <= altsyncram_e3m1:FIFOram.q_b[2]
q[3] <= altsyncram_e3m1:FIFOram.q_b[3]
q[4] <= altsyncram_e3m1:FIFOram.q_b[4]
q[5] <= altsyncram_e3m1:FIFOram.q_b[5]
q[6] <= altsyncram_e3m1:FIFOram.q_b[6]
q[7] <= altsyncram_e3m1:FIFOram.q_b[7]
q[8] <= altsyncram_e3m1:FIFOram.q_b[8]
q[9] <= altsyncram_e3m1:FIFOram.q_b[9]
q[10] <= altsyncram_e3m1:FIFOram.q_b[10]
q[11] <= altsyncram_e3m1:FIFOram.q_b[11]
q[12] <= altsyncram_e3m1:FIFOram.q_b[12]
q[13] <= altsyncram_e3m1:FIFOram.q_b[13]
q[14] <= altsyncram_e3m1:FIFOram.q_b[14]
q[15] <= altsyncram_e3m1:FIFOram.q_b[15]
q[16] <= altsyncram_e3m1:FIFOram.q_b[16]
q[17] <= altsyncram_e3m1:FIFOram.q_b[17]
q[18] <= altsyncram_e3m1:FIFOram.q_b[18]
q[19] <= altsyncram_e3m1:FIFOram.q_b[19]
q[20] <= altsyncram_e3m1:FIFOram.q_b[20]
q[21] <= altsyncram_e3m1:FIFOram.q_b[21]
q[22] <= altsyncram_e3m1:FIFOram.q_b[22]
q[23] <= altsyncram_e3m1:FIFOram.q_b[23]
q[24] <= altsyncram_e3m1:FIFOram.q_b[24]
q[25] <= altsyncram_e3m1:FIFOram.q_b[25]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_e3m1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_sg7:usedw_counter.q[0]
usedw[1] <= cntr_sg7:usedw_counter.q[1]
usedw[2] <= cntr_sg7:usedw_counter.q[2]
wreq => altsyncram_e3m1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|altsyncram_e3m1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cmpr_2l8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fkn1:auto_generated|a_dpfifo_8ve1:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int1[8].CLK
clk => data_count_int1[9].CLK
clk => data_count_int1[10].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => data_count_int[8].CLK
clk => data_count_int[9].CLK
clk => data_count_int[10].CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int[8].ACLR
reset_n => data_count_int[9].ACLR
reset_n => data_count_int[10].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_count_int1[8].ACLR
reset_n => data_count_int1[9].ACLR
reset_n => data_count_int1[10].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
data_count[8] => data_count_int[8].DATAIN
data_count[8] => data_count_int1[8].DATAIN
data_count[9] => data_count_int[9].DATAIN
data_count[9] => data_count_int1[9].DATAIN
data_count[10] => data_count_int[10].DATAIN
data_count[10] => data_count_int1[10].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_channel[6] <= <GND>
at_source_channel[7] <= <GND>
at_source_channel[8] <= <GND>
at_source_channel[9] <= <GND>
at_source_channel[10] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_id.ENA
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done~reg0.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => p[3].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k[9].ENA
global_clock_enable => k[10].ENA
global_clock_enable => k[11].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => k_count[7]~reg0.ENA
global_clock_enable => k_count[8]~reg0.ENA
global_clock_enable => k_count[9]~reg0.ENA
clk => blk_done~reg0.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k[9].CLK
clk => k[10].CLK
clk => k[11].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => k_count[7]~reg0.CLK
clk => k_count[8]~reg0.CLK
clk => k_count[9]~reg0.CLK
clk => k_state~2.DATAIN
reset => cnt_k.IN0
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => np.IN0
stp => np.IN1
start => next_pass_en.IN1
start => Selector1.IN2
start => Selector0.IN1
start => next_pass_ds.IN1
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => cnt_k.IN1
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
p_count[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
p_count[3] <= p[3].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[5] <= k_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[6] <= k_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[7] <= k_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[8] <= k_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[9] <= k_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_swd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer
clk => asj_fft_tdl_bit_rst_fft_131:gen_soe:delay_swd.clk
clk => wr_address_i_early[0].CLK
clk => wr_address_i_early[1].CLK
clk => wr_address_i_early[2].CLK
clk => wr_address_i_early[3].CLK
clk => wr_address_i_early[4].CLK
clk => wr_address_i_early[5].CLK
clk => wr_address_i_early[6].CLK
clk => wr_address_i_early[7].CLK
clk => wr_address_i_early[8].CLK
clk => wr_address_i_early[9].CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => wr_address_i_int[7].CLK
clk => wr_address_i_int[8].CLK
clk => wr_address_i_int[9].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_i[8]~reg0.CLK
clk => data_in_i[9]~reg0.CLK
clk => data_in_i[10]~reg0.CLK
clk => data_in_i[11]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => data_in_r[8]~reg0.CLK
clk => data_in_r[9]~reg0.CLK
clk => data_in_r[10]~reg0.CLK
clk => data_in_r[11]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => disable_wr~reg0.CLK
clk => rdy_for_next_block.CLK
clk => burst_count_en.CLK
clk => data_rdy_int.CLK
clk => anb.CLK
clk => so_count[0].CLK
clk => so_count[1].CLK
clk => so_count[2].CLK
clk => so_count[3].CLK
clk => so_count[4].CLK
clk => so_count[5].CLK
clk => so_count[6].CLK
clk => so_count[7].CLK
clk => so_count[8].CLK
clk => so_count[9].CLK
clk => so_count[10].CLK
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:gen_soe:delay_swd.global_clock_enable
global_clock_enable => wr_address_i_early[6].ENA
global_clock_enable => wr_address_i_early[5].ENA
global_clock_enable => wr_address_i_early[4].ENA
global_clock_enable => wr_address_i_early[3].ENA
global_clock_enable => wr_address_i_early[2].ENA
global_clock_enable => wr_address_i_early[1].ENA
global_clock_enable => wr_address_i_early[0].ENA
global_clock_enable => wr_address_i_early[7].ENA
global_clock_enable => wr_address_i_early[8].ENA
global_clock_enable => wr_address_i_early[9].ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => wr_address_i_int[7].ENA
global_clock_enable => wr_address_i_int[8].ENA
global_clock_enable => wr_address_i_int[9].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_i[8]~reg0.ENA
global_clock_enable => data_in_i[9]~reg0.ENA
global_clock_enable => data_in_i[10]~reg0.ENA
global_clock_enable => data_in_i[11]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => data_in_r[8]~reg0.ENA
global_clock_enable => data_in_r[9]~reg0.ENA
global_clock_enable => data_in_r[10]~reg0.ENA
global_clock_enable => data_in_r[11]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => disable_wr~reg0.ENA
global_clock_enable => rdy_for_next_block.ENA
global_clock_enable => burst_count_en.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => anb.ENA
global_clock_enable => so_count[0].ENA
global_clock_enable => so_count[1].ENA
global_clock_enable => so_count[2].ENA
global_clock_enable => so_count[3].ENA
global_clock_enable => so_count[4].ENA
global_clock_enable => so_count[5].ENA
global_clock_enable => so_count[6].ENA
global_clock_enable => so_count[7].ENA
global_clock_enable => so_count[8].ENA
global_clock_enable => so_count[9].ENA
global_clock_enable => so_count[10].ENA
reset => counter_i.IN0
reset => anb.OUTPUTSELECT
reset => data_rdy_int.OUTPUTSELECT
reset => burst_count_en.OUTPUTSELECT
reset => rdy_for_next_block.OUTPUTSELECT
reset => disable_wr.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_131:gen_soe:delay_swd.reset
reset => wren[0].DATAIN
reset => wren[1].DATAIN
reset => wren[2].DATAIN
reset => wren[3].DATAIN
stp => counter_i.IN1
stp => burst_count_en.OUTPUTSELECT
val => asj_fft_tdl_bit_rst_fft_131:gen_soe:delay_swd.data_in
block_done => data_rdy_int.OUTPUTSELECT
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_real_in[8] => data_in_r.DATAA
data_real_in[9] => data_in_r.DATAA
data_real_in[10] => data_in_r.DATAA
data_real_in[11] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
data_imag_in[8] => data_in_i.DATAA
data_imag_in[9] => data_in_i.DATAA
data_imag_in[10] => data_in_i.DATAA
data_imag_in[11] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[5] <= wr_address_i_int[5].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[6] <= wr_address_i_int[6].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[7] <= wr_address_i_int[7].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[8] <= wr_address_i_int[8].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[9] <= wr_address_i_int[9].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= <VCC>
byte_enable[1] <= <VCC>
byte_enable[2] <= <VCC>
byte_enable[3] <= <VCC>
byte_enable[4] <= <VCC>
byte_enable[5] <= <VCC>
byte_enable[6] <= <VCC>
byte_enable[7] <= <VCC>
byte_enable[8] <= <VCC>
byte_enable[9] <= <VCC>
byte_enable[10] <= <VCC>
byte_enable[11] <= <VCC>
byte_enable[12] <= <VCC>
byte_enable[13] <= <VCC>
byte_enable[14] <= <VCC>
byte_enable[15] <= <VCC>
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= disable_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_block <= rdy_for_next_block.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[8] <= data_in_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[9] <= data_in_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[10] <= data_in_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[11] <= data_in_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[8] <= data_in_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[9] <= data_in_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[10] <= data_in_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[11] <= data_in_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|asj_fft_tdl_bit_rst_fft_131:\gen_soe:delay_swd
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_unbburst_sose_ctrl_fft_131:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_a_bus[16]~reg0.CLK
clk => rdaddress_a_bus[17]~reg0.CLK
clk => rdaddress_a_bus[18]~reg0.CLK
clk => rdaddress_a_bus[19]~reg0.CLK
clk => lpi_cnt[0].CLK
clk => lpi_cnt[1].CLK
clk => ram_data_out[0]~reg0.CLK
clk => ram_data_out[1]~reg0.CLK
clk => ram_data_out[2]~reg0.CLK
clk => ram_data_out[3]~reg0.CLK
clk => ram_data_out[4]~reg0.CLK
clk => ram_data_out[5]~reg0.CLK
clk => ram_data_out[6]~reg0.CLK
clk => ram_data_out[7]~reg0.CLK
clk => ram_data_out[8]~reg0.CLK
clk => ram_data_out[9]~reg0.CLK
clk => ram_data_out[10]~reg0.CLK
clk => ram_data_out[11]~reg0.CLK
clk => ram_data_out[12]~reg0.CLK
clk => ram_data_out[13]~reg0.CLK
clk => ram_data_out[14]~reg0.CLK
clk => ram_data_out[15]~reg0.CLK
clk => ram_data_out[16]~reg0.CLK
clk => ram_data_out[17]~reg0.CLK
clk => ram_data_out[18]~reg0.CLK
clk => ram_data_out[19]~reg0.CLK
clk => ram_data_out[20]~reg0.CLK
clk => ram_data_out[21]~reg0.CLK
clk => ram_data_out[22]~reg0.CLK
clk => ram_data_out[23]~reg0.CLK
clk => ram_data_out[24]~reg0.CLK
clk => ram_data_out[25]~reg0.CLK
clk => ram_data_out[26]~reg0.CLK
clk => ram_data_out[27]~reg0.CLK
clk => ram_data_out[28]~reg0.CLK
clk => ram_data_out[29]~reg0.CLK
clk => ram_data_out[30]~reg0.CLK
clk => ram_data_out[31]~reg0.CLK
clk => ram_data_out[32]~reg0.CLK
clk => ram_data_out[33]~reg0.CLK
clk => ram_data_out[34]~reg0.CLK
clk => ram_data_out[35]~reg0.CLK
clk => ram_data_out[36]~reg0.CLK
clk => ram_data_out[37]~reg0.CLK
clk => ram_data_out[38]~reg0.CLK
clk => ram_data_out[39]~reg0.CLK
clk => ram_data_out[40]~reg0.CLK
clk => ram_data_out[41]~reg0.CLK
clk => ram_data_out[42]~reg0.CLK
clk => ram_data_out[43]~reg0.CLK
clk => ram_data_out[44]~reg0.CLK
clk => ram_data_out[45]~reg0.CLK
clk => ram_data_out[46]~reg0.CLK
clk => ram_data_out[47]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
clk => wraddress_a_bus[16]~reg0.CLK
clk => wraddress_a_bus[17]~reg0.CLK
clk => wraddress_a_bus[18]~reg0.CLK
clk => wraddress_a_bus[19]~reg0.CLK
global_clock_enable => rdaddress_a_bus[16]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[17]~reg0.ENA
global_clock_enable => rdaddress_a_bus[18]~reg0.ENA
global_clock_enable => rdaddress_a_bus[19]~reg0.ENA
global_clock_enable => lpi_cnt[0].ENA
global_clock_enable => lpi_cnt[1].ENA
global_clock_enable => ram_data_out[0]~reg0.ENA
global_clock_enable => ram_data_out[1]~reg0.ENA
global_clock_enable => ram_data_out[2]~reg0.ENA
global_clock_enable => ram_data_out[3]~reg0.ENA
global_clock_enable => ram_data_out[4]~reg0.ENA
global_clock_enable => ram_data_out[5]~reg0.ENA
global_clock_enable => ram_data_out[6]~reg0.ENA
global_clock_enable => ram_data_out[7]~reg0.ENA
global_clock_enable => ram_data_out[8]~reg0.ENA
global_clock_enable => ram_data_out[9]~reg0.ENA
global_clock_enable => ram_data_out[10]~reg0.ENA
global_clock_enable => ram_data_out[11]~reg0.ENA
global_clock_enable => ram_data_out[12]~reg0.ENA
global_clock_enable => ram_data_out[13]~reg0.ENA
global_clock_enable => ram_data_out[14]~reg0.ENA
global_clock_enable => ram_data_out[15]~reg0.ENA
global_clock_enable => ram_data_out[16]~reg0.ENA
global_clock_enable => ram_data_out[17]~reg0.ENA
global_clock_enable => ram_data_out[18]~reg0.ENA
global_clock_enable => ram_data_out[19]~reg0.ENA
global_clock_enable => ram_data_out[20]~reg0.ENA
global_clock_enable => ram_data_out[21]~reg0.ENA
global_clock_enable => ram_data_out[22]~reg0.ENA
global_clock_enable => ram_data_out[23]~reg0.ENA
global_clock_enable => ram_data_out[24]~reg0.ENA
global_clock_enable => ram_data_out[25]~reg0.ENA
global_clock_enable => ram_data_out[26]~reg0.ENA
global_clock_enable => ram_data_out[27]~reg0.ENA
global_clock_enable => ram_data_out[28]~reg0.ENA
global_clock_enable => ram_data_out[29]~reg0.ENA
global_clock_enable => ram_data_out[30]~reg0.ENA
global_clock_enable => ram_data_out[31]~reg0.ENA
global_clock_enable => ram_data_out[32]~reg0.ENA
global_clock_enable => ram_data_out[33]~reg0.ENA
global_clock_enable => ram_data_out[34]~reg0.ENA
global_clock_enable => ram_data_out[35]~reg0.ENA
global_clock_enable => ram_data_out[36]~reg0.ENA
global_clock_enable => ram_data_out[37]~reg0.ENA
global_clock_enable => ram_data_out[38]~reg0.ENA
global_clock_enable => ram_data_out[39]~reg0.ENA
global_clock_enable => ram_data_out[40]~reg0.ENA
global_clock_enable => ram_data_out[41]~reg0.ENA
global_clock_enable => ram_data_out[42]~reg0.ENA
global_clock_enable => ram_data_out[43]~reg0.ENA
global_clock_enable => ram_data_out[44]~reg0.ENA
global_clock_enable => ram_data_out[45]~reg0.ENA
global_clock_enable => ram_data_out[46]~reg0.ENA
global_clock_enable => ram_data_out[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[16]~reg0.ENA
global_clock_enable => wraddress_a_bus[17]~reg0.ENA
global_clock_enable => wraddress_a_bus[18]~reg0.ENA
global_clock_enable => wraddress_a_bus[19]~reg0.ENA
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => ram_data_out.OUTPUTSELECT
sel_lpp => lpi_cnt.OUTPUTSELECT
sel_lpp => lpi_cnt.OUTPUTSELECT
sel_lpp_nm1 => switch_ram_input.IN0
data_rdy => ~NO_FANOUT~
wraddr_i_sw[0] => wraddress_a_bus.DATAB
wraddr_i_sw[0] => wraddress_a_bus.DATAB
wraddr_i_sw[1] => wraddress_a_bus.DATAB
wraddr_i_sw[1] => wraddress_a_bus.DATAB
wraddr_i_sw[2] => wraddress_a_bus.DATAB
wraddr_i_sw[2] => wraddress_a_bus.DATAB
wraddr_i_sw[3] => wraddress_a_bus.DATAB
wraddr_i_sw[3] => wraddress_a_bus.DATAB
wraddr_i_sw[4] => wraddress_a_bus.DATAB
wraddr_i_sw[4] => wraddress_a_bus.DATAB
wraddr_i_sw[5] => wraddress_a_bus.DATAB
wraddr_i_sw[5] => wraddress_a_bus.DATAB
wraddr_i_sw[6] => wraddress_a_bus.DATAB
wraddr_i_sw[6] => wraddress_a_bus.DATAB
wraddr_i_sw[7] => wraddress_a_bus.DATAB
wraddr_i_sw[7] => wraddress_a_bus.DATAB
wraddr_i_sw[8] => wraddress_a_bus.DATAB
wraddr_i_sw[8] => wraddress_a_bus.DATAB
wraddr_i_sw[9] => wraddress_a_bus.DATAB
wraddr_i_sw[9] => wraddress_a_bus.DATAB
wraddr_sw[0] => wraddress_a_bus.DATAA
wraddr_sw[1] => wraddress_a_bus.DATAA
wraddr_sw[1] => switch_ram_input.IN1
wraddr_sw[2] => wraddress_a_bus.DATAA
wraddr_sw[3] => wraddress_a_bus.DATAA
wraddr_sw[4] => wraddress_a_bus.DATAA
wraddr_sw[5] => wraddress_a_bus.DATAA
wraddr_sw[6] => wraddress_a_bus.DATAA
wraddr_sw[7] => wraddress_a_bus.DATAA
wraddr_sw[8] => wraddress_a_bus.DATAA
wraddr_sw[9] => wraddress_a_bus.DATAA
wraddr_sw[10] => wraddress_a_bus.DATAA
wraddr_sw[11] => wraddress_a_bus.DATAA
wraddr_sw[12] => wraddress_a_bus.DATAA
wraddr_sw[13] => wraddress_a_bus.DATAA
wraddr_sw[14] => wraddress_a_bus.DATAA
wraddr_sw[15] => wraddress_a_bus.DATAA
wraddr_sw[16] => wraddress_a_bus.DATAA
wraddr_sw[17] => wraddress_a_bus.DATAA
wraddr_sw[18] => wraddress_a_bus.DATAA
wraddr_sw[19] => wraddress_a_bus.DATAA
rdaddr_sw[0] => rdaddress_a_bus[0]~reg0.DATAIN
rdaddr_sw[1] => rdaddress_a_bus[1]~reg0.DATAIN
rdaddr_sw[2] => rdaddress_a_bus[2]~reg0.DATAIN
rdaddr_sw[3] => rdaddress_a_bus[3]~reg0.DATAIN
rdaddr_sw[4] => rdaddress_a_bus[4]~reg0.DATAIN
rdaddr_sw[5] => rdaddress_a_bus[5]~reg0.DATAIN
rdaddr_sw[6] => rdaddress_a_bus[6]~reg0.DATAIN
rdaddr_sw[7] => rdaddress_a_bus[7]~reg0.DATAIN
rdaddr_sw[8] => rdaddress_a_bus[8]~reg0.DATAIN
rdaddr_sw[9] => rdaddress_a_bus[9]~reg0.DATAIN
rdaddr_sw[10] => rdaddress_a_bus[10]~reg0.DATAIN
rdaddr_sw[11] => rdaddress_a_bus[11]~reg0.DATAIN
rdaddr_sw[12] => rdaddress_a_bus[12]~reg0.DATAIN
rdaddr_sw[13] => rdaddress_a_bus[13]~reg0.DATAIN
rdaddr_sw[14] => rdaddress_a_bus[14]~reg0.DATAIN
rdaddr_sw[15] => rdaddress_a_bus[15]~reg0.DATAIN
rdaddr_sw[16] => rdaddress_a_bus[16]~reg0.DATAIN
rdaddr_sw[17] => rdaddress_a_bus[17]~reg0.DATAIN
rdaddr_sw[18] => rdaddress_a_bus[18]~reg0.DATAIN
rdaddr_sw[19] => rdaddress_a_bus[19]~reg0.DATAIN
lpp_rdaddr_sw[0] => ~NO_FANOUT~
lpp_rdaddr_sw[1] => ~NO_FANOUT~
lpp_rdaddr_sw[2] => ~NO_FANOUT~
lpp_rdaddr_sw[3] => ~NO_FANOUT~
lpp_rdaddr_sw[4] => ~NO_FANOUT~
lpp_rdaddr_sw[5] => ~NO_FANOUT~
lpp_rdaddr_sw[6] => ~NO_FANOUT~
lpp_rdaddr_sw[7] => ~NO_FANOUT~
lpp_rdaddr_sw[8] => ~NO_FANOUT~
lpp_rdaddr_sw[9] => ~NO_FANOUT~
ram_data_in_sw[0] => a_ram_data_in_bus.DATAB
ram_data_in_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in_sw[1] => a_ram_data_in_bus.DATAB
ram_data_in_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in_sw[2] => a_ram_data_in_bus.DATAB
ram_data_in_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in_sw[3] => a_ram_data_in_bus.DATAB
ram_data_in_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in_sw[4] => a_ram_data_in_bus.DATAB
ram_data_in_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in_sw[5] => a_ram_data_in_bus.DATAB
ram_data_in_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in_sw[6] => a_ram_data_in_bus.DATAB
ram_data_in_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in_sw[7] => a_ram_data_in_bus.DATAB
ram_data_in_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in_sw[8] => a_ram_data_in_bus.DATAB
ram_data_in_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in_sw[9] => a_ram_data_in_bus.DATAB
ram_data_in_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in_sw[10] => a_ram_data_in_bus.DATAB
ram_data_in_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in_sw[11] => a_ram_data_in_bus.DATAB
ram_data_in_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in_sw[12] => a_ram_data_in_bus.DATAB
ram_data_in_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in_sw[13] => a_ram_data_in_bus.DATAB
ram_data_in_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in_sw[14] => a_ram_data_in_bus.DATAB
ram_data_in_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in_sw[15] => a_ram_data_in_bus.DATAB
ram_data_in_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in_sw[16] => a_ram_data_in_bus.DATAB
ram_data_in_sw[16] => a_ram_data_in_bus.DATAA
ram_data_in_sw[17] => a_ram_data_in_bus.DATAB
ram_data_in_sw[17] => a_ram_data_in_bus.DATAA
ram_data_in_sw[18] => a_ram_data_in_bus.DATAB
ram_data_in_sw[18] => a_ram_data_in_bus.DATAA
ram_data_in_sw[19] => a_ram_data_in_bus.DATAB
ram_data_in_sw[19] => a_ram_data_in_bus.DATAA
ram_data_in_sw[20] => a_ram_data_in_bus.DATAB
ram_data_in_sw[20] => a_ram_data_in_bus.DATAA
ram_data_in_sw[21] => a_ram_data_in_bus.DATAB
ram_data_in_sw[21] => a_ram_data_in_bus.DATAA
ram_data_in_sw[22] => a_ram_data_in_bus.DATAB
ram_data_in_sw[22] => a_ram_data_in_bus.DATAA
ram_data_in_sw[23] => a_ram_data_in_bus.DATAB
ram_data_in_sw[23] => a_ram_data_in_bus.DATAA
ram_data_in_sw[24] => a_ram_data_in_bus.DATAA
ram_data_in_sw[24] => a_ram_data_in_bus.DATAB
ram_data_in_sw[25] => a_ram_data_in_bus.DATAA
ram_data_in_sw[25] => a_ram_data_in_bus.DATAB
ram_data_in_sw[26] => a_ram_data_in_bus.DATAA
ram_data_in_sw[26] => a_ram_data_in_bus.DATAB
ram_data_in_sw[27] => a_ram_data_in_bus.DATAA
ram_data_in_sw[27] => a_ram_data_in_bus.DATAB
ram_data_in_sw[28] => a_ram_data_in_bus.DATAA
ram_data_in_sw[28] => a_ram_data_in_bus.DATAB
ram_data_in_sw[29] => a_ram_data_in_bus.DATAA
ram_data_in_sw[29] => a_ram_data_in_bus.DATAB
ram_data_in_sw[30] => a_ram_data_in_bus.DATAA
ram_data_in_sw[30] => a_ram_data_in_bus.DATAB
ram_data_in_sw[31] => a_ram_data_in_bus.DATAA
ram_data_in_sw[31] => a_ram_data_in_bus.DATAB
ram_data_in_sw[32] => a_ram_data_in_bus.DATAA
ram_data_in_sw[32] => a_ram_data_in_bus.DATAB
ram_data_in_sw[33] => a_ram_data_in_bus.DATAA
ram_data_in_sw[33] => a_ram_data_in_bus.DATAB
ram_data_in_sw[34] => a_ram_data_in_bus.DATAA
ram_data_in_sw[34] => a_ram_data_in_bus.DATAB
ram_data_in_sw[35] => a_ram_data_in_bus.DATAA
ram_data_in_sw[35] => a_ram_data_in_bus.DATAB
ram_data_in_sw[36] => a_ram_data_in_bus.DATAA
ram_data_in_sw[36] => a_ram_data_in_bus.DATAB
ram_data_in_sw[37] => a_ram_data_in_bus.DATAA
ram_data_in_sw[37] => a_ram_data_in_bus.DATAB
ram_data_in_sw[38] => a_ram_data_in_bus.DATAA
ram_data_in_sw[38] => a_ram_data_in_bus.DATAB
ram_data_in_sw[39] => a_ram_data_in_bus.DATAA
ram_data_in_sw[39] => a_ram_data_in_bus.DATAB
ram_data_in_sw[40] => a_ram_data_in_bus.DATAA
ram_data_in_sw[40] => a_ram_data_in_bus.DATAB
ram_data_in_sw[41] => a_ram_data_in_bus.DATAA
ram_data_in_sw[41] => a_ram_data_in_bus.DATAB
ram_data_in_sw[42] => a_ram_data_in_bus.DATAA
ram_data_in_sw[42] => a_ram_data_in_bus.DATAB
ram_data_in_sw[43] => a_ram_data_in_bus.DATAA
ram_data_in_sw[43] => a_ram_data_in_bus.DATAB
ram_data_in_sw[44] => a_ram_data_in_bus.DATAA
ram_data_in_sw[44] => a_ram_data_in_bus.DATAB
ram_data_in_sw[45] => a_ram_data_in_bus.DATAA
ram_data_in_sw[45] => a_ram_data_in_bus.DATAB
ram_data_in_sw[46] => a_ram_data_in_bus.DATAA
ram_data_in_sw[46] => a_ram_data_in_bus.DATAB
ram_data_in_sw[47] => a_ram_data_in_bus.DATAA
ram_data_in_sw[47] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[23] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[23] => a_ram_data_in_bus.DATAB
a_ram_data_out_bus[0] => ram_data_out.DATAA
a_ram_data_out_bus[0] => ram_data_out.DATAB
a_ram_data_out_bus[0] => ram_data_out.DATAB
a_ram_data_out_bus[1] => ram_data_out.DATAA
a_ram_data_out_bus[1] => ram_data_out.DATAB
a_ram_data_out_bus[1] => ram_data_out.DATAB
a_ram_data_out_bus[2] => ram_data_out.DATAA
a_ram_data_out_bus[2] => ram_data_out.DATAB
a_ram_data_out_bus[2] => ram_data_out.DATAB
a_ram_data_out_bus[3] => ram_data_out.DATAA
a_ram_data_out_bus[3] => ram_data_out.DATAB
a_ram_data_out_bus[3] => ram_data_out.DATAB
a_ram_data_out_bus[4] => ram_data_out.DATAA
a_ram_data_out_bus[4] => ram_data_out.DATAB
a_ram_data_out_bus[4] => ram_data_out.DATAB
a_ram_data_out_bus[5] => ram_data_out.DATAA
a_ram_data_out_bus[5] => ram_data_out.DATAB
a_ram_data_out_bus[5] => ram_data_out.DATAB
a_ram_data_out_bus[6] => ram_data_out.DATAA
a_ram_data_out_bus[6] => ram_data_out.DATAB
a_ram_data_out_bus[6] => ram_data_out.DATAB
a_ram_data_out_bus[7] => ram_data_out.DATAA
a_ram_data_out_bus[7] => ram_data_out.DATAB
a_ram_data_out_bus[7] => ram_data_out.DATAB
a_ram_data_out_bus[8] => ram_data_out.DATAA
a_ram_data_out_bus[8] => ram_data_out.DATAB
a_ram_data_out_bus[8] => ram_data_out.DATAB
a_ram_data_out_bus[9] => ram_data_out.DATAA
a_ram_data_out_bus[9] => ram_data_out.DATAB
a_ram_data_out_bus[9] => ram_data_out.DATAB
a_ram_data_out_bus[10] => ram_data_out.DATAA
a_ram_data_out_bus[10] => ram_data_out.DATAB
a_ram_data_out_bus[10] => ram_data_out.DATAB
a_ram_data_out_bus[11] => ram_data_out.DATAA
a_ram_data_out_bus[11] => ram_data_out.DATAB
a_ram_data_out_bus[11] => ram_data_out.DATAB
a_ram_data_out_bus[12] => ram_data_out.DATAA
a_ram_data_out_bus[12] => ram_data_out.DATAB
a_ram_data_out_bus[12] => ram_data_out.DATAB
a_ram_data_out_bus[13] => ram_data_out.DATAA
a_ram_data_out_bus[13] => ram_data_out.DATAB
a_ram_data_out_bus[13] => ram_data_out.DATAB
a_ram_data_out_bus[14] => ram_data_out.DATAA
a_ram_data_out_bus[14] => ram_data_out.DATAB
a_ram_data_out_bus[14] => ram_data_out.DATAB
a_ram_data_out_bus[15] => ram_data_out.DATAA
a_ram_data_out_bus[15] => ram_data_out.DATAB
a_ram_data_out_bus[15] => ram_data_out.DATAB
a_ram_data_out_bus[16] => ram_data_out.DATAA
a_ram_data_out_bus[16] => ram_data_out.DATAB
a_ram_data_out_bus[16] => ram_data_out.DATAB
a_ram_data_out_bus[17] => ram_data_out.DATAA
a_ram_data_out_bus[17] => ram_data_out.DATAB
a_ram_data_out_bus[17] => ram_data_out.DATAB
a_ram_data_out_bus[18] => ram_data_out.DATAA
a_ram_data_out_bus[18] => ram_data_out.DATAB
a_ram_data_out_bus[18] => ram_data_out.DATAB
a_ram_data_out_bus[19] => ram_data_out.DATAA
a_ram_data_out_bus[19] => ram_data_out.DATAB
a_ram_data_out_bus[19] => ram_data_out.DATAB
a_ram_data_out_bus[20] => ram_data_out.DATAA
a_ram_data_out_bus[20] => ram_data_out.DATAB
a_ram_data_out_bus[20] => ram_data_out.DATAB
a_ram_data_out_bus[21] => ram_data_out.DATAA
a_ram_data_out_bus[21] => ram_data_out.DATAB
a_ram_data_out_bus[21] => ram_data_out.DATAB
a_ram_data_out_bus[22] => ram_data_out.DATAA
a_ram_data_out_bus[22] => ram_data_out.DATAB
a_ram_data_out_bus[22] => ram_data_out.DATAB
a_ram_data_out_bus[23] => ram_data_out.DATAA
a_ram_data_out_bus[23] => ram_data_out.DATAB
a_ram_data_out_bus[23] => ram_data_out.DATAB
a_ram_data_out_bus[24] => ram_data_out.DATAB
a_ram_data_out_bus[24] => ram_data_out.DATAA
a_ram_data_out_bus[24] => ram_data_out.DATAB
a_ram_data_out_bus[25] => ram_data_out.DATAB
a_ram_data_out_bus[25] => ram_data_out.DATAA
a_ram_data_out_bus[25] => ram_data_out.DATAB
a_ram_data_out_bus[26] => ram_data_out.DATAB
a_ram_data_out_bus[26] => ram_data_out.DATAA
a_ram_data_out_bus[26] => ram_data_out.DATAB
a_ram_data_out_bus[27] => ram_data_out.DATAB
a_ram_data_out_bus[27] => ram_data_out.DATAA
a_ram_data_out_bus[27] => ram_data_out.DATAB
a_ram_data_out_bus[28] => ram_data_out.DATAB
a_ram_data_out_bus[28] => ram_data_out.DATAA
a_ram_data_out_bus[28] => ram_data_out.DATAB
a_ram_data_out_bus[29] => ram_data_out.DATAB
a_ram_data_out_bus[29] => ram_data_out.DATAA
a_ram_data_out_bus[29] => ram_data_out.DATAB
a_ram_data_out_bus[30] => ram_data_out.DATAB
a_ram_data_out_bus[30] => ram_data_out.DATAA
a_ram_data_out_bus[30] => ram_data_out.DATAB
a_ram_data_out_bus[31] => ram_data_out.DATAB
a_ram_data_out_bus[31] => ram_data_out.DATAA
a_ram_data_out_bus[31] => ram_data_out.DATAB
a_ram_data_out_bus[32] => ram_data_out.DATAB
a_ram_data_out_bus[32] => ram_data_out.DATAA
a_ram_data_out_bus[32] => ram_data_out.DATAB
a_ram_data_out_bus[33] => ram_data_out.DATAB
a_ram_data_out_bus[33] => ram_data_out.DATAA
a_ram_data_out_bus[33] => ram_data_out.DATAB
a_ram_data_out_bus[34] => ram_data_out.DATAB
a_ram_data_out_bus[34] => ram_data_out.DATAA
a_ram_data_out_bus[34] => ram_data_out.DATAB
a_ram_data_out_bus[35] => ram_data_out.DATAB
a_ram_data_out_bus[35] => ram_data_out.DATAA
a_ram_data_out_bus[35] => ram_data_out.DATAB
a_ram_data_out_bus[36] => ram_data_out.DATAB
a_ram_data_out_bus[36] => ram_data_out.DATAA
a_ram_data_out_bus[36] => ram_data_out.DATAB
a_ram_data_out_bus[37] => ram_data_out.DATAB
a_ram_data_out_bus[37] => ram_data_out.DATAA
a_ram_data_out_bus[37] => ram_data_out.DATAB
a_ram_data_out_bus[38] => ram_data_out.DATAB
a_ram_data_out_bus[38] => ram_data_out.DATAA
a_ram_data_out_bus[38] => ram_data_out.DATAB
a_ram_data_out_bus[39] => ram_data_out.DATAB
a_ram_data_out_bus[39] => ram_data_out.DATAA
a_ram_data_out_bus[39] => ram_data_out.DATAB
a_ram_data_out_bus[40] => ram_data_out.DATAB
a_ram_data_out_bus[40] => ram_data_out.DATAA
a_ram_data_out_bus[40] => ram_data_out.DATAB
a_ram_data_out_bus[41] => ram_data_out.DATAB
a_ram_data_out_bus[41] => ram_data_out.DATAA
a_ram_data_out_bus[41] => ram_data_out.DATAB
a_ram_data_out_bus[42] => ram_data_out.DATAB
a_ram_data_out_bus[42] => ram_data_out.DATAA
a_ram_data_out_bus[42] => ram_data_out.DATAB
a_ram_data_out_bus[43] => ram_data_out.DATAB
a_ram_data_out_bus[43] => ram_data_out.DATAA
a_ram_data_out_bus[43] => ram_data_out.DATAB
a_ram_data_out_bus[44] => ram_data_out.DATAB
a_ram_data_out_bus[44] => ram_data_out.DATAA
a_ram_data_out_bus[44] => ram_data_out.DATAB
a_ram_data_out_bus[45] => ram_data_out.DATAB
a_ram_data_out_bus[45] => ram_data_out.DATAA
a_ram_data_out_bus[45] => ram_data_out.DATAB
a_ram_data_out_bus[46] => ram_data_out.DATAB
a_ram_data_out_bus[46] => ram_data_out.DATAA
a_ram_data_out_bus[46] => ram_data_out.DATAB
a_ram_data_out_bus[47] => ram_data_out.DATAB
a_ram_data_out_bus[47] => ram_data_out.DATAA
a_ram_data_out_bus[47] => ram_data_out.DATAB
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[32] <= a_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[33] <= a_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[34] <= a_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[35] <= a_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[36] <= a_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[37] <= a_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[38] <= a_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[39] <= a_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[40] <= a_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[41] <= a_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[42] <= a_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[43] <= a_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[44] <= a_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[45] <= a_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[46] <= a_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[47] <= a_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[16] <= wraddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[17] <= wraddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[18] <= wraddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[19] <= wraddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[16] <= rdaddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[17] <= rdaddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[18] <= rdaddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[19] <= rdaddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[0] <= ram_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[1] <= ram_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[2] <= ram_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[3] <= ram_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[4] <= ram_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[5] <= ram_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[6] <= ram_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[7] <= ram_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[8] <= ram_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[9] <= ram_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[10] <= ram_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[11] <= ram_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[12] <= ram_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[13] <= ram_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[14] <= ram_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[15] <= ram_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[16] <= ram_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[17] <= ram_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[18] <= ram_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[19] <= ram_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[20] <= ram_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[21] <= ram_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[22] <= ram_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[23] <= ram_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[24] <= ram_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[25] <= ram_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[26] <= ram_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[27] <= ram_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[28] <= ram_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[29] <= ram_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[30] <= ram_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[31] <= ram_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[32] <= ram_data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[33] <= ram_data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[34] <= ram_data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[35] <= ram_data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[36] <= ram_data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[37] <= ram_data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[38] <= ram_data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[39] <= ram_data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[40] <= ram_data_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[41] <= ram_data_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[42] <= ram_data_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[43] <= ram_data_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[44] <= ram_data_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[45] <= ram_data_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[46] <= ram_data_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[47] <= ram_data_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x
global_clock_enable => asj_fft_data_ram_fft_131:dat_A.global_clock_enable
clk => asj_fft_data_ram_fft_131:dat_A.clock
rdaddress[0] => asj_fft_data_ram_fft_131:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_131:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_131:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_131:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_131:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_131:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_131:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_131:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram_fft_131:dat_A.rdaddress[8]
rdaddress[9] => asj_fft_data_ram_fft_131:dat_A.rdaddress[9]
wraddress[0] => asj_fft_data_ram_fft_131:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_131:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_131:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_131:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_131:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_131:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_131:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_131:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram_fft_131:dat_A.wraddress[8]
wraddress[9] => asj_fft_data_ram_fft_131:dat_A.wraddress[9]
data_in[0] => asj_fft_data_ram_fft_131:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_131:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_131:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_131:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_131:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_131:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_131:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_131:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_131:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_131:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_131:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_131:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_131:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_131:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_131:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_131:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_131:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_131:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_131:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_131:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_131:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_131:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_131:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_131:dat_A.data[23]
wren => asj_fft_data_ram_fft_131:dat_A.wren
rden => asj_fft_data_ram_fft_131:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_131:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_131:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_131:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_131:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_131:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_131:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_131:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_131:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_131:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_131:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_131:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_131:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_131:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_131:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_131:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_131:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_131:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_131:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_131:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_131:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_131:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_131:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_131:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_131:dat_A.q[23]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:gen_M4K:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:gen_M4K:altsyncram_component.address_a[9]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:gen_M4K:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:gen_M4K:altsyncram_component.address_b[9]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_o354:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o354:auto_generated.data_a[0]
data_a[1] => altsyncram_o354:auto_generated.data_a[1]
data_a[2] => altsyncram_o354:auto_generated.data_a[2]
data_a[3] => altsyncram_o354:auto_generated.data_a[3]
data_a[4] => altsyncram_o354:auto_generated.data_a[4]
data_a[5] => altsyncram_o354:auto_generated.data_a[5]
data_a[6] => altsyncram_o354:auto_generated.data_a[6]
data_a[7] => altsyncram_o354:auto_generated.data_a[7]
data_a[8] => altsyncram_o354:auto_generated.data_a[8]
data_a[9] => altsyncram_o354:auto_generated.data_a[9]
data_a[10] => altsyncram_o354:auto_generated.data_a[10]
data_a[11] => altsyncram_o354:auto_generated.data_a[11]
data_a[12] => altsyncram_o354:auto_generated.data_a[12]
data_a[13] => altsyncram_o354:auto_generated.data_a[13]
data_a[14] => altsyncram_o354:auto_generated.data_a[14]
data_a[15] => altsyncram_o354:auto_generated.data_a[15]
data_a[16] => altsyncram_o354:auto_generated.data_a[16]
data_a[17] => altsyncram_o354:auto_generated.data_a[17]
data_a[18] => altsyncram_o354:auto_generated.data_a[18]
data_a[19] => altsyncram_o354:auto_generated.data_a[19]
data_a[20] => altsyncram_o354:auto_generated.data_a[20]
data_a[21] => altsyncram_o354:auto_generated.data_a[21]
data_a[22] => altsyncram_o354:auto_generated.data_a[22]
data_a[23] => altsyncram_o354:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_o354:auto_generated.address_a[0]
address_a[1] => altsyncram_o354:auto_generated.address_a[1]
address_a[2] => altsyncram_o354:auto_generated.address_a[2]
address_a[3] => altsyncram_o354:auto_generated.address_a[3]
address_a[4] => altsyncram_o354:auto_generated.address_a[4]
address_a[5] => altsyncram_o354:auto_generated.address_a[5]
address_a[6] => altsyncram_o354:auto_generated.address_a[6]
address_a[7] => altsyncram_o354:auto_generated.address_a[7]
address_a[8] => altsyncram_o354:auto_generated.address_a[8]
address_a[9] => altsyncram_o354:auto_generated.address_a[9]
address_b[0] => altsyncram_o354:auto_generated.address_b[0]
address_b[1] => altsyncram_o354:auto_generated.address_b[1]
address_b[2] => altsyncram_o354:auto_generated.address_b[2]
address_b[3] => altsyncram_o354:auto_generated.address_b[3]
address_b[4] => altsyncram_o354:auto_generated.address_b[4]
address_b[5] => altsyncram_o354:auto_generated.address_b[5]
address_b[6] => altsyncram_o354:auto_generated.address_b[6]
address_b[7] => altsyncram_o354:auto_generated.address_b[7]
address_b[8] => altsyncram_o354:auto_generated.address_b[8]
address_b[9] => altsyncram_o354:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o354:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_o354:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_o354:auto_generated.q_b[0]
q_b[1] <= altsyncram_o354:auto_generated.q_b[1]
q_b[2] <= altsyncram_o354:auto_generated.q_b[2]
q_b[3] <= altsyncram_o354:auto_generated.q_b[3]
q_b[4] <= altsyncram_o354:auto_generated.q_b[4]
q_b[5] <= altsyncram_o354:auto_generated.q_b[5]
q_b[6] <= altsyncram_o354:auto_generated.q_b[6]
q_b[7] <= altsyncram_o354:auto_generated.q_b[7]
q_b[8] <= altsyncram_o354:auto_generated.q_b[8]
q_b[9] <= altsyncram_o354:auto_generated.q_b[9]
q_b[10] <= altsyncram_o354:auto_generated.q_b[10]
q_b[11] <= altsyncram_o354:auto_generated.q_b[11]
q_b[12] <= altsyncram_o354:auto_generated.q_b[12]
q_b[13] <= altsyncram_o354:auto_generated.q_b[13]
q_b[14] <= altsyncram_o354:auto_generated.q_b[14]
q_b[15] <= altsyncram_o354:auto_generated.q_b[15]
q_b[16] <= altsyncram_o354:auto_generated.q_b[16]
q_b[17] <= altsyncram_o354:auto_generated.q_b[17]
q_b[18] <= altsyncram_o354:auto_generated.q_b[18]
q_b[19] <= altsyncram_o354:auto_generated.q_b[19]
q_b[20] <= altsyncram_o354:auto_generated.q_b[20]
q_b[21] <= altsyncram_o354:auto_generated.q_b[21]
q_b[22] <= altsyncram_o354:auto_generated.q_b[22]
q_b[23] <= altsyncram_o354:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_x|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y
global_clock_enable => asj_fft_data_ram_fft_131:dat_A.global_clock_enable
clk => asj_fft_data_ram_fft_131:dat_A.clock
rdaddress[0] => asj_fft_data_ram_fft_131:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_131:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_131:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_131:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_131:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_131:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_131:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_131:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram_fft_131:dat_A.rdaddress[8]
rdaddress[9] => asj_fft_data_ram_fft_131:dat_A.rdaddress[9]
wraddress[0] => asj_fft_data_ram_fft_131:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_131:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_131:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_131:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_131:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_131:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_131:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_131:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram_fft_131:dat_A.wraddress[8]
wraddress[9] => asj_fft_data_ram_fft_131:dat_A.wraddress[9]
data_in[0] => asj_fft_data_ram_fft_131:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_131:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_131:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_131:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_131:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_131:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_131:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_131:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_131:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_131:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_131:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_131:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_131:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_131:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_131:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_131:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_131:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_131:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_131:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_131:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_131:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_131:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_131:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_131:dat_A.data[23]
wren => asj_fft_data_ram_fft_131:dat_A.wren
rden => asj_fft_data_ram_fft_131:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_131:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_131:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_131:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_131:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_131:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_131:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_131:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_131:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_131:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_131:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_131:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_131:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_131:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_131:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_131:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_131:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_131:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_131:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_131:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_131:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_131:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_131:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_131:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_131:dat_A.q[23]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:gen_M4K:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:gen_M4K:altsyncram_component.address_a[9]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:gen_M4K:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:gen_M4K:altsyncram_component.address_b[9]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_o354:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o354:auto_generated.data_a[0]
data_a[1] => altsyncram_o354:auto_generated.data_a[1]
data_a[2] => altsyncram_o354:auto_generated.data_a[2]
data_a[3] => altsyncram_o354:auto_generated.data_a[3]
data_a[4] => altsyncram_o354:auto_generated.data_a[4]
data_a[5] => altsyncram_o354:auto_generated.data_a[5]
data_a[6] => altsyncram_o354:auto_generated.data_a[6]
data_a[7] => altsyncram_o354:auto_generated.data_a[7]
data_a[8] => altsyncram_o354:auto_generated.data_a[8]
data_a[9] => altsyncram_o354:auto_generated.data_a[9]
data_a[10] => altsyncram_o354:auto_generated.data_a[10]
data_a[11] => altsyncram_o354:auto_generated.data_a[11]
data_a[12] => altsyncram_o354:auto_generated.data_a[12]
data_a[13] => altsyncram_o354:auto_generated.data_a[13]
data_a[14] => altsyncram_o354:auto_generated.data_a[14]
data_a[15] => altsyncram_o354:auto_generated.data_a[15]
data_a[16] => altsyncram_o354:auto_generated.data_a[16]
data_a[17] => altsyncram_o354:auto_generated.data_a[17]
data_a[18] => altsyncram_o354:auto_generated.data_a[18]
data_a[19] => altsyncram_o354:auto_generated.data_a[19]
data_a[20] => altsyncram_o354:auto_generated.data_a[20]
data_a[21] => altsyncram_o354:auto_generated.data_a[21]
data_a[22] => altsyncram_o354:auto_generated.data_a[22]
data_a[23] => altsyncram_o354:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_o354:auto_generated.address_a[0]
address_a[1] => altsyncram_o354:auto_generated.address_a[1]
address_a[2] => altsyncram_o354:auto_generated.address_a[2]
address_a[3] => altsyncram_o354:auto_generated.address_a[3]
address_a[4] => altsyncram_o354:auto_generated.address_a[4]
address_a[5] => altsyncram_o354:auto_generated.address_a[5]
address_a[6] => altsyncram_o354:auto_generated.address_a[6]
address_a[7] => altsyncram_o354:auto_generated.address_a[7]
address_a[8] => altsyncram_o354:auto_generated.address_a[8]
address_a[9] => altsyncram_o354:auto_generated.address_a[9]
address_b[0] => altsyncram_o354:auto_generated.address_b[0]
address_b[1] => altsyncram_o354:auto_generated.address_b[1]
address_b[2] => altsyncram_o354:auto_generated.address_b[2]
address_b[3] => altsyncram_o354:auto_generated.address_b[3]
address_b[4] => altsyncram_o354:auto_generated.address_b[4]
address_b[5] => altsyncram_o354:auto_generated.address_b[5]
address_b[6] => altsyncram_o354:auto_generated.address_b[6]
address_b[7] => altsyncram_o354:auto_generated.address_b[7]
address_b[8] => altsyncram_o354:auto_generated.address_b[8]
address_b[9] => altsyncram_o354:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o354:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_o354:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_o354:auto_generated.q_b[0]
q_b[1] <= altsyncram_o354:auto_generated.q_b[1]
q_b[2] <= altsyncram_o354:auto_generated.q_b[2]
q_b[3] <= altsyncram_o354:auto_generated.q_b[3]
q_b[4] <= altsyncram_o354:auto_generated.q_b[4]
q_b[5] <= altsyncram_o354:auto_generated.q_b[5]
q_b[6] <= altsyncram_o354:auto_generated.q_b[6]
q_b[7] <= altsyncram_o354:auto_generated.q_b[7]
q_b[8] <= altsyncram_o354:auto_generated.q_b[8]
q_b[9] <= altsyncram_o354:auto_generated.q_b[9]
q_b[10] <= altsyncram_o354:auto_generated.q_b[10]
q_b[11] <= altsyncram_o354:auto_generated.q_b[11]
q_b[12] <= altsyncram_o354:auto_generated.q_b[12]
q_b[13] <= altsyncram_o354:auto_generated.q_b[13]
q_b[14] <= altsyncram_o354:auto_generated.q_b[14]
q_b[15] <= altsyncram_o354:auto_generated.q_b[15]
q_b[16] <= altsyncram_o354:auto_generated.q_b[16]
q_b[17] <= altsyncram_o354:auto_generated.q_b[17]
q_b[18] <= altsyncram_o354:auto_generated.q_b[18]
q_b[19] <= altsyncram_o354:auto_generated.q_b[19]
q_b[20] <= altsyncram_o354:auto_generated.q_b[20]
q_b[21] <= altsyncram_o354:auto_generated.q_b[21]
q_b[22] <= altsyncram_o354:auto_generated.q_b[22]
q_b[23] <= altsyncram_o354:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_1dp_ram_fft_131:\gen_2_ram:gen_M4K:dat_A_y|asj_fft_data_ram_fft_131:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_o354:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_b[7]~reg0.CLK
clk => rd_addr_b[8]~reg0.CLK
clk => rd_addr_b[9]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => rd_addr_a[8]~reg0.CLK
clk => rd_addr_a[9]~reg0.CLK
clk => do_count[0].CLK
clk => do_count[1].CLK
clk => do_count[2].CLK
clk => do_count[3].CLK
clk => do_count[4].CLK
clk => do_count[5].CLK
clk => do_count[6].CLK
clk => do_count[7].CLK
clk => do_count[8].CLK
clk => do_count[9].CLK
clk => do_count[10].CLK
clk => lp_cnt_en.CLK
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[7]~reg0.ENA
global_clock_enable => rd_addr_b[8]~reg0.ENA
global_clock_enable => rd_addr_b[9]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => rd_addr_a[8]~reg0.ENA
global_clock_enable => rd_addr_a[9]~reg0.ENA
global_clock_enable => do_count[0].ENA
global_clock_enable => do_count[1].ENA
global_clock_enable => do_count[2].ENA
global_clock_enable => do_count[3].ENA
global_clock_enable => do_count[4].ENA
global_clock_enable => do_count[5].ENA
global_clock_enable => do_count[6].ENA
global_clock_enable => do_count[7].ENA
global_clock_enable => do_count[8].ENA
global_clock_enable => do_count[9].ENA
global_clock_enable => do_count[10].ENA
global_clock_enable => lp_cnt_en.ENA
k_count[0] => Equal0.IN19
k_count[0] => Mux13.IN5
k_count[0] => Mux15.IN5
k_count[0] => Mux17.IN5
k_count[0] => Mux19.IN5
k_count[0] => Mux21.IN4
k_count[0] => Mux21.IN5
k_count[1] => Equal0.IN18
k_count[1] => Mux12.IN5
k_count[1] => Mux14.IN5
k_count[1] => Mux16.IN5
k_count[1] => Mux18.IN5
k_count[1] => Mux20.IN4
k_count[1] => Mux20.IN5
k_count[1] => Mux22.IN0
k_count[1] => Mux23.IN0
k_count[1] => Mux24.IN0
k_count[1] => Mux25.IN0
k_count[1] => Mux26.IN0
k_count[1] => Mux26.IN1
k_count[2] => Equal0.IN17
k_count[2] => Mux19.IN3
k_count[2] => Mux19.IN4
k_count[2] => Mux21.IN0
k_count[2] => Mux21.IN1
k_count[2] => Mux21.IN2
k_count[2] => Mux21.IN3
k_count[3] => Equal0.IN16
k_count[3] => Mux18.IN3
k_count[3] => Mux18.IN4
k_count[3] => Mux20.IN0
k_count[3] => Mux20.IN1
k_count[3] => Mux20.IN2
k_count[3] => Mux20.IN3
k_count[3] => Mux25.IN4
k_count[3] => Mux25.IN5
k_count[3] => Mux26.IN2
k_count[3] => Mux26.IN3
k_count[3] => Mux26.IN4
k_count[3] => Mux26.IN5
k_count[4] => Equal0.IN15
k_count[4] => Mux17.IN2
k_count[4] => Mux17.IN3
k_count[4] => Mux17.IN4
k_count[4] => Mux19.IN0
k_count[4] => Mux19.IN1
k_count[4] => Mux19.IN2
k_count[5] => Equal0.IN14
k_count[5] => Mux16.IN2
k_count[5] => Mux16.IN3
k_count[5] => Mux16.IN4
k_count[5] => Mux18.IN0
k_count[5] => Mux18.IN1
k_count[5] => Mux18.IN2
k_count[5] => Mux24.IN3
k_count[5] => Mux24.IN4
k_count[5] => Mux24.IN5
k_count[5] => Mux25.IN1
k_count[5] => Mux25.IN2
k_count[5] => Mux25.IN3
k_count[6] => Equal0.IN13
k_count[6] => Mux15.IN1
k_count[6] => Mux15.IN2
k_count[6] => Mux15.IN3
k_count[6] => Mux15.IN4
k_count[6] => Mux17.IN0
k_count[6] => Mux17.IN1
k_count[7] => Equal0.IN12
k_count[7] => Mux14.IN1
k_count[7] => Mux14.IN2
k_count[7] => Mux14.IN3
k_count[7] => Mux14.IN4
k_count[7] => Mux16.IN0
k_count[7] => Mux16.IN1
k_count[7] => Mux23.IN2
k_count[7] => Mux23.IN3
k_count[7] => Mux23.IN4
k_count[7] => Mux23.IN5
k_count[7] => Mux24.IN1
k_count[7] => Mux24.IN2
k_count[8] => Equal0.IN11
k_count[8] => Mux13.IN0
k_count[8] => Mux13.IN1
k_count[8] => Mux13.IN2
k_count[8] => Mux13.IN3
k_count[8] => Mux13.IN4
k_count[8] => Mux15.IN0
k_count[9] => Equal0.IN10
k_count[9] => Mux12.IN0
k_count[9] => Mux12.IN1
k_count[9] => Mux12.IN2
k_count[9] => Mux12.IN3
k_count[9] => Mux12.IN4
k_count[9] => Mux14.IN0
k_count[9] => Mux22.IN1
k_count[9] => Mux22.IN2
k_count[9] => Mux22.IN3
k_count[9] => Mux22.IN4
k_count[9] => Mux22.IN5
k_count[9] => Mux23.IN1
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN8
p_count[0] => Mux13.IN8
p_count[0] => Mux14.IN8
p_count[0] => Mux15.IN8
p_count[0] => Mux16.IN8
p_count[0] => Mux17.IN8
p_count[0] => Mux18.IN8
p_count[0] => Mux19.IN8
p_count[0] => Mux20.IN8
p_count[0] => Mux21.IN8
p_count[0] => Mux22.IN8
p_count[0] => Mux23.IN8
p_count[0] => Mux24.IN8
p_count[0] => Mux25.IN8
p_count[0] => Mux26.IN8
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN7
p_count[1] => Mux13.IN7
p_count[1] => Mux14.IN7
p_count[1] => Mux15.IN7
p_count[1] => Mux16.IN7
p_count[1] => Mux17.IN7
p_count[1] => Mux18.IN7
p_count[1] => Mux19.IN7
p_count[1] => Mux20.IN7
p_count[1] => Mux21.IN7
p_count[1] => Mux22.IN7
p_count[1] => Mux23.IN7
p_count[1] => Mux24.IN7
p_count[1] => Mux25.IN7
p_count[1] => Mux26.IN7
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN6
p_count[2] => Mux13.IN6
p_count[2] => Mux14.IN6
p_count[2] => Mux15.IN6
p_count[2] => Mux16.IN6
p_count[2] => Mux17.IN6
p_count[2] => Mux18.IN6
p_count[2] => Mux19.IN6
p_count[2] => Mux20.IN6
p_count[2] => Mux21.IN6
p_count[2] => Mux22.IN6
p_count[2] => Mux23.IN6
p_count[2] => Mux24.IN6
p_count[2] => Mux25.IN6
p_count[2] => Mux26.IN6
p_count[3] => ~NO_FANOUT~
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[8] <= rd_addr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[9] <= rd_addr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[7] <= rd_addr_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[8] <= rd_addr_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[9] <= rd_addr_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= <GND>
rd_addr_c[1] <= <GND>
rd_addr_c[2] <= <GND>
rd_addr_c[3] <= <GND>
rd_addr_c[4] <= <GND>
rd_addr_c[5] <= <GND>
rd_addr_c[6] <= <GND>
rd_addr_c[7] <= <GND>
rd_addr_c[8] <= <GND>
rd_addr_c[9] <= <GND>
rd_addr_d[0] <= <GND>
rd_addr_d[1] <= <GND>
rd_addr_d[2] <= <GND>
rd_addr_d[3] <= <GND>
rd_addr_d[4] <= <GND>
rd_addr_d[5] <= <GND>
rd_addr_d[6] <= <GND>
rd_addr_d[7] <= <GND>
rd_addr_d[8] <= <GND>
rd_addr_d[9] <= <GND>
sw_data_read[0] <= <GND>
sw_data_read[1] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_wraddr_de:ram_cxb_wr
clk => tdl_arr[19][0].CLK
clk => tdl_arr[19][1].CLK
clk => tdl_arr[19][2].CLK
clk => tdl_arr[19][3].CLK
clk => tdl_arr[19][4].CLK
clk => tdl_arr[19][5].CLK
clk => tdl_arr[19][6].CLK
clk => tdl_arr[19][7].CLK
clk => tdl_arr[19][8].CLK
clk => tdl_arr[19][9].CLK
clk => tdl_arr[18][0].CLK
clk => tdl_arr[18][1].CLK
clk => tdl_arr[18][2].CLK
clk => tdl_arr[18][3].CLK
clk => tdl_arr[18][4].CLK
clk => tdl_arr[18][5].CLK
clk => tdl_arr[18][6].CLK
clk => tdl_arr[18][7].CLK
clk => tdl_arr[18][8].CLK
clk => tdl_arr[18][9].CLK
clk => tdl_arr[17][0].CLK
clk => tdl_arr[17][1].CLK
clk => tdl_arr[17][2].CLK
clk => tdl_arr[17][3].CLK
clk => tdl_arr[17][4].CLK
clk => tdl_arr[17][5].CLK
clk => tdl_arr[17][6].CLK
clk => tdl_arr[17][7].CLK
clk => tdl_arr[17][8].CLK
clk => tdl_arr[17][9].CLK
clk => tdl_arr[16][0].CLK
clk => tdl_arr[16][1].CLK
clk => tdl_arr[16][2].CLK
clk => tdl_arr[16][3].CLK
clk => tdl_arr[16][4].CLK
clk => tdl_arr[16][5].CLK
clk => tdl_arr[16][6].CLK
clk => tdl_arr[16][7].CLK
clk => tdl_arr[16][8].CLK
clk => tdl_arr[16][9].CLK
clk => tdl_arr[15][0].CLK
clk => tdl_arr[15][1].CLK
clk => tdl_arr[15][2].CLK
clk => tdl_arr[15][3].CLK
clk => tdl_arr[15][4].CLK
clk => tdl_arr[15][5].CLK
clk => tdl_arr[15][6].CLK
clk => tdl_arr[15][7].CLK
clk => tdl_arr[15][8].CLK
clk => tdl_arr[15][9].CLK
clk => tdl_arr[14][0].CLK
clk => tdl_arr[14][1].CLK
clk => tdl_arr[14][2].CLK
clk => tdl_arr[14][3].CLK
clk => tdl_arr[14][4].CLK
clk => tdl_arr[14][5].CLK
clk => tdl_arr[14][6].CLK
clk => tdl_arr[14][7].CLK
clk => tdl_arr[14][8].CLK
clk => tdl_arr[14][9].CLK
clk => tdl_arr[13][0].CLK
clk => tdl_arr[13][1].CLK
clk => tdl_arr[13][2].CLK
clk => tdl_arr[13][3].CLK
clk => tdl_arr[13][4].CLK
clk => tdl_arr[13][5].CLK
clk => tdl_arr[13][6].CLK
clk => tdl_arr[13][7].CLK
clk => tdl_arr[13][8].CLK
clk => tdl_arr[13][9].CLK
clk => tdl_arr[12][0].CLK
clk => tdl_arr[12][1].CLK
clk => tdl_arr[12][2].CLK
clk => tdl_arr[12][3].CLK
clk => tdl_arr[12][4].CLK
clk => tdl_arr[12][5].CLK
clk => tdl_arr[12][6].CLK
clk => tdl_arr[12][7].CLK
clk => tdl_arr[12][8].CLK
clk => tdl_arr[12][9].CLK
clk => tdl_arr[11][0].CLK
clk => tdl_arr[11][1].CLK
clk => tdl_arr[11][2].CLK
clk => tdl_arr[11][3].CLK
clk => tdl_arr[11][4].CLK
clk => tdl_arr[11][5].CLK
clk => tdl_arr[11][6].CLK
clk => tdl_arr[11][7].CLK
clk => tdl_arr[11][8].CLK
clk => tdl_arr[11][9].CLK
clk => tdl_arr[10][0].CLK
clk => tdl_arr[10][1].CLK
clk => tdl_arr[10][2].CLK
clk => tdl_arr[10][3].CLK
clk => tdl_arr[10][4].CLK
clk => tdl_arr[10][5].CLK
clk => tdl_arr[10][6].CLK
clk => tdl_arr[10][7].CLK
clk => tdl_arr[10][8].CLK
clk => tdl_arr[10][9].CLK
clk => tdl_arr[9][0].CLK
clk => tdl_arr[9][1].CLK
clk => tdl_arr[9][2].CLK
clk => tdl_arr[9][3].CLK
clk => tdl_arr[9][4].CLK
clk => tdl_arr[9][5].CLK
clk => tdl_arr[9][6].CLK
clk => tdl_arr[9][7].CLK
clk => tdl_arr[9][8].CLK
clk => tdl_arr[9][9].CLK
clk => tdl_arr[8][0].CLK
clk => tdl_arr[8][1].CLK
clk => tdl_arr[8][2].CLK
clk => tdl_arr[8][3].CLK
clk => tdl_arr[8][4].CLK
clk => tdl_arr[8][5].CLK
clk => tdl_arr[8][6].CLK
clk => tdl_arr[8][7].CLK
clk => tdl_arr[8][8].CLK
clk => tdl_arr[8][9].CLK
clk => tdl_arr[7][0].CLK
clk => tdl_arr[7][1].CLK
clk => tdl_arr[7][2].CLK
clk => tdl_arr[7][3].CLK
clk => tdl_arr[7][4].CLK
clk => tdl_arr[7][5].CLK
clk => tdl_arr[7][6].CLK
clk => tdl_arr[7][7].CLK
clk => tdl_arr[7][8].CLK
clk => tdl_arr[7][9].CLK
clk => tdl_arr[6][0].CLK
clk => tdl_arr[6][1].CLK
clk => tdl_arr[6][2].CLK
clk => tdl_arr[6][3].CLK
clk => tdl_arr[6][4].CLK
clk => tdl_arr[6][5].CLK
clk => tdl_arr[6][6].CLK
clk => tdl_arr[6][7].CLK
clk => tdl_arr[6][8].CLK
clk => tdl_arr[6][9].CLK
clk => tdl_arr[5][0].CLK
clk => tdl_arr[5][1].CLK
clk => tdl_arr[5][2].CLK
clk => tdl_arr[5][3].CLK
clk => tdl_arr[5][4].CLK
clk => tdl_arr[5][5].CLK
clk => tdl_arr[5][6].CLK
clk => tdl_arr[5][7].CLK
clk => tdl_arr[5][8].CLK
clk => tdl_arr[5][9].CLK
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[4][2].CLK
clk => tdl_arr[4][3].CLK
clk => tdl_arr[4][4].CLK
clk => tdl_arr[4][5].CLK
clk => tdl_arr[4][6].CLK
clk => tdl_arr[4][7].CLK
clk => tdl_arr[4][8].CLK
clk => tdl_arr[4][9].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[3][2].CLK
clk => tdl_arr[3][3].CLK
clk => tdl_arr[3][4].CLK
clk => tdl_arr[3][5].CLK
clk => tdl_arr[3][6].CLK
clk => tdl_arr[3][7].CLK
clk => tdl_arr[3][8].CLK
clk => tdl_arr[3][9].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[2][2].CLK
clk => tdl_arr[2][3].CLK
clk => tdl_arr[2][4].CLK
clk => tdl_arr[2][5].CLK
clk => tdl_arr[2][6].CLK
clk => tdl_arr[2][7].CLK
clk => tdl_arr[2][8].CLK
clk => tdl_arr[2][9].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
global_clock_enable => tdl_arr[19][0].ENA
global_clock_enable => tdl_arr[19][1].ENA
global_clock_enable => tdl_arr[19][2].ENA
global_clock_enable => tdl_arr[19][3].ENA
global_clock_enable => tdl_arr[19][4].ENA
global_clock_enable => tdl_arr[19][5].ENA
global_clock_enable => tdl_arr[19][6].ENA
global_clock_enable => tdl_arr[19][7].ENA
global_clock_enable => tdl_arr[19][8].ENA
global_clock_enable => tdl_arr[19][9].ENA
global_clock_enable => tdl_arr[18][0].ENA
global_clock_enable => tdl_arr[18][1].ENA
global_clock_enable => tdl_arr[18][2].ENA
global_clock_enable => tdl_arr[18][3].ENA
global_clock_enable => tdl_arr[18][4].ENA
global_clock_enable => tdl_arr[18][5].ENA
global_clock_enable => tdl_arr[18][6].ENA
global_clock_enable => tdl_arr[18][7].ENA
global_clock_enable => tdl_arr[18][8].ENA
global_clock_enable => tdl_arr[18][9].ENA
global_clock_enable => tdl_arr[17][0].ENA
global_clock_enable => tdl_arr[17][1].ENA
global_clock_enable => tdl_arr[17][2].ENA
global_clock_enable => tdl_arr[17][3].ENA
global_clock_enable => tdl_arr[17][4].ENA
global_clock_enable => tdl_arr[17][5].ENA
global_clock_enable => tdl_arr[17][6].ENA
global_clock_enable => tdl_arr[17][7].ENA
global_clock_enable => tdl_arr[17][8].ENA
global_clock_enable => tdl_arr[17][9].ENA
global_clock_enable => tdl_arr[16][0].ENA
global_clock_enable => tdl_arr[16][1].ENA
global_clock_enable => tdl_arr[16][2].ENA
global_clock_enable => tdl_arr[16][3].ENA
global_clock_enable => tdl_arr[16][4].ENA
global_clock_enable => tdl_arr[16][5].ENA
global_clock_enable => tdl_arr[16][6].ENA
global_clock_enable => tdl_arr[16][7].ENA
global_clock_enable => tdl_arr[16][8].ENA
global_clock_enable => tdl_arr[16][9].ENA
global_clock_enable => tdl_arr[15][0].ENA
global_clock_enable => tdl_arr[15][1].ENA
global_clock_enable => tdl_arr[15][2].ENA
global_clock_enable => tdl_arr[15][3].ENA
global_clock_enable => tdl_arr[15][4].ENA
global_clock_enable => tdl_arr[15][5].ENA
global_clock_enable => tdl_arr[15][6].ENA
global_clock_enable => tdl_arr[15][7].ENA
global_clock_enable => tdl_arr[15][8].ENA
global_clock_enable => tdl_arr[15][9].ENA
global_clock_enable => tdl_arr[14][0].ENA
global_clock_enable => tdl_arr[14][1].ENA
global_clock_enable => tdl_arr[14][2].ENA
global_clock_enable => tdl_arr[14][3].ENA
global_clock_enable => tdl_arr[14][4].ENA
global_clock_enable => tdl_arr[14][5].ENA
global_clock_enable => tdl_arr[14][6].ENA
global_clock_enable => tdl_arr[14][7].ENA
global_clock_enable => tdl_arr[14][8].ENA
global_clock_enable => tdl_arr[14][9].ENA
global_clock_enable => tdl_arr[13][0].ENA
global_clock_enable => tdl_arr[13][1].ENA
global_clock_enable => tdl_arr[13][2].ENA
global_clock_enable => tdl_arr[13][3].ENA
global_clock_enable => tdl_arr[13][4].ENA
global_clock_enable => tdl_arr[13][5].ENA
global_clock_enable => tdl_arr[13][6].ENA
global_clock_enable => tdl_arr[13][7].ENA
global_clock_enable => tdl_arr[13][8].ENA
global_clock_enable => tdl_arr[13][9].ENA
global_clock_enable => tdl_arr[12][0].ENA
global_clock_enable => tdl_arr[12][1].ENA
global_clock_enable => tdl_arr[12][2].ENA
global_clock_enable => tdl_arr[12][3].ENA
global_clock_enable => tdl_arr[12][4].ENA
global_clock_enable => tdl_arr[12][5].ENA
global_clock_enable => tdl_arr[12][6].ENA
global_clock_enable => tdl_arr[12][7].ENA
global_clock_enable => tdl_arr[12][8].ENA
global_clock_enable => tdl_arr[12][9].ENA
global_clock_enable => tdl_arr[11][0].ENA
global_clock_enable => tdl_arr[11][1].ENA
global_clock_enable => tdl_arr[11][2].ENA
global_clock_enable => tdl_arr[11][3].ENA
global_clock_enable => tdl_arr[11][4].ENA
global_clock_enable => tdl_arr[11][5].ENA
global_clock_enable => tdl_arr[11][6].ENA
global_clock_enable => tdl_arr[11][7].ENA
global_clock_enable => tdl_arr[11][8].ENA
global_clock_enable => tdl_arr[11][9].ENA
global_clock_enable => tdl_arr[10][0].ENA
global_clock_enable => tdl_arr[10][1].ENA
global_clock_enable => tdl_arr[10][2].ENA
global_clock_enable => tdl_arr[10][3].ENA
global_clock_enable => tdl_arr[10][4].ENA
global_clock_enable => tdl_arr[10][5].ENA
global_clock_enable => tdl_arr[10][6].ENA
global_clock_enable => tdl_arr[10][7].ENA
global_clock_enable => tdl_arr[10][8].ENA
global_clock_enable => tdl_arr[10][9].ENA
global_clock_enable => tdl_arr[9][0].ENA
global_clock_enable => tdl_arr[9][1].ENA
global_clock_enable => tdl_arr[9][2].ENA
global_clock_enable => tdl_arr[9][3].ENA
global_clock_enable => tdl_arr[9][4].ENA
global_clock_enable => tdl_arr[9][5].ENA
global_clock_enable => tdl_arr[9][6].ENA
global_clock_enable => tdl_arr[9][7].ENA
global_clock_enable => tdl_arr[9][8].ENA
global_clock_enable => tdl_arr[9][9].ENA
global_clock_enable => tdl_arr[8][0].ENA
global_clock_enable => tdl_arr[8][1].ENA
global_clock_enable => tdl_arr[8][2].ENA
global_clock_enable => tdl_arr[8][3].ENA
global_clock_enable => tdl_arr[8][4].ENA
global_clock_enable => tdl_arr[8][5].ENA
global_clock_enable => tdl_arr[8][6].ENA
global_clock_enable => tdl_arr[8][7].ENA
global_clock_enable => tdl_arr[8][8].ENA
global_clock_enable => tdl_arr[8][9].ENA
global_clock_enable => tdl_arr[7][0].ENA
global_clock_enable => tdl_arr[7][1].ENA
global_clock_enable => tdl_arr[7][2].ENA
global_clock_enable => tdl_arr[7][3].ENA
global_clock_enable => tdl_arr[7][4].ENA
global_clock_enable => tdl_arr[7][5].ENA
global_clock_enable => tdl_arr[7][6].ENA
global_clock_enable => tdl_arr[7][7].ENA
global_clock_enable => tdl_arr[7][8].ENA
global_clock_enable => tdl_arr[7][9].ENA
global_clock_enable => tdl_arr[6][0].ENA
global_clock_enable => tdl_arr[6][1].ENA
global_clock_enable => tdl_arr[6][2].ENA
global_clock_enable => tdl_arr[6][3].ENA
global_clock_enable => tdl_arr[6][4].ENA
global_clock_enable => tdl_arr[6][5].ENA
global_clock_enable => tdl_arr[6][6].ENA
global_clock_enable => tdl_arr[6][7].ENA
global_clock_enable => tdl_arr[6][8].ENA
global_clock_enable => tdl_arr[6][9].ENA
global_clock_enable => tdl_arr[5][0].ENA
global_clock_enable => tdl_arr[5][1].ENA
global_clock_enable => tdl_arr[5][2].ENA
global_clock_enable => tdl_arr[5][3].ENA
global_clock_enable => tdl_arr[5][4].ENA
global_clock_enable => tdl_arr[5][5].ENA
global_clock_enable => tdl_arr[5][6].ENA
global_clock_enable => tdl_arr[5][7].ENA
global_clock_enable => tdl_arr[5][8].ENA
global_clock_enable => tdl_arr[5][9].ENA
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[4][2].ENA
global_clock_enable => tdl_arr[4][3].ENA
global_clock_enable => tdl_arr[4][4].ENA
global_clock_enable => tdl_arr[4][5].ENA
global_clock_enable => tdl_arr[4][6].ENA
global_clock_enable => tdl_arr[4][7].ENA
global_clock_enable => tdl_arr[4][8].ENA
global_clock_enable => tdl_arr[4][9].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[3][2].ENA
global_clock_enable => tdl_arr[3][3].ENA
global_clock_enable => tdl_arr[3][4].ENA
global_clock_enable => tdl_arr[3][5].ENA
global_clock_enable => tdl_arr[3][6].ENA
global_clock_enable => tdl_arr[3][7].ENA
global_clock_enable => tdl_arr[3][8].ENA
global_clock_enable => tdl_arr[3][9].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[2][2].ENA
global_clock_enable => tdl_arr[2][3].ENA
global_clock_enable => tdl_arr[2][4].ENA
global_clock_enable => tdl_arr[2][5].ENA
global_clock_enable => tdl_arr[2][6].ENA
global_clock_enable => tdl_arr[2][7].ENA
global_clock_enable => tdl_arr[2][8].ENA
global_clock_enable => tdl_arr[2][9].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_out[0] <= tdl_arr[19][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[19][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[19][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[19][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[19][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[19][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[19][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[19][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[19][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[19][9].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_fft_131:\gen_de:del_twid_sel
clk => tdl_arr[13][0].CLK
clk => tdl_arr[13][1].CLK
clk => tdl_arr[12][0].CLK
clk => tdl_arr[12][1].CLK
clk => tdl_arr[11][0].CLK
clk => tdl_arr[11][1].CLK
clk => tdl_arr[10][0].CLK
clk => tdl_arr[10][1].CLK
clk => tdl_arr[9][0].CLK
clk => tdl_arr[9][1].CLK
clk => tdl_arr[8][0].CLK
clk => tdl_arr[8][1].CLK
clk => tdl_arr[7][0].CLK
clk => tdl_arr[7][1].CLK
clk => tdl_arr[6][0].CLK
clk => tdl_arr[6][1].CLK
clk => tdl_arr[5][0].CLK
clk => tdl_arr[5][1].CLK
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[13][0].ENA
global_clock_enable => tdl_arr[13][1].ENA
global_clock_enable => tdl_arr[12][0].ENA
global_clock_enable => tdl_arr[12][1].ENA
global_clock_enable => tdl_arr[11][0].ENA
global_clock_enable => tdl_arr[11][1].ENA
global_clock_enable => tdl_arr[10][0].ENA
global_clock_enable => tdl_arr[10][1].ENA
global_clock_enable => tdl_arr[9][0].ENA
global_clock_enable => tdl_arr[9][1].ENA
global_clock_enable => tdl_arr[8][0].ENA
global_clock_enable => tdl_arr[8][1].ENA
global_clock_enable => tdl_arr[7][0].ENA
global_clock_enable => tdl_arr[7][1].ENA
global_clock_enable => tdl_arr[6][0].ENA
global_clock_enable => tdl_arr[6][1].ENA
global_clock_enable => tdl_arr[5][0].ENA
global_clock_enable => tdl_arr[5][1].ENA
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_out[0] <= tdl_arr[13][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[13][1].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:u1.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_131:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_131:bfp_scale.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.global_clock_enable
global_clock_enable => butterfly_st_imag[12].ENA
global_clock_enable => butterfly_st_imag[11].ENA
global_clock_enable => butterfly_st_imag[10].ENA
global_clock_enable => butterfly_st_imag[9].ENA
global_clock_enable => butterfly_st_imag[8].ENA
global_clock_enable => butterfly_st_imag[7].ENA
global_clock_enable => butterfly_st_imag[6].ENA
global_clock_enable => butterfly_st_imag[5].ENA
global_clock_enable => butterfly_st_imag[4].ENA
global_clock_enable => sit[0].ENA
global_clock_enable => butterfly_st_imag[3].ENA
global_clock_enable => result_x1_x3_real[0].ENA
global_clock_enable => butterfly_st_imag[2].ENA
global_clock_enable => result_x2_x4_real_se[0].ENA
global_clock_enable => butterfly_st_imag[1].ENA
global_clock_enable => butterfly_st_real[0].ENA
global_clock_enable => result_x1_x3_imag[0].ENA
global_clock_enable => butterfly_st_imag[0].ENA
global_clock_enable => result_x2_x4_imag_se[0].ENA
global_clock_enable => butterfly_st_imag[13].ENA
global_clock_enable => result_x2_x4_imag_se[1].ENA
global_clock_enable => result_x2_x4_imag_se[2].ENA
global_clock_enable => result_x2_x4_imag_se[3].ENA
global_clock_enable => result_x2_x4_imag_se[4].ENA
global_clock_enable => result_x2_x4_imag_se[5].ENA
global_clock_enable => result_x2_x4_imag_se[6].ENA
global_clock_enable => result_x2_x4_imag_se[7].ENA
global_clock_enable => result_x2_x4_imag_se[8].ENA
global_clock_enable => result_x2_x4_imag_se[9].ENA
global_clock_enable => result_x2_x4_imag_se[10].ENA
global_clock_enable => result_x2_x4_imag_se[11].ENA
global_clock_enable => result_x2_x4_imag_se[12].ENA
global_clock_enable => result_x2_x4_imag_se[13].ENA
global_clock_enable => result_x1_x3_imag_se[0].ENA
global_clock_enable => result_x1_x3_imag_se[1].ENA
global_clock_enable => result_x1_x3_imag_se[2].ENA
global_clock_enable => result_x1_x3_imag_se[3].ENA
global_clock_enable => result_x1_x3_imag_se[4].ENA
global_clock_enable => result_x1_x3_imag_se[5].ENA
global_clock_enable => result_x1_x3_imag_se[6].ENA
global_clock_enable => result_x1_x3_imag_se[7].ENA
global_clock_enable => result_x1_x3_imag_se[8].ENA
global_clock_enable => result_x1_x3_imag_se[9].ENA
global_clock_enable => result_x1_x3_imag_se[10].ENA
global_clock_enable => result_x1_x3_imag_se[11].ENA
global_clock_enable => result_x1_x3_imag_se[12].ENA
global_clock_enable => result_x1_x3_imag_se[13].ENA
global_clock_enable => result_x2_x4_imag[0].ENA
global_clock_enable => result_x2_x4_imag[1].ENA
global_clock_enable => result_x2_x4_imag[2].ENA
global_clock_enable => result_x2_x4_imag[3].ENA
global_clock_enable => result_x2_x4_imag[4].ENA
global_clock_enable => result_x2_x4_imag[5].ENA
global_clock_enable => result_x2_x4_imag[6].ENA
global_clock_enable => result_x2_x4_imag[7].ENA
global_clock_enable => result_x2_x4_imag[8].ENA
global_clock_enable => result_x2_x4_imag[9].ENA
global_clock_enable => result_x2_x4_imag[10].ENA
global_clock_enable => result_x2_x4_imag[11].ENA
global_clock_enable => result_x2_x4_imag[12].ENA
global_clock_enable => result_x1_x3_imag[1].ENA
global_clock_enable => result_x1_x3_imag[2].ENA
global_clock_enable => result_x1_x3_imag[3].ENA
global_clock_enable => result_x1_x3_imag[4].ENA
global_clock_enable => result_x1_x3_imag[5].ENA
global_clock_enable => result_x1_x3_imag[6].ENA
global_clock_enable => result_x1_x3_imag[7].ENA
global_clock_enable => result_x1_x3_imag[8].ENA
global_clock_enable => result_x1_x3_imag[9].ENA
global_clock_enable => result_x1_x3_imag[10].ENA
global_clock_enable => result_x1_x3_imag[11].ENA
global_clock_enable => result_x1_x3_imag[12].ENA
global_clock_enable => butterfly_st_real[1].ENA
global_clock_enable => butterfly_st_real[2].ENA
global_clock_enable => butterfly_st_real[3].ENA
global_clock_enable => butterfly_st_real[4].ENA
global_clock_enable => butterfly_st_real[5].ENA
global_clock_enable => butterfly_st_real[6].ENA
global_clock_enable => butterfly_st_real[7].ENA
global_clock_enable => butterfly_st_real[8].ENA
global_clock_enable => butterfly_st_real[9].ENA
global_clock_enable => butterfly_st_real[10].ENA
global_clock_enable => butterfly_st_real[11].ENA
global_clock_enable => butterfly_st_real[12].ENA
global_clock_enable => butterfly_st_real[13].ENA
global_clock_enable => result_x2_x4_real_se[1].ENA
global_clock_enable => result_x2_x4_real_se[2].ENA
global_clock_enable => result_x2_x4_real_se[3].ENA
global_clock_enable => result_x2_x4_real_se[4].ENA
global_clock_enable => result_x2_x4_real_se[5].ENA
global_clock_enable => result_x2_x4_real_se[6].ENA
global_clock_enable => result_x2_x4_real_se[7].ENA
global_clock_enable => result_x2_x4_real_se[8].ENA
global_clock_enable => result_x2_x4_real_se[9].ENA
global_clock_enable => result_x2_x4_real_se[10].ENA
global_clock_enable => result_x2_x4_real_se[11].ENA
global_clock_enable => result_x2_x4_real_se[12].ENA
global_clock_enable => result_x2_x4_real_se[13].ENA
global_clock_enable => result_x1_x3_real_se[0].ENA
global_clock_enable => result_x1_x3_real_se[1].ENA
global_clock_enable => result_x1_x3_real_se[2].ENA
global_clock_enable => result_x1_x3_real_se[3].ENA
global_clock_enable => result_x1_x3_real_se[4].ENA
global_clock_enable => result_x1_x3_real_se[5].ENA
global_clock_enable => result_x1_x3_real_se[6].ENA
global_clock_enable => result_x1_x3_real_se[7].ENA
global_clock_enable => result_x1_x3_real_se[8].ENA
global_clock_enable => result_x1_x3_real_se[9].ENA
global_clock_enable => result_x1_x3_real_se[10].ENA
global_clock_enable => result_x1_x3_real_se[11].ENA
global_clock_enable => result_x1_x3_real_se[12].ENA
global_clock_enable => result_x1_x3_real_se[13].ENA
global_clock_enable => result_x2_x4_real[0].ENA
global_clock_enable => result_x2_x4_real[1].ENA
global_clock_enable => result_x2_x4_real[2].ENA
global_clock_enable => result_x2_x4_real[3].ENA
global_clock_enable => result_x2_x4_real[4].ENA
global_clock_enable => result_x2_x4_real[5].ENA
global_clock_enable => result_x2_x4_real[6].ENA
global_clock_enable => result_x2_x4_real[7].ENA
global_clock_enable => result_x2_x4_real[8].ENA
global_clock_enable => result_x2_x4_real[9].ENA
global_clock_enable => result_x2_x4_real[10].ENA
global_clock_enable => result_x2_x4_real[11].ENA
global_clock_enable => result_x2_x4_real[12].ENA
global_clock_enable => result_x1_x3_real[1].ENA
global_clock_enable => result_x1_x3_real[2].ENA
global_clock_enable => result_x1_x3_real[3].ENA
global_clock_enable => result_x1_x3_real[4].ENA
global_clock_enable => result_x1_x3_real[5].ENA
global_clock_enable => result_x1_x3_real[6].ENA
global_clock_enable => result_x1_x3_real[7].ENA
global_clock_enable => result_x1_x3_real[8].ENA
global_clock_enable => result_x1_x3_real[9].ENA
global_clock_enable => result_x1_x3_real[10].ENA
global_clock_enable => result_x1_x3_real[11].ENA
global_clock_enable => result_x1_x3_real[12].ENA
global_clock_enable => srt[0].ENA
global_clock_enable => sit[1].ENA
global_clock_enable => sit[2].ENA
global_clock_enable => srt[1].ENA
global_clock_enable => srt[2].ENA
global_clock_enable => null_input_1.ENA
global_clock_enable => si[0].ENA
global_clock_enable => si[1].ENA
global_clock_enable => si[2].ENA
global_clock_enable => sr[0].ENA
global_clock_enable => sr[1].ENA
global_clock_enable => sr[2].ENA
global_clock_enable => x_4_imag_held[0].ENA
global_clock_enable => x_4_imag_held[1].ENA
global_clock_enable => x_4_imag_held[2].ENA
global_clock_enable => x_4_imag_held[3].ENA
global_clock_enable => x_4_imag_held[4].ENA
global_clock_enable => x_4_imag_held[5].ENA
global_clock_enable => x_4_imag_held[6].ENA
global_clock_enable => x_4_imag_held[7].ENA
global_clock_enable => x_4_imag_held[8].ENA
global_clock_enable => x_4_imag_held[9].ENA
global_clock_enable => x_4_imag_held[10].ENA
global_clock_enable => x_4_imag_held[11].ENA
global_clock_enable => x_4_imag_held[12].ENA
global_clock_enable => x_3_imag_held[0].ENA
global_clock_enable => x_3_imag_held[1].ENA
global_clock_enable => x_3_imag_held[2].ENA
global_clock_enable => x_3_imag_held[3].ENA
global_clock_enable => x_3_imag_held[4].ENA
global_clock_enable => x_3_imag_held[5].ENA
global_clock_enable => x_3_imag_held[6].ENA
global_clock_enable => x_3_imag_held[7].ENA
global_clock_enable => x_3_imag_held[8].ENA
global_clock_enable => x_3_imag_held[9].ENA
global_clock_enable => x_3_imag_held[10].ENA
global_clock_enable => x_3_imag_held[11].ENA
global_clock_enable => x_3_imag_held[12].ENA
global_clock_enable => x_2_imag_held[0].ENA
global_clock_enable => x_2_imag_held[1].ENA
global_clock_enable => x_2_imag_held[2].ENA
global_clock_enable => x_2_imag_held[3].ENA
global_clock_enable => x_2_imag_held[4].ENA
global_clock_enable => x_2_imag_held[5].ENA
global_clock_enable => x_2_imag_held[6].ENA
global_clock_enable => x_2_imag_held[7].ENA
global_clock_enable => x_2_imag_held[8].ENA
global_clock_enable => x_2_imag_held[9].ENA
global_clock_enable => x_2_imag_held[10].ENA
global_clock_enable => x_2_imag_held[11].ENA
global_clock_enable => x_2_imag_held[12].ENA
global_clock_enable => x_1_imag_held[0].ENA
global_clock_enable => x_1_imag_held[1].ENA
global_clock_enable => x_1_imag_held[2].ENA
global_clock_enable => x_1_imag_held[3].ENA
global_clock_enable => x_1_imag_held[4].ENA
global_clock_enable => x_1_imag_held[5].ENA
global_clock_enable => x_1_imag_held[6].ENA
global_clock_enable => x_1_imag_held[7].ENA
global_clock_enable => x_1_imag_held[8].ENA
global_clock_enable => x_1_imag_held[9].ENA
global_clock_enable => x_1_imag_held[10].ENA
global_clock_enable => x_1_imag_held[11].ENA
global_clock_enable => x_1_imag_held[12].ENA
global_clock_enable => x_4_real_held[0].ENA
global_clock_enable => x_4_real_held[1].ENA
global_clock_enable => x_4_real_held[2].ENA
global_clock_enable => x_4_real_held[3].ENA
global_clock_enable => x_4_real_held[4].ENA
global_clock_enable => x_4_real_held[5].ENA
global_clock_enable => x_4_real_held[6].ENA
global_clock_enable => x_4_real_held[7].ENA
global_clock_enable => x_4_real_held[8].ENA
global_clock_enable => x_4_real_held[9].ENA
global_clock_enable => x_4_real_held[10].ENA
global_clock_enable => x_4_real_held[11].ENA
global_clock_enable => x_4_real_held[12].ENA
global_clock_enable => x_3_real_held[0].ENA
global_clock_enable => x_3_real_held[1].ENA
global_clock_enable => x_3_real_held[2].ENA
global_clock_enable => x_3_real_held[3].ENA
global_clock_enable => x_3_real_held[4].ENA
global_clock_enable => x_3_real_held[5].ENA
global_clock_enable => x_3_real_held[6].ENA
global_clock_enable => x_3_real_held[7].ENA
global_clock_enable => x_3_real_held[8].ENA
global_clock_enable => x_3_real_held[9].ENA
global_clock_enable => x_3_real_held[10].ENA
global_clock_enable => x_3_real_held[11].ENA
global_clock_enable => x_3_real_held[12].ENA
global_clock_enable => x_2_real_held[0].ENA
global_clock_enable => x_2_real_held[1].ENA
global_clock_enable => x_2_real_held[2].ENA
global_clock_enable => x_2_real_held[3].ENA
global_clock_enable => x_2_real_held[4].ENA
global_clock_enable => x_2_real_held[5].ENA
global_clock_enable => x_2_real_held[6].ENA
global_clock_enable => x_2_real_held[7].ENA
global_clock_enable => x_2_real_held[8].ENA
global_clock_enable => x_2_real_held[9].ENA
global_clock_enable => x_2_real_held[10].ENA
global_clock_enable => x_2_real_held[11].ENA
global_clock_enable => x_2_real_held[12].ENA
global_clock_enable => x_1_real_held[0].ENA
global_clock_enable => x_1_real_held[1].ENA
global_clock_enable => x_1_real_held[2].ENA
global_clock_enable => x_1_real_held[3].ENA
global_clock_enable => x_1_real_held[4].ENA
global_clock_enable => x_1_real_held[5].ENA
global_clock_enable => x_1_real_held[6].ENA
global_clock_enable => x_1_real_held[7].ENA
global_clock_enable => x_1_real_held[8].ENA
global_clock_enable => x_1_real_held[9].ENA
global_clock_enable => x_1_real_held[10].ENA
global_clock_enable => x_1_real_held[11].ENA
global_clock_enable => x_1_real_held[12].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => sel_arr[9][0].ENA
global_clock_enable => sel_arr[9][1].ENA
global_clock_enable => sel_arr[8][0].ENA
global_clock_enable => sel_arr[8][1].ENA
global_clock_enable => sel_arr[7][0].ENA
global_clock_enable => sel_arr[7][1].ENA
global_clock_enable => sel_arr[6][0].ENA
global_clock_enable => sel_arr[6][1].ENA
global_clock_enable => sel_arr[5][0].ENA
global_clock_enable => sel_arr[5][1].ENA
global_clock_enable => sel_arr[4][0].ENA
global_clock_enable => sel_arr[4][1].ENA
global_clock_enable => sel_arr[3][0].ENA
global_clock_enable => sel_arr[3][1].ENA
global_clock_enable => sel_arr[2][0].ENA
global_clock_enable => sel_arr[2][1].ENA
global_clock_enable => sel_arr[1][0].ENA
global_clock_enable => sel_arr[1][1].ENA
global_clock_enable => sel_arr[0][0].ENA
global_clock_enable => sel_arr[0][1].ENA
clk => asj_fft_pround_fft_131:gen_full_rnd:u0.clk
clk => butterfly_st_imag[0].CLK
clk => butterfly_st_imag[1].CLK
clk => butterfly_st_imag[2].CLK
clk => butterfly_st_imag[3].CLK
clk => butterfly_st_imag[4].CLK
clk => butterfly_st_imag[5].CLK
clk => butterfly_st_imag[6].CLK
clk => butterfly_st_imag[7].CLK
clk => butterfly_st_imag[8].CLK
clk => butterfly_st_imag[9].CLK
clk => butterfly_st_imag[10].CLK
clk => butterfly_st_imag[11].CLK
clk => butterfly_st_imag[12].CLK
clk => butterfly_st_imag[13].CLK
clk => result_x2_x4_imag_se[0].CLK
clk => result_x2_x4_imag_se[1].CLK
clk => result_x2_x4_imag_se[2].CLK
clk => result_x2_x4_imag_se[3].CLK
clk => result_x2_x4_imag_se[4].CLK
clk => result_x2_x4_imag_se[5].CLK
clk => result_x2_x4_imag_se[6].CLK
clk => result_x2_x4_imag_se[7].CLK
clk => result_x2_x4_imag_se[8].CLK
clk => result_x2_x4_imag_se[9].CLK
clk => result_x2_x4_imag_se[10].CLK
clk => result_x2_x4_imag_se[11].CLK
clk => result_x2_x4_imag_se[12].CLK
clk => result_x2_x4_imag_se[13].CLK
clk => result_x1_x3_imag_se[0].CLK
clk => result_x1_x3_imag_se[1].CLK
clk => result_x1_x3_imag_se[2].CLK
clk => result_x1_x3_imag_se[3].CLK
clk => result_x1_x3_imag_se[4].CLK
clk => result_x1_x3_imag_se[5].CLK
clk => result_x1_x3_imag_se[6].CLK
clk => result_x1_x3_imag_se[7].CLK
clk => result_x1_x3_imag_se[8].CLK
clk => result_x1_x3_imag_se[9].CLK
clk => result_x1_x3_imag_se[10].CLK
clk => result_x1_x3_imag_se[11].CLK
clk => result_x1_x3_imag_se[12].CLK
clk => result_x1_x3_imag_se[13].CLK
clk => result_x2_x4_imag[0].CLK
clk => result_x2_x4_imag[1].CLK
clk => result_x2_x4_imag[2].CLK
clk => result_x2_x4_imag[3].CLK
clk => result_x2_x4_imag[4].CLK
clk => result_x2_x4_imag[5].CLK
clk => result_x2_x4_imag[6].CLK
clk => result_x2_x4_imag[7].CLK
clk => result_x2_x4_imag[8].CLK
clk => result_x2_x4_imag[9].CLK
clk => result_x2_x4_imag[10].CLK
clk => result_x2_x4_imag[11].CLK
clk => result_x2_x4_imag[12].CLK
clk => result_x1_x3_imag[0].CLK
clk => result_x1_x3_imag[1].CLK
clk => result_x1_x3_imag[2].CLK
clk => result_x1_x3_imag[3].CLK
clk => result_x1_x3_imag[4].CLK
clk => result_x1_x3_imag[5].CLK
clk => result_x1_x3_imag[6].CLK
clk => result_x1_x3_imag[7].CLK
clk => result_x1_x3_imag[8].CLK
clk => result_x1_x3_imag[9].CLK
clk => result_x1_x3_imag[10].CLK
clk => result_x1_x3_imag[11].CLK
clk => result_x1_x3_imag[12].CLK
clk => butterfly_st_real[0].CLK
clk => butterfly_st_real[1].CLK
clk => butterfly_st_real[2].CLK
clk => butterfly_st_real[3].CLK
clk => butterfly_st_real[4].CLK
clk => butterfly_st_real[5].CLK
clk => butterfly_st_real[6].CLK
clk => butterfly_st_real[7].CLK
clk => butterfly_st_real[8].CLK
clk => butterfly_st_real[9].CLK
clk => butterfly_st_real[10].CLK
clk => butterfly_st_real[11].CLK
clk => butterfly_st_real[12].CLK
clk => butterfly_st_real[13].CLK
clk => result_x2_x4_real_se[0].CLK
clk => result_x2_x4_real_se[1].CLK
clk => result_x2_x4_real_se[2].CLK
clk => result_x2_x4_real_se[3].CLK
clk => result_x2_x4_real_se[4].CLK
clk => result_x2_x4_real_se[5].CLK
clk => result_x2_x4_real_se[6].CLK
clk => result_x2_x4_real_se[7].CLK
clk => result_x2_x4_real_se[8].CLK
clk => result_x2_x4_real_se[9].CLK
clk => result_x2_x4_real_se[10].CLK
clk => result_x2_x4_real_se[11].CLK
clk => result_x2_x4_real_se[12].CLK
clk => result_x2_x4_real_se[13].CLK
clk => result_x1_x3_real_se[0].CLK
clk => result_x1_x3_real_se[1].CLK
clk => result_x1_x3_real_se[2].CLK
clk => result_x1_x3_real_se[3].CLK
clk => result_x1_x3_real_se[4].CLK
clk => result_x1_x3_real_se[5].CLK
clk => result_x1_x3_real_se[6].CLK
clk => result_x1_x3_real_se[7].CLK
clk => result_x1_x3_real_se[8].CLK
clk => result_x1_x3_real_se[9].CLK
clk => result_x1_x3_real_se[10].CLK
clk => result_x1_x3_real_se[11].CLK
clk => result_x1_x3_real_se[12].CLK
clk => result_x1_x3_real_se[13].CLK
clk => result_x2_x4_real[0].CLK
clk => result_x2_x4_real[1].CLK
clk => result_x2_x4_real[2].CLK
clk => result_x2_x4_real[3].CLK
clk => result_x2_x4_real[4].CLK
clk => result_x2_x4_real[5].CLK
clk => result_x2_x4_real[6].CLK
clk => result_x2_x4_real[7].CLK
clk => result_x2_x4_real[8].CLK
clk => result_x2_x4_real[9].CLK
clk => result_x2_x4_real[10].CLK
clk => result_x2_x4_real[11].CLK
clk => result_x2_x4_real[12].CLK
clk => result_x1_x3_real[0].CLK
clk => result_x1_x3_real[1].CLK
clk => result_x1_x3_real[2].CLK
clk => result_x1_x3_real[3].CLK
clk => result_x1_x3_real[4].CLK
clk => result_x1_x3_real[5].CLK
clk => result_x1_x3_real[6].CLK
clk => result_x1_x3_real[7].CLK
clk => result_x1_x3_real[8].CLK
clk => result_x1_x3_real[9].CLK
clk => result_x1_x3_real[10].CLK
clk => result_x1_x3_real[11].CLK
clk => result_x1_x3_real[12].CLK
clk => sit[0].CLK
clk => srt[0].CLK
clk => sit[1].CLK
clk => sit[2].CLK
clk => srt[1].CLK
clk => srt[2].CLK
clk => null_input_1.CLK
clk => si[0].CLK
clk => si[1].CLK
clk => si[2].CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => x_4_imag_held[0].CLK
clk => x_4_imag_held[1].CLK
clk => x_4_imag_held[2].CLK
clk => x_4_imag_held[3].CLK
clk => x_4_imag_held[4].CLK
clk => x_4_imag_held[5].CLK
clk => x_4_imag_held[6].CLK
clk => x_4_imag_held[7].CLK
clk => x_4_imag_held[8].CLK
clk => x_4_imag_held[9].CLK
clk => x_4_imag_held[10].CLK
clk => x_4_imag_held[11].CLK
clk => x_4_imag_held[12].CLK
clk => x_3_imag_held[0].CLK
clk => x_3_imag_held[1].CLK
clk => x_3_imag_held[2].CLK
clk => x_3_imag_held[3].CLK
clk => x_3_imag_held[4].CLK
clk => x_3_imag_held[5].CLK
clk => x_3_imag_held[6].CLK
clk => x_3_imag_held[7].CLK
clk => x_3_imag_held[8].CLK
clk => x_3_imag_held[9].CLK
clk => x_3_imag_held[10].CLK
clk => x_3_imag_held[11].CLK
clk => x_3_imag_held[12].CLK
clk => x_2_imag_held[0].CLK
clk => x_2_imag_held[1].CLK
clk => x_2_imag_held[2].CLK
clk => x_2_imag_held[3].CLK
clk => x_2_imag_held[4].CLK
clk => x_2_imag_held[5].CLK
clk => x_2_imag_held[6].CLK
clk => x_2_imag_held[7].CLK
clk => x_2_imag_held[8].CLK
clk => x_2_imag_held[9].CLK
clk => x_2_imag_held[10].CLK
clk => x_2_imag_held[11].CLK
clk => x_2_imag_held[12].CLK
clk => x_1_imag_held[0].CLK
clk => x_1_imag_held[1].CLK
clk => x_1_imag_held[2].CLK
clk => x_1_imag_held[3].CLK
clk => x_1_imag_held[4].CLK
clk => x_1_imag_held[5].CLK
clk => x_1_imag_held[6].CLK
clk => x_1_imag_held[7].CLK
clk => x_1_imag_held[8].CLK
clk => x_1_imag_held[9].CLK
clk => x_1_imag_held[10].CLK
clk => x_1_imag_held[11].CLK
clk => x_1_imag_held[12].CLK
clk => x_4_real_held[0].CLK
clk => x_4_real_held[1].CLK
clk => x_4_real_held[2].CLK
clk => x_4_real_held[3].CLK
clk => x_4_real_held[4].CLK
clk => x_4_real_held[5].CLK
clk => x_4_real_held[6].CLK
clk => x_4_real_held[7].CLK
clk => x_4_real_held[8].CLK
clk => x_4_real_held[9].CLK
clk => x_4_real_held[10].CLK
clk => x_4_real_held[11].CLK
clk => x_4_real_held[12].CLK
clk => x_3_real_held[0].CLK
clk => x_3_real_held[1].CLK
clk => x_3_real_held[2].CLK
clk => x_3_real_held[3].CLK
clk => x_3_real_held[4].CLK
clk => x_3_real_held[5].CLK
clk => x_3_real_held[6].CLK
clk => x_3_real_held[7].CLK
clk => x_3_real_held[8].CLK
clk => x_3_real_held[9].CLK
clk => x_3_real_held[10].CLK
clk => x_3_real_held[11].CLK
clk => x_3_real_held[12].CLK
clk => x_2_real_held[0].CLK
clk => x_2_real_held[1].CLK
clk => x_2_real_held[2].CLK
clk => x_2_real_held[3].CLK
clk => x_2_real_held[4].CLK
clk => x_2_real_held[5].CLK
clk => x_2_real_held[6].CLK
clk => x_2_real_held[7].CLK
clk => x_2_real_held[8].CLK
clk => x_2_real_held[9].CLK
clk => x_2_real_held[10].CLK
clk => x_2_real_held[11].CLK
clk => x_2_real_held[12].CLK
clk => x_1_real_held[0].CLK
clk => x_1_real_held[1].CLK
clk => x_1_real_held[2].CLK
clk => x_1_real_held[3].CLK
clk => x_1_real_held[4].CLK
clk => x_1_real_held[5].CLK
clk => x_1_real_held[6].CLK
clk => x_1_real_held[7].CLK
clk => x_1_real_held[8].CLK
clk => x_1_real_held[9].CLK
clk => x_1_real_held[10].CLK
clk => x_1_real_held[11].CLK
clk => x_1_real_held[12].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => sel_arr[9][0].CLK
clk => sel_arr[9][1].CLK
clk => sel_arr[8][0].CLK
clk => sel_arr[8][1].CLK
clk => sel_arr[7][0].CLK
clk => sel_arr[7][1].CLK
clk => sel_arr[6][0].CLK
clk => sel_arr[6][1].CLK
clk => sel_arr[5][0].CLK
clk => sel_arr[5][1].CLK
clk => sel_arr[4][0].CLK
clk => sel_arr[4][1].CLK
clk => sel_arr[3][0].CLK
clk => sel_arr[3][1].CLK
clk => sel_arr[2][0].CLK
clk => sel_arr[2][1].CLK
clk => sel_arr[1][0].CLK
clk => sel_arr[1][1].CLK
clk => sel_arr[0][0].CLK
clk => sel_arr[0][1].CLK
clk => asj_fft_pround_fft_131:gen_full_rnd:u1.clk
clk => asj_fft_bfp_o_fft_131:bfp_detect.clk
clk => asj_fft_bfp_i_fft_131:bfp_scale.clk
clk => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.clk
clken => asj_fft_pround_fft_131:gen_full_rnd:u0.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:u1.clken
clken => asj_fft_bfp_o_fft_131:bfp_detect.data_rdy
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => sit.OUTPUTSELECT
reset => srt.OUTPUTSELECT
reset => sit.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_131:bfp_detect.reset
reset => butterfly_st_imag[0].ACLR
reset => butterfly_st_imag[1].ACLR
reset => butterfly_st_imag[2].ACLR
reset => butterfly_st_imag[3].ACLR
reset => butterfly_st_imag[4].ACLR
reset => butterfly_st_imag[5].ACLR
reset => butterfly_st_imag[6].ACLR
reset => butterfly_st_imag[7].ACLR
reset => butterfly_st_imag[8].ACLR
reset => butterfly_st_imag[9].ACLR
reset => butterfly_st_imag[10].ACLR
reset => butterfly_st_imag[11].ACLR
reset => butterfly_st_imag[12].ACLR
reset => butterfly_st_imag[13].ACLR
reset => result_x2_x4_imag[0].ACLR
reset => result_x2_x4_imag[1].ACLR
reset => result_x2_x4_imag[2].ACLR
reset => result_x2_x4_imag[3].ACLR
reset => result_x2_x4_imag[4].ACLR
reset => result_x2_x4_imag[5].ACLR
reset => result_x2_x4_imag[6].ACLR
reset => result_x2_x4_imag[7].ACLR
reset => result_x2_x4_imag[8].ACLR
reset => result_x2_x4_imag[9].ACLR
reset => result_x2_x4_imag[10].ACLR
reset => result_x2_x4_imag[11].ACLR
reset => result_x2_x4_imag[12].ACLR
reset => result_x1_x3_imag[0].ACLR
reset => result_x1_x3_imag[1].ACLR
reset => result_x1_x3_imag[2].ACLR
reset => result_x1_x3_imag[3].ACLR
reset => result_x1_x3_imag[4].ACLR
reset => result_x1_x3_imag[5].ACLR
reset => result_x1_x3_imag[6].ACLR
reset => result_x1_x3_imag[7].ACLR
reset => result_x1_x3_imag[8].ACLR
reset => result_x1_x3_imag[9].ACLR
reset => result_x1_x3_imag[10].ACLR
reset => result_x1_x3_imag[11].ACLR
reset => result_x1_x3_imag[12].ACLR
reset => butterfly_st_real[0].ACLR
reset => butterfly_st_real[1].ACLR
reset => butterfly_st_real[2].ACLR
reset => butterfly_st_real[3].ACLR
reset => butterfly_st_real[4].ACLR
reset => butterfly_st_real[5].ACLR
reset => butterfly_st_real[6].ACLR
reset => butterfly_st_real[7].ACLR
reset => butterfly_st_real[8].ACLR
reset => butterfly_st_real[9].ACLR
reset => butterfly_st_real[10].ACLR
reset => butterfly_st_real[11].ACLR
reset => butterfly_st_real[12].ACLR
reset => butterfly_st_real[13].ACLR
reset => result_x2_x4_real[0].ACLR
reset => result_x2_x4_real[1].ACLR
reset => result_x2_x4_real[2].ACLR
reset => result_x2_x4_real[3].ACLR
reset => result_x2_x4_real[4].ACLR
reset => result_x2_x4_real[5].ACLR
reset => result_x2_x4_real[6].ACLR
reset => result_x2_x4_real[7].ACLR
reset => result_x2_x4_real[8].ACLR
reset => result_x2_x4_real[9].ACLR
reset => result_x2_x4_real[10].ACLR
reset => result_x2_x4_real[11].ACLR
reset => result_x2_x4_real[12].ACLR
reset => result_x1_x3_real[0].ACLR
reset => result_x1_x3_real[1].ACLR
reset => result_x1_x3_real[2].ACLR
reset => result_x1_x3_real[3].ACLR
reset => result_x1_x3_real[4].ACLR
reset => result_x1_x3_real[5].ACLR
reset => result_x1_x3_real[6].ACLR
reset => result_x1_x3_real[7].ACLR
reset => result_x1_x3_real[8].ACLR
reset => result_x1_x3_real[9].ACLR
reset => result_x1_x3_real[10].ACLR
reset => result_x1_x3_real[11].ACLR
reset => result_x1_x3_real[12].ACLR
reset => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.reset
next_pass => asj_fft_bfp_o_fft_131:bfp_detect.next_pass
next_blk => asj_fft_bfp_o_fft_131:bfp_detect.next_blk
sel_lpp => sr.OUTPUTSELECT
sel_lpp => sr.OUTPUTSELECT
sel_lpp => sr.OUTPUTSELECT
sel_lpp => si.OUTPUTSELECT
sel_lpp => si.OUTPUTSELECT
sel_lpp => si.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => null_input_1.IN1
alt_slb_i[0] => asj_fft_bfp_i_fft_131:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i_fft_131:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i_fft_131:bfp_scale.bfp_factor[2]
sel[0] => sel_arr.DATAA
sel[1] => sel_arr.DATAA
data_real_i[0] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[0]
data_real_i[1] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[1]
data_real_i[2] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[2]
data_real_i[3] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[3]
data_real_i[4] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[4]
data_real_i[5] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[5]
data_real_i[6] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[6]
data_real_i[7] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[7]
data_real_i[8] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[8]
data_real_i[9] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[9]
data_real_i[10] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[10]
data_real_i[11] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[11]
data_imag_i[0] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[0]
data_imag_i[1] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[1]
data_imag_i[2] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[2]
data_imag_i[3] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[3]
data_imag_i[4] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[4]
data_imag_i[5] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[5]
data_imag_i[6] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[6]
data_imag_i[7] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[7]
data_imag_i[8] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[8]
data_imag_i[9] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[9]
data_imag_i[10] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[10]
data_imag_i[11] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[11]
twid_real[0] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[0]
twid_real[1] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[1]
twid_real[2] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[2]
twid_real[3] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[3]
twid_real[4] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[4]
twid_real[5] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[5]
twid_real[6] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[6]
twid_real[7] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[7]
twid_real[8] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[8]
twid_real[9] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[9]
twid_imag[0] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[0]
twid_imag[1] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[1]
twid_imag[2] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[2]
twid_imag[3] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[3]
twid_imag[4] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[4]
twid_imag[5] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[5]
twid_imag[6] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[6]
twid_imag[7] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[7]
twid_imag[8] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[8]
twid_imag[9] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[9]
data_real_o[0] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[0]
data_real_o[1] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[1]
data_real_o[2] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[2]
data_real_o[3] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[3]
data_real_o[4] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[4]
data_real_o[5] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[5]
data_real_o[6] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[6]
data_real_o[7] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[7]
data_real_o[8] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[8]
data_real_o[9] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[9]
data_real_o[10] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[10]
data_real_o[11] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[11]
data_imag_o[0] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[0]
data_imag_o[1] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[1]
data_imag_o[2] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[2]
data_imag_o[3] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[3]
data_imag_o[4] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[4]
data_imag_o[5] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[5]
data_imag_o[6] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[6]
data_imag_o[7] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[7]
data_imag_o[8] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[8]
data_imag_o[9] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[9]
data_imag_o[10] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[10]
data_imag_o[11] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[11]
alt_slb_o[0] <= asj_fft_bfp_o_fft_131:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o_fft_131:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o_fft_131:bfp_detect.lut_out[2]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_6gj:auto_generated.dataa[0]
dataa[1] => add_sub_6gj:auto_generated.dataa[1]
dataa[2] => add_sub_6gj:auto_generated.dataa[2]
dataa[3] => add_sub_6gj:auto_generated.dataa[3]
dataa[4] => add_sub_6gj:auto_generated.dataa[4]
dataa[5] => add_sub_6gj:auto_generated.dataa[5]
dataa[6] => add_sub_6gj:auto_generated.dataa[6]
dataa[7] => add_sub_6gj:auto_generated.dataa[7]
dataa[8] => add_sub_6gj:auto_generated.dataa[8]
dataa[9] => add_sub_6gj:auto_generated.dataa[9]
dataa[10] => add_sub_6gj:auto_generated.dataa[10]
dataa[11] => add_sub_6gj:auto_generated.dataa[11]
dataa[12] => add_sub_6gj:auto_generated.dataa[12]
dataa[13] => add_sub_6gj:auto_generated.dataa[13]
dataa[14] => add_sub_6gj:auto_generated.dataa[14]
datab[0] => add_sub_6gj:auto_generated.datab[0]
datab[1] => add_sub_6gj:auto_generated.datab[1]
datab[2] => add_sub_6gj:auto_generated.datab[2]
datab[3] => add_sub_6gj:auto_generated.datab[3]
datab[4] => add_sub_6gj:auto_generated.datab[4]
datab[5] => add_sub_6gj:auto_generated.datab[5]
datab[6] => add_sub_6gj:auto_generated.datab[6]
datab[7] => add_sub_6gj:auto_generated.datab[7]
datab[8] => add_sub_6gj:auto_generated.datab[8]
datab[9] => add_sub_6gj:auto_generated.datab[9]
datab[10] => add_sub_6gj:auto_generated.datab[10]
datab[11] => add_sub_6gj:auto_generated.datab[11]
datab[12] => add_sub_6gj:auto_generated.datab[12]
datab[13] => add_sub_6gj:auto_generated.datab[13]
datab[14] => add_sub_6gj:auto_generated.datab[14]
cin => add_sub_6gj:auto_generated.cin
add_sub => add_sub_6gj:auto_generated.add_sub
clock => add_sub_6gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_6gj:auto_generated.clken
result[0] <= add_sub_6gj:auto_generated.result[0]
result[1] <= add_sub_6gj:auto_generated.result[1]
result[2] <= add_sub_6gj:auto_generated.result[2]
result[3] <= add_sub_6gj:auto_generated.result[3]
result[4] <= add_sub_6gj:auto_generated.result[4]
result[5] <= add_sub_6gj:auto_generated.result[5]
result[6] <= add_sub_6gj:auto_generated.result[6]
result[7] <= add_sub_6gj:auto_generated.result[7]
result[8] <= add_sub_6gj:auto_generated.result[8]
result[9] <= add_sub_6gj:auto_generated.result[9]
result[10] <= add_sub_6gj:auto_generated.result[10]
result[11] <= add_sub_6gj:auto_generated.result[11]
result[12] <= add_sub_6gj:auto_generated.result[12]
result[13] <= add_sub_6gj:auto_generated.result[13]
result[14] <= add_sub_6gj:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_6gj:auto_generated.dataa[0]
dataa[1] => add_sub_6gj:auto_generated.dataa[1]
dataa[2] => add_sub_6gj:auto_generated.dataa[2]
dataa[3] => add_sub_6gj:auto_generated.dataa[3]
dataa[4] => add_sub_6gj:auto_generated.dataa[4]
dataa[5] => add_sub_6gj:auto_generated.dataa[5]
dataa[6] => add_sub_6gj:auto_generated.dataa[6]
dataa[7] => add_sub_6gj:auto_generated.dataa[7]
dataa[8] => add_sub_6gj:auto_generated.dataa[8]
dataa[9] => add_sub_6gj:auto_generated.dataa[9]
dataa[10] => add_sub_6gj:auto_generated.dataa[10]
dataa[11] => add_sub_6gj:auto_generated.dataa[11]
dataa[12] => add_sub_6gj:auto_generated.dataa[12]
dataa[13] => add_sub_6gj:auto_generated.dataa[13]
dataa[14] => add_sub_6gj:auto_generated.dataa[14]
datab[0] => add_sub_6gj:auto_generated.datab[0]
datab[1] => add_sub_6gj:auto_generated.datab[1]
datab[2] => add_sub_6gj:auto_generated.datab[2]
datab[3] => add_sub_6gj:auto_generated.datab[3]
datab[4] => add_sub_6gj:auto_generated.datab[4]
datab[5] => add_sub_6gj:auto_generated.datab[5]
datab[6] => add_sub_6gj:auto_generated.datab[6]
datab[7] => add_sub_6gj:auto_generated.datab[7]
datab[8] => add_sub_6gj:auto_generated.datab[8]
datab[9] => add_sub_6gj:auto_generated.datab[9]
datab[10] => add_sub_6gj:auto_generated.datab[10]
datab[11] => add_sub_6gj:auto_generated.datab[11]
datab[12] => add_sub_6gj:auto_generated.datab[12]
datab[13] => add_sub_6gj:auto_generated.datab[13]
datab[14] => add_sub_6gj:auto_generated.datab[14]
cin => add_sub_6gj:auto_generated.cin
add_sub => add_sub_6gj:auto_generated.add_sub
clock => add_sub_6gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_6gj:auto_generated.clken
result[0] <= add_sub_6gj:auto_generated.result[0]
result[1] <= add_sub_6gj:auto_generated.result[1]
result[2] <= add_sub_6gj:auto_generated.result[2]
result[3] <= add_sub_6gj:auto_generated.result[3]
result[4] <= add_sub_6gj:auto_generated.result[4]
result[5] <= add_sub_6gj:auto_generated.result[5]
result[6] <= add_sub_6gj:auto_generated.result[6]
result[7] <= add_sub_6gj:auto_generated.result[7]
result[8] <= add_sub_6gj:auto_generated.result[8]
result[9] <= add_sub_6gj:auto_generated.result[9]
result[10] <= add_sub_6gj:auto_generated.result[10]
result[11] <= add_sub_6gj:auto_generated.result[11]
result[12] <= add_sub_6gj:auto_generated.result[12]
result[13] <= add_sub_6gj:auto_generated.result[13]
result[14] <= add_sub_6gj:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_pround_fft_131:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.global_clock_enable
global_clock_enable => sdet.BLOCK_GAP.OUTPUTSELECT
global_clock_enable => sdet.DISABLE.OUTPUTSELECT
global_clock_enable => sdet.ENABLE.OUTPUTSELECT
global_clock_enable => sdet.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdet.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => en_gain_lut_8_pts.ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
clk => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.clk
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => en_gain_lut_8_pts.CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.clk
clk => sdet~1.DATAIN
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
next_pass => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => sdet.DATAA
next_blk => reg_slb.IN1
next_blk => sdet.DATAA
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => rail_p_r[0][0].IN0
real_bfp_0_in[7] => rail_n_r[0][0].IN0
real_bfp_0_in[8] => rail_p_r[0][1].IN0
real_bfp_0_in[8] => rail_n_r[0][1].IN0
real_bfp_0_in[9] => rail_p_r[0][2].IN0
real_bfp_0_in[9] => rail_n_r[0][2].IN0
real_bfp_0_in[10] => rail_p_r[0][3].IN0
real_bfp_0_in[10] => rail_n_r[0][3].IN0
real_bfp_0_in[11] => rail_p_r[0][3].IN1
real_bfp_0_in[11] => rail_n_r[0][3].IN1
real_bfp_0_in[11] => rail_p_r[0][2].IN1
real_bfp_0_in[11] => rail_n_r[0][2].IN1
real_bfp_0_in[11] => rail_p_r[0][1].IN1
real_bfp_0_in[11] => rail_n_r[0][1].IN1
real_bfp_0_in[11] => rail_p_r[0][0].IN1
real_bfp_0_in[11] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => rail_p_i[0][0].IN0
imag_bfp_0_in[7] => rail_n_i[0][0].IN0
imag_bfp_0_in[8] => rail_p_i[0][1].IN0
imag_bfp_0_in[8] => rail_n_i[0][1].IN0
imag_bfp_0_in[9] => rail_p_i[0][2].IN0
imag_bfp_0_in[9] => rail_n_i[0][2].IN0
imag_bfp_0_in[10] => rail_p_i[0][3].IN0
imag_bfp_0_in[10] => rail_n_i[0][3].IN0
imag_bfp_0_in[11] => rail_p_i[0][3].IN1
imag_bfp_0_in[11] => rail_n_i[0][3].IN1
imag_bfp_0_in[11] => rail_p_i[0][2].IN1
imag_bfp_0_in[11] => rail_n_i[0][2].IN1
imag_bfp_0_in[11] => rail_p_i[0][1].IN1
imag_bfp_0_in[11] => rail_n_i[0][1].IN1
imag_bfp_0_in[11] => rail_p_i[0][0].IN1
imag_bfp_0_in[11] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[2].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|asj_fft_bfp_i_fft_131:bfp_scale
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][0].ENA
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[0] => Mux8.IN10
real_bfp_0_in[0] => Mux9.IN10
real_bfp_0_in[0] => Mux10.IN10
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[1] => Mux6.IN10
real_bfp_0_in[1] => Mux7.IN9
real_bfp_0_in[1] => Mux8.IN9
real_bfp_0_in[1] => Mux9.IN9
real_bfp_0_in[1] => Mux10.IN9
real_bfp_0_in[2] => Mux5.IN10
real_bfp_0_in[2] => Mux6.IN9
real_bfp_0_in[2] => Mux7.IN8
real_bfp_0_in[2] => Mux8.IN8
real_bfp_0_in[2] => Mux9.IN8
real_bfp_0_in[3] => Mux4.IN10
real_bfp_0_in[3] => Mux5.IN9
real_bfp_0_in[3] => Mux6.IN8
real_bfp_0_in[3] => Mux7.IN7
real_bfp_0_in[3] => Mux8.IN7
real_bfp_0_in[4] => Mux3.IN10
real_bfp_0_in[4] => Mux4.IN9
real_bfp_0_in[4] => Mux5.IN8
real_bfp_0_in[4] => Mux6.IN7
real_bfp_0_in[4] => Mux7.IN6
real_bfp_0_in[5] => Mux2.IN10
real_bfp_0_in[5] => Mux3.IN9
real_bfp_0_in[5] => Mux4.IN8
real_bfp_0_in[5] => Mux5.IN7
real_bfp_0_in[5] => Mux6.IN6
real_bfp_0_in[6] => Mux1.IN10
real_bfp_0_in[6] => Mux2.IN9
real_bfp_0_in[6] => Mux3.IN8
real_bfp_0_in[6] => Mux4.IN7
real_bfp_0_in[6] => Mux5.IN6
real_bfp_0_in[7] => Mux0.IN10
real_bfp_0_in[7] => Mux1.IN9
real_bfp_0_in[7] => Mux2.IN8
real_bfp_0_in[7] => Mux3.IN7
real_bfp_0_in[7] => Mux4.IN6
real_bfp_0_in[8] => Mux0.IN9
real_bfp_0_in[8] => Mux1.IN8
real_bfp_0_in[8] => Mux2.IN7
real_bfp_0_in[8] => Mux3.IN6
real_bfp_0_in[9] => Mux0.IN8
real_bfp_0_in[9] => Mux1.IN7
real_bfp_0_in[9] => Mux2.IN6
real_bfp_0_in[10] => Mux0.IN7
real_bfp_0_in[10] => Mux1.IN6
real_bfp_0_in[11] => Mux0.IN6
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_0_in[0] => Mux19.IN10
imag_bfp_0_in[0] => Mux20.IN10
imag_bfp_0_in[0] => Mux21.IN10
imag_bfp_0_in[0] => Mux22.IN10
imag_bfp_0_in[0] => Mux23.IN10
imag_bfp_0_in[1] => Mux18.IN10
imag_bfp_0_in[1] => Mux19.IN9
imag_bfp_0_in[1] => Mux20.IN9
imag_bfp_0_in[1] => Mux21.IN9
imag_bfp_0_in[1] => Mux22.IN9
imag_bfp_0_in[2] => Mux17.IN10
imag_bfp_0_in[2] => Mux18.IN9
imag_bfp_0_in[2] => Mux19.IN8
imag_bfp_0_in[2] => Mux20.IN8
imag_bfp_0_in[2] => Mux21.IN8
imag_bfp_0_in[3] => Mux16.IN10
imag_bfp_0_in[3] => Mux17.IN9
imag_bfp_0_in[3] => Mux18.IN8
imag_bfp_0_in[3] => Mux19.IN7
imag_bfp_0_in[3] => Mux20.IN7
imag_bfp_0_in[4] => Mux15.IN10
imag_bfp_0_in[4] => Mux16.IN9
imag_bfp_0_in[4] => Mux17.IN8
imag_bfp_0_in[4] => Mux18.IN7
imag_bfp_0_in[4] => Mux19.IN6
imag_bfp_0_in[5] => Mux14.IN10
imag_bfp_0_in[5] => Mux15.IN9
imag_bfp_0_in[5] => Mux16.IN8
imag_bfp_0_in[5] => Mux17.IN7
imag_bfp_0_in[5] => Mux18.IN6
imag_bfp_0_in[6] => Mux13.IN10
imag_bfp_0_in[6] => Mux14.IN9
imag_bfp_0_in[6] => Mux15.IN8
imag_bfp_0_in[6] => Mux16.IN7
imag_bfp_0_in[6] => Mux17.IN6
imag_bfp_0_in[7] => Mux12.IN10
imag_bfp_0_in[7] => Mux13.IN9
imag_bfp_0_in[7] => Mux14.IN8
imag_bfp_0_in[7] => Mux15.IN7
imag_bfp_0_in[7] => Mux16.IN6
imag_bfp_0_in[8] => Mux12.IN9
imag_bfp_0_in[8] => Mux13.IN8
imag_bfp_0_in[8] => Mux14.IN7
imag_bfp_0_in[8] => Mux15.IN6
imag_bfp_0_in[9] => Mux12.IN8
imag_bfp_0_in[9] => Mux13.IN7
imag_bfp_0_in[9] => Mux14.IN6
imag_bfp_0_in[10] => Mux12.IN7
imag_bfp_0_in[10] => Mux13.IN6
imag_bfp_0_in[11] => Mux12.IN6
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN6
bfp_factor[0] => Mux9.IN7
bfp_factor[0] => Mux10.IN8
bfp_factor[0] => Mux11.IN9
bfp_factor[0] => Mux12.IN5
bfp_factor[0] => Mux13.IN5
bfp_factor[0] => Mux14.IN5
bfp_factor[0] => Mux15.IN5
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN5
bfp_factor[1] => Mux9.IN6
bfp_factor[1] => Mux10.IN7
bfp_factor[1] => Mux11.IN8
bfp_factor[1] => Mux12.IN4
bfp_factor[1] => Mux13.IN4
bfp_factor[1] => Mux14.IN4
bfp_factor[1] => Mux15.IN4
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN4
bfp_factor[2] => Mux9.IN5
bfp_factor[2] => Mux10.IN6
bfp_factor[2] => Mux11.IN7
bfp_factor[2] => Mux12.IN3
bfp_factor[2] => Mux13.IN3
bfp_factor[2] => Mux14.IN3
bfp_factor[2] => Mux15.IN3
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= <GND>
real_bfp_1_out[1] <= <GND>
real_bfp_1_out[2] <= <GND>
real_bfp_1_out[3] <= <GND>
real_bfp_1_out[4] <= <GND>
real_bfp_1_out[5] <= <GND>
real_bfp_1_out[6] <= <GND>
real_bfp_1_out[7] <= <GND>
real_bfp_1_out[8] <= <GND>
real_bfp_1_out[9] <= <GND>
real_bfp_1_out[10] <= <GND>
real_bfp_1_out[11] <= <GND>
real_bfp_2_out[0] <= <GND>
real_bfp_2_out[1] <= <GND>
real_bfp_2_out[2] <= <GND>
real_bfp_2_out[3] <= <GND>
real_bfp_2_out[4] <= <GND>
real_bfp_2_out[5] <= <GND>
real_bfp_2_out[6] <= <GND>
real_bfp_2_out[7] <= <GND>
real_bfp_2_out[8] <= <GND>
real_bfp_2_out[9] <= <GND>
real_bfp_2_out[10] <= <GND>
real_bfp_2_out[11] <= <GND>
real_bfp_3_out[0] <= <GND>
real_bfp_3_out[1] <= <GND>
real_bfp_3_out[2] <= <GND>
real_bfp_3_out[3] <= <GND>
real_bfp_3_out[4] <= <GND>
real_bfp_3_out[5] <= <GND>
real_bfp_3_out[6] <= <GND>
real_bfp_3_out[7] <= <GND>
real_bfp_3_out[8] <= <GND>
real_bfp_3_out[9] <= <GND>
real_bfp_3_out[10] <= <GND>
real_bfp_3_out[11] <= <GND>
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= <GND>
imag_bfp_1_out[1] <= <GND>
imag_bfp_1_out[2] <= <GND>
imag_bfp_1_out[3] <= <GND>
imag_bfp_1_out[4] <= <GND>
imag_bfp_1_out[5] <= <GND>
imag_bfp_1_out[6] <= <GND>
imag_bfp_1_out[7] <= <GND>
imag_bfp_1_out[8] <= <GND>
imag_bfp_1_out[9] <= <GND>
imag_bfp_1_out[10] <= <GND>
imag_bfp_1_out[11] <= <GND>
imag_bfp_2_out[0] <= <GND>
imag_bfp_2_out[1] <= <GND>
imag_bfp_2_out[2] <= <GND>
imag_bfp_2_out[3] <= <GND>
imag_bfp_2_out[4] <= <GND>
imag_bfp_2_out[5] <= <GND>
imag_bfp_2_out[6] <= <GND>
imag_bfp_2_out[7] <= <GND>
imag_bfp_2_out[8] <= <GND>
imag_bfp_2_out[9] <= <GND>
imag_bfp_2_out[10] <= <GND>
imag_bfp_2_out[11] <= <GND>
imag_bfp_3_out[0] <= <GND>
imag_bfp_3_out[1] <= <GND>
imag_bfp_3_out[2] <= <GND>
imag_bfp_3_out[3] <= <GND>
imag_bfp_3_out[4] <= <GND>
imag_bfp_3_out[5] <= <GND>
imag_bfp_3_out[6] <= <GND>
imag_bfp_3_out[7] <= <GND>
imag_bfp_3_out[8] <= <GND>
imag_bfp_3_out[9] <= <GND>
imag_bfp_3_out[10] <= <GND>
imag_bfp_3_out[11] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1
clk => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => asj_fft_pround_fft_131:u0.clk
clk => asj_fft_pround_fft_131:u1.clk
clk => asj_fft_tdl_fft_131:real_delay.clk
clk => asj_fft_tdl_fft_131:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
reset => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_i_tmp[16].ACLR
reset => result_i_tmp[17].ACLR
reset => result_i_tmp[18].ACLR
reset => result_i_tmp[19].ACLR
reset => result_i_tmp[20].ACLR
reset => result_i_tmp[21].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
reset => result_r_tmp[16].ACLR
reset => result_r_tmp[17].ACLR
reset => result_r_tmp[18].ACLR
reset => result_r_tmp[19].ACLR
reset => result_r_tmp[20].ACLR
reset => result_r_tmp[21].ACLR
dataa[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[7]
dataa[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[8]
dataa[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[9]
dataa[10] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[10]
dataa[11] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[11]
datab[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[7]
datab[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[8]
datab[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[9]
datab[10] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[10]
datab[11] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[11]
datac[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[7]
datac[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[8]
datac[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[9]
datad[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[7]
datad[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[8]
datad[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[9]
real_out[0] <= asj_fft_tdl_fft_131:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_131:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_131:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_131:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_131:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_131:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_131:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_131:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_131:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_131:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_131:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_131:real_delay.data_out[11]
imag_out[0] <= asj_fft_tdl_fft_131:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_131:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_131:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_131:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_131:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_131:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_131:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_131:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_131:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_131:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_131:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_131:imag_delay.data_out[11]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => iout_sig2[17].CLK
clk => iout_sig2[18].CLK
clk => iout_sig2[19].CLK
clk => iout_sig2[20].CLK
clk => iout_sig2[21].CLK
clk => iout_sig2[22].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => rout_sig2[17].CLK
clk => rout_sig2[18].CLK
clk => rout_sig2[19].CLK
clk => rout_sig2[20].CLK
clk => rout_sig2[21].CLK
clk => rout_sig2[22].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => iout_sig[17].CLK
clk => iout_sig[18].CLK
clk => iout_sig[19].CLK
clk => iout_sig[20].CLK
clk => iout_sig[21].CLK
clk => iout_sig[22].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => rout_sig[17].CLK
clk => rout_sig[18].CLK
clk => rout_sig[19].CLK
clk => rout_sig[20].CLK
clk => rout_sig[21].CLK
clk => rout_sig[22].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => d_reg[8].CLK
clk => d_reg[9].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => c_reg[8].CLK
clk => c_reg[9].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => b_reg[11].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => iout_sig2[17].ACLR
reset => iout_sig2[18].ACLR
reset => iout_sig2[19].ACLR
reset => iout_sig2[20].ACLR
reset => iout_sig2[21].ACLR
reset => iout_sig2[22].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => rout_sig2[17].ACLR
reset => rout_sig2[18].ACLR
reset => rout_sig2[19].ACLR
reset => rout_sig2[20].ACLR
reset => rout_sig2[21].ACLR
reset => rout_sig2[22].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => iout_sig[17].ACLR
reset => iout_sig[18].ACLR
reset => iout_sig[19].ACLR
reset => iout_sig[20].ACLR
reset => iout_sig[21].ACLR
reset => iout_sig[22].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => rout_sig[17].ACLR
reset => rout_sig[18].ACLR
reset => rout_sig[19].ACLR
reset => rout_sig[20].ACLR
reset => rout_sig[21].ACLR
reset => rout_sig[22].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => d_reg[8].ACLR
reset => d_reg[9].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => c_reg[8].ACLR
reset => c_reg[9].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => b_reg[8].ACLR
reset => b_reg[9].ACLR
reset => b_reg[10].ACLR
reset => b_reg[11].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
reset => a_reg[8].ACLR
reset => a_reg[9].ACLR
reset => a_reg[10].ACLR
reset => a_reg[11].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => iout_sig2[17].ENA
global_clock_enable => iout_sig2[18].ENA
global_clock_enable => iout_sig2[19].ENA
global_clock_enable => iout_sig2[20].ENA
global_clock_enable => iout_sig2[21].ENA
global_clock_enable => iout_sig2[22].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => rout_sig2[17].ENA
global_clock_enable => rout_sig2[18].ENA
global_clock_enable => rout_sig2[19].ENA
global_clock_enable => rout_sig2[20].ENA
global_clock_enable => rout_sig2[21].ENA
global_clock_enable => rout_sig2[22].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => iout_sig[17].ENA
global_clock_enable => iout_sig[18].ENA
global_clock_enable => iout_sig[19].ENA
global_clock_enable => iout_sig[20].ENA
global_clock_enable => iout_sig[21].ENA
global_clock_enable => iout_sig[22].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => rout_sig[17].ENA
global_clock_enable => rout_sig[18].ENA
global_clock_enable => rout_sig[19].ENA
global_clock_enable => rout_sig[20].ENA
global_clock_enable => rout_sig[21].ENA
global_clock_enable => rout_sig[22].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => d_reg[8].ENA
global_clock_enable => d_reg[9].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => c_reg[8].ENA
global_clock_enable => c_reg[9].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => b_reg[8].ENA
global_clock_enable => b_reg[9].ENA
global_clock_enable => b_reg[10].ENA
global_clock_enable => b_reg[11].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
global_clock_enable => a_reg[8].ENA
global_clock_enable => a_reg[9].ENA
global_clock_enable => a_reg[10].ENA
global_clock_enable => a_reg[11].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
a[8] => a_reg[8].DATAIN
a[9] => a_reg[9].DATAIN
a[10] => a_reg[10].DATAIN
a[11] => a_reg[11].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
b[8] => b_reg[8].DATAIN
b[9] => b_reg[9].DATAIN
b[10] => b_reg[10].DATAIN
b[11] => b_reg[11].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
c[8] => c_reg[8].DATAIN
c[9] => c_reg[9].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
d[8] => d_reg[8].DATAIN
d[9] => d_reg[9].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
rout[17] <= rout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
rout[18] <= rout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
rout[19] <= rout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
rout[20] <= rout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
rout[21] <= rout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
rout[22] <= rout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[17] <= iout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
iout[18] <= iout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
iout[19] <= iout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
iout[20] <= iout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
iout[21] <= iout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
iout[22] <= iout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_5gj:auto_generated.dataa[0]
dataa[1] => add_sub_5gj:auto_generated.dataa[1]
dataa[2] => add_sub_5gj:auto_generated.dataa[2]
dataa[3] => add_sub_5gj:auto_generated.dataa[3]
dataa[4] => add_sub_5gj:auto_generated.dataa[4]
dataa[5] => add_sub_5gj:auto_generated.dataa[5]
dataa[6] => add_sub_5gj:auto_generated.dataa[6]
dataa[7] => add_sub_5gj:auto_generated.dataa[7]
dataa[8] => add_sub_5gj:auto_generated.dataa[8]
dataa[9] => add_sub_5gj:auto_generated.dataa[9]
dataa[10] => add_sub_5gj:auto_generated.dataa[10]
dataa[11] => add_sub_5gj:auto_generated.dataa[11]
dataa[12] => add_sub_5gj:auto_generated.dataa[12]
dataa[13] => add_sub_5gj:auto_generated.dataa[13]
dataa[14] => add_sub_5gj:auto_generated.dataa[14]
dataa[15] => add_sub_5gj:auto_generated.dataa[15]
dataa[16] => add_sub_5gj:auto_generated.dataa[16]
dataa[17] => add_sub_5gj:auto_generated.dataa[17]
dataa[18] => add_sub_5gj:auto_generated.dataa[18]
dataa[19] => add_sub_5gj:auto_generated.dataa[19]
dataa[20] => add_sub_5gj:auto_generated.dataa[20]
dataa[21] => add_sub_5gj:auto_generated.dataa[21]
dataa[22] => add_sub_5gj:auto_generated.dataa[22]
datab[0] => add_sub_5gj:auto_generated.datab[0]
datab[1] => add_sub_5gj:auto_generated.datab[1]
datab[2] => add_sub_5gj:auto_generated.datab[2]
datab[3] => add_sub_5gj:auto_generated.datab[3]
datab[4] => add_sub_5gj:auto_generated.datab[4]
datab[5] => add_sub_5gj:auto_generated.datab[5]
datab[6] => add_sub_5gj:auto_generated.datab[6]
datab[7] => add_sub_5gj:auto_generated.datab[7]
datab[8] => add_sub_5gj:auto_generated.datab[8]
datab[9] => add_sub_5gj:auto_generated.datab[9]
datab[10] => add_sub_5gj:auto_generated.datab[10]
datab[11] => add_sub_5gj:auto_generated.datab[11]
datab[12] => add_sub_5gj:auto_generated.datab[12]
datab[13] => add_sub_5gj:auto_generated.datab[13]
datab[14] => add_sub_5gj:auto_generated.datab[14]
datab[15] => add_sub_5gj:auto_generated.datab[15]
datab[16] => add_sub_5gj:auto_generated.datab[16]
datab[17] => add_sub_5gj:auto_generated.datab[17]
datab[18] => add_sub_5gj:auto_generated.datab[18]
datab[19] => add_sub_5gj:auto_generated.datab[19]
datab[20] => add_sub_5gj:auto_generated.datab[20]
datab[21] => add_sub_5gj:auto_generated.datab[21]
datab[22] => add_sub_5gj:auto_generated.datab[22]
cin => add_sub_5gj:auto_generated.cin
add_sub => add_sub_5gj:auto_generated.add_sub
clock => add_sub_5gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_5gj:auto_generated.clken
result[0] <= add_sub_5gj:auto_generated.result[0]
result[1] <= add_sub_5gj:auto_generated.result[1]
result[2] <= add_sub_5gj:auto_generated.result[2]
result[3] <= add_sub_5gj:auto_generated.result[3]
result[4] <= add_sub_5gj:auto_generated.result[4]
result[5] <= add_sub_5gj:auto_generated.result[5]
result[6] <= add_sub_5gj:auto_generated.result[6]
result[7] <= add_sub_5gj:auto_generated.result[7]
result[8] <= add_sub_5gj:auto_generated.result[8]
result[9] <= add_sub_5gj:auto_generated.result[9]
result[10] <= add_sub_5gj:auto_generated.result[10]
result[11] <= add_sub_5gj:auto_generated.result[11]
result[12] <= add_sub_5gj:auto_generated.result[12]
result[13] <= add_sub_5gj:auto_generated.result[13]
result[14] <= add_sub_5gj:auto_generated.result[14]
result[15] <= add_sub_5gj:auto_generated.result[15]
result[16] <= add_sub_5gj:auto_generated.result[16]
result[17] <= add_sub_5gj:auto_generated.result[17]
result[18] <= add_sub_5gj:auto_generated.result[18]
result[19] <= add_sub_5gj:auto_generated.result[19]
result[20] <= add_sub_5gj:auto_generated.result[20]
result[21] <= add_sub_5gj:auto_generated.result[21]
result[22] <= add_sub_5gj:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN46
cin => op_1.IN47
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_5gj:auto_generated.dataa[0]
dataa[1] => add_sub_5gj:auto_generated.dataa[1]
dataa[2] => add_sub_5gj:auto_generated.dataa[2]
dataa[3] => add_sub_5gj:auto_generated.dataa[3]
dataa[4] => add_sub_5gj:auto_generated.dataa[4]
dataa[5] => add_sub_5gj:auto_generated.dataa[5]
dataa[6] => add_sub_5gj:auto_generated.dataa[6]
dataa[7] => add_sub_5gj:auto_generated.dataa[7]
dataa[8] => add_sub_5gj:auto_generated.dataa[8]
dataa[9] => add_sub_5gj:auto_generated.dataa[9]
dataa[10] => add_sub_5gj:auto_generated.dataa[10]
dataa[11] => add_sub_5gj:auto_generated.dataa[11]
dataa[12] => add_sub_5gj:auto_generated.dataa[12]
dataa[13] => add_sub_5gj:auto_generated.dataa[13]
dataa[14] => add_sub_5gj:auto_generated.dataa[14]
dataa[15] => add_sub_5gj:auto_generated.dataa[15]
dataa[16] => add_sub_5gj:auto_generated.dataa[16]
dataa[17] => add_sub_5gj:auto_generated.dataa[17]
dataa[18] => add_sub_5gj:auto_generated.dataa[18]
dataa[19] => add_sub_5gj:auto_generated.dataa[19]
dataa[20] => add_sub_5gj:auto_generated.dataa[20]
dataa[21] => add_sub_5gj:auto_generated.dataa[21]
dataa[22] => add_sub_5gj:auto_generated.dataa[22]
datab[0] => add_sub_5gj:auto_generated.datab[0]
datab[1] => add_sub_5gj:auto_generated.datab[1]
datab[2] => add_sub_5gj:auto_generated.datab[2]
datab[3] => add_sub_5gj:auto_generated.datab[3]
datab[4] => add_sub_5gj:auto_generated.datab[4]
datab[5] => add_sub_5gj:auto_generated.datab[5]
datab[6] => add_sub_5gj:auto_generated.datab[6]
datab[7] => add_sub_5gj:auto_generated.datab[7]
datab[8] => add_sub_5gj:auto_generated.datab[8]
datab[9] => add_sub_5gj:auto_generated.datab[9]
datab[10] => add_sub_5gj:auto_generated.datab[10]
datab[11] => add_sub_5gj:auto_generated.datab[11]
datab[12] => add_sub_5gj:auto_generated.datab[12]
datab[13] => add_sub_5gj:auto_generated.datab[13]
datab[14] => add_sub_5gj:auto_generated.datab[14]
datab[15] => add_sub_5gj:auto_generated.datab[15]
datab[16] => add_sub_5gj:auto_generated.datab[16]
datab[17] => add_sub_5gj:auto_generated.datab[17]
datab[18] => add_sub_5gj:auto_generated.datab[18]
datab[19] => add_sub_5gj:auto_generated.datab[19]
datab[20] => add_sub_5gj:auto_generated.datab[20]
datab[21] => add_sub_5gj:auto_generated.datab[21]
datab[22] => add_sub_5gj:auto_generated.datab[22]
cin => add_sub_5gj:auto_generated.cin
add_sub => add_sub_5gj:auto_generated.add_sub
clock => add_sub_5gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_5gj:auto_generated.clken
result[0] <= add_sub_5gj:auto_generated.result[0]
result[1] <= add_sub_5gj:auto_generated.result[1]
result[2] <= add_sub_5gj:auto_generated.result[2]
result[3] <= add_sub_5gj:auto_generated.result[3]
result[4] <= add_sub_5gj:auto_generated.result[4]
result[5] <= add_sub_5gj:auto_generated.result[5]
result[6] <= add_sub_5gj:auto_generated.result[6]
result[7] <= add_sub_5gj:auto_generated.result[7]
result[8] <= add_sub_5gj:auto_generated.result[8]
result[9] <= add_sub_5gj:auto_generated.result[9]
result[10] <= add_sub_5gj:auto_generated.result[10]
result[11] <= add_sub_5gj:auto_generated.result[11]
result[12] <= add_sub_5gj:auto_generated.result[12]
result[13] <= add_sub_5gj:auto_generated.result[13]
result[14] <= add_sub_5gj:auto_generated.result[14]
result[15] <= add_sub_5gj:auto_generated.result[15]
result[16] <= add_sub_5gj:auto_generated.result[16]
result[17] <= add_sub_5gj:auto_generated.result[17]
result[18] <= add_sub_5gj:auto_generated.result[18]
result[19] <= add_sub_5gj:auto_generated.result[19]
result[20] <= add_sub_5gj:auto_generated.result[20]
result[21] <= add_sub_5gj:auto_generated.result[21]
result[22] <= add_sub_5gj:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN46
cin => op_1.IN47
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_x|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:u1.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_131:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_131:bfp_scale.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.global_clock_enable
global_clock_enable => butterfly_st_imag[12].ENA
global_clock_enable => butterfly_st_imag[11].ENA
global_clock_enable => butterfly_st_imag[10].ENA
global_clock_enable => butterfly_st_imag[9].ENA
global_clock_enable => butterfly_st_imag[8].ENA
global_clock_enable => butterfly_st_imag[7].ENA
global_clock_enable => butterfly_st_imag[6].ENA
global_clock_enable => butterfly_st_imag[5].ENA
global_clock_enable => butterfly_st_imag[4].ENA
global_clock_enable => sit[0].ENA
global_clock_enable => butterfly_st_imag[3].ENA
global_clock_enable => result_x1_x3_real[0].ENA
global_clock_enable => butterfly_st_imag[2].ENA
global_clock_enable => result_x2_x4_real_se[0].ENA
global_clock_enable => butterfly_st_imag[1].ENA
global_clock_enable => butterfly_st_real[0].ENA
global_clock_enable => result_x1_x3_imag[0].ENA
global_clock_enable => butterfly_st_imag[0].ENA
global_clock_enable => result_x2_x4_imag_se[0].ENA
global_clock_enable => butterfly_st_imag[13].ENA
global_clock_enable => result_x2_x4_imag_se[1].ENA
global_clock_enable => result_x2_x4_imag_se[2].ENA
global_clock_enable => result_x2_x4_imag_se[3].ENA
global_clock_enable => result_x2_x4_imag_se[4].ENA
global_clock_enable => result_x2_x4_imag_se[5].ENA
global_clock_enable => result_x2_x4_imag_se[6].ENA
global_clock_enable => result_x2_x4_imag_se[7].ENA
global_clock_enable => result_x2_x4_imag_se[8].ENA
global_clock_enable => result_x2_x4_imag_se[9].ENA
global_clock_enable => result_x2_x4_imag_se[10].ENA
global_clock_enable => result_x2_x4_imag_se[11].ENA
global_clock_enable => result_x2_x4_imag_se[12].ENA
global_clock_enable => result_x2_x4_imag_se[13].ENA
global_clock_enable => result_x1_x3_imag_se[0].ENA
global_clock_enable => result_x1_x3_imag_se[1].ENA
global_clock_enable => result_x1_x3_imag_se[2].ENA
global_clock_enable => result_x1_x3_imag_se[3].ENA
global_clock_enable => result_x1_x3_imag_se[4].ENA
global_clock_enable => result_x1_x3_imag_se[5].ENA
global_clock_enable => result_x1_x3_imag_se[6].ENA
global_clock_enable => result_x1_x3_imag_se[7].ENA
global_clock_enable => result_x1_x3_imag_se[8].ENA
global_clock_enable => result_x1_x3_imag_se[9].ENA
global_clock_enable => result_x1_x3_imag_se[10].ENA
global_clock_enable => result_x1_x3_imag_se[11].ENA
global_clock_enable => result_x1_x3_imag_se[12].ENA
global_clock_enable => result_x1_x3_imag_se[13].ENA
global_clock_enable => result_x2_x4_imag[0].ENA
global_clock_enable => result_x2_x4_imag[1].ENA
global_clock_enable => result_x2_x4_imag[2].ENA
global_clock_enable => result_x2_x4_imag[3].ENA
global_clock_enable => result_x2_x4_imag[4].ENA
global_clock_enable => result_x2_x4_imag[5].ENA
global_clock_enable => result_x2_x4_imag[6].ENA
global_clock_enable => result_x2_x4_imag[7].ENA
global_clock_enable => result_x2_x4_imag[8].ENA
global_clock_enable => result_x2_x4_imag[9].ENA
global_clock_enable => result_x2_x4_imag[10].ENA
global_clock_enable => result_x2_x4_imag[11].ENA
global_clock_enable => result_x2_x4_imag[12].ENA
global_clock_enable => result_x1_x3_imag[1].ENA
global_clock_enable => result_x1_x3_imag[2].ENA
global_clock_enable => result_x1_x3_imag[3].ENA
global_clock_enable => result_x1_x3_imag[4].ENA
global_clock_enable => result_x1_x3_imag[5].ENA
global_clock_enable => result_x1_x3_imag[6].ENA
global_clock_enable => result_x1_x3_imag[7].ENA
global_clock_enable => result_x1_x3_imag[8].ENA
global_clock_enable => result_x1_x3_imag[9].ENA
global_clock_enable => result_x1_x3_imag[10].ENA
global_clock_enable => result_x1_x3_imag[11].ENA
global_clock_enable => result_x1_x3_imag[12].ENA
global_clock_enable => butterfly_st_real[1].ENA
global_clock_enable => butterfly_st_real[2].ENA
global_clock_enable => butterfly_st_real[3].ENA
global_clock_enable => butterfly_st_real[4].ENA
global_clock_enable => butterfly_st_real[5].ENA
global_clock_enable => butterfly_st_real[6].ENA
global_clock_enable => butterfly_st_real[7].ENA
global_clock_enable => butterfly_st_real[8].ENA
global_clock_enable => butterfly_st_real[9].ENA
global_clock_enable => butterfly_st_real[10].ENA
global_clock_enable => butterfly_st_real[11].ENA
global_clock_enable => butterfly_st_real[12].ENA
global_clock_enable => butterfly_st_real[13].ENA
global_clock_enable => result_x2_x4_real_se[1].ENA
global_clock_enable => result_x2_x4_real_se[2].ENA
global_clock_enable => result_x2_x4_real_se[3].ENA
global_clock_enable => result_x2_x4_real_se[4].ENA
global_clock_enable => result_x2_x4_real_se[5].ENA
global_clock_enable => result_x2_x4_real_se[6].ENA
global_clock_enable => result_x2_x4_real_se[7].ENA
global_clock_enable => result_x2_x4_real_se[8].ENA
global_clock_enable => result_x2_x4_real_se[9].ENA
global_clock_enable => result_x2_x4_real_se[10].ENA
global_clock_enable => result_x2_x4_real_se[11].ENA
global_clock_enable => result_x2_x4_real_se[12].ENA
global_clock_enable => result_x2_x4_real_se[13].ENA
global_clock_enable => result_x1_x3_real_se[0].ENA
global_clock_enable => result_x1_x3_real_se[1].ENA
global_clock_enable => result_x1_x3_real_se[2].ENA
global_clock_enable => result_x1_x3_real_se[3].ENA
global_clock_enable => result_x1_x3_real_se[4].ENA
global_clock_enable => result_x1_x3_real_se[5].ENA
global_clock_enable => result_x1_x3_real_se[6].ENA
global_clock_enable => result_x1_x3_real_se[7].ENA
global_clock_enable => result_x1_x3_real_se[8].ENA
global_clock_enable => result_x1_x3_real_se[9].ENA
global_clock_enable => result_x1_x3_real_se[10].ENA
global_clock_enable => result_x1_x3_real_se[11].ENA
global_clock_enable => result_x1_x3_real_se[12].ENA
global_clock_enable => result_x1_x3_real_se[13].ENA
global_clock_enable => result_x2_x4_real[0].ENA
global_clock_enable => result_x2_x4_real[1].ENA
global_clock_enable => result_x2_x4_real[2].ENA
global_clock_enable => result_x2_x4_real[3].ENA
global_clock_enable => result_x2_x4_real[4].ENA
global_clock_enable => result_x2_x4_real[5].ENA
global_clock_enable => result_x2_x4_real[6].ENA
global_clock_enable => result_x2_x4_real[7].ENA
global_clock_enable => result_x2_x4_real[8].ENA
global_clock_enable => result_x2_x4_real[9].ENA
global_clock_enable => result_x2_x4_real[10].ENA
global_clock_enable => result_x2_x4_real[11].ENA
global_clock_enable => result_x2_x4_real[12].ENA
global_clock_enable => result_x1_x3_real[1].ENA
global_clock_enable => result_x1_x3_real[2].ENA
global_clock_enable => result_x1_x3_real[3].ENA
global_clock_enable => result_x1_x3_real[4].ENA
global_clock_enable => result_x1_x3_real[5].ENA
global_clock_enable => result_x1_x3_real[6].ENA
global_clock_enable => result_x1_x3_real[7].ENA
global_clock_enable => result_x1_x3_real[8].ENA
global_clock_enable => result_x1_x3_real[9].ENA
global_clock_enable => result_x1_x3_real[10].ENA
global_clock_enable => result_x1_x3_real[11].ENA
global_clock_enable => result_x1_x3_real[12].ENA
global_clock_enable => srt[0].ENA
global_clock_enable => sit[1].ENA
global_clock_enable => sit[2].ENA
global_clock_enable => srt[1].ENA
global_clock_enable => srt[2].ENA
global_clock_enable => null_input_1.ENA
global_clock_enable => si[0].ENA
global_clock_enable => si[1].ENA
global_clock_enable => si[2].ENA
global_clock_enable => sr[0].ENA
global_clock_enable => sr[1].ENA
global_clock_enable => sr[2].ENA
global_clock_enable => x_4_imag_held[0].ENA
global_clock_enable => x_4_imag_held[1].ENA
global_clock_enable => x_4_imag_held[2].ENA
global_clock_enable => x_4_imag_held[3].ENA
global_clock_enable => x_4_imag_held[4].ENA
global_clock_enable => x_4_imag_held[5].ENA
global_clock_enable => x_4_imag_held[6].ENA
global_clock_enable => x_4_imag_held[7].ENA
global_clock_enable => x_4_imag_held[8].ENA
global_clock_enable => x_4_imag_held[9].ENA
global_clock_enable => x_4_imag_held[10].ENA
global_clock_enable => x_4_imag_held[11].ENA
global_clock_enable => x_4_imag_held[12].ENA
global_clock_enable => x_3_imag_held[0].ENA
global_clock_enable => x_3_imag_held[1].ENA
global_clock_enable => x_3_imag_held[2].ENA
global_clock_enable => x_3_imag_held[3].ENA
global_clock_enable => x_3_imag_held[4].ENA
global_clock_enable => x_3_imag_held[5].ENA
global_clock_enable => x_3_imag_held[6].ENA
global_clock_enable => x_3_imag_held[7].ENA
global_clock_enable => x_3_imag_held[8].ENA
global_clock_enable => x_3_imag_held[9].ENA
global_clock_enable => x_3_imag_held[10].ENA
global_clock_enable => x_3_imag_held[11].ENA
global_clock_enable => x_3_imag_held[12].ENA
global_clock_enable => x_2_imag_held[0].ENA
global_clock_enable => x_2_imag_held[1].ENA
global_clock_enable => x_2_imag_held[2].ENA
global_clock_enable => x_2_imag_held[3].ENA
global_clock_enable => x_2_imag_held[4].ENA
global_clock_enable => x_2_imag_held[5].ENA
global_clock_enable => x_2_imag_held[6].ENA
global_clock_enable => x_2_imag_held[7].ENA
global_clock_enable => x_2_imag_held[8].ENA
global_clock_enable => x_2_imag_held[9].ENA
global_clock_enable => x_2_imag_held[10].ENA
global_clock_enable => x_2_imag_held[11].ENA
global_clock_enable => x_2_imag_held[12].ENA
global_clock_enable => x_1_imag_held[0].ENA
global_clock_enable => x_1_imag_held[1].ENA
global_clock_enable => x_1_imag_held[2].ENA
global_clock_enable => x_1_imag_held[3].ENA
global_clock_enable => x_1_imag_held[4].ENA
global_clock_enable => x_1_imag_held[5].ENA
global_clock_enable => x_1_imag_held[6].ENA
global_clock_enable => x_1_imag_held[7].ENA
global_clock_enable => x_1_imag_held[8].ENA
global_clock_enable => x_1_imag_held[9].ENA
global_clock_enable => x_1_imag_held[10].ENA
global_clock_enable => x_1_imag_held[11].ENA
global_clock_enable => x_1_imag_held[12].ENA
global_clock_enable => x_4_real_held[0].ENA
global_clock_enable => x_4_real_held[1].ENA
global_clock_enable => x_4_real_held[2].ENA
global_clock_enable => x_4_real_held[3].ENA
global_clock_enable => x_4_real_held[4].ENA
global_clock_enable => x_4_real_held[5].ENA
global_clock_enable => x_4_real_held[6].ENA
global_clock_enable => x_4_real_held[7].ENA
global_clock_enable => x_4_real_held[8].ENA
global_clock_enable => x_4_real_held[9].ENA
global_clock_enable => x_4_real_held[10].ENA
global_clock_enable => x_4_real_held[11].ENA
global_clock_enable => x_4_real_held[12].ENA
global_clock_enable => x_3_real_held[0].ENA
global_clock_enable => x_3_real_held[1].ENA
global_clock_enable => x_3_real_held[2].ENA
global_clock_enable => x_3_real_held[3].ENA
global_clock_enable => x_3_real_held[4].ENA
global_clock_enable => x_3_real_held[5].ENA
global_clock_enable => x_3_real_held[6].ENA
global_clock_enable => x_3_real_held[7].ENA
global_clock_enable => x_3_real_held[8].ENA
global_clock_enable => x_3_real_held[9].ENA
global_clock_enable => x_3_real_held[10].ENA
global_clock_enable => x_3_real_held[11].ENA
global_clock_enable => x_3_real_held[12].ENA
global_clock_enable => x_2_real_held[0].ENA
global_clock_enable => x_2_real_held[1].ENA
global_clock_enable => x_2_real_held[2].ENA
global_clock_enable => x_2_real_held[3].ENA
global_clock_enable => x_2_real_held[4].ENA
global_clock_enable => x_2_real_held[5].ENA
global_clock_enable => x_2_real_held[6].ENA
global_clock_enable => x_2_real_held[7].ENA
global_clock_enable => x_2_real_held[8].ENA
global_clock_enable => x_2_real_held[9].ENA
global_clock_enable => x_2_real_held[10].ENA
global_clock_enable => x_2_real_held[11].ENA
global_clock_enable => x_2_real_held[12].ENA
global_clock_enable => x_1_real_held[0].ENA
global_clock_enable => x_1_real_held[1].ENA
global_clock_enable => x_1_real_held[2].ENA
global_clock_enable => x_1_real_held[3].ENA
global_clock_enable => x_1_real_held[4].ENA
global_clock_enable => x_1_real_held[5].ENA
global_clock_enable => x_1_real_held[6].ENA
global_clock_enable => x_1_real_held[7].ENA
global_clock_enable => x_1_real_held[8].ENA
global_clock_enable => x_1_real_held[9].ENA
global_clock_enable => x_1_real_held[10].ENA
global_clock_enable => x_1_real_held[11].ENA
global_clock_enable => x_1_real_held[12].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => sel_arr[9][0].ENA
global_clock_enable => sel_arr[9][1].ENA
global_clock_enable => sel_arr[8][0].ENA
global_clock_enable => sel_arr[8][1].ENA
global_clock_enable => sel_arr[7][0].ENA
global_clock_enable => sel_arr[7][1].ENA
global_clock_enable => sel_arr[6][0].ENA
global_clock_enable => sel_arr[6][1].ENA
global_clock_enable => sel_arr[5][0].ENA
global_clock_enable => sel_arr[5][1].ENA
global_clock_enable => sel_arr[4][0].ENA
global_clock_enable => sel_arr[4][1].ENA
global_clock_enable => sel_arr[3][0].ENA
global_clock_enable => sel_arr[3][1].ENA
global_clock_enable => sel_arr[2][0].ENA
global_clock_enable => sel_arr[2][1].ENA
global_clock_enable => sel_arr[1][0].ENA
global_clock_enable => sel_arr[1][1].ENA
global_clock_enable => sel_arr[0][0].ENA
global_clock_enable => sel_arr[0][1].ENA
clk => asj_fft_pround_fft_131:gen_full_rnd:u0.clk
clk => butterfly_st_imag[0].CLK
clk => butterfly_st_imag[1].CLK
clk => butterfly_st_imag[2].CLK
clk => butterfly_st_imag[3].CLK
clk => butterfly_st_imag[4].CLK
clk => butterfly_st_imag[5].CLK
clk => butterfly_st_imag[6].CLK
clk => butterfly_st_imag[7].CLK
clk => butterfly_st_imag[8].CLK
clk => butterfly_st_imag[9].CLK
clk => butterfly_st_imag[10].CLK
clk => butterfly_st_imag[11].CLK
clk => butterfly_st_imag[12].CLK
clk => butterfly_st_imag[13].CLK
clk => result_x2_x4_imag_se[0].CLK
clk => result_x2_x4_imag_se[1].CLK
clk => result_x2_x4_imag_se[2].CLK
clk => result_x2_x4_imag_se[3].CLK
clk => result_x2_x4_imag_se[4].CLK
clk => result_x2_x4_imag_se[5].CLK
clk => result_x2_x4_imag_se[6].CLK
clk => result_x2_x4_imag_se[7].CLK
clk => result_x2_x4_imag_se[8].CLK
clk => result_x2_x4_imag_se[9].CLK
clk => result_x2_x4_imag_se[10].CLK
clk => result_x2_x4_imag_se[11].CLK
clk => result_x2_x4_imag_se[12].CLK
clk => result_x2_x4_imag_se[13].CLK
clk => result_x1_x3_imag_se[0].CLK
clk => result_x1_x3_imag_se[1].CLK
clk => result_x1_x3_imag_se[2].CLK
clk => result_x1_x3_imag_se[3].CLK
clk => result_x1_x3_imag_se[4].CLK
clk => result_x1_x3_imag_se[5].CLK
clk => result_x1_x3_imag_se[6].CLK
clk => result_x1_x3_imag_se[7].CLK
clk => result_x1_x3_imag_se[8].CLK
clk => result_x1_x3_imag_se[9].CLK
clk => result_x1_x3_imag_se[10].CLK
clk => result_x1_x3_imag_se[11].CLK
clk => result_x1_x3_imag_se[12].CLK
clk => result_x1_x3_imag_se[13].CLK
clk => result_x2_x4_imag[0].CLK
clk => result_x2_x4_imag[1].CLK
clk => result_x2_x4_imag[2].CLK
clk => result_x2_x4_imag[3].CLK
clk => result_x2_x4_imag[4].CLK
clk => result_x2_x4_imag[5].CLK
clk => result_x2_x4_imag[6].CLK
clk => result_x2_x4_imag[7].CLK
clk => result_x2_x4_imag[8].CLK
clk => result_x2_x4_imag[9].CLK
clk => result_x2_x4_imag[10].CLK
clk => result_x2_x4_imag[11].CLK
clk => result_x2_x4_imag[12].CLK
clk => result_x1_x3_imag[0].CLK
clk => result_x1_x3_imag[1].CLK
clk => result_x1_x3_imag[2].CLK
clk => result_x1_x3_imag[3].CLK
clk => result_x1_x3_imag[4].CLK
clk => result_x1_x3_imag[5].CLK
clk => result_x1_x3_imag[6].CLK
clk => result_x1_x3_imag[7].CLK
clk => result_x1_x3_imag[8].CLK
clk => result_x1_x3_imag[9].CLK
clk => result_x1_x3_imag[10].CLK
clk => result_x1_x3_imag[11].CLK
clk => result_x1_x3_imag[12].CLK
clk => butterfly_st_real[0].CLK
clk => butterfly_st_real[1].CLK
clk => butterfly_st_real[2].CLK
clk => butterfly_st_real[3].CLK
clk => butterfly_st_real[4].CLK
clk => butterfly_st_real[5].CLK
clk => butterfly_st_real[6].CLK
clk => butterfly_st_real[7].CLK
clk => butterfly_st_real[8].CLK
clk => butterfly_st_real[9].CLK
clk => butterfly_st_real[10].CLK
clk => butterfly_st_real[11].CLK
clk => butterfly_st_real[12].CLK
clk => butterfly_st_real[13].CLK
clk => result_x2_x4_real_se[0].CLK
clk => result_x2_x4_real_se[1].CLK
clk => result_x2_x4_real_se[2].CLK
clk => result_x2_x4_real_se[3].CLK
clk => result_x2_x4_real_se[4].CLK
clk => result_x2_x4_real_se[5].CLK
clk => result_x2_x4_real_se[6].CLK
clk => result_x2_x4_real_se[7].CLK
clk => result_x2_x4_real_se[8].CLK
clk => result_x2_x4_real_se[9].CLK
clk => result_x2_x4_real_se[10].CLK
clk => result_x2_x4_real_se[11].CLK
clk => result_x2_x4_real_se[12].CLK
clk => result_x2_x4_real_se[13].CLK
clk => result_x1_x3_real_se[0].CLK
clk => result_x1_x3_real_se[1].CLK
clk => result_x1_x3_real_se[2].CLK
clk => result_x1_x3_real_se[3].CLK
clk => result_x1_x3_real_se[4].CLK
clk => result_x1_x3_real_se[5].CLK
clk => result_x1_x3_real_se[6].CLK
clk => result_x1_x3_real_se[7].CLK
clk => result_x1_x3_real_se[8].CLK
clk => result_x1_x3_real_se[9].CLK
clk => result_x1_x3_real_se[10].CLK
clk => result_x1_x3_real_se[11].CLK
clk => result_x1_x3_real_se[12].CLK
clk => result_x1_x3_real_se[13].CLK
clk => result_x2_x4_real[0].CLK
clk => result_x2_x4_real[1].CLK
clk => result_x2_x4_real[2].CLK
clk => result_x2_x4_real[3].CLK
clk => result_x2_x4_real[4].CLK
clk => result_x2_x4_real[5].CLK
clk => result_x2_x4_real[6].CLK
clk => result_x2_x4_real[7].CLK
clk => result_x2_x4_real[8].CLK
clk => result_x2_x4_real[9].CLK
clk => result_x2_x4_real[10].CLK
clk => result_x2_x4_real[11].CLK
clk => result_x2_x4_real[12].CLK
clk => result_x1_x3_real[0].CLK
clk => result_x1_x3_real[1].CLK
clk => result_x1_x3_real[2].CLK
clk => result_x1_x3_real[3].CLK
clk => result_x1_x3_real[4].CLK
clk => result_x1_x3_real[5].CLK
clk => result_x1_x3_real[6].CLK
clk => result_x1_x3_real[7].CLK
clk => result_x1_x3_real[8].CLK
clk => result_x1_x3_real[9].CLK
clk => result_x1_x3_real[10].CLK
clk => result_x1_x3_real[11].CLK
clk => result_x1_x3_real[12].CLK
clk => sit[0].CLK
clk => srt[0].CLK
clk => sit[1].CLK
clk => sit[2].CLK
clk => srt[1].CLK
clk => srt[2].CLK
clk => null_input_1.CLK
clk => si[0].CLK
clk => si[1].CLK
clk => si[2].CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => x_4_imag_held[0].CLK
clk => x_4_imag_held[1].CLK
clk => x_4_imag_held[2].CLK
clk => x_4_imag_held[3].CLK
clk => x_4_imag_held[4].CLK
clk => x_4_imag_held[5].CLK
clk => x_4_imag_held[6].CLK
clk => x_4_imag_held[7].CLK
clk => x_4_imag_held[8].CLK
clk => x_4_imag_held[9].CLK
clk => x_4_imag_held[10].CLK
clk => x_4_imag_held[11].CLK
clk => x_4_imag_held[12].CLK
clk => x_3_imag_held[0].CLK
clk => x_3_imag_held[1].CLK
clk => x_3_imag_held[2].CLK
clk => x_3_imag_held[3].CLK
clk => x_3_imag_held[4].CLK
clk => x_3_imag_held[5].CLK
clk => x_3_imag_held[6].CLK
clk => x_3_imag_held[7].CLK
clk => x_3_imag_held[8].CLK
clk => x_3_imag_held[9].CLK
clk => x_3_imag_held[10].CLK
clk => x_3_imag_held[11].CLK
clk => x_3_imag_held[12].CLK
clk => x_2_imag_held[0].CLK
clk => x_2_imag_held[1].CLK
clk => x_2_imag_held[2].CLK
clk => x_2_imag_held[3].CLK
clk => x_2_imag_held[4].CLK
clk => x_2_imag_held[5].CLK
clk => x_2_imag_held[6].CLK
clk => x_2_imag_held[7].CLK
clk => x_2_imag_held[8].CLK
clk => x_2_imag_held[9].CLK
clk => x_2_imag_held[10].CLK
clk => x_2_imag_held[11].CLK
clk => x_2_imag_held[12].CLK
clk => x_1_imag_held[0].CLK
clk => x_1_imag_held[1].CLK
clk => x_1_imag_held[2].CLK
clk => x_1_imag_held[3].CLK
clk => x_1_imag_held[4].CLK
clk => x_1_imag_held[5].CLK
clk => x_1_imag_held[6].CLK
clk => x_1_imag_held[7].CLK
clk => x_1_imag_held[8].CLK
clk => x_1_imag_held[9].CLK
clk => x_1_imag_held[10].CLK
clk => x_1_imag_held[11].CLK
clk => x_1_imag_held[12].CLK
clk => x_4_real_held[0].CLK
clk => x_4_real_held[1].CLK
clk => x_4_real_held[2].CLK
clk => x_4_real_held[3].CLK
clk => x_4_real_held[4].CLK
clk => x_4_real_held[5].CLK
clk => x_4_real_held[6].CLK
clk => x_4_real_held[7].CLK
clk => x_4_real_held[8].CLK
clk => x_4_real_held[9].CLK
clk => x_4_real_held[10].CLK
clk => x_4_real_held[11].CLK
clk => x_4_real_held[12].CLK
clk => x_3_real_held[0].CLK
clk => x_3_real_held[1].CLK
clk => x_3_real_held[2].CLK
clk => x_3_real_held[3].CLK
clk => x_3_real_held[4].CLK
clk => x_3_real_held[5].CLK
clk => x_3_real_held[6].CLK
clk => x_3_real_held[7].CLK
clk => x_3_real_held[8].CLK
clk => x_3_real_held[9].CLK
clk => x_3_real_held[10].CLK
clk => x_3_real_held[11].CLK
clk => x_3_real_held[12].CLK
clk => x_2_real_held[0].CLK
clk => x_2_real_held[1].CLK
clk => x_2_real_held[2].CLK
clk => x_2_real_held[3].CLK
clk => x_2_real_held[4].CLK
clk => x_2_real_held[5].CLK
clk => x_2_real_held[6].CLK
clk => x_2_real_held[7].CLK
clk => x_2_real_held[8].CLK
clk => x_2_real_held[9].CLK
clk => x_2_real_held[10].CLK
clk => x_2_real_held[11].CLK
clk => x_2_real_held[12].CLK
clk => x_1_real_held[0].CLK
clk => x_1_real_held[1].CLK
clk => x_1_real_held[2].CLK
clk => x_1_real_held[3].CLK
clk => x_1_real_held[4].CLK
clk => x_1_real_held[5].CLK
clk => x_1_real_held[6].CLK
clk => x_1_real_held[7].CLK
clk => x_1_real_held[8].CLK
clk => x_1_real_held[9].CLK
clk => x_1_real_held[10].CLK
clk => x_1_real_held[11].CLK
clk => x_1_real_held[12].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => sel_arr[9][0].CLK
clk => sel_arr[9][1].CLK
clk => sel_arr[8][0].CLK
clk => sel_arr[8][1].CLK
clk => sel_arr[7][0].CLK
clk => sel_arr[7][1].CLK
clk => sel_arr[6][0].CLK
clk => sel_arr[6][1].CLK
clk => sel_arr[5][0].CLK
clk => sel_arr[5][1].CLK
clk => sel_arr[4][0].CLK
clk => sel_arr[4][1].CLK
clk => sel_arr[3][0].CLK
clk => sel_arr[3][1].CLK
clk => sel_arr[2][0].CLK
clk => sel_arr[2][1].CLK
clk => sel_arr[1][0].CLK
clk => sel_arr[1][1].CLK
clk => sel_arr[0][0].CLK
clk => sel_arr[0][1].CLK
clk => asj_fft_pround_fft_131:gen_full_rnd:u1.clk
clk => asj_fft_bfp_o_fft_131:bfp_detect.clk
clk => asj_fft_bfp_i_fft_131:bfp_scale.clk
clk => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.clk
clken => asj_fft_pround_fft_131:gen_full_rnd:u0.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:u1.clken
clken => asj_fft_bfp_o_fft_131:bfp_detect.data_rdy
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => sit.OUTPUTSELECT
reset => srt.OUTPUTSELECT
reset => sit.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_131:bfp_detect.reset
reset => butterfly_st_imag[0].ACLR
reset => butterfly_st_imag[1].ACLR
reset => butterfly_st_imag[2].ACLR
reset => butterfly_st_imag[3].ACLR
reset => butterfly_st_imag[4].ACLR
reset => butterfly_st_imag[5].ACLR
reset => butterfly_st_imag[6].ACLR
reset => butterfly_st_imag[7].ACLR
reset => butterfly_st_imag[8].ACLR
reset => butterfly_st_imag[9].ACLR
reset => butterfly_st_imag[10].ACLR
reset => butterfly_st_imag[11].ACLR
reset => butterfly_st_imag[12].ACLR
reset => butterfly_st_imag[13].ACLR
reset => result_x2_x4_imag[0].ACLR
reset => result_x2_x4_imag[1].ACLR
reset => result_x2_x4_imag[2].ACLR
reset => result_x2_x4_imag[3].ACLR
reset => result_x2_x4_imag[4].ACLR
reset => result_x2_x4_imag[5].ACLR
reset => result_x2_x4_imag[6].ACLR
reset => result_x2_x4_imag[7].ACLR
reset => result_x2_x4_imag[8].ACLR
reset => result_x2_x4_imag[9].ACLR
reset => result_x2_x4_imag[10].ACLR
reset => result_x2_x4_imag[11].ACLR
reset => result_x2_x4_imag[12].ACLR
reset => result_x1_x3_imag[0].ACLR
reset => result_x1_x3_imag[1].ACLR
reset => result_x1_x3_imag[2].ACLR
reset => result_x1_x3_imag[3].ACLR
reset => result_x1_x3_imag[4].ACLR
reset => result_x1_x3_imag[5].ACLR
reset => result_x1_x3_imag[6].ACLR
reset => result_x1_x3_imag[7].ACLR
reset => result_x1_x3_imag[8].ACLR
reset => result_x1_x3_imag[9].ACLR
reset => result_x1_x3_imag[10].ACLR
reset => result_x1_x3_imag[11].ACLR
reset => result_x1_x3_imag[12].ACLR
reset => butterfly_st_real[0].ACLR
reset => butterfly_st_real[1].ACLR
reset => butterfly_st_real[2].ACLR
reset => butterfly_st_real[3].ACLR
reset => butterfly_st_real[4].ACLR
reset => butterfly_st_real[5].ACLR
reset => butterfly_st_real[6].ACLR
reset => butterfly_st_real[7].ACLR
reset => butterfly_st_real[8].ACLR
reset => butterfly_st_real[9].ACLR
reset => butterfly_st_real[10].ACLR
reset => butterfly_st_real[11].ACLR
reset => butterfly_st_real[12].ACLR
reset => butterfly_st_real[13].ACLR
reset => result_x2_x4_real[0].ACLR
reset => result_x2_x4_real[1].ACLR
reset => result_x2_x4_real[2].ACLR
reset => result_x2_x4_real[3].ACLR
reset => result_x2_x4_real[4].ACLR
reset => result_x2_x4_real[5].ACLR
reset => result_x2_x4_real[6].ACLR
reset => result_x2_x4_real[7].ACLR
reset => result_x2_x4_real[8].ACLR
reset => result_x2_x4_real[9].ACLR
reset => result_x2_x4_real[10].ACLR
reset => result_x2_x4_real[11].ACLR
reset => result_x2_x4_real[12].ACLR
reset => result_x1_x3_real[0].ACLR
reset => result_x1_x3_real[1].ACLR
reset => result_x1_x3_real[2].ACLR
reset => result_x1_x3_real[3].ACLR
reset => result_x1_x3_real[4].ACLR
reset => result_x1_x3_real[5].ACLR
reset => result_x1_x3_real[6].ACLR
reset => result_x1_x3_real[7].ACLR
reset => result_x1_x3_real[8].ACLR
reset => result_x1_x3_real[9].ACLR
reset => result_x1_x3_real[10].ACLR
reset => result_x1_x3_real[11].ACLR
reset => result_x1_x3_real[12].ACLR
reset => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.reset
next_pass => asj_fft_bfp_o_fft_131:bfp_detect.next_pass
next_blk => asj_fft_bfp_o_fft_131:bfp_detect.next_blk
sel_lpp => sr.OUTPUTSELECT
sel_lpp => sr.OUTPUTSELECT
sel_lpp => sr.OUTPUTSELECT
sel_lpp => si.OUTPUTSELECT
sel_lpp => si.OUTPUTSELECT
sel_lpp => si.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x2_x4_real_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x1_x3_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => result_x2_x4_imag_se.OUTPUTSELECT
sel_lpp => null_input_1.IN1
alt_slb_i[0] => asj_fft_bfp_i_fft_131:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i_fft_131:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i_fft_131:bfp_scale.bfp_factor[2]
sel[0] => sel_arr.DATAA
sel[1] => sel_arr.DATAA
data_real_i[0] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[0]
data_real_i[1] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[1]
data_real_i[2] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[2]
data_real_i[3] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[3]
data_real_i[4] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[4]
data_real_i[5] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[5]
data_real_i[6] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[6]
data_real_i[7] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[7]
data_real_i[8] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[8]
data_real_i[9] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[9]
data_real_i[10] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[10]
data_real_i[11] => asj_fft_bfp_i_fft_131:bfp_scale.real_bfp_0_in[11]
data_imag_i[0] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[0]
data_imag_i[1] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[1]
data_imag_i[2] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[2]
data_imag_i[3] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[3]
data_imag_i[4] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[4]
data_imag_i[5] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[5]
data_imag_i[6] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[6]
data_imag_i[7] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[7]
data_imag_i[8] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[8]
data_imag_i[9] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[9]
data_imag_i[10] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[10]
data_imag_i[11] => asj_fft_bfp_i_fft_131:bfp_scale.imag_bfp_0_in[11]
twid_real[0] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[0]
twid_real[1] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[1]
twid_real[2] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[2]
twid_real[3] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[3]
twid_real[4] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[4]
twid_real[5] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[5]
twid_real[6] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[6]
twid_real[7] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[7]
twid_real[8] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[8]
twid_real[9] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datac[9]
twid_imag[0] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[0]
twid_imag[1] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[1]
twid_imag[2] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[2]
twid_imag[3] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[3]
twid_imag[4] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[4]
twid_imag[5] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[5]
twid_imag[6] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[6]
twid_imag[7] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[7]
twid_imag[8] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[8]
twid_imag[9] => apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.datad[9]
data_real_o[0] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[0]
data_real_o[1] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[1]
data_real_o[2] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[2]
data_real_o[3] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[3]
data_real_o[4] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[4]
data_real_o[5] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[5]
data_real_o[6] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[6]
data_real_o[7] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[7]
data_real_o[8] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[8]
data_real_o[9] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[9]
data_real_o[10] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[10]
data_real_o[11] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.imag_out[11]
data_imag_o[0] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[0]
data_imag_o[1] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[1]
data_imag_o[2] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[2]
data_imag_o[3] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[3]
data_imag_o[4] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[4]
data_imag_o[5] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[5]
data_imag_o[6] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[6]
data_imag_o[7] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[7]
data_imag_o[8] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[8]
data_imag_o[9] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[9]
data_imag_o[10] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[10]
data_imag_o[11] <= apn_fft_cmult_cpx2_fft_131:gen_da2:cm1.real_out[11]
alt_slb_o[0] <= asj_fft_bfp_o_fft_131:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o_fft_131:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o_fft_131:bfp_detect.lut_out[2]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_6gj:auto_generated.dataa[0]
dataa[1] => add_sub_6gj:auto_generated.dataa[1]
dataa[2] => add_sub_6gj:auto_generated.dataa[2]
dataa[3] => add_sub_6gj:auto_generated.dataa[3]
dataa[4] => add_sub_6gj:auto_generated.dataa[4]
dataa[5] => add_sub_6gj:auto_generated.dataa[5]
dataa[6] => add_sub_6gj:auto_generated.dataa[6]
dataa[7] => add_sub_6gj:auto_generated.dataa[7]
dataa[8] => add_sub_6gj:auto_generated.dataa[8]
dataa[9] => add_sub_6gj:auto_generated.dataa[9]
dataa[10] => add_sub_6gj:auto_generated.dataa[10]
dataa[11] => add_sub_6gj:auto_generated.dataa[11]
dataa[12] => add_sub_6gj:auto_generated.dataa[12]
dataa[13] => add_sub_6gj:auto_generated.dataa[13]
dataa[14] => add_sub_6gj:auto_generated.dataa[14]
datab[0] => add_sub_6gj:auto_generated.datab[0]
datab[1] => add_sub_6gj:auto_generated.datab[1]
datab[2] => add_sub_6gj:auto_generated.datab[2]
datab[3] => add_sub_6gj:auto_generated.datab[3]
datab[4] => add_sub_6gj:auto_generated.datab[4]
datab[5] => add_sub_6gj:auto_generated.datab[5]
datab[6] => add_sub_6gj:auto_generated.datab[6]
datab[7] => add_sub_6gj:auto_generated.datab[7]
datab[8] => add_sub_6gj:auto_generated.datab[8]
datab[9] => add_sub_6gj:auto_generated.datab[9]
datab[10] => add_sub_6gj:auto_generated.datab[10]
datab[11] => add_sub_6gj:auto_generated.datab[11]
datab[12] => add_sub_6gj:auto_generated.datab[12]
datab[13] => add_sub_6gj:auto_generated.datab[13]
datab[14] => add_sub_6gj:auto_generated.datab[14]
cin => add_sub_6gj:auto_generated.cin
add_sub => add_sub_6gj:auto_generated.add_sub
clock => add_sub_6gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_6gj:auto_generated.clken
result[0] <= add_sub_6gj:auto_generated.result[0]
result[1] <= add_sub_6gj:auto_generated.result[1]
result[2] <= add_sub_6gj:auto_generated.result[2]
result[3] <= add_sub_6gj:auto_generated.result[3]
result[4] <= add_sub_6gj:auto_generated.result[4]
result[5] <= add_sub_6gj:auto_generated.result[5]
result[6] <= add_sub_6gj:auto_generated.result[6]
result[7] <= add_sub_6gj:auto_generated.result[7]
result[8] <= add_sub_6gj:auto_generated.result[8]
result[9] <= add_sub_6gj:auto_generated.result[9]
result[10] <= add_sub_6gj:auto_generated.result[10]
result[11] <= add_sub_6gj:auto_generated.result[11]
result[12] <= add_sub_6gj:auto_generated.result[12]
result[13] <= add_sub_6gj:auto_generated.result[13]
result[14] <= add_sub_6gj:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_6gj:auto_generated.dataa[0]
dataa[1] => add_sub_6gj:auto_generated.dataa[1]
dataa[2] => add_sub_6gj:auto_generated.dataa[2]
dataa[3] => add_sub_6gj:auto_generated.dataa[3]
dataa[4] => add_sub_6gj:auto_generated.dataa[4]
dataa[5] => add_sub_6gj:auto_generated.dataa[5]
dataa[6] => add_sub_6gj:auto_generated.dataa[6]
dataa[7] => add_sub_6gj:auto_generated.dataa[7]
dataa[8] => add_sub_6gj:auto_generated.dataa[8]
dataa[9] => add_sub_6gj:auto_generated.dataa[9]
dataa[10] => add_sub_6gj:auto_generated.dataa[10]
dataa[11] => add_sub_6gj:auto_generated.dataa[11]
dataa[12] => add_sub_6gj:auto_generated.dataa[12]
dataa[13] => add_sub_6gj:auto_generated.dataa[13]
dataa[14] => add_sub_6gj:auto_generated.dataa[14]
datab[0] => add_sub_6gj:auto_generated.datab[0]
datab[1] => add_sub_6gj:auto_generated.datab[1]
datab[2] => add_sub_6gj:auto_generated.datab[2]
datab[3] => add_sub_6gj:auto_generated.datab[3]
datab[4] => add_sub_6gj:auto_generated.datab[4]
datab[5] => add_sub_6gj:auto_generated.datab[5]
datab[6] => add_sub_6gj:auto_generated.datab[6]
datab[7] => add_sub_6gj:auto_generated.datab[7]
datab[8] => add_sub_6gj:auto_generated.datab[8]
datab[9] => add_sub_6gj:auto_generated.datab[9]
datab[10] => add_sub_6gj:auto_generated.datab[10]
datab[11] => add_sub_6gj:auto_generated.datab[11]
datab[12] => add_sub_6gj:auto_generated.datab[12]
datab[13] => add_sub_6gj:auto_generated.datab[13]
datab[14] => add_sub_6gj:auto_generated.datab[14]
cin => add_sub_6gj:auto_generated.cin
add_sub => add_sub_6gj:auto_generated.add_sub
clock => add_sub_6gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_6gj:auto_generated.clken
result[0] <= add_sub_6gj:auto_generated.result[0]
result[1] <= add_sub_6gj:auto_generated.result[1]
result[2] <= add_sub_6gj:auto_generated.result[2]
result[3] <= add_sub_6gj:auto_generated.result[3]
result[4] <= add_sub_6gj:auto_generated.result[4]
result[5] <= add_sub_6gj:auto_generated.result[5]
result[6] <= add_sub_6gj:auto_generated.result[6]
result[7] <= add_sub_6gj:auto_generated.result[7]
result[8] <= add_sub_6gj:auto_generated.result[8]
result[9] <= add_sub_6gj:auto_generated.result[9]
result[10] <= add_sub_6gj:auto_generated.result[10]
result[11] <= add_sub_6gj:auto_generated.result[11]
result[12] <= add_sub_6gj:auto_generated.result[12]
result[13] <= add_sub_6gj:auto_generated.result[13]
result[14] <= add_sub_6gj:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_pround_fft_131:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_6gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.global_clock_enable
global_clock_enable => sdet.BLOCK_GAP.OUTPUTSELECT
global_clock_enable => sdet.DISABLE.OUTPUTSELECT
global_clock_enable => sdet.ENABLE.OUTPUTSELECT
global_clock_enable => sdet.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdet.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => en_gain_lut_8_pts.ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
clk => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.clk
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => en_gain_lut_8_pts.CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.clk
clk => sdet~1.DATAIN
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
next_pass => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => sdet.DATAA
next_blk => reg_slb.IN1
next_blk => sdet.DATAA
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => rail_p_r[0][0].IN0
real_bfp_0_in[7] => rail_n_r[0][0].IN0
real_bfp_0_in[8] => rail_p_r[0][1].IN0
real_bfp_0_in[8] => rail_n_r[0][1].IN0
real_bfp_0_in[9] => rail_p_r[0][2].IN0
real_bfp_0_in[9] => rail_n_r[0][2].IN0
real_bfp_0_in[10] => rail_p_r[0][3].IN0
real_bfp_0_in[10] => rail_n_r[0][3].IN0
real_bfp_0_in[11] => rail_p_r[0][3].IN1
real_bfp_0_in[11] => rail_n_r[0][3].IN1
real_bfp_0_in[11] => rail_p_r[0][2].IN1
real_bfp_0_in[11] => rail_n_r[0][2].IN1
real_bfp_0_in[11] => rail_p_r[0][1].IN1
real_bfp_0_in[11] => rail_n_r[0][1].IN1
real_bfp_0_in[11] => rail_p_r[0][0].IN1
real_bfp_0_in[11] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => rail_p_i[0][0].IN0
imag_bfp_0_in[7] => rail_n_i[0][0].IN0
imag_bfp_0_in[8] => rail_p_i[0][1].IN0
imag_bfp_0_in[8] => rail_n_i[0][1].IN0
imag_bfp_0_in[9] => rail_p_i[0][2].IN0
imag_bfp_0_in[9] => rail_n_i[0][2].IN0
imag_bfp_0_in[10] => rail_p_i[0][3].IN0
imag_bfp_0_in[10] => rail_n_i[0][3].IN0
imag_bfp_0_in[11] => rail_p_i[0][3].IN1
imag_bfp_0_in[11] => rail_n_i[0][3].IN1
imag_bfp_0_in[11] => rail_p_i[0][2].IN1
imag_bfp_0_in[11] => rail_n_i[0][2].IN1
imag_bfp_0_in[11] => rail_p_i[0][1].IN1
imag_bfp_0_in[11] => rail_n_i[0][1].IN1
imag_bfp_0_in[11] => rail_p_i[0][0].IN1
imag_bfp_0_in[11] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_o_fft_131:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[2].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|asj_fft_bfp_i_fft_131:bfp_scale
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][0].ENA
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[0] => Mux8.IN10
real_bfp_0_in[0] => Mux9.IN10
real_bfp_0_in[0] => Mux10.IN10
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[1] => Mux6.IN10
real_bfp_0_in[1] => Mux7.IN9
real_bfp_0_in[1] => Mux8.IN9
real_bfp_0_in[1] => Mux9.IN9
real_bfp_0_in[1] => Mux10.IN9
real_bfp_0_in[2] => Mux5.IN10
real_bfp_0_in[2] => Mux6.IN9
real_bfp_0_in[2] => Mux7.IN8
real_bfp_0_in[2] => Mux8.IN8
real_bfp_0_in[2] => Mux9.IN8
real_bfp_0_in[3] => Mux4.IN10
real_bfp_0_in[3] => Mux5.IN9
real_bfp_0_in[3] => Mux6.IN8
real_bfp_0_in[3] => Mux7.IN7
real_bfp_0_in[3] => Mux8.IN7
real_bfp_0_in[4] => Mux3.IN10
real_bfp_0_in[4] => Mux4.IN9
real_bfp_0_in[4] => Mux5.IN8
real_bfp_0_in[4] => Mux6.IN7
real_bfp_0_in[4] => Mux7.IN6
real_bfp_0_in[5] => Mux2.IN10
real_bfp_0_in[5] => Mux3.IN9
real_bfp_0_in[5] => Mux4.IN8
real_bfp_0_in[5] => Mux5.IN7
real_bfp_0_in[5] => Mux6.IN6
real_bfp_0_in[6] => Mux1.IN10
real_bfp_0_in[6] => Mux2.IN9
real_bfp_0_in[6] => Mux3.IN8
real_bfp_0_in[6] => Mux4.IN7
real_bfp_0_in[6] => Mux5.IN6
real_bfp_0_in[7] => Mux0.IN10
real_bfp_0_in[7] => Mux1.IN9
real_bfp_0_in[7] => Mux2.IN8
real_bfp_0_in[7] => Mux3.IN7
real_bfp_0_in[7] => Mux4.IN6
real_bfp_0_in[8] => Mux0.IN9
real_bfp_0_in[8] => Mux1.IN8
real_bfp_0_in[8] => Mux2.IN7
real_bfp_0_in[8] => Mux3.IN6
real_bfp_0_in[9] => Mux0.IN8
real_bfp_0_in[9] => Mux1.IN7
real_bfp_0_in[9] => Mux2.IN6
real_bfp_0_in[10] => Mux0.IN7
real_bfp_0_in[10] => Mux1.IN6
real_bfp_0_in[11] => Mux0.IN6
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => ~NO_FANOUT~
imag_bfp_0_in[0] => Mux19.IN10
imag_bfp_0_in[0] => Mux20.IN10
imag_bfp_0_in[0] => Mux21.IN10
imag_bfp_0_in[0] => Mux22.IN10
imag_bfp_0_in[0] => Mux23.IN10
imag_bfp_0_in[1] => Mux18.IN10
imag_bfp_0_in[1] => Mux19.IN9
imag_bfp_0_in[1] => Mux20.IN9
imag_bfp_0_in[1] => Mux21.IN9
imag_bfp_0_in[1] => Mux22.IN9
imag_bfp_0_in[2] => Mux17.IN10
imag_bfp_0_in[2] => Mux18.IN9
imag_bfp_0_in[2] => Mux19.IN8
imag_bfp_0_in[2] => Mux20.IN8
imag_bfp_0_in[2] => Mux21.IN8
imag_bfp_0_in[3] => Mux16.IN10
imag_bfp_0_in[3] => Mux17.IN9
imag_bfp_0_in[3] => Mux18.IN8
imag_bfp_0_in[3] => Mux19.IN7
imag_bfp_0_in[3] => Mux20.IN7
imag_bfp_0_in[4] => Mux15.IN10
imag_bfp_0_in[4] => Mux16.IN9
imag_bfp_0_in[4] => Mux17.IN8
imag_bfp_0_in[4] => Mux18.IN7
imag_bfp_0_in[4] => Mux19.IN6
imag_bfp_0_in[5] => Mux14.IN10
imag_bfp_0_in[5] => Mux15.IN9
imag_bfp_0_in[5] => Mux16.IN8
imag_bfp_0_in[5] => Mux17.IN7
imag_bfp_0_in[5] => Mux18.IN6
imag_bfp_0_in[6] => Mux13.IN10
imag_bfp_0_in[6] => Mux14.IN9
imag_bfp_0_in[6] => Mux15.IN8
imag_bfp_0_in[6] => Mux16.IN7
imag_bfp_0_in[6] => Mux17.IN6
imag_bfp_0_in[7] => Mux12.IN10
imag_bfp_0_in[7] => Mux13.IN9
imag_bfp_0_in[7] => Mux14.IN8
imag_bfp_0_in[7] => Mux15.IN7
imag_bfp_0_in[7] => Mux16.IN6
imag_bfp_0_in[8] => Mux12.IN9
imag_bfp_0_in[8] => Mux13.IN8
imag_bfp_0_in[8] => Mux14.IN7
imag_bfp_0_in[8] => Mux15.IN6
imag_bfp_0_in[9] => Mux12.IN8
imag_bfp_0_in[9] => Mux13.IN7
imag_bfp_0_in[9] => Mux14.IN6
imag_bfp_0_in[10] => Mux12.IN7
imag_bfp_0_in[10] => Mux13.IN6
imag_bfp_0_in[11] => Mux12.IN6
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => ~NO_FANOUT~
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN6
bfp_factor[0] => Mux9.IN7
bfp_factor[0] => Mux10.IN8
bfp_factor[0] => Mux11.IN9
bfp_factor[0] => Mux12.IN5
bfp_factor[0] => Mux13.IN5
bfp_factor[0] => Mux14.IN5
bfp_factor[0] => Mux15.IN5
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN5
bfp_factor[1] => Mux9.IN6
bfp_factor[1] => Mux10.IN7
bfp_factor[1] => Mux11.IN8
bfp_factor[1] => Mux12.IN4
bfp_factor[1] => Mux13.IN4
bfp_factor[1] => Mux14.IN4
bfp_factor[1] => Mux15.IN4
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN4
bfp_factor[2] => Mux9.IN5
bfp_factor[2] => Mux10.IN6
bfp_factor[2] => Mux11.IN7
bfp_factor[2] => Mux12.IN3
bfp_factor[2] => Mux13.IN3
bfp_factor[2] => Mux14.IN3
bfp_factor[2] => Mux15.IN3
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= <GND>
real_bfp_1_out[1] <= <GND>
real_bfp_1_out[2] <= <GND>
real_bfp_1_out[3] <= <GND>
real_bfp_1_out[4] <= <GND>
real_bfp_1_out[5] <= <GND>
real_bfp_1_out[6] <= <GND>
real_bfp_1_out[7] <= <GND>
real_bfp_1_out[8] <= <GND>
real_bfp_1_out[9] <= <GND>
real_bfp_1_out[10] <= <GND>
real_bfp_1_out[11] <= <GND>
real_bfp_2_out[0] <= <GND>
real_bfp_2_out[1] <= <GND>
real_bfp_2_out[2] <= <GND>
real_bfp_2_out[3] <= <GND>
real_bfp_2_out[4] <= <GND>
real_bfp_2_out[5] <= <GND>
real_bfp_2_out[6] <= <GND>
real_bfp_2_out[7] <= <GND>
real_bfp_2_out[8] <= <GND>
real_bfp_2_out[9] <= <GND>
real_bfp_2_out[10] <= <GND>
real_bfp_2_out[11] <= <GND>
real_bfp_3_out[0] <= <GND>
real_bfp_3_out[1] <= <GND>
real_bfp_3_out[2] <= <GND>
real_bfp_3_out[3] <= <GND>
real_bfp_3_out[4] <= <GND>
real_bfp_3_out[5] <= <GND>
real_bfp_3_out[6] <= <GND>
real_bfp_3_out[7] <= <GND>
real_bfp_3_out[8] <= <GND>
real_bfp_3_out[9] <= <GND>
real_bfp_3_out[10] <= <GND>
real_bfp_3_out[11] <= <GND>
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= <GND>
imag_bfp_1_out[1] <= <GND>
imag_bfp_1_out[2] <= <GND>
imag_bfp_1_out[3] <= <GND>
imag_bfp_1_out[4] <= <GND>
imag_bfp_1_out[5] <= <GND>
imag_bfp_1_out[6] <= <GND>
imag_bfp_1_out[7] <= <GND>
imag_bfp_1_out[8] <= <GND>
imag_bfp_1_out[9] <= <GND>
imag_bfp_1_out[10] <= <GND>
imag_bfp_1_out[11] <= <GND>
imag_bfp_2_out[0] <= <GND>
imag_bfp_2_out[1] <= <GND>
imag_bfp_2_out[2] <= <GND>
imag_bfp_2_out[3] <= <GND>
imag_bfp_2_out[4] <= <GND>
imag_bfp_2_out[5] <= <GND>
imag_bfp_2_out[6] <= <GND>
imag_bfp_2_out[7] <= <GND>
imag_bfp_2_out[8] <= <GND>
imag_bfp_2_out[9] <= <GND>
imag_bfp_2_out[10] <= <GND>
imag_bfp_2_out[11] <= <GND>
imag_bfp_3_out[0] <= <GND>
imag_bfp_3_out[1] <= <GND>
imag_bfp_3_out[2] <= <GND>
imag_bfp_3_out[3] <= <GND>
imag_bfp_3_out[4] <= <GND>
imag_bfp_3_out[5] <= <GND>
imag_bfp_3_out[6] <= <GND>
imag_bfp_3_out[7] <= <GND>
imag_bfp_3_out[8] <= <GND>
imag_bfp_3_out[9] <= <GND>
imag_bfp_3_out[10] <= <GND>
imag_bfp_3_out[11] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1
clk => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => asj_fft_pround_fft_131:u0.clk
clk => asj_fft_pround_fft_131:u1.clk
clk => asj_fft_tdl_fft_131:real_delay.clk
clk => asj_fft_tdl_fft_131:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
reset => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_i_tmp[16].ACLR
reset => result_i_tmp[17].ACLR
reset => result_i_tmp[18].ACLR
reset => result_i_tmp[19].ACLR
reset => result_i_tmp[20].ACLR
reset => result_i_tmp[21].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
reset => result_r_tmp[16].ACLR
reset => result_r_tmp[17].ACLR
reset => result_r_tmp[18].ACLR
reset => result_r_tmp[19].ACLR
reset => result_r_tmp[20].ACLR
reset => result_r_tmp[21].ACLR
dataa[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[7]
dataa[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[8]
dataa[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[9]
dataa[10] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[10]
dataa[11] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.a[11]
datab[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[7]
datab[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[8]
datab[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[9]
datab[10] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[10]
datab[11] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.b[11]
datac[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[7]
datac[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[8]
datac[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.c[9]
datad[0] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[7]
datad[8] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[8]
datad[9] => apn_fft_mult_cpx_fft_131:gen_infr_4cpx:calc_mult_4cpx.d[9]
real_out[0] <= asj_fft_tdl_fft_131:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_131:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_131:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_131:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_131:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_131:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_131:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_131:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_131:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_131:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_131:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_131:real_delay.data_out[11]
imag_out[0] <= asj_fft_tdl_fft_131:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_131:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_131:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_131:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_131:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_131:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_131:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_131:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_131:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_131:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_131:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_131:imag_delay.data_out[11]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|apn_fft_mult_cpx_fft_131:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => iout_sig2[17].CLK
clk => iout_sig2[18].CLK
clk => iout_sig2[19].CLK
clk => iout_sig2[20].CLK
clk => iout_sig2[21].CLK
clk => iout_sig2[22].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => rout_sig2[17].CLK
clk => rout_sig2[18].CLK
clk => rout_sig2[19].CLK
clk => rout_sig2[20].CLK
clk => rout_sig2[21].CLK
clk => rout_sig2[22].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => iout_sig[17].CLK
clk => iout_sig[18].CLK
clk => iout_sig[19].CLK
clk => iout_sig[20].CLK
clk => iout_sig[21].CLK
clk => iout_sig[22].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => rout_sig[17].CLK
clk => rout_sig[18].CLK
clk => rout_sig[19].CLK
clk => rout_sig[20].CLK
clk => rout_sig[21].CLK
clk => rout_sig[22].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => d_reg[8].CLK
clk => d_reg[9].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => c_reg[8].CLK
clk => c_reg[9].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => b_reg[11].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => iout_sig2[17].ACLR
reset => iout_sig2[18].ACLR
reset => iout_sig2[19].ACLR
reset => iout_sig2[20].ACLR
reset => iout_sig2[21].ACLR
reset => iout_sig2[22].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => rout_sig2[17].ACLR
reset => rout_sig2[18].ACLR
reset => rout_sig2[19].ACLR
reset => rout_sig2[20].ACLR
reset => rout_sig2[21].ACLR
reset => rout_sig2[22].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => iout_sig[17].ACLR
reset => iout_sig[18].ACLR
reset => iout_sig[19].ACLR
reset => iout_sig[20].ACLR
reset => iout_sig[21].ACLR
reset => iout_sig[22].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => rout_sig[17].ACLR
reset => rout_sig[18].ACLR
reset => rout_sig[19].ACLR
reset => rout_sig[20].ACLR
reset => rout_sig[21].ACLR
reset => rout_sig[22].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => d_reg[8].ACLR
reset => d_reg[9].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => c_reg[8].ACLR
reset => c_reg[9].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => b_reg[8].ACLR
reset => b_reg[9].ACLR
reset => b_reg[10].ACLR
reset => b_reg[11].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
reset => a_reg[8].ACLR
reset => a_reg[9].ACLR
reset => a_reg[10].ACLR
reset => a_reg[11].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => iout_sig2[17].ENA
global_clock_enable => iout_sig2[18].ENA
global_clock_enable => iout_sig2[19].ENA
global_clock_enable => iout_sig2[20].ENA
global_clock_enable => iout_sig2[21].ENA
global_clock_enable => iout_sig2[22].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => rout_sig2[17].ENA
global_clock_enable => rout_sig2[18].ENA
global_clock_enable => rout_sig2[19].ENA
global_clock_enable => rout_sig2[20].ENA
global_clock_enable => rout_sig2[21].ENA
global_clock_enable => rout_sig2[22].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => iout_sig[17].ENA
global_clock_enable => iout_sig[18].ENA
global_clock_enable => iout_sig[19].ENA
global_clock_enable => iout_sig[20].ENA
global_clock_enable => iout_sig[21].ENA
global_clock_enable => iout_sig[22].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => rout_sig[17].ENA
global_clock_enable => rout_sig[18].ENA
global_clock_enable => rout_sig[19].ENA
global_clock_enable => rout_sig[20].ENA
global_clock_enable => rout_sig[21].ENA
global_clock_enable => rout_sig[22].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => d_reg[8].ENA
global_clock_enable => d_reg[9].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => c_reg[8].ENA
global_clock_enable => c_reg[9].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => b_reg[8].ENA
global_clock_enable => b_reg[9].ENA
global_clock_enable => b_reg[10].ENA
global_clock_enable => b_reg[11].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
global_clock_enable => a_reg[8].ENA
global_clock_enable => a_reg[9].ENA
global_clock_enable => a_reg[10].ENA
global_clock_enable => a_reg[11].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
a[8] => a_reg[8].DATAIN
a[9] => a_reg[9].DATAIN
a[10] => a_reg[10].DATAIN
a[11] => a_reg[11].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
b[8] => b_reg[8].DATAIN
b[9] => b_reg[9].DATAIN
b[10] => b_reg[10].DATAIN
b[11] => b_reg[11].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
c[8] => c_reg[8].DATAIN
c[9] => c_reg[9].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
d[8] => d_reg[8].DATAIN
d[9] => d_reg[9].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
rout[17] <= rout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
rout[18] <= rout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
rout[19] <= rout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
rout[20] <= rout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
rout[21] <= rout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
rout[22] <= rout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[17] <= iout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
iout[18] <= iout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
iout[19] <= iout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
iout[20] <= iout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
iout[21] <= iout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
iout[22] <= iout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_5gj:auto_generated.dataa[0]
dataa[1] => add_sub_5gj:auto_generated.dataa[1]
dataa[2] => add_sub_5gj:auto_generated.dataa[2]
dataa[3] => add_sub_5gj:auto_generated.dataa[3]
dataa[4] => add_sub_5gj:auto_generated.dataa[4]
dataa[5] => add_sub_5gj:auto_generated.dataa[5]
dataa[6] => add_sub_5gj:auto_generated.dataa[6]
dataa[7] => add_sub_5gj:auto_generated.dataa[7]
dataa[8] => add_sub_5gj:auto_generated.dataa[8]
dataa[9] => add_sub_5gj:auto_generated.dataa[9]
dataa[10] => add_sub_5gj:auto_generated.dataa[10]
dataa[11] => add_sub_5gj:auto_generated.dataa[11]
dataa[12] => add_sub_5gj:auto_generated.dataa[12]
dataa[13] => add_sub_5gj:auto_generated.dataa[13]
dataa[14] => add_sub_5gj:auto_generated.dataa[14]
dataa[15] => add_sub_5gj:auto_generated.dataa[15]
dataa[16] => add_sub_5gj:auto_generated.dataa[16]
dataa[17] => add_sub_5gj:auto_generated.dataa[17]
dataa[18] => add_sub_5gj:auto_generated.dataa[18]
dataa[19] => add_sub_5gj:auto_generated.dataa[19]
dataa[20] => add_sub_5gj:auto_generated.dataa[20]
dataa[21] => add_sub_5gj:auto_generated.dataa[21]
dataa[22] => add_sub_5gj:auto_generated.dataa[22]
datab[0] => add_sub_5gj:auto_generated.datab[0]
datab[1] => add_sub_5gj:auto_generated.datab[1]
datab[2] => add_sub_5gj:auto_generated.datab[2]
datab[3] => add_sub_5gj:auto_generated.datab[3]
datab[4] => add_sub_5gj:auto_generated.datab[4]
datab[5] => add_sub_5gj:auto_generated.datab[5]
datab[6] => add_sub_5gj:auto_generated.datab[6]
datab[7] => add_sub_5gj:auto_generated.datab[7]
datab[8] => add_sub_5gj:auto_generated.datab[8]
datab[9] => add_sub_5gj:auto_generated.datab[9]
datab[10] => add_sub_5gj:auto_generated.datab[10]
datab[11] => add_sub_5gj:auto_generated.datab[11]
datab[12] => add_sub_5gj:auto_generated.datab[12]
datab[13] => add_sub_5gj:auto_generated.datab[13]
datab[14] => add_sub_5gj:auto_generated.datab[14]
datab[15] => add_sub_5gj:auto_generated.datab[15]
datab[16] => add_sub_5gj:auto_generated.datab[16]
datab[17] => add_sub_5gj:auto_generated.datab[17]
datab[18] => add_sub_5gj:auto_generated.datab[18]
datab[19] => add_sub_5gj:auto_generated.datab[19]
datab[20] => add_sub_5gj:auto_generated.datab[20]
datab[21] => add_sub_5gj:auto_generated.datab[21]
datab[22] => add_sub_5gj:auto_generated.datab[22]
cin => add_sub_5gj:auto_generated.cin
add_sub => add_sub_5gj:auto_generated.add_sub
clock => add_sub_5gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_5gj:auto_generated.clken
result[0] <= add_sub_5gj:auto_generated.result[0]
result[1] <= add_sub_5gj:auto_generated.result[1]
result[2] <= add_sub_5gj:auto_generated.result[2]
result[3] <= add_sub_5gj:auto_generated.result[3]
result[4] <= add_sub_5gj:auto_generated.result[4]
result[5] <= add_sub_5gj:auto_generated.result[5]
result[6] <= add_sub_5gj:auto_generated.result[6]
result[7] <= add_sub_5gj:auto_generated.result[7]
result[8] <= add_sub_5gj:auto_generated.result[8]
result[9] <= add_sub_5gj:auto_generated.result[9]
result[10] <= add_sub_5gj:auto_generated.result[10]
result[11] <= add_sub_5gj:auto_generated.result[11]
result[12] <= add_sub_5gj:auto_generated.result[12]
result[13] <= add_sub_5gj:auto_generated.result[13]
result[14] <= add_sub_5gj:auto_generated.result[14]
result[15] <= add_sub_5gj:auto_generated.result[15]
result[16] <= add_sub_5gj:auto_generated.result[16]
result[17] <= add_sub_5gj:auto_generated.result[17]
result[18] <= add_sub_5gj:auto_generated.result[18]
result[19] <= add_sub_5gj:auto_generated.result[19]
result[20] <= add_sub_5gj:auto_generated.result[20]
result[21] <= add_sub_5gj:auto_generated.result[21]
result[22] <= add_sub_5gj:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN46
cin => op_1.IN47
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_5gj:auto_generated.dataa[0]
dataa[1] => add_sub_5gj:auto_generated.dataa[1]
dataa[2] => add_sub_5gj:auto_generated.dataa[2]
dataa[3] => add_sub_5gj:auto_generated.dataa[3]
dataa[4] => add_sub_5gj:auto_generated.dataa[4]
dataa[5] => add_sub_5gj:auto_generated.dataa[5]
dataa[6] => add_sub_5gj:auto_generated.dataa[6]
dataa[7] => add_sub_5gj:auto_generated.dataa[7]
dataa[8] => add_sub_5gj:auto_generated.dataa[8]
dataa[9] => add_sub_5gj:auto_generated.dataa[9]
dataa[10] => add_sub_5gj:auto_generated.dataa[10]
dataa[11] => add_sub_5gj:auto_generated.dataa[11]
dataa[12] => add_sub_5gj:auto_generated.dataa[12]
dataa[13] => add_sub_5gj:auto_generated.dataa[13]
dataa[14] => add_sub_5gj:auto_generated.dataa[14]
dataa[15] => add_sub_5gj:auto_generated.dataa[15]
dataa[16] => add_sub_5gj:auto_generated.dataa[16]
dataa[17] => add_sub_5gj:auto_generated.dataa[17]
dataa[18] => add_sub_5gj:auto_generated.dataa[18]
dataa[19] => add_sub_5gj:auto_generated.dataa[19]
dataa[20] => add_sub_5gj:auto_generated.dataa[20]
dataa[21] => add_sub_5gj:auto_generated.dataa[21]
dataa[22] => add_sub_5gj:auto_generated.dataa[22]
datab[0] => add_sub_5gj:auto_generated.datab[0]
datab[1] => add_sub_5gj:auto_generated.datab[1]
datab[2] => add_sub_5gj:auto_generated.datab[2]
datab[3] => add_sub_5gj:auto_generated.datab[3]
datab[4] => add_sub_5gj:auto_generated.datab[4]
datab[5] => add_sub_5gj:auto_generated.datab[5]
datab[6] => add_sub_5gj:auto_generated.datab[6]
datab[7] => add_sub_5gj:auto_generated.datab[7]
datab[8] => add_sub_5gj:auto_generated.datab[8]
datab[9] => add_sub_5gj:auto_generated.datab[9]
datab[10] => add_sub_5gj:auto_generated.datab[10]
datab[11] => add_sub_5gj:auto_generated.datab[11]
datab[12] => add_sub_5gj:auto_generated.datab[12]
datab[13] => add_sub_5gj:auto_generated.datab[13]
datab[14] => add_sub_5gj:auto_generated.datab[14]
datab[15] => add_sub_5gj:auto_generated.datab[15]
datab[16] => add_sub_5gj:auto_generated.datab[16]
datab[17] => add_sub_5gj:auto_generated.datab[17]
datab[18] => add_sub_5gj:auto_generated.datab[18]
datab[19] => add_sub_5gj:auto_generated.datab[19]
datab[20] => add_sub_5gj:auto_generated.datab[20]
datab[21] => add_sub_5gj:auto_generated.datab[21]
datab[22] => add_sub_5gj:auto_generated.datab[22]
cin => add_sub_5gj:auto_generated.cin
add_sub => add_sub_5gj:auto_generated.add_sub
clock => add_sub_5gj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_5gj:auto_generated.clken
result[0] <= add_sub_5gj:auto_generated.result[0]
result[1] <= add_sub_5gj:auto_generated.result[1]
result[2] <= add_sub_5gj:auto_generated.result[2]
result[3] <= add_sub_5gj:auto_generated.result[3]
result[4] <= add_sub_5gj:auto_generated.result[4]
result[5] <= add_sub_5gj:auto_generated.result[5]
result[6] <= add_sub_5gj:auto_generated.result[6]
result[7] <= add_sub_5gj:auto_generated.result[7]
result[8] <= add_sub_5gj:auto_generated.result[8]
result[9] <= add_sub_5gj:auto_generated.result[9]
result[10] <= add_sub_5gj:auto_generated.result[10]
result[11] <= add_sub_5gj:auto_generated.result[11]
result[12] <= add_sub_5gj:auto_generated.result[12]
result[13] <= add_sub_5gj:auto_generated.result[13]
result[14] <= add_sub_5gj:auto_generated.result[14]
result[15] <= add_sub_5gj:auto_generated.result[15]
result[16] <= add_sub_5gj:auto_generated.result[16]
result[17] <= add_sub_5gj:auto_generated.result[17]
result[18] <= add_sub_5gj:auto_generated.result[18]
result[19] <= add_sub_5gj:auto_generated.result[19]
result[20] <= add_sub_5gj:auto_generated.result[20]
result[21] <= add_sub_5gj:auto_generated.result[21]
result[22] <= add_sub_5gj:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_pround_fft_131:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_5gj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN46
cin => op_1.IN47
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_dft_bfp_sgl_fft_131:\gen_de:bfpdft_y|apn_fft_cmult_cpx2_fft_131:\gen_da2:cm1|asj_fft_tdl_fft_131:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:gen_so_crtl:gen_de_so:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_so_crtl:gen_de_so:delay_next_pass_2.global_clock_enable
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst_fft_131:gen_so_crtl:gen_de_so:delay_next_pass.clk
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => asj_fft_tdl_bit_fft_131:gen_so_crtl:gen_de_so:delay_next_pass_2.clk
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_131:gen_so_crtl:gen_de_so:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst_fft_131:gen_so_crtl:gen_de_so:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => LessThan0.IN3
alt_slb_i[0] => slb_last.DATAA
alt_slb_i[1] => LessThan0.IN2
alt_slb_i[1] => slb_last.DATAA
alt_slb_i[2] => LessThan0.IN1
alt_slb_i[2] => slb_last.DATAA
alt_slb_i[3] => LessThan0.IN6
alt_slb_i[3] => slb_last.DATAB
alt_slb_i[4] => LessThan0.IN5
alt_slb_i[4] => slb_last.DATAB
alt_slb_i[5] => LessThan0.IN4
alt_slb_i[5] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[13].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_de:bfpc|asj_fft_tdl_bit_fft_131:\gen_so_crtl:gen_de_so:delay_next_pass_2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_twadsogen_fft_131:\gen_de:twid_factors
clk => twad_tempo[0].CLK
clk => twad_tempo[1].CLK
clk => twad_tempo[2].CLK
clk => twad_tempo[3].CLK
clk => twad_tempo[4].CLK
clk => twad_tempo[5].CLK
clk => twad_tempo[6].CLK
clk => twad_tempo[7].CLK
clk => twad_tempo[8].CLK
clk => twad_tempe[0].CLK
clk => twad_tempe[1].CLK
clk => twad_tempe[2].CLK
clk => twad_tempe[3].CLK
clk => twad_tempe[4].CLK
clk => twad_tempe[5].CLK
clk => twad_tempe[6].CLK
clk => twad_tempe[7].CLK
clk => twad_tempe[8].CLK
clk => addr_tdl[9][0].CLK
clk => addr_tdl[9][1].CLK
clk => addr_tdl[9][2].CLK
clk => addr_tdl[9][3].CLK
clk => addr_tdl[9][4].CLK
clk => addr_tdl[9][5].CLK
clk => addr_tdl[9][6].CLK
clk => addr_tdl[9][7].CLK
clk => addr_tdl[8][0].CLK
clk => addr_tdl[8][1].CLK
clk => addr_tdl[8][2].CLK
clk => addr_tdl[8][3].CLK
clk => addr_tdl[8][4].CLK
clk => addr_tdl[8][5].CLK
clk => addr_tdl[8][6].CLK
clk => addr_tdl[8][7].CLK
clk => addr_tdl[7][0].CLK
clk => addr_tdl[7][1].CLK
clk => addr_tdl[7][2].CLK
clk => addr_tdl[7][3].CLK
clk => addr_tdl[7][4].CLK
clk => addr_tdl[7][5].CLK
clk => addr_tdl[7][6].CLK
clk => addr_tdl[7][7].CLK
clk => addr_tdl[6][0].CLK
clk => addr_tdl[6][1].CLK
clk => addr_tdl[6][2].CLK
clk => addr_tdl[6][3].CLK
clk => addr_tdl[6][4].CLK
clk => addr_tdl[6][5].CLK
clk => addr_tdl[6][6].CLK
clk => addr_tdl[6][7].CLK
clk => addr_tdl[5][0].CLK
clk => addr_tdl[5][1].CLK
clk => addr_tdl[5][2].CLK
clk => addr_tdl[5][3].CLK
clk => addr_tdl[5][4].CLK
clk => addr_tdl[5][5].CLK
clk => addr_tdl[5][6].CLK
clk => addr_tdl[5][7].CLK
clk => addr_tdl[4][0].CLK
clk => addr_tdl[4][1].CLK
clk => addr_tdl[4][2].CLK
clk => addr_tdl[4][3].CLK
clk => addr_tdl[4][4].CLK
clk => addr_tdl[4][5].CLK
clk => addr_tdl[4][6].CLK
clk => addr_tdl[4][7].CLK
clk => addr_tdl[3][0].CLK
clk => addr_tdl[3][1].CLK
clk => addr_tdl[3][2].CLK
clk => addr_tdl[3][3].CLK
clk => addr_tdl[3][4].CLK
clk => addr_tdl[3][5].CLK
clk => addr_tdl[3][6].CLK
clk => addr_tdl[3][7].CLK
clk => addr_tdl[2][0].CLK
clk => addr_tdl[2][1].CLK
clk => addr_tdl[2][2].CLK
clk => addr_tdl[2][3].CLK
clk => addr_tdl[2][4].CLK
clk => addr_tdl[2][5].CLK
clk => addr_tdl[2][6].CLK
clk => addr_tdl[2][7].CLK
clk => addr_tdl[1][0].CLK
clk => addr_tdl[1][1].CLK
clk => addr_tdl[1][2].CLK
clk => addr_tdl[1][3].CLK
clk => addr_tdl[1][4].CLK
clk => addr_tdl[1][5].CLK
clk => addr_tdl[1][6].CLK
clk => addr_tdl[1][7].CLK
clk => addr_tdl[0][0].CLK
clk => addr_tdl[0][1].CLK
clk => addr_tdl[0][2].CLK
clk => addr_tdl[0][3].CLK
clk => addr_tdl[0][4].CLK
clk => addr_tdl[0][5].CLK
clk => addr_tdl[0][6].CLK
clk => addr_tdl[0][7].CLK
clk => tw_addr[0]~reg0.CLK
clk => tw_addr[1]~reg0.CLK
clk => tw_addr[2]~reg0.CLK
clk => tw_addr[3]~reg0.CLK
clk => tw_addr[4]~reg0.CLK
clk => tw_addr[5]~reg0.CLK
clk => tw_addr[6]~reg0.CLK
clk => tw_addr[7]~reg0.CLK
clk => tw_addr[8]~reg0.CLK
clk => tw_addr[9]~reg0.CLK
clk => tw_addr[10]~reg0.CLK
clk => tw_addr[11]~reg0.CLK
clk => tw_addr[12]~reg0.CLK
clk => tw_addr[13]~reg0.CLK
clk => tw_addr[14]~reg0.CLK
clk => tw_addr[15]~reg0.CLK
clk => tw_addr[16]~reg0.CLK
clk => tw_addr[17]~reg0.CLK
global_clock_enable => twad_tempo[8].ENA
global_clock_enable => twad_tempo[7].ENA
global_clock_enable => twad_tempo[6].ENA
global_clock_enable => twad_tempo[5].ENA
global_clock_enable => twad_tempo[4].ENA
global_clock_enable => twad_tempo[3].ENA
global_clock_enable => twad_tempo[2].ENA
global_clock_enable => twad_tempo[1].ENA
global_clock_enable => twad_tempo[0].ENA
global_clock_enable => twad_tempe[0].ENA
global_clock_enable => twad_tempe[1].ENA
global_clock_enable => twad_tempe[2].ENA
global_clock_enable => twad_tempe[3].ENA
global_clock_enable => twad_tempe[4].ENA
global_clock_enable => twad_tempe[5].ENA
global_clock_enable => twad_tempe[6].ENA
global_clock_enable => twad_tempe[7].ENA
global_clock_enable => twad_tempe[8].ENA
global_clock_enable => addr_tdl[9][0].ENA
global_clock_enable => addr_tdl[9][1].ENA
global_clock_enable => addr_tdl[9][2].ENA
global_clock_enable => addr_tdl[9][3].ENA
global_clock_enable => addr_tdl[9][4].ENA
global_clock_enable => addr_tdl[9][5].ENA
global_clock_enable => addr_tdl[9][6].ENA
global_clock_enable => addr_tdl[9][7].ENA
global_clock_enable => addr_tdl[8][0].ENA
global_clock_enable => addr_tdl[8][1].ENA
global_clock_enable => addr_tdl[8][2].ENA
global_clock_enable => addr_tdl[8][3].ENA
global_clock_enable => addr_tdl[8][4].ENA
global_clock_enable => addr_tdl[8][5].ENA
global_clock_enable => addr_tdl[8][6].ENA
global_clock_enable => addr_tdl[8][7].ENA
global_clock_enable => addr_tdl[7][0].ENA
global_clock_enable => addr_tdl[7][1].ENA
global_clock_enable => addr_tdl[7][2].ENA
global_clock_enable => addr_tdl[7][3].ENA
global_clock_enable => addr_tdl[7][4].ENA
global_clock_enable => addr_tdl[7][5].ENA
global_clock_enable => addr_tdl[7][6].ENA
global_clock_enable => addr_tdl[7][7].ENA
global_clock_enable => addr_tdl[6][0].ENA
global_clock_enable => addr_tdl[6][1].ENA
global_clock_enable => addr_tdl[6][2].ENA
global_clock_enable => addr_tdl[6][3].ENA
global_clock_enable => addr_tdl[6][4].ENA
global_clock_enable => addr_tdl[6][5].ENA
global_clock_enable => addr_tdl[6][6].ENA
global_clock_enable => addr_tdl[6][7].ENA
global_clock_enable => addr_tdl[5][0].ENA
global_clock_enable => addr_tdl[5][1].ENA
global_clock_enable => addr_tdl[5][2].ENA
global_clock_enable => addr_tdl[5][3].ENA
global_clock_enable => addr_tdl[5][4].ENA
global_clock_enable => addr_tdl[5][5].ENA
global_clock_enable => addr_tdl[5][6].ENA
global_clock_enable => addr_tdl[5][7].ENA
global_clock_enable => addr_tdl[4][0].ENA
global_clock_enable => addr_tdl[4][1].ENA
global_clock_enable => addr_tdl[4][2].ENA
global_clock_enable => addr_tdl[4][3].ENA
global_clock_enable => addr_tdl[4][4].ENA
global_clock_enable => addr_tdl[4][5].ENA
global_clock_enable => addr_tdl[4][6].ENA
global_clock_enable => addr_tdl[4][7].ENA
global_clock_enable => addr_tdl[3][0].ENA
global_clock_enable => addr_tdl[3][1].ENA
global_clock_enable => addr_tdl[3][2].ENA
global_clock_enable => addr_tdl[3][3].ENA
global_clock_enable => addr_tdl[3][4].ENA
global_clock_enable => addr_tdl[3][5].ENA
global_clock_enable => addr_tdl[3][6].ENA
global_clock_enable => addr_tdl[3][7].ENA
global_clock_enable => addr_tdl[2][0].ENA
global_clock_enable => addr_tdl[2][1].ENA
global_clock_enable => addr_tdl[2][2].ENA
global_clock_enable => addr_tdl[2][3].ENA
global_clock_enable => addr_tdl[2][4].ENA
global_clock_enable => addr_tdl[2][5].ENA
global_clock_enable => addr_tdl[2][6].ENA
global_clock_enable => addr_tdl[2][7].ENA
global_clock_enable => addr_tdl[1][0].ENA
global_clock_enable => addr_tdl[1][1].ENA
global_clock_enable => addr_tdl[1][2].ENA
global_clock_enable => addr_tdl[1][3].ENA
global_clock_enable => addr_tdl[1][4].ENA
global_clock_enable => addr_tdl[1][5].ENA
global_clock_enable => addr_tdl[1][6].ENA
global_clock_enable => addr_tdl[1][7].ENA
global_clock_enable => addr_tdl[0][0].ENA
global_clock_enable => addr_tdl[0][1].ENA
global_clock_enable => addr_tdl[0][2].ENA
global_clock_enable => addr_tdl[0][3].ENA
global_clock_enable => addr_tdl[0][4].ENA
global_clock_enable => addr_tdl[0][5].ENA
global_clock_enable => addr_tdl[0][6].ENA
global_clock_enable => addr_tdl[0][7].ENA
global_clock_enable => tw_addr[0]~reg0.ENA
global_clock_enable => tw_addr[1]~reg0.ENA
global_clock_enable => tw_addr[2]~reg0.ENA
global_clock_enable => tw_addr[3]~reg0.ENA
global_clock_enable => tw_addr[4]~reg0.ENA
global_clock_enable => tw_addr[5]~reg0.ENA
global_clock_enable => tw_addr[6]~reg0.ENA
global_clock_enable => tw_addr[7]~reg0.ENA
global_clock_enable => tw_addr[8]~reg0.ENA
global_clock_enable => tw_addr[9]~reg0.ENA
global_clock_enable => tw_addr[10]~reg0.ENA
global_clock_enable => tw_addr[11]~reg0.ENA
global_clock_enable => tw_addr[12]~reg0.ENA
global_clock_enable => tw_addr[13]~reg0.ENA
global_clock_enable => tw_addr[14]~reg0.ENA
global_clock_enable => tw_addr[15]~reg0.ENA
global_clock_enable => tw_addr[16]~reg0.ENA
global_clock_enable => tw_addr[17]~reg0.ENA
data_addr[0] => addr_tdl[0][0].DATAIN
data_addr[1] => addr_tdl[0][1].DATAIN
data_addr[2] => addr_tdl[0][2].DATAIN
data_addr[3] => addr_tdl[0][3].DATAIN
data_addr[4] => addr_tdl[0][4].DATAIN
data_addr[5] => addr_tdl[0][5].DATAIN
data_addr[6] => addr_tdl[0][6].DATAIN
data_addr[7] => addr_tdl[0][7].DATAIN
data_addr[8] => ~NO_FANOUT~
data_addr[9] => ~NO_FANOUT~
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[3] => ~NO_FANOUT~
tw_addr[0] <= tw_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= tw_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= tw_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= tw_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[4] <= tw_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[5] <= tw_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[6] <= tw_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[7] <= tw_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[8] <= tw_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[9] <= tw_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[10] <= tw_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[11] <= tw_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[12] <= tw_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[13] <= tw_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[14] <= tw_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[15] <= tw_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[16] <= tw_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tw_addr[17] <= tw_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom
clk => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.clock
clk => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.clock
clk => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.clock
clk => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.clock
clk => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.clock
clk => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.clock
global_clock_enable => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.global_clock_enable
twade[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[0]
twade[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[1]
twade[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[2]
twade[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[3]
twade[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[4]
twade[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[5]
twade[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[6]
twade[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[7]
twade[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_a[8]
twade[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_a[8]
twade[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_a[8]
twade[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_a[8]
twade[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_a[8]
twade[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_a[8]
twado[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[0]
twado[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[1]
twado[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[2]
twado[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[3]
twado[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[4]
twado[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[5]
twado[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[6]
twado[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[7]
twado[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.address_b[8]
twado[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.address_b[8]
twado[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.address_b[8]
twado[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.address_b[8]
twado[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.address_b[8]
twado[8] => asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.address_b[8]
t1re[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[0]
t1re[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[1]
t1re[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[2]
t1re[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[3]
t1re[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[4]
t1re[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[5]
t1re[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[6]
t1re[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[7]
t1re[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[8]
t1re[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_a[9]
t2re[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[0]
t2re[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[1]
t2re[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[2]
t2re[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[3]
t2re[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[4]
t2re[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[5]
t2re[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[6]
t2re[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[7]
t2re[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[8]
t2re[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_a[9]
t3re[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[0]
t3re[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[1]
t3re[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[2]
t3re[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[3]
t3re[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[4]
t3re[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[5]
t3re[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[6]
t3re[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[7]
t3re[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[8]
t3re[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_a[9]
t1ie[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[0]
t1ie[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[1]
t1ie[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[2]
t1ie[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[3]
t1ie[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[4]
t1ie[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[5]
t1ie[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[6]
t1ie[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[7]
t1ie[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[8]
t1ie[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_a[9]
t2ie[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[0]
t2ie[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[1]
t2ie[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[2]
t2ie[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[3]
t2ie[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[4]
t2ie[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[5]
t2ie[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[6]
t2ie[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[7]
t2ie[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[8]
t2ie[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_a[9]
t3ie[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[0]
t3ie[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[1]
t3ie[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[2]
t3ie[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[3]
t3ie[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[4]
t3ie[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[5]
t3ie[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[6]
t3ie[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[7]
t3ie[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[8]
t3ie[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_a[9]
t1ro[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[0]
t1ro[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[1]
t1ro[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[2]
t1ro[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[3]
t1ro[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[4]
t1ro[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[5]
t1ro[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[6]
t1ro[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[7]
t1ro[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[8]
t1ro[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_1n.q_b[9]
t2ro[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[0]
t2ro[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[1]
t2ro[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[2]
t2ro[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[3]
t2ro[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[4]
t2ro[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[5]
t2ro[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[6]
t2ro[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[7]
t2ro[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[8]
t2ro[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_2n.q_b[9]
t3ro[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[0]
t3ro[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[1]
t3ro[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[2]
t3ro[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[3]
t3ro[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[4]
t3ro[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[5]
t3ro[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[6]
t3ro[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[7]
t3ro[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[8]
t3ro[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:cos_3n.q_b[9]
t1io[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[0]
t1io[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[1]
t1io[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[2]
t1io[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[3]
t1io[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[4]
t1io[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[5]
t1io[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[6]
t1io[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[7]
t1io[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[8]
t1io[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_1n.q_b[9]
t2io[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[0]
t2io[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[1]
t2io[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[2]
t2io[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[3]
t2io[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[4]
t2io[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[5]
t2io[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[6]
t2io[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[7]
t2io[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[8]
t2io[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_2n.q_b[9]
t3io[0] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[0]
t3io[1] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[1]
t3io[2] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[2]
t3io[3] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[3]
t3io[4] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[4]
t3io[5] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[5]
t3io[6] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[6]
t3io[7] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[7]
t3io[8] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[8]
t3io[9] <= asj_fft_twid_rom_tdp_fft_131:gen_auto:sin_3n.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ud2:auto_generated.data_a[0]
data_a[1] => altsyncram_3ud2:auto_generated.data_a[1]
data_a[2] => altsyncram_3ud2:auto_generated.data_a[2]
data_a[3] => altsyncram_3ud2:auto_generated.data_a[3]
data_a[4] => altsyncram_3ud2:auto_generated.data_a[4]
data_a[5] => altsyncram_3ud2:auto_generated.data_a[5]
data_a[6] => altsyncram_3ud2:auto_generated.data_a[6]
data_a[7] => altsyncram_3ud2:auto_generated.data_a[7]
data_a[8] => altsyncram_3ud2:auto_generated.data_a[8]
data_a[9] => altsyncram_3ud2:auto_generated.data_a[9]
data_b[0] => altsyncram_3ud2:auto_generated.data_b[0]
data_b[1] => altsyncram_3ud2:auto_generated.data_b[1]
data_b[2] => altsyncram_3ud2:auto_generated.data_b[2]
data_b[3] => altsyncram_3ud2:auto_generated.data_b[3]
data_b[4] => altsyncram_3ud2:auto_generated.data_b[4]
data_b[5] => altsyncram_3ud2:auto_generated.data_b[5]
data_b[6] => altsyncram_3ud2:auto_generated.data_b[6]
data_b[7] => altsyncram_3ud2:auto_generated.data_b[7]
data_b[8] => altsyncram_3ud2:auto_generated.data_b[8]
data_b[9] => altsyncram_3ud2:auto_generated.data_b[9]
address_a[0] => altsyncram_3ud2:auto_generated.address_a[0]
address_a[1] => altsyncram_3ud2:auto_generated.address_a[1]
address_a[2] => altsyncram_3ud2:auto_generated.address_a[2]
address_a[3] => altsyncram_3ud2:auto_generated.address_a[3]
address_a[4] => altsyncram_3ud2:auto_generated.address_a[4]
address_a[5] => altsyncram_3ud2:auto_generated.address_a[5]
address_a[6] => altsyncram_3ud2:auto_generated.address_a[6]
address_a[7] => altsyncram_3ud2:auto_generated.address_a[7]
address_a[8] => altsyncram_3ud2:auto_generated.address_a[8]
address_b[0] => altsyncram_3ud2:auto_generated.address_b[0]
address_b[1] => altsyncram_3ud2:auto_generated.address_b[1]
address_b[2] => altsyncram_3ud2:auto_generated.address_b[2]
address_b[3] => altsyncram_3ud2:auto_generated.address_b[3]
address_b[4] => altsyncram_3ud2:auto_generated.address_b[4]
address_b[5] => altsyncram_3ud2:auto_generated.address_b[5]
address_b[6] => altsyncram_3ud2:auto_generated.address_b[6]
address_b[7] => altsyncram_3ud2:auto_generated.address_b[7]
address_b[8] => altsyncram_3ud2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ud2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_3ud2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ud2:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ud2:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ud2:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ud2:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ud2:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ud2:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ud2:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ud2:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ud2:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ud2:auto_generated.q_a[9]
q_b[0] <= altsyncram_3ud2:auto_generated.q_b[0]
q_b[1] <= altsyncram_3ud2:auto_generated.q_b[1]
q_b[2] <= altsyncram_3ud2:auto_generated.q_b[2]
q_b[3] <= altsyncram_3ud2:auto_generated.q_b[3]
q_b[4] <= altsyncram_3ud2:auto_generated.q_b[4]
q_b[5] <= altsyncram_3ud2:auto_generated.q_b[5]
q_b[6] <= altsyncram_3ud2:auto_generated.q_b[6]
q_b[7] <= altsyncram_3ud2:auto_generated.q_b[7]
q_b[8] <= altsyncram_3ud2:auto_generated.q_b[8]
q_b[9] <= altsyncram_3ud2:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_3ud2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ud2:auto_generated.data_a[0]
data_a[1] => altsyncram_4ud2:auto_generated.data_a[1]
data_a[2] => altsyncram_4ud2:auto_generated.data_a[2]
data_a[3] => altsyncram_4ud2:auto_generated.data_a[3]
data_a[4] => altsyncram_4ud2:auto_generated.data_a[4]
data_a[5] => altsyncram_4ud2:auto_generated.data_a[5]
data_a[6] => altsyncram_4ud2:auto_generated.data_a[6]
data_a[7] => altsyncram_4ud2:auto_generated.data_a[7]
data_a[8] => altsyncram_4ud2:auto_generated.data_a[8]
data_a[9] => altsyncram_4ud2:auto_generated.data_a[9]
data_b[0] => altsyncram_4ud2:auto_generated.data_b[0]
data_b[1] => altsyncram_4ud2:auto_generated.data_b[1]
data_b[2] => altsyncram_4ud2:auto_generated.data_b[2]
data_b[3] => altsyncram_4ud2:auto_generated.data_b[3]
data_b[4] => altsyncram_4ud2:auto_generated.data_b[4]
data_b[5] => altsyncram_4ud2:auto_generated.data_b[5]
data_b[6] => altsyncram_4ud2:auto_generated.data_b[6]
data_b[7] => altsyncram_4ud2:auto_generated.data_b[7]
data_b[8] => altsyncram_4ud2:auto_generated.data_b[8]
data_b[9] => altsyncram_4ud2:auto_generated.data_b[9]
address_a[0] => altsyncram_4ud2:auto_generated.address_a[0]
address_a[1] => altsyncram_4ud2:auto_generated.address_a[1]
address_a[2] => altsyncram_4ud2:auto_generated.address_a[2]
address_a[3] => altsyncram_4ud2:auto_generated.address_a[3]
address_a[4] => altsyncram_4ud2:auto_generated.address_a[4]
address_a[5] => altsyncram_4ud2:auto_generated.address_a[5]
address_a[6] => altsyncram_4ud2:auto_generated.address_a[6]
address_a[7] => altsyncram_4ud2:auto_generated.address_a[7]
address_a[8] => altsyncram_4ud2:auto_generated.address_a[8]
address_b[0] => altsyncram_4ud2:auto_generated.address_b[0]
address_b[1] => altsyncram_4ud2:auto_generated.address_b[1]
address_b[2] => altsyncram_4ud2:auto_generated.address_b[2]
address_b[3] => altsyncram_4ud2:auto_generated.address_b[3]
address_b[4] => altsyncram_4ud2:auto_generated.address_b[4]
address_b[5] => altsyncram_4ud2:auto_generated.address_b[5]
address_b[6] => altsyncram_4ud2:auto_generated.address_b[6]
address_b[7] => altsyncram_4ud2:auto_generated.address_b[7]
address_b[8] => altsyncram_4ud2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ud2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4ud2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4ud2:auto_generated.q_a[0]
q_a[1] <= altsyncram_4ud2:auto_generated.q_a[1]
q_a[2] <= altsyncram_4ud2:auto_generated.q_a[2]
q_a[3] <= altsyncram_4ud2:auto_generated.q_a[3]
q_a[4] <= altsyncram_4ud2:auto_generated.q_a[4]
q_a[5] <= altsyncram_4ud2:auto_generated.q_a[5]
q_a[6] <= altsyncram_4ud2:auto_generated.q_a[6]
q_a[7] <= altsyncram_4ud2:auto_generated.q_a[7]
q_a[8] <= altsyncram_4ud2:auto_generated.q_a[8]
q_a[9] <= altsyncram_4ud2:auto_generated.q_a[9]
q_b[0] <= altsyncram_4ud2:auto_generated.q_b[0]
q_b[1] <= altsyncram_4ud2:auto_generated.q_b[1]
q_b[2] <= altsyncram_4ud2:auto_generated.q_b[2]
q_b[3] <= altsyncram_4ud2:auto_generated.q_b[3]
q_b[4] <= altsyncram_4ud2:auto_generated.q_b[4]
q_b[5] <= altsyncram_4ud2:auto_generated.q_b[5]
q_b[6] <= altsyncram_4ud2:auto_generated.q_b[6]
q_b[7] <= altsyncram_4ud2:auto_generated.q_b[7]
q_b[8] <= altsyncram_4ud2:auto_generated.q_b[8]
q_b[9] <= altsyncram_4ud2:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_4ud2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5ud2:auto_generated.data_a[0]
data_a[1] => altsyncram_5ud2:auto_generated.data_a[1]
data_a[2] => altsyncram_5ud2:auto_generated.data_a[2]
data_a[3] => altsyncram_5ud2:auto_generated.data_a[3]
data_a[4] => altsyncram_5ud2:auto_generated.data_a[4]
data_a[5] => altsyncram_5ud2:auto_generated.data_a[5]
data_a[6] => altsyncram_5ud2:auto_generated.data_a[6]
data_a[7] => altsyncram_5ud2:auto_generated.data_a[7]
data_a[8] => altsyncram_5ud2:auto_generated.data_a[8]
data_a[9] => altsyncram_5ud2:auto_generated.data_a[9]
data_b[0] => altsyncram_5ud2:auto_generated.data_b[0]
data_b[1] => altsyncram_5ud2:auto_generated.data_b[1]
data_b[2] => altsyncram_5ud2:auto_generated.data_b[2]
data_b[3] => altsyncram_5ud2:auto_generated.data_b[3]
data_b[4] => altsyncram_5ud2:auto_generated.data_b[4]
data_b[5] => altsyncram_5ud2:auto_generated.data_b[5]
data_b[6] => altsyncram_5ud2:auto_generated.data_b[6]
data_b[7] => altsyncram_5ud2:auto_generated.data_b[7]
data_b[8] => altsyncram_5ud2:auto_generated.data_b[8]
data_b[9] => altsyncram_5ud2:auto_generated.data_b[9]
address_a[0] => altsyncram_5ud2:auto_generated.address_a[0]
address_a[1] => altsyncram_5ud2:auto_generated.address_a[1]
address_a[2] => altsyncram_5ud2:auto_generated.address_a[2]
address_a[3] => altsyncram_5ud2:auto_generated.address_a[3]
address_a[4] => altsyncram_5ud2:auto_generated.address_a[4]
address_a[5] => altsyncram_5ud2:auto_generated.address_a[5]
address_a[6] => altsyncram_5ud2:auto_generated.address_a[6]
address_a[7] => altsyncram_5ud2:auto_generated.address_a[7]
address_a[8] => altsyncram_5ud2:auto_generated.address_a[8]
address_b[0] => altsyncram_5ud2:auto_generated.address_b[0]
address_b[1] => altsyncram_5ud2:auto_generated.address_b[1]
address_b[2] => altsyncram_5ud2:auto_generated.address_b[2]
address_b[3] => altsyncram_5ud2:auto_generated.address_b[3]
address_b[4] => altsyncram_5ud2:auto_generated.address_b[4]
address_b[5] => altsyncram_5ud2:auto_generated.address_b[5]
address_b[6] => altsyncram_5ud2:auto_generated.address_b[6]
address_b[7] => altsyncram_5ud2:auto_generated.address_b[7]
address_b[8] => altsyncram_5ud2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5ud2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_5ud2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5ud2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5ud2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5ud2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5ud2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5ud2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5ud2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5ud2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5ud2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5ud2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5ud2:auto_generated.q_a[9]
q_b[0] <= altsyncram_5ud2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5ud2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5ud2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5ud2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5ud2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5ud2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5ud2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5ud2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5ud2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5ud2:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_5ud2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_utd2:auto_generated.data_a[0]
data_a[1] => altsyncram_utd2:auto_generated.data_a[1]
data_a[2] => altsyncram_utd2:auto_generated.data_a[2]
data_a[3] => altsyncram_utd2:auto_generated.data_a[3]
data_a[4] => altsyncram_utd2:auto_generated.data_a[4]
data_a[5] => altsyncram_utd2:auto_generated.data_a[5]
data_a[6] => altsyncram_utd2:auto_generated.data_a[6]
data_a[7] => altsyncram_utd2:auto_generated.data_a[7]
data_a[8] => altsyncram_utd2:auto_generated.data_a[8]
data_a[9] => altsyncram_utd2:auto_generated.data_a[9]
data_b[0] => altsyncram_utd2:auto_generated.data_b[0]
data_b[1] => altsyncram_utd2:auto_generated.data_b[1]
data_b[2] => altsyncram_utd2:auto_generated.data_b[2]
data_b[3] => altsyncram_utd2:auto_generated.data_b[3]
data_b[4] => altsyncram_utd2:auto_generated.data_b[4]
data_b[5] => altsyncram_utd2:auto_generated.data_b[5]
data_b[6] => altsyncram_utd2:auto_generated.data_b[6]
data_b[7] => altsyncram_utd2:auto_generated.data_b[7]
data_b[8] => altsyncram_utd2:auto_generated.data_b[8]
data_b[9] => altsyncram_utd2:auto_generated.data_b[9]
address_a[0] => altsyncram_utd2:auto_generated.address_a[0]
address_a[1] => altsyncram_utd2:auto_generated.address_a[1]
address_a[2] => altsyncram_utd2:auto_generated.address_a[2]
address_a[3] => altsyncram_utd2:auto_generated.address_a[3]
address_a[4] => altsyncram_utd2:auto_generated.address_a[4]
address_a[5] => altsyncram_utd2:auto_generated.address_a[5]
address_a[6] => altsyncram_utd2:auto_generated.address_a[6]
address_a[7] => altsyncram_utd2:auto_generated.address_a[7]
address_a[8] => altsyncram_utd2:auto_generated.address_a[8]
address_b[0] => altsyncram_utd2:auto_generated.address_b[0]
address_b[1] => altsyncram_utd2:auto_generated.address_b[1]
address_b[2] => altsyncram_utd2:auto_generated.address_b[2]
address_b[3] => altsyncram_utd2:auto_generated.address_b[3]
address_b[4] => altsyncram_utd2:auto_generated.address_b[4]
address_b[5] => altsyncram_utd2:auto_generated.address_b[5]
address_b[6] => altsyncram_utd2:auto_generated.address_b[6]
address_b[7] => altsyncram_utd2:auto_generated.address_b[7]
address_b[8] => altsyncram_utd2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_utd2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_utd2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_utd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_utd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_utd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_utd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_utd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_utd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_utd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_utd2:auto_generated.q_a[7]
q_a[8] <= altsyncram_utd2:auto_generated.q_a[8]
q_a[9] <= altsyncram_utd2:auto_generated.q_a[9]
q_b[0] <= altsyncram_utd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_utd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_utd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_utd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_utd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_utd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_utd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_utd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_utd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_utd2:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_utd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vtd2:auto_generated.data_a[0]
data_a[1] => altsyncram_vtd2:auto_generated.data_a[1]
data_a[2] => altsyncram_vtd2:auto_generated.data_a[2]
data_a[3] => altsyncram_vtd2:auto_generated.data_a[3]
data_a[4] => altsyncram_vtd2:auto_generated.data_a[4]
data_a[5] => altsyncram_vtd2:auto_generated.data_a[5]
data_a[6] => altsyncram_vtd2:auto_generated.data_a[6]
data_a[7] => altsyncram_vtd2:auto_generated.data_a[7]
data_a[8] => altsyncram_vtd2:auto_generated.data_a[8]
data_a[9] => altsyncram_vtd2:auto_generated.data_a[9]
data_b[0] => altsyncram_vtd2:auto_generated.data_b[0]
data_b[1] => altsyncram_vtd2:auto_generated.data_b[1]
data_b[2] => altsyncram_vtd2:auto_generated.data_b[2]
data_b[3] => altsyncram_vtd2:auto_generated.data_b[3]
data_b[4] => altsyncram_vtd2:auto_generated.data_b[4]
data_b[5] => altsyncram_vtd2:auto_generated.data_b[5]
data_b[6] => altsyncram_vtd2:auto_generated.data_b[6]
data_b[7] => altsyncram_vtd2:auto_generated.data_b[7]
data_b[8] => altsyncram_vtd2:auto_generated.data_b[8]
data_b[9] => altsyncram_vtd2:auto_generated.data_b[9]
address_a[0] => altsyncram_vtd2:auto_generated.address_a[0]
address_a[1] => altsyncram_vtd2:auto_generated.address_a[1]
address_a[2] => altsyncram_vtd2:auto_generated.address_a[2]
address_a[3] => altsyncram_vtd2:auto_generated.address_a[3]
address_a[4] => altsyncram_vtd2:auto_generated.address_a[4]
address_a[5] => altsyncram_vtd2:auto_generated.address_a[5]
address_a[6] => altsyncram_vtd2:auto_generated.address_a[6]
address_a[7] => altsyncram_vtd2:auto_generated.address_a[7]
address_a[8] => altsyncram_vtd2:auto_generated.address_a[8]
address_b[0] => altsyncram_vtd2:auto_generated.address_b[0]
address_b[1] => altsyncram_vtd2:auto_generated.address_b[1]
address_b[2] => altsyncram_vtd2:auto_generated.address_b[2]
address_b[3] => altsyncram_vtd2:auto_generated.address_b[3]
address_b[4] => altsyncram_vtd2:auto_generated.address_b[4]
address_b[5] => altsyncram_vtd2:auto_generated.address_b[5]
address_b[6] => altsyncram_vtd2:auto_generated.address_b[6]
address_b[7] => altsyncram_vtd2:auto_generated.address_b[7]
address_b[8] => altsyncram_vtd2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vtd2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vtd2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vtd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_vtd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_vtd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_vtd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_vtd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_vtd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_vtd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_vtd2:auto_generated.q_a[7]
q_a[8] <= altsyncram_vtd2:auto_generated.q_a[8]
q_a[9] <= altsyncram_vtd2:auto_generated.q_a[9]
q_b[0] <= altsyncram_vtd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_vtd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_vtd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_vtd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_vtd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_vtd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_vtd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_vtd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_vtd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_vtd2:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_vtd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0ud2:auto_generated.data_a[0]
data_a[1] => altsyncram_0ud2:auto_generated.data_a[1]
data_a[2] => altsyncram_0ud2:auto_generated.data_a[2]
data_a[3] => altsyncram_0ud2:auto_generated.data_a[3]
data_a[4] => altsyncram_0ud2:auto_generated.data_a[4]
data_a[5] => altsyncram_0ud2:auto_generated.data_a[5]
data_a[6] => altsyncram_0ud2:auto_generated.data_a[6]
data_a[7] => altsyncram_0ud2:auto_generated.data_a[7]
data_a[8] => altsyncram_0ud2:auto_generated.data_a[8]
data_a[9] => altsyncram_0ud2:auto_generated.data_a[9]
data_b[0] => altsyncram_0ud2:auto_generated.data_b[0]
data_b[1] => altsyncram_0ud2:auto_generated.data_b[1]
data_b[2] => altsyncram_0ud2:auto_generated.data_b[2]
data_b[3] => altsyncram_0ud2:auto_generated.data_b[3]
data_b[4] => altsyncram_0ud2:auto_generated.data_b[4]
data_b[5] => altsyncram_0ud2:auto_generated.data_b[5]
data_b[6] => altsyncram_0ud2:auto_generated.data_b[6]
data_b[7] => altsyncram_0ud2:auto_generated.data_b[7]
data_b[8] => altsyncram_0ud2:auto_generated.data_b[8]
data_b[9] => altsyncram_0ud2:auto_generated.data_b[9]
address_a[0] => altsyncram_0ud2:auto_generated.address_a[0]
address_a[1] => altsyncram_0ud2:auto_generated.address_a[1]
address_a[2] => altsyncram_0ud2:auto_generated.address_a[2]
address_a[3] => altsyncram_0ud2:auto_generated.address_a[3]
address_a[4] => altsyncram_0ud2:auto_generated.address_a[4]
address_a[5] => altsyncram_0ud2:auto_generated.address_a[5]
address_a[6] => altsyncram_0ud2:auto_generated.address_a[6]
address_a[7] => altsyncram_0ud2:auto_generated.address_a[7]
address_a[8] => altsyncram_0ud2:auto_generated.address_a[8]
address_b[0] => altsyncram_0ud2:auto_generated.address_b[0]
address_b[1] => altsyncram_0ud2:auto_generated.address_b[1]
address_b[2] => altsyncram_0ud2:auto_generated.address_b[2]
address_b[3] => altsyncram_0ud2:auto_generated.address_b[3]
address_b[4] => altsyncram_0ud2:auto_generated.address_b[4]
address_b[5] => altsyncram_0ud2:auto_generated.address_b[5]
address_b[6] => altsyncram_0ud2:auto_generated.address_b[6]
address_b[7] => altsyncram_0ud2:auto_generated.address_b[7]
address_b[8] => altsyncram_0ud2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ud2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0ud2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ud2:auto_generated.q_a[0]
q_a[1] <= altsyncram_0ud2:auto_generated.q_a[1]
q_a[2] <= altsyncram_0ud2:auto_generated.q_a[2]
q_a[3] <= altsyncram_0ud2:auto_generated.q_a[3]
q_a[4] <= altsyncram_0ud2:auto_generated.q_a[4]
q_a[5] <= altsyncram_0ud2:auto_generated.q_a[5]
q_a[6] <= altsyncram_0ud2:auto_generated.q_a[6]
q_a[7] <= altsyncram_0ud2:auto_generated.q_a[7]
q_a[8] <= altsyncram_0ud2:auto_generated.q_a[8]
q_a[9] <= altsyncram_0ud2:auto_generated.q_a[9]
q_b[0] <= altsyncram_0ud2:auto_generated.q_b[0]
q_b[1] <= altsyncram_0ud2:auto_generated.q_b[1]
q_b[2] <= altsyncram_0ud2:auto_generated.q_b[2]
q_b[3] <= altsyncram_0ud2:auto_generated.q_b[3]
q_b[4] <= altsyncram_0ud2:auto_generated.q_b[4]
q_b[5] <= altsyncram_0ud2:auto_generated.q_b[5]
q_b[6] <= altsyncram_0ud2:auto_generated.q_b[6]
q_b[7] <= altsyncram_0ud2:auto_generated.q_b[7]
q_b[8] <= altsyncram_0ud2:auto_generated.q_b[8]
q_b[9] <= altsyncram_0ud2:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_3tdp_rom_fft_131:\gen_de:twrom|asj_fft_twid_rom_tdp_fft_131:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_0ud2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT


|vga_fft|fft_ip:inst3|asj_fft_si_sose_so_b_fft_131:asj_fft_si_sose_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:\del_input_blk_indicator:delay_next_block
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fifo:inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|vga_fft|fifo:inst|dcfifo:dcfifo_component
data[0] => dcfifo_ffq1:auto_generated.data[0]
data[1] => dcfifo_ffq1:auto_generated.data[1]
data[2] => dcfifo_ffq1:auto_generated.data[2]
data[3] => dcfifo_ffq1:auto_generated.data[3]
data[4] => dcfifo_ffq1:auto_generated.data[4]
data[5] => dcfifo_ffq1:auto_generated.data[5]
data[6] => dcfifo_ffq1:auto_generated.data[6]
data[7] => dcfifo_ffq1:auto_generated.data[7]
data[8] => dcfifo_ffq1:auto_generated.data[8]
data[9] => dcfifo_ffq1:auto_generated.data[9]
data[10] => dcfifo_ffq1:auto_generated.data[10]
data[11] => dcfifo_ffq1:auto_generated.data[11]
q[0] <= dcfifo_ffq1:auto_generated.q[0]
q[1] <= dcfifo_ffq1:auto_generated.q[1]
q[2] <= dcfifo_ffq1:auto_generated.q[2]
q[3] <= dcfifo_ffq1:auto_generated.q[3]
q[4] <= dcfifo_ffq1:auto_generated.q[4]
q[5] <= dcfifo_ffq1:auto_generated.q[5]
q[6] <= dcfifo_ffq1:auto_generated.q[6]
q[7] <= dcfifo_ffq1:auto_generated.q[7]
q[8] <= dcfifo_ffq1:auto_generated.q[8]
q[9] <= dcfifo_ffq1:auto_generated.q[9]
q[10] <= dcfifo_ffq1:auto_generated.q[10]
q[11] <= dcfifo_ffq1:auto_generated.q[11]
rdclk => dcfifo_ffq1:auto_generated.rdclk
rdreq => dcfifo_ffq1:auto_generated.rdreq
wrclk => dcfifo_ffq1:auto_generated.wrclk
wrreq => dcfifo_ffq1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_ffq1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ffq1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated
data[0] => altsyncram_9691:fifo_ram.data_a[0]
data[1] => altsyncram_9691:fifo_ram.data_a[1]
data[2] => altsyncram_9691:fifo_ram.data_a[2]
data[3] => altsyncram_9691:fifo_ram.data_a[3]
data[4] => altsyncram_9691:fifo_ram.data_a[4]
data[5] => altsyncram_9691:fifo_ram.data_a[5]
data[6] => altsyncram_9691:fifo_ram.data_a[6]
data[7] => altsyncram_9691:fifo_ram.data_a[7]
data[8] => altsyncram_9691:fifo_ram.data_a[8]
data[9] => altsyncram_9691:fifo_ram.data_a[9]
data[10] => altsyncram_9691:fifo_ram.data_a[10]
data[11] => altsyncram_9691:fifo_ram.data_a[11]
q[0] <= altsyncram_9691:fifo_ram.q_b[0]
q[1] <= altsyncram_9691:fifo_ram.q_b[1]
q[2] <= altsyncram_9691:fifo_ram.q_b[2]
q[3] <= altsyncram_9691:fifo_ram.q_b[3]
q[4] <= altsyncram_9691:fifo_ram.q_b[4]
q[5] <= altsyncram_9691:fifo_ram.q_b[5]
q[6] <= altsyncram_9691:fifo_ram.q_b[6]
q[7] <= altsyncram_9691:fifo_ram.q_b[7]
q[8] <= altsyncram_9691:fifo_ram.q_b[8]
q[9] <= altsyncram_9691:fifo_ram.q_b[9]
q[10] <= altsyncram_9691:fifo_ram.q_b[10]
q[11] <= altsyncram_9691:fifo_ram.q_b[11]
rdclk => a_graycounter_nh6:rdptr_g1p.clock
rdclk => altsyncram_9691:fifo_ram.clock1
rdclk => alt_synch_pipe_0r7:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_jvb:wrptr_g1p.clock
wrclk => altsyncram_9691:fifo_ram.clock0
wrclk => alt_synch_pipe_hv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_nh6:rdptr_g1p
clock => counter1a0.CLK
clock => counter1a1.CLK
clock => counter1a2.CLK
clock => counter1a3.CLK
clock => counter1a4.CLK
clock => counter1a5.CLK
clock => counter1a6.CLK
clock => counter1a7.CLK
clock => counter1a8.CLK
clock => counter1a9.CLK
clock => counter1a10.CLK
clock => counter1a11.CLK
clock => parity2.CLK
clock => sub_parity3a[1].CLK
clock => sub_parity3a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter1a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter1a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter1a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter1a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter1a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter1a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter1a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter1a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter1a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter1a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter1a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter1a11.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|a_graycounter_jvb:wrptr_g1p
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => counter4a10.CLK
clock => counter4a11.CLK
clock => parity5.CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter4a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter4a11.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|altsyncram_9691:fifo_ram
address_a[0] => ram_block7a0.PORTAADDR
address_a[0] => ram_block7a1.PORTAADDR
address_a[0] => ram_block7a2.PORTAADDR
address_a[0] => ram_block7a3.PORTAADDR
address_a[0] => ram_block7a4.PORTAADDR
address_a[0] => ram_block7a5.PORTAADDR
address_a[0] => ram_block7a6.PORTAADDR
address_a[0] => ram_block7a7.PORTAADDR
address_a[0] => ram_block7a8.PORTAADDR
address_a[0] => ram_block7a9.PORTAADDR
address_a[0] => ram_block7a10.PORTAADDR
address_a[0] => ram_block7a11.PORTAADDR
address_a[1] => ram_block7a0.PORTAADDR1
address_a[1] => ram_block7a1.PORTAADDR1
address_a[1] => ram_block7a2.PORTAADDR1
address_a[1] => ram_block7a3.PORTAADDR1
address_a[1] => ram_block7a4.PORTAADDR1
address_a[1] => ram_block7a5.PORTAADDR1
address_a[1] => ram_block7a6.PORTAADDR1
address_a[1] => ram_block7a7.PORTAADDR1
address_a[1] => ram_block7a8.PORTAADDR1
address_a[1] => ram_block7a9.PORTAADDR1
address_a[1] => ram_block7a10.PORTAADDR1
address_a[1] => ram_block7a11.PORTAADDR1
address_a[2] => ram_block7a0.PORTAADDR2
address_a[2] => ram_block7a1.PORTAADDR2
address_a[2] => ram_block7a2.PORTAADDR2
address_a[2] => ram_block7a3.PORTAADDR2
address_a[2] => ram_block7a4.PORTAADDR2
address_a[2] => ram_block7a5.PORTAADDR2
address_a[2] => ram_block7a6.PORTAADDR2
address_a[2] => ram_block7a7.PORTAADDR2
address_a[2] => ram_block7a8.PORTAADDR2
address_a[2] => ram_block7a9.PORTAADDR2
address_a[2] => ram_block7a10.PORTAADDR2
address_a[2] => ram_block7a11.PORTAADDR2
address_a[3] => ram_block7a0.PORTAADDR3
address_a[3] => ram_block7a1.PORTAADDR3
address_a[3] => ram_block7a2.PORTAADDR3
address_a[3] => ram_block7a3.PORTAADDR3
address_a[3] => ram_block7a4.PORTAADDR3
address_a[3] => ram_block7a5.PORTAADDR3
address_a[3] => ram_block7a6.PORTAADDR3
address_a[3] => ram_block7a7.PORTAADDR3
address_a[3] => ram_block7a8.PORTAADDR3
address_a[3] => ram_block7a9.PORTAADDR3
address_a[3] => ram_block7a10.PORTAADDR3
address_a[3] => ram_block7a11.PORTAADDR3
address_a[4] => ram_block7a0.PORTAADDR4
address_a[4] => ram_block7a1.PORTAADDR4
address_a[4] => ram_block7a2.PORTAADDR4
address_a[4] => ram_block7a3.PORTAADDR4
address_a[4] => ram_block7a4.PORTAADDR4
address_a[4] => ram_block7a5.PORTAADDR4
address_a[4] => ram_block7a6.PORTAADDR4
address_a[4] => ram_block7a7.PORTAADDR4
address_a[4] => ram_block7a8.PORTAADDR4
address_a[4] => ram_block7a9.PORTAADDR4
address_a[4] => ram_block7a10.PORTAADDR4
address_a[4] => ram_block7a11.PORTAADDR4
address_a[5] => ram_block7a0.PORTAADDR5
address_a[5] => ram_block7a1.PORTAADDR5
address_a[5] => ram_block7a2.PORTAADDR5
address_a[5] => ram_block7a3.PORTAADDR5
address_a[5] => ram_block7a4.PORTAADDR5
address_a[5] => ram_block7a5.PORTAADDR5
address_a[5] => ram_block7a6.PORTAADDR5
address_a[5] => ram_block7a7.PORTAADDR5
address_a[5] => ram_block7a8.PORTAADDR5
address_a[5] => ram_block7a9.PORTAADDR5
address_a[5] => ram_block7a10.PORTAADDR5
address_a[5] => ram_block7a11.PORTAADDR5
address_a[6] => ram_block7a0.PORTAADDR6
address_a[6] => ram_block7a1.PORTAADDR6
address_a[6] => ram_block7a2.PORTAADDR6
address_a[6] => ram_block7a3.PORTAADDR6
address_a[6] => ram_block7a4.PORTAADDR6
address_a[6] => ram_block7a5.PORTAADDR6
address_a[6] => ram_block7a6.PORTAADDR6
address_a[6] => ram_block7a7.PORTAADDR6
address_a[6] => ram_block7a8.PORTAADDR6
address_a[6] => ram_block7a9.PORTAADDR6
address_a[6] => ram_block7a10.PORTAADDR6
address_a[6] => ram_block7a11.PORTAADDR6
address_a[7] => ram_block7a0.PORTAADDR7
address_a[7] => ram_block7a1.PORTAADDR7
address_a[7] => ram_block7a2.PORTAADDR7
address_a[7] => ram_block7a3.PORTAADDR7
address_a[7] => ram_block7a4.PORTAADDR7
address_a[7] => ram_block7a5.PORTAADDR7
address_a[7] => ram_block7a6.PORTAADDR7
address_a[7] => ram_block7a7.PORTAADDR7
address_a[7] => ram_block7a8.PORTAADDR7
address_a[7] => ram_block7a9.PORTAADDR7
address_a[7] => ram_block7a10.PORTAADDR7
address_a[7] => ram_block7a11.PORTAADDR7
address_a[8] => ram_block7a0.PORTAADDR8
address_a[8] => ram_block7a1.PORTAADDR8
address_a[8] => ram_block7a2.PORTAADDR8
address_a[8] => ram_block7a3.PORTAADDR8
address_a[8] => ram_block7a4.PORTAADDR8
address_a[8] => ram_block7a5.PORTAADDR8
address_a[8] => ram_block7a6.PORTAADDR8
address_a[8] => ram_block7a7.PORTAADDR8
address_a[8] => ram_block7a8.PORTAADDR8
address_a[8] => ram_block7a9.PORTAADDR8
address_a[8] => ram_block7a10.PORTAADDR8
address_a[8] => ram_block7a11.PORTAADDR8
address_a[9] => ram_block7a0.PORTAADDR9
address_a[9] => ram_block7a1.PORTAADDR9
address_a[9] => ram_block7a2.PORTAADDR9
address_a[9] => ram_block7a3.PORTAADDR9
address_a[9] => ram_block7a4.PORTAADDR9
address_a[9] => ram_block7a5.PORTAADDR9
address_a[9] => ram_block7a6.PORTAADDR9
address_a[9] => ram_block7a7.PORTAADDR9
address_a[9] => ram_block7a8.PORTAADDR9
address_a[9] => ram_block7a9.PORTAADDR9
address_a[9] => ram_block7a10.PORTAADDR9
address_a[9] => ram_block7a11.PORTAADDR9
address_a[10] => ram_block7a0.PORTAADDR10
address_a[10] => ram_block7a1.PORTAADDR10
address_a[10] => ram_block7a2.PORTAADDR10
address_a[10] => ram_block7a3.PORTAADDR10
address_a[10] => ram_block7a4.PORTAADDR10
address_a[10] => ram_block7a5.PORTAADDR10
address_a[10] => ram_block7a6.PORTAADDR10
address_a[10] => ram_block7a7.PORTAADDR10
address_a[10] => ram_block7a8.PORTAADDR10
address_a[10] => ram_block7a9.PORTAADDR10
address_a[10] => ram_block7a10.PORTAADDR10
address_a[10] => ram_block7a11.PORTAADDR10
address_b[0] => ram_block7a0.PORTBADDR
address_b[0] => ram_block7a1.PORTBADDR
address_b[0] => ram_block7a2.PORTBADDR
address_b[0] => ram_block7a3.PORTBADDR
address_b[0] => ram_block7a4.PORTBADDR
address_b[0] => ram_block7a5.PORTBADDR
address_b[0] => ram_block7a6.PORTBADDR
address_b[0] => ram_block7a7.PORTBADDR
address_b[0] => ram_block7a8.PORTBADDR
address_b[0] => ram_block7a9.PORTBADDR
address_b[0] => ram_block7a10.PORTBADDR
address_b[0] => ram_block7a11.PORTBADDR
address_b[1] => ram_block7a0.PORTBADDR1
address_b[1] => ram_block7a1.PORTBADDR1
address_b[1] => ram_block7a2.PORTBADDR1
address_b[1] => ram_block7a3.PORTBADDR1
address_b[1] => ram_block7a4.PORTBADDR1
address_b[1] => ram_block7a5.PORTBADDR1
address_b[1] => ram_block7a6.PORTBADDR1
address_b[1] => ram_block7a7.PORTBADDR1
address_b[1] => ram_block7a8.PORTBADDR1
address_b[1] => ram_block7a9.PORTBADDR1
address_b[1] => ram_block7a10.PORTBADDR1
address_b[1] => ram_block7a11.PORTBADDR1
address_b[2] => ram_block7a0.PORTBADDR2
address_b[2] => ram_block7a1.PORTBADDR2
address_b[2] => ram_block7a2.PORTBADDR2
address_b[2] => ram_block7a3.PORTBADDR2
address_b[2] => ram_block7a4.PORTBADDR2
address_b[2] => ram_block7a5.PORTBADDR2
address_b[2] => ram_block7a6.PORTBADDR2
address_b[2] => ram_block7a7.PORTBADDR2
address_b[2] => ram_block7a8.PORTBADDR2
address_b[2] => ram_block7a9.PORTBADDR2
address_b[2] => ram_block7a10.PORTBADDR2
address_b[2] => ram_block7a11.PORTBADDR2
address_b[3] => ram_block7a0.PORTBADDR3
address_b[3] => ram_block7a1.PORTBADDR3
address_b[3] => ram_block7a2.PORTBADDR3
address_b[3] => ram_block7a3.PORTBADDR3
address_b[3] => ram_block7a4.PORTBADDR3
address_b[3] => ram_block7a5.PORTBADDR3
address_b[3] => ram_block7a6.PORTBADDR3
address_b[3] => ram_block7a7.PORTBADDR3
address_b[3] => ram_block7a8.PORTBADDR3
address_b[3] => ram_block7a9.PORTBADDR3
address_b[3] => ram_block7a10.PORTBADDR3
address_b[3] => ram_block7a11.PORTBADDR3
address_b[4] => ram_block7a0.PORTBADDR4
address_b[4] => ram_block7a1.PORTBADDR4
address_b[4] => ram_block7a2.PORTBADDR4
address_b[4] => ram_block7a3.PORTBADDR4
address_b[4] => ram_block7a4.PORTBADDR4
address_b[4] => ram_block7a5.PORTBADDR4
address_b[4] => ram_block7a6.PORTBADDR4
address_b[4] => ram_block7a7.PORTBADDR4
address_b[4] => ram_block7a8.PORTBADDR4
address_b[4] => ram_block7a9.PORTBADDR4
address_b[4] => ram_block7a10.PORTBADDR4
address_b[4] => ram_block7a11.PORTBADDR4
address_b[5] => ram_block7a0.PORTBADDR5
address_b[5] => ram_block7a1.PORTBADDR5
address_b[5] => ram_block7a2.PORTBADDR5
address_b[5] => ram_block7a3.PORTBADDR5
address_b[5] => ram_block7a4.PORTBADDR5
address_b[5] => ram_block7a5.PORTBADDR5
address_b[5] => ram_block7a6.PORTBADDR5
address_b[5] => ram_block7a7.PORTBADDR5
address_b[5] => ram_block7a8.PORTBADDR5
address_b[5] => ram_block7a9.PORTBADDR5
address_b[5] => ram_block7a10.PORTBADDR5
address_b[5] => ram_block7a11.PORTBADDR5
address_b[6] => ram_block7a0.PORTBADDR6
address_b[6] => ram_block7a1.PORTBADDR6
address_b[6] => ram_block7a2.PORTBADDR6
address_b[6] => ram_block7a3.PORTBADDR6
address_b[6] => ram_block7a4.PORTBADDR6
address_b[6] => ram_block7a5.PORTBADDR6
address_b[6] => ram_block7a6.PORTBADDR6
address_b[6] => ram_block7a7.PORTBADDR6
address_b[6] => ram_block7a8.PORTBADDR6
address_b[6] => ram_block7a9.PORTBADDR6
address_b[6] => ram_block7a10.PORTBADDR6
address_b[6] => ram_block7a11.PORTBADDR6
address_b[7] => ram_block7a0.PORTBADDR7
address_b[7] => ram_block7a1.PORTBADDR7
address_b[7] => ram_block7a2.PORTBADDR7
address_b[7] => ram_block7a3.PORTBADDR7
address_b[7] => ram_block7a4.PORTBADDR7
address_b[7] => ram_block7a5.PORTBADDR7
address_b[7] => ram_block7a6.PORTBADDR7
address_b[7] => ram_block7a7.PORTBADDR7
address_b[7] => ram_block7a8.PORTBADDR7
address_b[7] => ram_block7a9.PORTBADDR7
address_b[7] => ram_block7a10.PORTBADDR7
address_b[7] => ram_block7a11.PORTBADDR7
address_b[8] => ram_block7a0.PORTBADDR8
address_b[8] => ram_block7a1.PORTBADDR8
address_b[8] => ram_block7a2.PORTBADDR8
address_b[8] => ram_block7a3.PORTBADDR8
address_b[8] => ram_block7a4.PORTBADDR8
address_b[8] => ram_block7a5.PORTBADDR8
address_b[8] => ram_block7a6.PORTBADDR8
address_b[8] => ram_block7a7.PORTBADDR8
address_b[8] => ram_block7a8.PORTBADDR8
address_b[8] => ram_block7a9.PORTBADDR8
address_b[8] => ram_block7a10.PORTBADDR8
address_b[8] => ram_block7a11.PORTBADDR8
address_b[9] => ram_block7a0.PORTBADDR9
address_b[9] => ram_block7a1.PORTBADDR9
address_b[9] => ram_block7a2.PORTBADDR9
address_b[9] => ram_block7a3.PORTBADDR9
address_b[9] => ram_block7a4.PORTBADDR9
address_b[9] => ram_block7a5.PORTBADDR9
address_b[9] => ram_block7a6.PORTBADDR9
address_b[9] => ram_block7a7.PORTBADDR9
address_b[9] => ram_block7a8.PORTBADDR9
address_b[9] => ram_block7a9.PORTBADDR9
address_b[9] => ram_block7a10.PORTBADDR9
address_b[9] => ram_block7a11.PORTBADDR9
address_b[10] => ram_block7a0.PORTBADDR10
address_b[10] => ram_block7a1.PORTBADDR10
address_b[10] => ram_block7a2.PORTBADDR10
address_b[10] => ram_block7a3.PORTBADDR10
address_b[10] => ram_block7a4.PORTBADDR10
address_b[10] => ram_block7a5.PORTBADDR10
address_b[10] => ram_block7a6.PORTBADDR10
address_b[10] => ram_block7a7.PORTBADDR10
address_b[10] => ram_block7a8.PORTBADDR10
address_b[10] => ram_block7a9.PORTBADDR10
address_b[10] => ram_block7a10.PORTBADDR10
address_b[10] => ram_block7a11.PORTBADDR10
addressstall_b => ram_block7a0.PORTBADDRSTALL
addressstall_b => ram_block7a1.PORTBADDRSTALL
addressstall_b => ram_block7a2.PORTBADDRSTALL
addressstall_b => ram_block7a3.PORTBADDRSTALL
addressstall_b => ram_block7a4.PORTBADDRSTALL
addressstall_b => ram_block7a5.PORTBADDRSTALL
addressstall_b => ram_block7a6.PORTBADDRSTALL
addressstall_b => ram_block7a7.PORTBADDRSTALL
addressstall_b => ram_block7a8.PORTBADDRSTALL
addressstall_b => ram_block7a9.PORTBADDRSTALL
addressstall_b => ram_block7a10.PORTBADDRSTALL
addressstall_b => ram_block7a11.PORTBADDRSTALL
clock0 => ram_block7a0.CLK0
clock0 => ram_block7a1.CLK0
clock0 => ram_block7a2.CLK0
clock0 => ram_block7a3.CLK0
clock0 => ram_block7a4.CLK0
clock0 => ram_block7a5.CLK0
clock0 => ram_block7a6.CLK0
clock0 => ram_block7a7.CLK0
clock0 => ram_block7a8.CLK0
clock0 => ram_block7a9.CLK0
clock0 => ram_block7a10.CLK0
clock0 => ram_block7a11.CLK0
clock1 => ram_block7a0.CLK1
clock1 => ram_block7a1.CLK1
clock1 => ram_block7a2.CLK1
clock1 => ram_block7a3.CLK1
clock1 => ram_block7a4.CLK1
clock1 => ram_block7a5.CLK1
clock1 => ram_block7a6.CLK1
clock1 => ram_block7a7.CLK1
clock1 => ram_block7a8.CLK1
clock1 => ram_block7a9.CLK1
clock1 => ram_block7a10.CLK1
clock1 => ram_block7a11.CLK1
clocken1 => ram_block7a0.ENA1
clocken1 => ram_block7a1.ENA1
clocken1 => ram_block7a2.ENA1
clocken1 => ram_block7a3.ENA1
clocken1 => ram_block7a4.ENA1
clocken1 => ram_block7a5.ENA1
clocken1 => ram_block7a6.ENA1
clocken1 => ram_block7a7.ENA1
clocken1 => ram_block7a8.ENA1
clocken1 => ram_block7a9.ENA1
clocken1 => ram_block7a10.ENA1
clocken1 => ram_block7a11.ENA1
data_a[0] => ram_block7a0.PORTADATAIN
data_a[1] => ram_block7a1.PORTADATAIN
data_a[2] => ram_block7a2.PORTADATAIN
data_a[3] => ram_block7a3.PORTADATAIN
data_a[4] => ram_block7a4.PORTADATAIN
data_a[5] => ram_block7a5.PORTADATAIN
data_a[6] => ram_block7a6.PORTADATAIN
data_a[7] => ram_block7a7.PORTADATAIN
data_a[8] => ram_block7a8.PORTADATAIN
data_a[9] => ram_block7a9.PORTADATAIN
data_a[10] => ram_block7a10.PORTADATAIN
data_a[11] => ram_block7a11.PORTADATAIN
q_b[0] <= ram_block7a0.PORTBDATAOUT
q_b[1] <= ram_block7a1.PORTBDATAOUT
q_b[2] <= ram_block7a2.PORTBDATAOUT
q_b[3] <= ram_block7a3.PORTBDATAOUT
q_b[4] <= ram_block7a4.PORTBDATAOUT
q_b[5] <= ram_block7a5.PORTBDATAOUT
q_b[6] <= ram_block7a6.PORTBDATAOUT
q_b[7] <= ram_block7a7.PORTBDATAOUT
q_b[8] <= ram_block7a8.PORTBDATAOUT
q_b[9] <= ram_block7a9.PORTBDATAOUT
q_b[10] <= ram_block7a10.PORTBDATAOUT
q_b[11] <= ram_block7a11.PORTBDATAOUT
wren_a => ram_block7a0.PORTAWE
wren_a => ram_block7a0.ENA0
wren_a => ram_block7a1.PORTAWE
wren_a => ram_block7a1.ENA0
wren_a => ram_block7a2.PORTAWE
wren_a => ram_block7a2.ENA0
wren_a => ram_block7a3.PORTAWE
wren_a => ram_block7a3.ENA0
wren_a => ram_block7a4.PORTAWE
wren_a => ram_block7a4.ENA0
wren_a => ram_block7a5.PORTAWE
wren_a => ram_block7a5.ENA0
wren_a => ram_block7a6.PORTAWE
wren_a => ram_block7a6.ENA0
wren_a => ram_block7a7.PORTAWE
wren_a => ram_block7a7.ENA0
wren_a => ram_block7a8.PORTAWE
wren_a => ram_block7a8.ENA0
wren_a => ram_block7a9.PORTAWE
wren_a => ram_block7a9.ENA0
wren_a => ram_block7a10.PORTAWE
wren_a => ram_block7a10.ENA0
wren_a => ram_block7a11.PORTAWE
wren_a => ram_block7a11.ENA0


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp
clock => dffpipe_b09:dffpipe8.clock
d[0] => dffpipe_b09:dffpipe8.d[0]
d[1] => dffpipe_b09:dffpipe8.d[1]
d[2] => dffpipe_b09:dffpipe8.d[2]
d[3] => dffpipe_b09:dffpipe8.d[3]
d[4] => dffpipe_b09:dffpipe8.d[4]
d[5] => dffpipe_b09:dffpipe8.d[5]
d[6] => dffpipe_b09:dffpipe8.d[6]
d[7] => dffpipe_b09:dffpipe8.d[7]
d[8] => dffpipe_b09:dffpipe8.d[8]
d[9] => dffpipe_b09:dffpipe8.d[9]
d[10] => dffpipe_b09:dffpipe8.d[10]
d[11] => dffpipe_b09:dffpipe8.d[11]
q[0] <= dffpipe_b09:dffpipe8.q[0]
q[1] <= dffpipe_b09:dffpipe8.q[1]
q[2] <= dffpipe_b09:dffpipe8.q[2]
q[3] <= dffpipe_b09:dffpipe8.q[3]
q[4] <= dffpipe_b09:dffpipe8.q[4]
q[5] <= dffpipe_b09:dffpipe8.q[5]
q[6] <= dffpipe_b09:dffpipe8.q[6]
q[7] <= dffpipe_b09:dffpipe8.q[7]
q[8] <= dffpipe_b09:dffpipe8.q[8]
q[9] <= dffpipe_b09:dffpipe8.q[9]
q[10] <= dffpipe_b09:dffpipe8.q[10]
q[11] <= dffpipe_b09:dffpipe8.q[11]


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_0r7:rs_dgwp|dffpipe_b09:dffpipe8
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp
clock => dffpipe_b09:dffpipe10.clock
d[0] => dffpipe_b09:dffpipe10.d[0]
d[1] => dffpipe_b09:dffpipe10.d[1]
d[2] => dffpipe_b09:dffpipe10.d[2]
d[3] => dffpipe_b09:dffpipe10.d[3]
d[4] => dffpipe_b09:dffpipe10.d[4]
d[5] => dffpipe_b09:dffpipe10.d[5]
d[6] => dffpipe_b09:dffpipe10.d[6]
d[7] => dffpipe_b09:dffpipe10.d[7]
d[8] => dffpipe_b09:dffpipe10.d[8]
d[9] => dffpipe_b09:dffpipe10.d[9]
d[10] => dffpipe_b09:dffpipe10.d[10]
d[11] => dffpipe_b09:dffpipe10.d[11]
q[0] <= dffpipe_b09:dffpipe10.q[0]
q[1] <= dffpipe_b09:dffpipe10.q[1]
q[2] <= dffpipe_b09:dffpipe10.q[2]
q[3] <= dffpipe_b09:dffpipe10.q[3]
q[4] <= dffpipe_b09:dffpipe10.q[4]
q[5] <= dffpipe_b09:dffpipe10.q[5]
q[6] <= dffpipe_b09:dffpipe10.q[6]
q[7] <= dffpipe_b09:dffpipe10.q[7]
q[8] <= dffpipe_b09:dffpipe10.q[8]
q[9] <= dffpipe_b09:dffpipe10.q[9]
q[10] <= dffpipe_b09:dffpipe10.q[10]
q[11] <= dffpipe_b09:dffpipe10.q[11]


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|alt_synch_pipe_hv7:ws_dgrp|dffpipe_b09:dffpipe10
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|cmpr_uu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|vga_fft|fifo:inst|dcfifo:dcfifo_component|dcfifo_ffq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|vga_fft|FIFO_clk:inst8
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => wr_clk~reg0.CLK
clk => n[0].CLK
clk => n[1].CLK
clk => n[2].CLK
clk => n[3].CLK
clk => n[4].CLK
clk => n[5].CLK
clk => n[6].CLK
clk => n[7].CLK
clk => n[8].CLK
clk => n[9].CLK
clk => n[10].CLK
clk => n[11].CLK
clk => n[12].CLK
clk => n[13].CLK
clk => n[14].CLK
clk => n[15].CLK
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => wr_clk~reg0.ACLR
rst_n => n[0].PRESET
rst_n => n[1].ACLR
rst_n => n[2].PRESET
rst_n => n[3].PRESET
rst_n => n[4].ACLR
rst_n => n[5].ACLR
rst_n => n[6].ACLR
rst_n => n[7].ACLR
rst_n => n[8].PRESET
rst_n => n[9].PRESET
rst_n => n[10].PRESET
rst_n => n[11].PRESET
rst_n => n[12].ACLR
rst_n => n[13].ACLR
rst_n => n[14].ACLR
rst_n => n[15].PRESET
sw[0] => Decoder0.IN1
sw[0] => n[8].DATAIN
sw[1] => Decoder0.IN0
sw[1] => n[5].DATAIN
sw[1] => n[11].DATAIN
sw[1] => n[10].DATAIN
sw[1] => n[9].DATAIN
wr_clk <= wr_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|pll:inst9
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked


|vga_fft|pll:inst9|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|vga_fft|pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|vga_fft|vgadrive:inst12
clk => isok.CLK
clk => vscount[0].CLK
clk => vscount[1].CLK
clk => vscount[2].CLK
clk => vscount[3].CLK
clk => vscount[4].CLK
clk => vscount[5].CLK
clk => vscount[6].CLK
clk => vscount[7].CLK
clk => vscount[8].CLK
clk => vscount[9].CLK
clk => hscount[0].CLK
clk => hscount[1].CLK
clk => hscount[2].CLK
clk => hscount[3].CLK
clk => hscount[4].CLK
clk => hscount[5].CLK
clk => hscount[6].CLK
clk => hscount[7].CLK
clk => hscount[8].CLK
clk => hscount[9].CLK
clk => hscount[10].CLK
clk => VGA_CLK.DATAIN
rst_n => hscount[0].ACLR
rst_n => hscount[1].ACLR
rst_n => hscount[2].ACLR
rst_n => hscount[3].ACLR
rst_n => hscount[4].ACLR
rst_n => hscount[5].ACLR
rst_n => hscount[6].ACLR
rst_n => hscount[7].ACLR
rst_n => hscount[8].ACLR
rst_n => hscount[9].ACLR
rst_n => hscount[10].ACLR
rst_n => vscount[0].ACLR
rst_n => vscount[1].ACLR
rst_n => vscount[2].ACLR
rst_n => vscount[3].ACLR
rst_n => vscount[4].ACLR
rst_n => vscount[5].ACLR
rst_n => vscount[6].ACLR
rst_n => vscount[7].ACLR
rst_n => vscount[8].ACLR
rst_n => vscount[9].ACLR
rst_n => isok.ACLR
RGB[0] => VGA_B[0].DATAIN
RGB[1] => VGA_B[1].DATAIN
RGB[2] => VGA_B[2].DATAIN
RGB[3] => VGA_B[3].DATAIN
RGB[4] => VGA_B[4].DATAIN
RGB[5] => VGA_B[5].DATAIN
RGB[6] => VGA_B[6].DATAIN
RGB[7] => VGA_B[7].DATAIN
RGB[8] => VGA_G[0].DATAIN
RGB[9] => VGA_G[1].DATAIN
RGB[10] => VGA_G[2].DATAIN
RGB[11] => VGA_G[3].DATAIN
RGB[12] => VGA_G[4].DATAIN
RGB[13] => VGA_G[5].DATAIN
RGB[14] => VGA_G[6].DATAIN
RGB[15] => VGA_G[7].DATAIN
RGB[16] => VGA_R[0].DATAIN
RGB[17] => VGA_R[1].DATAIN
RGB[18] => VGA_R[2].DATAIN
RGB[19] => VGA_R[3].DATAIN
RGB[20] => VGA_R[4].DATAIN
RGB[21] => VGA_R[5].DATAIN
RGB[22] => VGA_R[6].DATAIN
RGB[23] => VGA_R[7].DATAIN
VGA_B[0] <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= RGB[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= RGB[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= RGB[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= RGB[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= RGB[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= RGB[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= RGB[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= RGB[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= RGB[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= RGB[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= RGB[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= RGB[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= RGB[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= RGB[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= RGB[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= RGB[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= RGB[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= RGB[20].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= RGB[21].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= RGB[22].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= RGB[23].DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
hx[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
hx[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
vy[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
vy[9] <= y.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|vga_control:inst11
clk => clk.IN5
rst_n => b[0].ACLR
rst_n => b[1].ACLR
rst_n => b[2].ACLR
rst_n => b[3].ACLR
rst_n => b[4].ACLR
rst_n => b[5].ACLR
rst_n => b[6].ACLR
rst_n => b[7].ACLR
rst_n => g[0].ACLR
rst_n => g[1].ACLR
rst_n => g[2].ACLR
rst_n => g[3].ACLR
rst_n => g[4].ACLR
rst_n => g[5].ACLR
rst_n => g[6].ACLR
rst_n => g[7].ACLR
rst_n => r[0].ACLR
rst_n => r[1].ACLR
rst_n => r[2].ACLR
rst_n => r[3].ACLR
rst_n => r[4].ACLR
rst_n => r[5].ACLR
rst_n => r[6].ACLR
rst_n => r[7].ACLR
rst_n => g1[0].ACLR
rst_n => g1[1].ACLR
rst_n => g1[2].ACLR
rst_n => g1[3].ACLR
rst_n => g1[4].ACLR
rst_n => g1[5].ACLR
rst_n => g1[6].ACLR
rst_n => g1[7].ACLR
rst_n => r1[0].ACLR
rst_n => r1[1].ACLR
rst_n => r1[2].ACLR
rst_n => r1[3].ACLR
rst_n => r1[4].ACLR
rst_n => r1[5].ACLR
rst_n => r1[6].ACLR
rst_n => r1[7].ACLR
rst_n => add[0].ACLR
rst_n => add[1].ACLR
rst_n => add[2].ACLR
rst_n => add[3].ACLR
rst_n => add[4].ACLR
rst_n => add[5].ACLR
rst_n => add[6].ACLR
rst_n => add[7].ACLR
rst_n => add[8].ACLR
rst_n => add[9].ACLR
rst_n => tadd[0].ACLR
rst_n => tadd[1].ACLR
rst_n => tadd[2].ACLR
rst_n => tadd[3].ACLR
rst_n => tadd[4].ACLR
rst_n => tadd[5].ACLR
qram[0] => LessThan3.IN20
qram[1] => LessThan3.IN19
qram[2] => LessThan3.IN18
qram[3] => LessThan3.IN17
qram[4] => LessThan3.IN16
qram[5] => LessThan3.IN15
qram[6] => LessThan3.IN14
qram[7] => LessThan3.IN13
qram[8] => LessThan3.IN12
qram[9] => ~NO_FANOUT~
sw[0] => Decoder0.IN1
sw[0] => Decoder1.IN1
sw[0] => Decoder2.IN1
sw[0] => Decoder3.IN1
sw[0] => Decoder4.IN1
sw[0] => Decoder5.IN1
sw[0] => fp[3].IN1
sw[1] => Decoder0.IN0
sw[1] => Decoder1.IN0
sw[1] => Decoder2.IN0
sw[1] => Decoder3.IN0
sw[1] => Decoder4.IN0
sw[1] => Decoder5.IN0
sw[1] => fp[6].IN1
sw[1] => fp[5].IN1
A1[0] => A1[0].IN1
A1[1] => A1[1].IN1
A1[2] => A1[2].IN1
A1[3] => A1[3].IN1
A1[4] => A1[4].IN1
A1[5] => A1[5].IN1
A1[6] => A1[6].IN1
A1[7] => A1[7].IN1
A1[8] => A1[8].IN1
A1[9] => A1[9].IN1
A1[10] => A1[10].IN1
A1[11] => A1[11].IN1
A2[0] => A2[0].IN1
A2[1] => A2[1].IN1
A2[2] => A2[2].IN1
A2[3] => A2[3].IN1
A2[4] => A2[4].IN1
A2[5] => A2[5].IN1
A2[6] => A2[6].IN1
A2[7] => A2[7].IN1
A2[8] => A2[8].IN1
A2[9] => A2[9].IN1
A2[10] => A2[10].IN1
A2[11] => A2[11].IN1
F1[0] => Div0.IN39
F1[0] => Div1.IN36
F1[0] => Div2.IN33
F1[0] => Div3.IN29
F1[0] => Div4.IN26
F1[0] => Div5.IN23
F1[0] => Mod10.IN23
F1[1] => Div0.IN38
F1[1] => Div1.IN35
F1[1] => Div2.IN32
F1[1] => Div3.IN28
F1[1] => Div4.IN25
F1[1] => Div5.IN22
F1[1] => Mod10.IN22
F1[2] => Div0.IN37
F1[2] => Div1.IN34
F1[2] => Div2.IN31
F1[2] => Div3.IN27
F1[2] => Div4.IN24
F1[2] => Div5.IN21
F1[2] => Mod10.IN21
F1[3] => Div0.IN36
F1[3] => Div1.IN33
F1[3] => Div2.IN30
F1[3] => Div3.IN26
F1[3] => Div4.IN23
F1[3] => Div5.IN20
F1[3] => Mod10.IN20
F1[4] => Div0.IN35
F1[4] => Div1.IN32
F1[4] => Div2.IN29
F1[4] => Div3.IN25
F1[4] => Div4.IN22
F1[4] => Div5.IN19
F1[4] => Mod10.IN19
F1[5] => Div0.IN34
F1[5] => Div1.IN31
F1[5] => Div2.IN28
F1[5] => Div3.IN24
F1[5] => Div4.IN21
F1[5] => Div5.IN18
F1[5] => Mod10.IN18
F1[6] => Div0.IN33
F1[6] => Div1.IN30
F1[6] => Div2.IN27
F1[6] => Div3.IN23
F1[6] => Div4.IN20
F1[6] => Div5.IN17
F1[6] => Mod10.IN17
F1[7] => Div0.IN32
F1[7] => Div1.IN29
F1[7] => Div2.IN26
F1[7] => Div3.IN22
F1[7] => Div4.IN19
F1[7] => Div5.IN16
F1[7] => Mod10.IN16
F1[8] => Div0.IN31
F1[8] => Div1.IN28
F1[8] => Div2.IN25
F1[8] => Div3.IN21
F1[8] => Div4.IN18
F1[8] => Div5.IN15
F1[8] => Mod10.IN15
F1[9] => Div0.IN30
F1[9] => Div1.IN27
F1[9] => Div2.IN24
F1[9] => Div3.IN20
F1[9] => Div4.IN17
F1[9] => Div5.IN14
F1[9] => Mod10.IN14
F1[10] => Div0.IN29
F1[10] => Div1.IN26
F1[10] => Div2.IN23
F1[10] => Div3.IN19
F1[10] => Div4.IN16
F1[10] => Div5.IN13
F1[10] => Mod10.IN13
F1[11] => Div0.IN28
F1[11] => Div1.IN25
F1[11] => Div2.IN22
F1[11] => Div3.IN18
F1[11] => Div4.IN15
F1[11] => Div5.IN12
F1[11] => Mod10.IN12
F1[12] => Div0.IN27
F1[12] => Div1.IN24
F1[12] => Div2.IN21
F1[12] => Div3.IN17
F1[12] => Div4.IN14
F1[12] => Div5.IN11
F1[12] => Mod10.IN11
F1[13] => Div0.IN26
F1[13] => Div1.IN23
F1[13] => Div2.IN20
F1[13] => Div3.IN16
F1[13] => Div4.IN13
F1[13] => Div5.IN10
F1[13] => Mod10.IN10
F1[14] => Div0.IN25
F1[14] => Div1.IN22
F1[14] => Div2.IN19
F1[14] => Div3.IN15
F1[14] => Div4.IN12
F1[14] => Div5.IN9
F1[14] => Mod10.IN9
F1[15] => Div0.IN24
F1[15] => Div1.IN21
F1[15] => Div2.IN18
F1[15] => Div3.IN14
F1[15] => Div4.IN11
F1[15] => Div5.IN8
F1[15] => Mod10.IN8
F1[16] => Div0.IN23
F1[16] => Div1.IN20
F1[16] => Div2.IN17
F1[16] => Div3.IN13
F1[16] => Div4.IN10
F1[16] => Div5.IN7
F1[16] => Mod10.IN7
F1[17] => Div0.IN22
F1[17] => Div1.IN19
F1[17] => Div2.IN16
F1[17] => Div3.IN12
F1[17] => Div4.IN9
F1[17] => Div5.IN6
F1[17] => Mod10.IN6
F1[18] => Div0.IN21
F1[18] => Div1.IN18
F1[18] => Div2.IN15
F1[18] => Div3.IN11
F1[18] => Div4.IN8
F1[18] => Div5.IN5
F1[18] => Mod10.IN5
F1[19] => Div0.IN20
F1[19] => Div1.IN17
F1[19] => Div2.IN14
F1[19] => Div3.IN10
F1[19] => Div4.IN7
F1[19] => Div5.IN4
F1[19] => Mod10.IN4
F2[0] => Div6.IN39
F2[0] => Div7.IN36
F2[0] => Div8.IN33
F2[0] => Div9.IN29
F2[0] => Div10.IN26
F2[0] => Div11.IN23
F2[0] => Mod16.IN23
F2[1] => Div6.IN38
F2[1] => Div7.IN35
F2[1] => Div8.IN32
F2[1] => Div9.IN28
F2[1] => Div10.IN25
F2[1] => Div11.IN22
F2[1] => Mod16.IN22
F2[2] => Div6.IN37
F2[2] => Div7.IN34
F2[2] => Div8.IN31
F2[2] => Div9.IN27
F2[2] => Div10.IN24
F2[2] => Div11.IN21
F2[2] => Mod16.IN21
F2[3] => Div6.IN36
F2[3] => Div7.IN33
F2[3] => Div8.IN30
F2[3] => Div9.IN26
F2[3] => Div10.IN23
F2[3] => Div11.IN20
F2[3] => Mod16.IN20
F2[4] => Div6.IN35
F2[4] => Div7.IN32
F2[4] => Div8.IN29
F2[4] => Div9.IN25
F2[4] => Div10.IN22
F2[4] => Div11.IN19
F2[4] => Mod16.IN19
F2[5] => Div6.IN34
F2[5] => Div7.IN31
F2[5] => Div8.IN28
F2[5] => Div9.IN24
F2[5] => Div10.IN21
F2[5] => Div11.IN18
F2[5] => Mod16.IN18
F2[6] => Div6.IN33
F2[6] => Div7.IN30
F2[6] => Div8.IN27
F2[6] => Div9.IN23
F2[6] => Div10.IN20
F2[6] => Div11.IN17
F2[6] => Mod16.IN17
F2[7] => Div6.IN32
F2[7] => Div7.IN29
F2[7] => Div8.IN26
F2[7] => Div9.IN22
F2[7] => Div10.IN19
F2[7] => Div11.IN16
F2[7] => Mod16.IN16
F2[8] => Div6.IN31
F2[8] => Div7.IN28
F2[8] => Div8.IN25
F2[8] => Div9.IN21
F2[8] => Div10.IN18
F2[8] => Div11.IN15
F2[8] => Mod16.IN15
F2[9] => Div6.IN30
F2[9] => Div7.IN27
F2[9] => Div8.IN24
F2[9] => Div9.IN20
F2[9] => Div10.IN17
F2[9] => Div11.IN14
F2[9] => Mod16.IN14
F2[10] => Div6.IN29
F2[10] => Div7.IN26
F2[10] => Div8.IN23
F2[10] => Div9.IN19
F2[10] => Div10.IN16
F2[10] => Div11.IN13
F2[10] => Mod16.IN13
F2[11] => Div6.IN28
F2[11] => Div7.IN25
F2[11] => Div8.IN22
F2[11] => Div9.IN18
F2[11] => Div10.IN15
F2[11] => Div11.IN12
F2[11] => Mod16.IN12
F2[12] => Div6.IN27
F2[12] => Div7.IN24
F2[12] => Div8.IN21
F2[12] => Div9.IN17
F2[12] => Div10.IN14
F2[12] => Div11.IN11
F2[12] => Mod16.IN11
F2[13] => Div6.IN26
F2[13] => Div7.IN23
F2[13] => Div8.IN20
F2[13] => Div9.IN16
F2[13] => Div10.IN13
F2[13] => Div11.IN10
F2[13] => Mod16.IN10
F2[14] => Div6.IN25
F2[14] => Div7.IN22
F2[14] => Div8.IN19
F2[14] => Div9.IN15
F2[14] => Div10.IN12
F2[14] => Div11.IN9
F2[14] => Mod16.IN9
F2[15] => Div6.IN24
F2[15] => Div7.IN21
F2[15] => Div8.IN18
F2[15] => Div9.IN14
F2[15] => Div10.IN11
F2[15] => Div11.IN8
F2[15] => Mod16.IN8
F2[16] => Div6.IN23
F2[16] => Div7.IN20
F2[16] => Div8.IN17
F2[16] => Div9.IN13
F2[16] => Div10.IN10
F2[16] => Div11.IN7
F2[16] => Mod16.IN7
F2[17] => Div6.IN22
F2[17] => Div7.IN19
F2[17] => Div8.IN16
F2[17] => Div9.IN12
F2[17] => Div10.IN9
F2[17] => Div11.IN6
F2[17] => Mod16.IN6
F2[18] => Div6.IN21
F2[18] => Div7.IN18
F2[18] => Div8.IN15
F2[18] => Div9.IN11
F2[18] => Div10.IN8
F2[18] => Div11.IN5
F2[18] => Mod16.IN5
F2[19] => Div6.IN20
F2[19] => Div7.IN17
F2[19] => Div8.IN14
F2[19] => Div9.IN10
F2[19] => Div10.IN7
F2[19] => Div11.IN4
F2[19] => Mod16.IN4
hx[0] => LessThan1.IN20
hx[0] => LessThan2.IN20
hx[0] => LessThan4.IN20
hx[0] => LessThan5.IN20
hx[0] => LessThan6.IN20
hx[0] => LessThan7.IN20
hx[0] => LessThan8.IN20
hx[0] => LessThan9.IN20
hx[0] => LessThan10.IN20
hx[0] => LessThan11.IN20
hx[0] => LessThan12.IN20
hx[0] => LessThan13.IN20
hx[0] => LessThan14.IN20
hx[0] => LessThan15.IN20
hx[0] => LessThan16.IN20
hx[0] => LessThan17.IN20
hx[0] => LessThan18.IN20
hx[0] => LessThan19.IN20
hx[0] => LessThan20.IN20
hx[0] => LessThan21.IN20
hx[0] => LessThan24.IN20
hx[0] => LessThan25.IN20
hx[0] => LessThan26.IN20
hx[0] => LessThan27.IN20
hx[0] => LessThan28.IN20
hx[0] => LessThan29.IN20
hx[0] => LessThan30.IN20
hx[0] => LessThan31.IN20
hx[0] => LessThan32.IN20
hx[0] => LessThan33.IN20
hx[0] => LessThan34.IN20
hx[0] => LessThan35.IN20
hx[0] => LessThan36.IN20
hx[0] => LessThan37.IN20
hx[0] => LessThan38.IN20
hx[0] => LessThan39.IN20
hx[0] => LessThan40.IN20
hx[0] => LessThan41.IN20
hx[0] => LessThan42.IN20
hx[0] => LessThan43.IN20
hx[0] => LessThan44.IN20
hx[0] => LessThan45.IN20
hx[0] => LessThan46.IN20
hx[0] => LessThan47.IN20
hx[0] => LessThan48.IN20
hx[0] => LessThan49.IN20
hx[0] => LessThan50.IN20
hx[0] => LessThan51.IN20
hx[0] => LessThan52.IN20
hx[0] => LessThan53.IN20
hx[0] => LessThan56.IN20
hx[0] => LessThan57.IN20
hx[0] => LessThan58.IN20
hx[0] => LessThan59.IN20
hx[0] => LessThan60.IN20
hx[0] => LessThan61.IN20
hx[0] => LessThan62.IN20
hx[0] => LessThan63.IN20
hx[0] => LessThan64.IN20
hx[0] => LessThan65.IN20
hx[0] => LessThan66.IN20
hx[0] => LessThan67.IN20
hx[0] => LessThan68.IN20
hx[0] => LessThan69.IN20
hx[0] => LessThan70.IN20
hx[0] => LessThan71.IN20
hx[0] => LessThan72.IN20
hx[0] => LessThan73.IN20
hx[0] => LessThan74.IN20
hx[0] => LessThan75.IN20
hx[0] => LessThan76.IN20
hx[0] => LessThan77.IN20
hx[0] => LessThan80.IN20
hx[0] => LessThan81.IN20
hx[0] => LessThan82.IN20
hx[0] => LessThan83.IN20
hx[0] => Mod0.IN16
hx[0] => LessThan86.IN20
hx[0] => LessThan87.IN20
hx[0] => LessThan88.IN20
hx[0] => LessThan89.IN20
hx[0] => LessThan90.IN20
hx[0] => LessThan91.IN20
hx[0] => LessThan92.IN20
hx[0] => LessThan93.IN20
hx[0] => LessThan94.IN20
hx[0] => LessThan95.IN20
hx[0] => LessThan96.IN20
hx[0] => LessThan97.IN20
hx[0] => LessThan100.IN20
hx[0] => LessThan101.IN20
hx[0] => Mod1.IN15
hx[0] => Mod4.IN11
hx[0] => LessThan103.IN20
hx[0] => LessThan104.IN20
hx[0] => Equal3.IN0
hx[0] => Mux38.IN3
hx[0] => Mux28.IN3
hx[0] => Mux24.IN3
hx[0] => Mux23.IN3
hx[0] => Mux14.IN3
hx[0] => Mux13.IN3
hx[0] => Mux9.IN3
hx[0] => Mux7.IN3
hx[0] => Add56.IN10
hx[0] => Add57.IN10
hx[0] => Add58.IN10
hx[0] => Add59.IN10
hx[0] => Add60.IN10
hx[0] => Add61.IN10
hx[0] => Add62.IN10
hx[0] => Add63.IN10
hx[0] => Add65.IN10
hx[0] => Add66.IN10
hx[0] => Add67.IN10
hx[0] => Add70.IN10
hx[0] => Add71.IN10
hx[0] => Add72.IN10
hx[0] => Add73.IN10
hx[0] => Add74.IN10
hx[0] => Add75.IN10
hx[0] => Add76.IN10
hx[0] => Add77.IN10
hx[0] => Add80.IN10
hx[0] => Add81.IN10
hx[0] => Add82.IN10
hx[0] => Add84.IN10
hx[0] => Add85.IN10
hx[0] => Add86.IN10
hx[0] => Add87.IN10
hx[0] => Add88.IN10
hx[0] => Add89.IN10
hx[0] => Add90.IN10
hx[0] => Add91.IN10
hx[0] => Add92.IN10
hx[0] => Add94.IN10
hx[0] => Add95.IN10
hx[0] => Add96.IN10
hx[0] => Add97.IN10
hx[0] => Add98.IN10
hx[0] => Add99.IN10
hx[0] => Add100.IN10
hx[0] => Add101.IN10
hx[1] => LessThan1.IN19
hx[1] => LessThan2.IN19
hx[1] => LessThan4.IN19
hx[1] => LessThan5.IN19
hx[1] => LessThan6.IN19
hx[1] => LessThan7.IN19
hx[1] => LessThan8.IN19
hx[1] => LessThan9.IN19
hx[1] => LessThan10.IN19
hx[1] => LessThan11.IN19
hx[1] => LessThan12.IN19
hx[1] => LessThan13.IN19
hx[1] => LessThan14.IN19
hx[1] => LessThan15.IN19
hx[1] => LessThan16.IN19
hx[1] => LessThan17.IN19
hx[1] => LessThan18.IN19
hx[1] => LessThan19.IN19
hx[1] => LessThan20.IN19
hx[1] => LessThan21.IN19
hx[1] => LessThan24.IN19
hx[1] => LessThan25.IN19
hx[1] => LessThan26.IN19
hx[1] => LessThan27.IN19
hx[1] => LessThan28.IN19
hx[1] => LessThan29.IN19
hx[1] => LessThan30.IN19
hx[1] => LessThan31.IN19
hx[1] => LessThan32.IN19
hx[1] => LessThan33.IN19
hx[1] => LessThan34.IN19
hx[1] => LessThan35.IN19
hx[1] => LessThan36.IN19
hx[1] => LessThan37.IN19
hx[1] => LessThan38.IN19
hx[1] => LessThan39.IN19
hx[1] => LessThan40.IN19
hx[1] => LessThan41.IN19
hx[1] => LessThan42.IN19
hx[1] => LessThan43.IN19
hx[1] => LessThan44.IN19
hx[1] => LessThan45.IN19
hx[1] => LessThan46.IN19
hx[1] => LessThan47.IN19
hx[1] => LessThan48.IN19
hx[1] => LessThan49.IN19
hx[1] => LessThan50.IN19
hx[1] => LessThan51.IN19
hx[1] => LessThan52.IN19
hx[1] => LessThan53.IN19
hx[1] => LessThan56.IN19
hx[1] => LessThan57.IN19
hx[1] => LessThan58.IN19
hx[1] => LessThan59.IN19
hx[1] => LessThan60.IN19
hx[1] => LessThan61.IN19
hx[1] => LessThan62.IN19
hx[1] => LessThan63.IN19
hx[1] => LessThan64.IN19
hx[1] => LessThan65.IN19
hx[1] => LessThan66.IN19
hx[1] => LessThan67.IN19
hx[1] => LessThan68.IN19
hx[1] => LessThan69.IN19
hx[1] => LessThan70.IN19
hx[1] => LessThan71.IN19
hx[1] => LessThan72.IN19
hx[1] => LessThan73.IN19
hx[1] => LessThan74.IN19
hx[1] => LessThan75.IN19
hx[1] => LessThan76.IN19
hx[1] => LessThan77.IN19
hx[1] => LessThan80.IN19
hx[1] => LessThan81.IN19
hx[1] => LessThan82.IN19
hx[1] => LessThan83.IN19
hx[1] => Mod0.IN15
hx[1] => LessThan86.IN19
hx[1] => LessThan87.IN19
hx[1] => LessThan88.IN19
hx[1] => LessThan89.IN19
hx[1] => LessThan90.IN19
hx[1] => LessThan91.IN19
hx[1] => LessThan92.IN19
hx[1] => LessThan93.IN19
hx[1] => LessThan94.IN19
hx[1] => LessThan95.IN19
hx[1] => LessThan96.IN19
hx[1] => LessThan97.IN19
hx[1] => LessThan100.IN19
hx[1] => LessThan101.IN19
hx[1] => Mod1.IN14
hx[1] => Mod4.IN10
hx[1] => LessThan103.IN19
hx[1] => LessThan104.IN19
hx[1] => Equal3.IN9
hx[1] => Mux38.IN2
hx[1] => Mux28.IN2
hx[1] => Mux24.IN2
hx[1] => Mux23.IN2
hx[1] => Mux14.IN2
hx[1] => Mux13.IN2
hx[1] => Mux9.IN2
hx[1] => Mux7.IN2
hx[1] => Add56.IN5
hx[1] => Add57.IN5
hx[1] => Add58.IN6
hx[1] => Add59.IN5
hx[1] => Add60.IN6
hx[1] => Add61.IN6
hx[1] => Add62.IN7
hx[1] => Add63.IN6
hx[1] => Add65.IN4
hx[1] => Add66.IN5
hx[1] => Add67.IN2
hx[1] => Add70.IN3
hx[1] => Add71.IN4
hx[1] => Add72.IN2
hx[1] => Add73.IN3
hx[1] => Add74.IN3
hx[1] => Add75.IN4
hx[1] => Add76.IN3
hx[1] => Add77.IN4
hx[1] => Add80.IN5
hx[1] => Add81.IN3
hx[1] => Add82.IN4
hx[1] => Add84.IN5
hx[1] => Add85.IN6
hx[1] => Add86.IN2
hx[1] => Add87.IN3
hx[1] => Add88.IN3
hx[1] => Add89.IN4
hx[1] => Add90.IN3
hx[1] => Add91.IN4
hx[1] => Add92.IN4
hx[1] => Add94.IN9
hx[1] => Add95.IN9
hx[1] => Add96.IN9
hx[1] => Add97.IN9
hx[1] => Add98.IN9
hx[1] => Add99.IN9
hx[1] => Add100.IN9
hx[1] => Add101.IN9
hx[2] => LessThan1.IN18
hx[2] => LessThan2.IN18
hx[2] => LessThan4.IN18
hx[2] => LessThan5.IN18
hx[2] => LessThan6.IN18
hx[2] => LessThan7.IN18
hx[2] => LessThan8.IN18
hx[2] => LessThan9.IN18
hx[2] => LessThan10.IN18
hx[2] => LessThan11.IN18
hx[2] => LessThan12.IN18
hx[2] => LessThan13.IN18
hx[2] => LessThan14.IN18
hx[2] => LessThan15.IN18
hx[2] => LessThan16.IN18
hx[2] => LessThan17.IN18
hx[2] => LessThan18.IN18
hx[2] => LessThan19.IN18
hx[2] => LessThan20.IN18
hx[2] => LessThan21.IN18
hx[2] => LessThan24.IN18
hx[2] => LessThan25.IN18
hx[2] => LessThan26.IN18
hx[2] => LessThan27.IN18
hx[2] => LessThan28.IN18
hx[2] => LessThan29.IN18
hx[2] => LessThan30.IN18
hx[2] => LessThan31.IN18
hx[2] => LessThan32.IN18
hx[2] => LessThan33.IN18
hx[2] => LessThan34.IN18
hx[2] => LessThan35.IN18
hx[2] => LessThan36.IN18
hx[2] => LessThan37.IN18
hx[2] => LessThan38.IN18
hx[2] => LessThan39.IN18
hx[2] => LessThan40.IN18
hx[2] => LessThan41.IN18
hx[2] => LessThan42.IN18
hx[2] => LessThan43.IN18
hx[2] => LessThan44.IN18
hx[2] => LessThan45.IN18
hx[2] => LessThan46.IN18
hx[2] => LessThan47.IN18
hx[2] => LessThan48.IN18
hx[2] => LessThan49.IN18
hx[2] => LessThan50.IN18
hx[2] => LessThan51.IN18
hx[2] => LessThan52.IN18
hx[2] => LessThan53.IN18
hx[2] => LessThan56.IN18
hx[2] => LessThan57.IN18
hx[2] => LessThan58.IN18
hx[2] => LessThan59.IN18
hx[2] => LessThan60.IN18
hx[2] => LessThan61.IN18
hx[2] => LessThan62.IN18
hx[2] => LessThan63.IN18
hx[2] => LessThan64.IN18
hx[2] => LessThan65.IN18
hx[2] => LessThan66.IN18
hx[2] => LessThan67.IN18
hx[2] => LessThan68.IN18
hx[2] => LessThan69.IN18
hx[2] => LessThan70.IN18
hx[2] => LessThan71.IN18
hx[2] => LessThan72.IN18
hx[2] => LessThan73.IN18
hx[2] => LessThan74.IN18
hx[2] => LessThan75.IN18
hx[2] => LessThan76.IN18
hx[2] => LessThan77.IN18
hx[2] => LessThan80.IN18
hx[2] => LessThan81.IN18
hx[2] => LessThan82.IN18
hx[2] => LessThan83.IN18
hx[2] => Mod0.IN14
hx[2] => LessThan86.IN18
hx[2] => LessThan87.IN18
hx[2] => LessThan88.IN18
hx[2] => LessThan89.IN18
hx[2] => LessThan90.IN18
hx[2] => LessThan91.IN18
hx[2] => LessThan92.IN18
hx[2] => LessThan93.IN18
hx[2] => LessThan94.IN18
hx[2] => LessThan95.IN18
hx[2] => LessThan96.IN18
hx[2] => LessThan97.IN18
hx[2] => LessThan100.IN18
hx[2] => LessThan101.IN18
hx[2] => Mod1.IN13
hx[2] => Mod4.IN9
hx[2] => LessThan103.IN18
hx[2] => LessThan104.IN18
hx[2] => Equal3.IN8
hx[2] => Mux7.IN1
hx[2] => Add56.IN4
hx[2] => Add57.IN4
hx[2] => Add58.IN5
hx[2] => Add59.IN4
hx[2] => Add60.IN5
hx[2] => Add61.IN5
hx[2] => Add62.IN6
hx[2] => Add63.IN5
hx[2] => Add64.IN8
hx[2] => Add65.IN9
hx[2] => Add66.IN9
hx[2] => Add67.IN9
hx[2] => Add68.IN8
hx[2] => Add69.IN8
hx[2] => Add70.IN9
hx[2] => Add71.IN9
hx[2] => Add72.IN9
hx[2] => Add73.IN9
hx[2] => Add74.IN9
hx[2] => Add75.IN9
hx[2] => Add76.IN9
hx[2] => Add77.IN9
hx[2] => Add78.IN8
hx[2] => Add79.IN8
hx[2] => Add80.IN9
hx[2] => Add81.IN9
hx[2] => Add82.IN9
hx[2] => Add83.IN8
hx[2] => Add84.IN9
hx[2] => Add85.IN9
hx[2] => Add86.IN9
hx[2] => Add87.IN9
hx[2] => Add88.IN9
hx[2] => Add89.IN9
hx[2] => Add90.IN9
hx[2] => Add91.IN9
hx[2] => Add92.IN9
hx[2] => Add93.IN8
hx[2] => Add94.IN4
hx[2] => Add95.IN8
hx[2] => Add96.IN4
hx[2] => Add97.IN8
hx[2] => Add98.IN7
hx[2] => Add99.IN8
hx[2] => Add100.IN4
hx[2] => Add101.IN8
hx[3] => LessThan1.IN17
hx[3] => LessThan2.IN17
hx[3] => LessThan4.IN17
hx[3] => LessThan5.IN17
hx[3] => LessThan6.IN17
hx[3] => LessThan7.IN17
hx[3] => LessThan8.IN17
hx[3] => LessThan9.IN17
hx[3] => LessThan10.IN17
hx[3] => LessThan11.IN17
hx[3] => LessThan12.IN17
hx[3] => LessThan13.IN17
hx[3] => LessThan14.IN17
hx[3] => LessThan15.IN17
hx[3] => LessThan16.IN17
hx[3] => LessThan17.IN17
hx[3] => LessThan18.IN17
hx[3] => LessThan19.IN17
hx[3] => LessThan20.IN17
hx[3] => LessThan21.IN17
hx[3] => LessThan24.IN17
hx[3] => LessThan25.IN17
hx[3] => LessThan26.IN17
hx[3] => LessThan27.IN17
hx[3] => LessThan28.IN17
hx[3] => LessThan29.IN17
hx[3] => LessThan30.IN17
hx[3] => LessThan31.IN17
hx[3] => LessThan32.IN17
hx[3] => LessThan33.IN17
hx[3] => LessThan34.IN17
hx[3] => LessThan35.IN17
hx[3] => LessThan36.IN17
hx[3] => LessThan37.IN17
hx[3] => LessThan38.IN17
hx[3] => LessThan39.IN17
hx[3] => LessThan40.IN17
hx[3] => LessThan41.IN17
hx[3] => LessThan42.IN17
hx[3] => LessThan43.IN17
hx[3] => LessThan44.IN17
hx[3] => LessThan45.IN17
hx[3] => LessThan46.IN17
hx[3] => LessThan47.IN17
hx[3] => LessThan48.IN17
hx[3] => LessThan49.IN17
hx[3] => LessThan50.IN17
hx[3] => LessThan51.IN17
hx[3] => LessThan52.IN17
hx[3] => LessThan53.IN17
hx[3] => LessThan56.IN17
hx[3] => LessThan57.IN17
hx[3] => LessThan58.IN17
hx[3] => LessThan59.IN17
hx[3] => LessThan60.IN17
hx[3] => LessThan61.IN17
hx[3] => LessThan62.IN17
hx[3] => LessThan63.IN17
hx[3] => LessThan64.IN17
hx[3] => LessThan65.IN17
hx[3] => LessThan66.IN17
hx[3] => LessThan67.IN17
hx[3] => LessThan68.IN17
hx[3] => LessThan69.IN17
hx[3] => LessThan70.IN17
hx[3] => LessThan71.IN17
hx[3] => LessThan72.IN17
hx[3] => LessThan73.IN17
hx[3] => LessThan74.IN17
hx[3] => LessThan75.IN17
hx[3] => LessThan76.IN17
hx[3] => LessThan77.IN17
hx[3] => LessThan80.IN17
hx[3] => LessThan81.IN17
hx[3] => LessThan82.IN17
hx[3] => LessThan83.IN17
hx[3] => Mod0.IN13
hx[3] => LessThan86.IN17
hx[3] => LessThan87.IN17
hx[3] => LessThan88.IN17
hx[3] => LessThan89.IN17
hx[3] => LessThan90.IN17
hx[3] => LessThan91.IN17
hx[3] => LessThan92.IN17
hx[3] => LessThan93.IN17
hx[3] => LessThan94.IN17
hx[3] => LessThan95.IN17
hx[3] => LessThan96.IN17
hx[3] => LessThan97.IN17
hx[3] => LessThan100.IN17
hx[3] => LessThan101.IN17
hx[3] => Mod1.IN12
hx[3] => Mod4.IN8
hx[3] => LessThan103.IN17
hx[3] => LessThan104.IN17
hx[3] => Equal3.IN7
hx[3] => Mux7.IN0
hx[3] => Add56.IN3
hx[3] => Add57.IN3
hx[3] => Add58.IN4
hx[3] => Add59.IN3
hx[3] => Add60.IN4
hx[3] => Add61.IN4
hx[3] => Add62.IN5
hx[3] => Add63.IN4
hx[3] => Add64.IN7
hx[3] => Add65.IN8
hx[3] => Add66.IN8
hx[3] => Add67.IN8
hx[3] => Add68.IN7
hx[3] => Add69.IN7
hx[3] => Add70.IN8
hx[3] => Add71.IN8
hx[3] => Add72.IN8
hx[3] => Add73.IN8
hx[3] => Add74.IN8
hx[3] => Add75.IN8
hx[3] => Add76.IN8
hx[3] => Add77.IN8
hx[3] => Add78.IN7
hx[3] => Add79.IN7
hx[3] => Add80.IN8
hx[3] => Add81.IN8
hx[3] => Add82.IN8
hx[3] => Add83.IN7
hx[3] => Add84.IN8
hx[3] => Add85.IN8
hx[3] => Add86.IN8
hx[3] => Add87.IN8
hx[3] => Add88.IN8
hx[3] => Add89.IN8
hx[3] => Add90.IN8
hx[3] => Add91.IN8
hx[3] => Add92.IN8
hx[3] => Add93.IN7
hx[3] => Add94.IN3
hx[3] => Add95.IN7
hx[3] => Add96.IN8
hx[3] => Add97.IN4
hx[3] => Add98.IN6
hx[3] => Add99.IN7
hx[3] => Add100.IN8
hx[3] => Add101.IN7
hx[4] => LessThan1.IN16
hx[4] => LessThan2.IN16
hx[4] => LessThan4.IN16
hx[4] => LessThan5.IN16
hx[4] => LessThan6.IN16
hx[4] => LessThan7.IN16
hx[4] => LessThan8.IN16
hx[4] => LessThan9.IN16
hx[4] => LessThan10.IN16
hx[4] => LessThan11.IN16
hx[4] => LessThan12.IN16
hx[4] => LessThan13.IN16
hx[4] => LessThan14.IN16
hx[4] => LessThan15.IN16
hx[4] => LessThan16.IN16
hx[4] => LessThan17.IN16
hx[4] => LessThan18.IN16
hx[4] => LessThan19.IN16
hx[4] => LessThan20.IN16
hx[4] => LessThan21.IN16
hx[4] => LessThan24.IN16
hx[4] => LessThan25.IN16
hx[4] => LessThan26.IN16
hx[4] => LessThan27.IN16
hx[4] => LessThan28.IN16
hx[4] => LessThan29.IN16
hx[4] => LessThan30.IN16
hx[4] => LessThan31.IN16
hx[4] => LessThan32.IN16
hx[4] => LessThan33.IN16
hx[4] => LessThan34.IN16
hx[4] => LessThan35.IN16
hx[4] => LessThan36.IN16
hx[4] => LessThan37.IN16
hx[4] => LessThan38.IN16
hx[4] => LessThan39.IN16
hx[4] => LessThan40.IN16
hx[4] => LessThan41.IN16
hx[4] => LessThan42.IN16
hx[4] => LessThan43.IN16
hx[4] => LessThan44.IN16
hx[4] => LessThan45.IN16
hx[4] => LessThan46.IN16
hx[4] => LessThan47.IN16
hx[4] => LessThan48.IN16
hx[4] => LessThan49.IN16
hx[4] => LessThan50.IN16
hx[4] => LessThan51.IN16
hx[4] => LessThan52.IN16
hx[4] => LessThan53.IN16
hx[4] => LessThan56.IN16
hx[4] => LessThan57.IN16
hx[4] => LessThan58.IN16
hx[4] => LessThan59.IN16
hx[4] => LessThan60.IN16
hx[4] => LessThan61.IN16
hx[4] => LessThan62.IN16
hx[4] => LessThan63.IN16
hx[4] => LessThan64.IN16
hx[4] => LessThan65.IN16
hx[4] => LessThan66.IN16
hx[4] => LessThan67.IN16
hx[4] => LessThan68.IN16
hx[4] => LessThan69.IN16
hx[4] => LessThan70.IN16
hx[4] => LessThan71.IN16
hx[4] => LessThan72.IN16
hx[4] => LessThan73.IN16
hx[4] => LessThan74.IN16
hx[4] => LessThan75.IN16
hx[4] => LessThan76.IN16
hx[4] => LessThan77.IN16
hx[4] => LessThan80.IN16
hx[4] => LessThan81.IN16
hx[4] => LessThan82.IN16
hx[4] => LessThan83.IN16
hx[4] => Mod0.IN12
hx[4] => LessThan86.IN16
hx[4] => LessThan87.IN16
hx[4] => LessThan88.IN16
hx[4] => LessThan89.IN16
hx[4] => LessThan90.IN16
hx[4] => LessThan91.IN16
hx[4] => LessThan92.IN16
hx[4] => LessThan93.IN16
hx[4] => LessThan94.IN16
hx[4] => LessThan95.IN16
hx[4] => LessThan96.IN16
hx[4] => LessThan97.IN16
hx[4] => LessThan100.IN16
hx[4] => LessThan101.IN16
hx[4] => Mod1.IN11
hx[4] => Mod4.IN7
hx[4] => LessThan103.IN16
hx[4] => LessThan104.IN16
hx[4] => Equal3.IN6
hx[4] => Add56.IN2
hx[4] => Add57.IN9
hx[4] => Add58.IN3
hx[4] => Add59.IN9
hx[4] => Add60.IN3
hx[4] => Add61.IN9
hx[4] => Add62.IN4
hx[4] => Add63.IN9
hx[4] => Add64.IN2
hx[4] => Add65.IN7
hx[4] => Add66.IN4
hx[4] => Add67.IN7
hx[4] => Add68.IN6
hx[4] => Add69.IN2
hx[4] => Add70.IN7
hx[4] => Add71.IN3
hx[4] => Add72.IN7
hx[4] => Add73.IN2
hx[4] => Add74.IN7
hx[4] => Add75.IN3
hx[4] => Add76.IN7
hx[4] => Add77.IN3
hx[4] => Add78.IN6
hx[4] => Add79.IN6
hx[4] => Add80.IN4
hx[4] => Add81.IN7
hx[4] => Add82.IN3
hx[4] => Add83.IN4
hx[4] => Add84.IN7
hx[4] => Add85.IN5
hx[4] => Add86.IN7
hx[4] => Add87.IN2
hx[4] => Add88.IN7
hx[4] => Add89.IN3
hx[4] => Add90.IN7
hx[4] => Add91.IN3
hx[4] => Add92.IN7
hx[4] => Add93.IN4
hx[4] => Add94.IN8
hx[4] => Add95.IN3
hx[4] => Add96.IN3
hx[4] => Add97.IN3
hx[4] => Add98.IN5
hx[4] => Add99.IN6
hx[4] => Add100.IN7
hx[4] => Add101.IN3
hx[5] => LessThan1.IN15
hx[5] => LessThan2.IN15
hx[5] => LessThan4.IN15
hx[5] => LessThan5.IN15
hx[5] => LessThan6.IN15
hx[5] => LessThan7.IN15
hx[5] => LessThan8.IN15
hx[5] => LessThan9.IN15
hx[5] => LessThan10.IN15
hx[5] => LessThan11.IN15
hx[5] => LessThan12.IN15
hx[5] => LessThan13.IN15
hx[5] => LessThan14.IN15
hx[5] => LessThan15.IN15
hx[5] => LessThan16.IN15
hx[5] => LessThan17.IN15
hx[5] => LessThan18.IN15
hx[5] => LessThan19.IN15
hx[5] => LessThan20.IN15
hx[5] => LessThan21.IN15
hx[5] => LessThan24.IN15
hx[5] => LessThan25.IN15
hx[5] => LessThan26.IN15
hx[5] => LessThan27.IN15
hx[5] => LessThan28.IN15
hx[5] => LessThan29.IN15
hx[5] => LessThan30.IN15
hx[5] => LessThan31.IN15
hx[5] => LessThan32.IN15
hx[5] => LessThan33.IN15
hx[5] => LessThan34.IN15
hx[5] => LessThan35.IN15
hx[5] => LessThan36.IN15
hx[5] => LessThan37.IN15
hx[5] => LessThan38.IN15
hx[5] => LessThan39.IN15
hx[5] => LessThan40.IN15
hx[5] => LessThan41.IN15
hx[5] => LessThan42.IN15
hx[5] => LessThan43.IN15
hx[5] => LessThan44.IN15
hx[5] => LessThan45.IN15
hx[5] => LessThan46.IN15
hx[5] => LessThan47.IN15
hx[5] => LessThan48.IN15
hx[5] => LessThan49.IN15
hx[5] => LessThan50.IN15
hx[5] => LessThan51.IN15
hx[5] => LessThan52.IN15
hx[5] => LessThan53.IN15
hx[5] => LessThan56.IN15
hx[5] => LessThan57.IN15
hx[5] => LessThan58.IN15
hx[5] => LessThan59.IN15
hx[5] => LessThan60.IN15
hx[5] => LessThan61.IN15
hx[5] => LessThan62.IN15
hx[5] => LessThan63.IN15
hx[5] => LessThan64.IN15
hx[5] => LessThan65.IN15
hx[5] => LessThan66.IN15
hx[5] => LessThan67.IN15
hx[5] => LessThan68.IN15
hx[5] => LessThan69.IN15
hx[5] => LessThan70.IN15
hx[5] => LessThan71.IN15
hx[5] => LessThan72.IN15
hx[5] => LessThan73.IN15
hx[5] => LessThan74.IN15
hx[5] => LessThan75.IN15
hx[5] => LessThan76.IN15
hx[5] => LessThan77.IN15
hx[5] => LessThan80.IN15
hx[5] => LessThan81.IN15
hx[5] => LessThan82.IN15
hx[5] => LessThan83.IN15
hx[5] => Mod0.IN11
hx[5] => LessThan86.IN15
hx[5] => LessThan87.IN15
hx[5] => LessThan88.IN15
hx[5] => LessThan89.IN15
hx[5] => LessThan90.IN15
hx[5] => LessThan91.IN15
hx[5] => LessThan92.IN15
hx[5] => LessThan93.IN15
hx[5] => LessThan94.IN15
hx[5] => LessThan95.IN15
hx[5] => LessThan96.IN15
hx[5] => LessThan97.IN15
hx[5] => LessThan100.IN15
hx[5] => LessThan101.IN15
hx[5] => Mod1.IN10
hx[5] => Mod4.IN6
hx[5] => LessThan103.IN15
hx[5] => LessThan104.IN15
hx[5] => Equal3.IN5
hx[5] => Add56.IN9
hx[5] => Add57.IN2
hx[5] => Add58.IN2
hx[5] => Add59.IN8
hx[5] => Add60.IN9
hx[5] => Add61.IN3
hx[5] => Add62.IN3
hx[5] => Add63.IN3
hx[5] => Add64.IN6
hx[5] => Add65.IN3
hx[5] => Add66.IN3
hx[5] => Add67.IN6
hx[5] => Add68.IN5
hx[5] => Add69.IN6
hx[5] => Add70.IN2
hx[5] => Add71.IN2
hx[5] => Add72.IN6
hx[5] => Add73.IN7
hx[5] => Add74.IN2
hx[5] => Add75.IN2
hx[5] => Add76.IN6
hx[5] => Add77.IN7
hx[5] => Add78.IN3
hx[5] => Add79.IN4
hx[5] => Add80.IN3
hx[5] => Add81.IN6
hx[5] => Add82.IN7
hx[5] => Add83.IN6
hx[5] => Add84.IN4
hx[5] => Add85.IN4
hx[5] => Add86.IN6
hx[5] => Add87.IN7
hx[5] => Add88.IN2
hx[5] => Add89.IN2
hx[5] => Add90.IN6
hx[5] => Add91.IN7
hx[5] => Add92.IN3
hx[5] => Add93.IN3
hx[5] => Add94.IN2
hx[5] => Add95.IN6
hx[5] => Add96.IN2
hx[5] => Add97.IN7
hx[5] => Add98.IN4
hx[5] => Add99.IN3
hx[5] => Add100.IN6
hx[5] => Add101.IN6
hx[6] => LessThan1.IN14
hx[6] => LessThan2.IN14
hx[6] => LessThan4.IN14
hx[6] => LessThan5.IN14
hx[6] => LessThan6.IN14
hx[6] => LessThan7.IN14
hx[6] => LessThan8.IN14
hx[6] => LessThan9.IN14
hx[6] => LessThan10.IN14
hx[6] => LessThan11.IN14
hx[6] => LessThan12.IN14
hx[6] => LessThan13.IN14
hx[6] => LessThan14.IN14
hx[6] => LessThan15.IN14
hx[6] => LessThan16.IN14
hx[6] => LessThan17.IN14
hx[6] => LessThan18.IN14
hx[6] => LessThan19.IN14
hx[6] => LessThan20.IN14
hx[6] => LessThan21.IN14
hx[6] => LessThan24.IN14
hx[6] => LessThan25.IN14
hx[6] => LessThan26.IN14
hx[6] => LessThan27.IN14
hx[6] => LessThan28.IN14
hx[6] => LessThan29.IN14
hx[6] => LessThan30.IN14
hx[6] => LessThan31.IN14
hx[6] => LessThan32.IN14
hx[6] => LessThan33.IN14
hx[6] => LessThan34.IN14
hx[6] => LessThan35.IN14
hx[6] => LessThan36.IN14
hx[6] => LessThan37.IN14
hx[6] => LessThan38.IN14
hx[6] => LessThan39.IN14
hx[6] => LessThan40.IN14
hx[6] => LessThan41.IN14
hx[6] => LessThan42.IN14
hx[6] => LessThan43.IN14
hx[6] => LessThan44.IN14
hx[6] => LessThan45.IN14
hx[6] => LessThan46.IN14
hx[6] => LessThan47.IN14
hx[6] => LessThan48.IN14
hx[6] => LessThan49.IN14
hx[6] => LessThan50.IN14
hx[6] => LessThan51.IN14
hx[6] => LessThan52.IN14
hx[6] => LessThan53.IN14
hx[6] => LessThan56.IN14
hx[6] => LessThan57.IN14
hx[6] => LessThan58.IN14
hx[6] => LessThan59.IN14
hx[6] => LessThan60.IN14
hx[6] => LessThan61.IN14
hx[6] => LessThan62.IN14
hx[6] => LessThan63.IN14
hx[6] => LessThan64.IN14
hx[6] => LessThan65.IN14
hx[6] => LessThan66.IN14
hx[6] => LessThan67.IN14
hx[6] => LessThan68.IN14
hx[6] => LessThan69.IN14
hx[6] => LessThan70.IN14
hx[6] => LessThan71.IN14
hx[6] => LessThan72.IN14
hx[6] => LessThan73.IN14
hx[6] => LessThan74.IN14
hx[6] => LessThan75.IN14
hx[6] => LessThan76.IN14
hx[6] => LessThan77.IN14
hx[6] => LessThan80.IN14
hx[6] => LessThan81.IN14
hx[6] => LessThan82.IN14
hx[6] => LessThan83.IN14
hx[6] => Mod0.IN10
hx[6] => LessThan86.IN14
hx[6] => LessThan87.IN14
hx[6] => LessThan88.IN14
hx[6] => LessThan89.IN14
hx[6] => LessThan90.IN14
hx[6] => LessThan91.IN14
hx[6] => LessThan92.IN14
hx[6] => LessThan93.IN14
hx[6] => LessThan94.IN14
hx[6] => LessThan95.IN14
hx[6] => LessThan96.IN14
hx[6] => LessThan97.IN14
hx[6] => LessThan100.IN14
hx[6] => LessThan101.IN14
hx[6] => Mod1.IN9
hx[6] => Mod4.IN5
hx[6] => LessThan103.IN14
hx[6] => LessThan104.IN14
hx[6] => Equal3.IN4
hx[6] => Add56.IN8
hx[6] => Add57.IN8
hx[6] => Add58.IN9
hx[6] => Add59.IN2
hx[6] => Add60.IN2
hx[6] => Add61.IN2
hx[6] => Add62.IN2
hx[6] => Add63.IN8
hx[6] => Add64.IN5
hx[6] => Add65.IN2
hx[6] => Add66.IN2
hx[6] => Add67.IN5
hx[6] => Add68.IN1
hx[6] => Add69.IN1
hx[6] => Add70.IN1
hx[6] => Add71.IN1
hx[6] => Add72.IN5
hx[6] => Add73.IN6
hx[6] => Add74.IN6
hx[6] => Add75.IN7
hx[6] => Add76.IN2
hx[6] => Add77.IN2
hx[6] => Add78.IN2
hx[6] => Add79.IN3
hx[6] => Add80.IN2
hx[6] => Add81.IN5
hx[6] => Add82.IN6
hx[6] => Add83.IN3
hx[6] => Add84.IN3
hx[6] => Add85.IN3
hx[6] => Add86.IN5
hx[6] => Add87.IN6
hx[6] => Add88.IN6
hx[6] => Add89.IN7
hx[6] => Add90.IN2
hx[6] => Add91.IN2
hx[6] => Add92.IN2
hx[6] => Add93.IN2
hx[6] => Add94.IN1
hx[6] => Add95.IN2
hx[6] => Add96.IN7
hx[6] => Add97.IN6
hx[6] => Add98.IN3
hx[6] => Add99.IN2
hx[6] => Add100.IN3
hx[6] => Add101.IN5
hx[7] => LessThan1.IN13
hx[7] => LessThan2.IN13
hx[7] => LessThan4.IN13
hx[7] => LessThan5.IN13
hx[7] => LessThan6.IN13
hx[7] => LessThan7.IN13
hx[7] => LessThan8.IN13
hx[7] => LessThan9.IN13
hx[7] => LessThan10.IN13
hx[7] => LessThan11.IN13
hx[7] => LessThan12.IN13
hx[7] => LessThan13.IN13
hx[7] => LessThan14.IN13
hx[7] => LessThan15.IN13
hx[7] => LessThan16.IN13
hx[7] => LessThan17.IN13
hx[7] => LessThan18.IN13
hx[7] => LessThan19.IN13
hx[7] => LessThan20.IN13
hx[7] => LessThan21.IN13
hx[7] => LessThan24.IN13
hx[7] => LessThan25.IN13
hx[7] => LessThan26.IN13
hx[7] => LessThan27.IN13
hx[7] => LessThan28.IN13
hx[7] => LessThan29.IN13
hx[7] => LessThan30.IN13
hx[7] => LessThan31.IN13
hx[7] => LessThan32.IN13
hx[7] => LessThan33.IN13
hx[7] => LessThan34.IN13
hx[7] => LessThan35.IN13
hx[7] => LessThan36.IN13
hx[7] => LessThan37.IN13
hx[7] => LessThan38.IN13
hx[7] => LessThan39.IN13
hx[7] => LessThan40.IN13
hx[7] => LessThan41.IN13
hx[7] => LessThan42.IN13
hx[7] => LessThan43.IN13
hx[7] => LessThan44.IN13
hx[7] => LessThan45.IN13
hx[7] => LessThan46.IN13
hx[7] => LessThan47.IN13
hx[7] => LessThan48.IN13
hx[7] => LessThan49.IN13
hx[7] => LessThan50.IN13
hx[7] => LessThan51.IN13
hx[7] => LessThan52.IN13
hx[7] => LessThan53.IN13
hx[7] => LessThan56.IN13
hx[7] => LessThan57.IN13
hx[7] => LessThan58.IN13
hx[7] => LessThan59.IN13
hx[7] => LessThan60.IN13
hx[7] => LessThan61.IN13
hx[7] => LessThan62.IN13
hx[7] => LessThan63.IN13
hx[7] => LessThan64.IN13
hx[7] => LessThan65.IN13
hx[7] => LessThan66.IN13
hx[7] => LessThan67.IN13
hx[7] => LessThan68.IN13
hx[7] => LessThan69.IN13
hx[7] => LessThan70.IN13
hx[7] => LessThan71.IN13
hx[7] => LessThan72.IN13
hx[7] => LessThan73.IN13
hx[7] => LessThan74.IN13
hx[7] => LessThan75.IN13
hx[7] => LessThan76.IN13
hx[7] => LessThan77.IN13
hx[7] => LessThan80.IN13
hx[7] => LessThan81.IN13
hx[7] => LessThan82.IN13
hx[7] => LessThan83.IN13
hx[7] => Mod0.IN9
hx[7] => LessThan86.IN13
hx[7] => LessThan87.IN13
hx[7] => LessThan88.IN13
hx[7] => LessThan89.IN13
hx[7] => LessThan90.IN13
hx[7] => LessThan91.IN13
hx[7] => LessThan92.IN13
hx[7] => LessThan93.IN13
hx[7] => LessThan94.IN13
hx[7] => LessThan95.IN13
hx[7] => LessThan96.IN13
hx[7] => LessThan97.IN13
hx[7] => LessThan100.IN13
hx[7] => LessThan101.IN13
hx[7] => Mod1.IN8
hx[7] => Mod4.IN4
hx[7] => LessThan103.IN13
hx[7] => LessThan104.IN13
hx[7] => Equal3.IN3
hx[7] => Add56.IN7
hx[7] => Add57.IN7
hx[7] => Add58.IN8
hx[7] => Add59.IN7
hx[7] => Add60.IN8
hx[7] => Add61.IN8
hx[7] => Add62.IN9
hx[7] => Add63.IN2
hx[7] => Add64.IN1
hx[7] => Add65.IN1
hx[7] => Add66.IN1
hx[7] => Add67.IN4
hx[7] => Add68.IN4
hx[7] => Add69.IN5
hx[7] => Add70.IN6
hx[7] => Add71.IN7
hx[7] => Add72.IN1
hx[7] => Add73.IN1
hx[7] => Add74.IN1
hx[7] => Add75.IN1
hx[7] => Add76.IN1
hx[7] => Add77.IN1
hx[7] => Add78.IN1
hx[7] => Add79.IN2
hx[7] => Add80.IN7
hx[7] => Add81.IN2
hx[7] => Add82.IN2
hx[7] => Add83.IN2
hx[7] => Add84.IN2
hx[7] => Add85.IN2
hx[7] => Add86.IN4
hx[7] => Add87.IN5
hx[7] => Add88.IN5
hx[7] => Add89.IN6
hx[7] => Add90.IN5
hx[7] => Add91.IN6
hx[7] => Add92.IN6
hx[7] => Add93.IN6
hx[7] => Add94.IN7
hx[7] => Add95.IN1
hx[7] => Add96.IN6
hx[7] => Add97.IN2
hx[7] => Add98.IN2
hx[7] => Add99.IN5
hx[7] => Add100.IN2
hx[7] => Add101.IN2
hx[8] => LessThan1.IN12
hx[8] => LessThan2.IN12
hx[8] => LessThan4.IN12
hx[8] => LessThan5.IN12
hx[8] => LessThan6.IN12
hx[8] => LessThan7.IN12
hx[8] => LessThan8.IN12
hx[8] => LessThan9.IN12
hx[8] => LessThan10.IN12
hx[8] => LessThan11.IN12
hx[8] => LessThan12.IN12
hx[8] => LessThan13.IN12
hx[8] => LessThan14.IN12
hx[8] => LessThan15.IN12
hx[8] => LessThan16.IN12
hx[8] => LessThan17.IN12
hx[8] => LessThan18.IN12
hx[8] => LessThan19.IN12
hx[8] => LessThan20.IN12
hx[8] => LessThan21.IN12
hx[8] => LessThan24.IN12
hx[8] => LessThan25.IN12
hx[8] => LessThan26.IN12
hx[8] => LessThan27.IN12
hx[8] => LessThan28.IN12
hx[8] => LessThan29.IN12
hx[8] => LessThan30.IN12
hx[8] => LessThan31.IN12
hx[8] => LessThan32.IN12
hx[8] => LessThan33.IN12
hx[8] => LessThan34.IN12
hx[8] => LessThan35.IN12
hx[8] => LessThan36.IN12
hx[8] => LessThan37.IN12
hx[8] => LessThan38.IN12
hx[8] => LessThan39.IN12
hx[8] => LessThan40.IN12
hx[8] => LessThan41.IN12
hx[8] => LessThan42.IN12
hx[8] => LessThan43.IN12
hx[8] => LessThan44.IN12
hx[8] => LessThan45.IN12
hx[8] => LessThan46.IN12
hx[8] => LessThan47.IN12
hx[8] => LessThan48.IN12
hx[8] => LessThan49.IN12
hx[8] => LessThan50.IN12
hx[8] => LessThan51.IN12
hx[8] => LessThan52.IN12
hx[8] => LessThan53.IN12
hx[8] => LessThan56.IN12
hx[8] => LessThan57.IN12
hx[8] => LessThan58.IN12
hx[8] => LessThan59.IN12
hx[8] => LessThan60.IN12
hx[8] => LessThan61.IN12
hx[8] => LessThan62.IN12
hx[8] => LessThan63.IN12
hx[8] => LessThan64.IN12
hx[8] => LessThan65.IN12
hx[8] => LessThan66.IN12
hx[8] => LessThan67.IN12
hx[8] => LessThan68.IN12
hx[8] => LessThan69.IN12
hx[8] => LessThan70.IN12
hx[8] => LessThan71.IN12
hx[8] => LessThan72.IN12
hx[8] => LessThan73.IN12
hx[8] => LessThan74.IN12
hx[8] => LessThan75.IN12
hx[8] => LessThan76.IN12
hx[8] => LessThan77.IN12
hx[8] => LessThan80.IN12
hx[8] => LessThan81.IN12
hx[8] => LessThan82.IN12
hx[8] => LessThan83.IN12
hx[8] => Mod0.IN8
hx[8] => LessThan86.IN12
hx[8] => LessThan87.IN12
hx[8] => LessThan88.IN12
hx[8] => LessThan89.IN12
hx[8] => LessThan90.IN12
hx[8] => LessThan91.IN12
hx[8] => LessThan92.IN12
hx[8] => LessThan93.IN12
hx[8] => LessThan94.IN12
hx[8] => LessThan95.IN12
hx[8] => LessThan96.IN12
hx[8] => LessThan97.IN12
hx[8] => LessThan100.IN12
hx[8] => LessThan101.IN12
hx[8] => Mod1.IN7
hx[8] => Mod4.IN3
hx[8] => LessThan103.IN12
hx[8] => LessThan104.IN12
hx[8] => Equal3.IN2
hx[8] => Add56.IN1
hx[8] => Add57.IN1
hx[8] => Add58.IN1
hx[8] => Add59.IN1
hx[8] => Add60.IN1
hx[8] => Add61.IN1
hx[8] => Add62.IN1
hx[8] => Add63.IN1
hx[8] => Add64.IN4
hx[8] => Add65.IN6
hx[8] => Add66.IN7
hx[8] => Add67.IN1
hx[8] => Add68.IN3
hx[8] => Add69.IN4
hx[8] => Add70.IN5
hx[8] => Add71.IN6
hx[8] => Add72.IN4
hx[8] => Add73.IN5
hx[8] => Add74.IN5
hx[8] => Add75.IN6
hx[8] => Add76.IN5
hx[8] => Add77.IN6
hx[8] => Add78.IN5
hx[8] => Add79.IN1
hx[8] => Add80.IN6
hx[8] => Add81.IN4
hx[8] => Add82.IN5
hx[8] => Add83.IN1
hx[8] => Add84.IN1
hx[8] => Add85.IN1
hx[8] => Add86.IN3
hx[8] => Add87.IN4
hx[8] => Add88.IN4
hx[8] => Add89.IN5
hx[8] => Add90.IN4
hx[8] => Add91.IN5
hx[8] => Add92.IN5
hx[8] => Add93.IN5
hx[8] => Add94.IN6
hx[8] => Add95.IN5
hx[8] => Add96.IN1
hx[8] => Add97.IN1
hx[8] => Add98.IN1
hx[8] => Add99.IN4
hx[8] => Add100.IN5
hx[8] => Add101.IN4
hx[9] => LessThan1.IN11
hx[9] => LessThan2.IN11
hx[9] => LessThan4.IN11
hx[9] => LessThan5.IN11
hx[9] => LessThan6.IN11
hx[9] => LessThan7.IN11
hx[9] => LessThan8.IN11
hx[9] => LessThan9.IN11
hx[9] => LessThan10.IN11
hx[9] => LessThan11.IN11
hx[9] => LessThan12.IN11
hx[9] => LessThan13.IN11
hx[9] => LessThan14.IN11
hx[9] => LessThan15.IN11
hx[9] => LessThan16.IN11
hx[9] => LessThan17.IN11
hx[9] => LessThan18.IN11
hx[9] => LessThan19.IN11
hx[9] => LessThan20.IN11
hx[9] => LessThan21.IN11
hx[9] => LessThan24.IN11
hx[9] => LessThan25.IN11
hx[9] => LessThan26.IN11
hx[9] => LessThan27.IN11
hx[9] => LessThan28.IN11
hx[9] => LessThan29.IN11
hx[9] => LessThan30.IN11
hx[9] => LessThan31.IN11
hx[9] => LessThan32.IN11
hx[9] => LessThan33.IN11
hx[9] => LessThan34.IN11
hx[9] => LessThan35.IN11
hx[9] => LessThan36.IN11
hx[9] => LessThan37.IN11
hx[9] => LessThan38.IN11
hx[9] => LessThan39.IN11
hx[9] => LessThan40.IN11
hx[9] => LessThan41.IN11
hx[9] => LessThan42.IN11
hx[9] => LessThan43.IN11
hx[9] => LessThan44.IN11
hx[9] => LessThan45.IN11
hx[9] => LessThan46.IN11
hx[9] => LessThan47.IN11
hx[9] => LessThan48.IN11
hx[9] => LessThan49.IN11
hx[9] => LessThan50.IN11
hx[9] => LessThan51.IN11
hx[9] => LessThan52.IN11
hx[9] => LessThan53.IN11
hx[9] => LessThan56.IN11
hx[9] => LessThan57.IN11
hx[9] => LessThan58.IN11
hx[9] => LessThan59.IN11
hx[9] => LessThan60.IN11
hx[9] => LessThan61.IN11
hx[9] => LessThan62.IN11
hx[9] => LessThan63.IN11
hx[9] => LessThan64.IN11
hx[9] => LessThan65.IN11
hx[9] => LessThan66.IN11
hx[9] => LessThan67.IN11
hx[9] => LessThan68.IN11
hx[9] => LessThan69.IN11
hx[9] => LessThan70.IN11
hx[9] => LessThan71.IN11
hx[9] => LessThan72.IN11
hx[9] => LessThan73.IN11
hx[9] => LessThan74.IN11
hx[9] => LessThan75.IN11
hx[9] => LessThan76.IN11
hx[9] => LessThan77.IN11
hx[9] => LessThan80.IN11
hx[9] => LessThan81.IN11
hx[9] => LessThan82.IN11
hx[9] => LessThan83.IN11
hx[9] => Mod0.IN7
hx[9] => LessThan86.IN11
hx[9] => LessThan87.IN11
hx[9] => LessThan88.IN11
hx[9] => LessThan89.IN11
hx[9] => LessThan90.IN11
hx[9] => LessThan91.IN11
hx[9] => LessThan92.IN11
hx[9] => LessThan93.IN11
hx[9] => LessThan94.IN11
hx[9] => LessThan95.IN11
hx[9] => LessThan96.IN11
hx[9] => LessThan97.IN11
hx[9] => LessThan100.IN11
hx[9] => LessThan101.IN11
hx[9] => Mod1.IN6
hx[9] => Mod4.IN2
hx[9] => LessThan103.IN11
hx[9] => LessThan104.IN11
hx[9] => Equal3.IN1
hx[9] => Add56.IN6
hx[9] => Add57.IN6
hx[9] => Add58.IN7
hx[9] => Add59.IN6
hx[9] => Add60.IN7
hx[9] => Add61.IN7
hx[9] => Add62.IN8
hx[9] => Add63.IN7
hx[9] => Add64.IN3
hx[9] => Add65.IN5
hx[9] => Add66.IN6
hx[9] => Add67.IN3
hx[9] => Add68.IN2
hx[9] => Add69.IN3
hx[9] => Add70.IN4
hx[9] => Add71.IN5
hx[9] => Add72.IN3
hx[9] => Add73.IN4
hx[9] => Add74.IN4
hx[9] => Add75.IN5
hx[9] => Add76.IN4
hx[9] => Add77.IN5
hx[9] => Add78.IN4
hx[9] => Add79.IN5
hx[9] => Add80.IN1
hx[9] => Add81.IN1
hx[9] => Add82.IN1
hx[9] => Add83.IN5
hx[9] => Add84.IN6
hx[9] => Add85.IN7
hx[9] => Add86.IN1
hx[9] => Add87.IN1
hx[9] => Add88.IN1
hx[9] => Add89.IN1
hx[9] => Add90.IN1
hx[9] => Add91.IN1
hx[9] => Add92.IN1
hx[9] => Add93.IN1
hx[9] => Add94.IN5
hx[9] => Add95.IN4
hx[9] => Add96.IN5
hx[9] => Add97.IN5
hx[9] => Add98.IN8
hx[9] => Add99.IN1
hx[9] => Add100.IN1
hx[9] => Add101.IN1
vy[0] => LessThan0.IN20
vy[0] => LessThan22.IN20
vy[0] => LessThan23.IN20
vy[0] => LessThan54.IN20
vy[0] => LessThan55.IN20
vy[0] => LessThan78.IN20
vy[0] => LessThan79.IN20
vy[0] => LessThan84.IN20
vy[0] => LessThan85.IN20
vy[0] => LessThan98.IN20
vy[0] => LessThan99.IN20
vy[0] => Mod2.IN11
vy[0] => Mod3.IN15
vy[0] => Add19.IN20
vy[0] => Add38.IN20
vy[0] => Add39.IN20
vy[0] => Add40.IN20
vy[0] => Add45.IN20
vy[0] => Add47.IN20
vy[0] => Add48.IN20
vy[0] => Add49.IN20
vy[0] => Add50.IN20
vy[0] => Add51.IN20
vy[0] => Add52.IN20
vy[0] => Add53.IN20
vy[0] => Add54.IN20
vy[0] => Add55.IN20
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => tadd.DATAB
vy[0] => LessThan102.IN20
vy[0] => Add0.IN10
vy[0] => Equal0.IN9
vy[1] => LessThan0.IN19
vy[1] => LessThan22.IN19
vy[1] => LessThan23.IN19
vy[1] => LessThan54.IN19
vy[1] => LessThan55.IN19
vy[1] => LessThan78.IN19
vy[1] => LessThan79.IN19
vy[1] => LessThan84.IN19
vy[1] => LessThan85.IN19
vy[1] => LessThan98.IN19
vy[1] => LessThan99.IN19
vy[1] => Mod2.IN10
vy[1] => Mod3.IN14
vy[1] => Add19.IN19
vy[1] => Add38.IN19
vy[1] => Add39.IN19
vy[1] => Add40.IN19
vy[1] => Add45.IN19
vy[1] => Add47.IN19
vy[1] => Add48.IN19
vy[1] => Add49.IN19
vy[1] => Add50.IN19
vy[1] => Add51.IN19
vy[1] => Add52.IN19
vy[1] => Add53.IN19
vy[1] => Add54.IN19
vy[1] => Add55.IN19
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => tadd.DATAB
vy[1] => LessThan102.IN19
vy[1] => Add0.IN9
vy[1] => Equal0.IN8
vy[2] => LessThan0.IN18
vy[2] => LessThan22.IN18
vy[2] => LessThan23.IN18
vy[2] => LessThan54.IN18
vy[2] => LessThan55.IN18
vy[2] => LessThan78.IN18
vy[2] => LessThan79.IN18
vy[2] => LessThan84.IN18
vy[2] => LessThan85.IN18
vy[2] => LessThan98.IN18
vy[2] => LessThan99.IN18
vy[2] => Mod2.IN9
vy[2] => Mod3.IN13
vy[2] => Add7.IN16
vy[2] => Add9.IN16
vy[2] => Add10.IN16
vy[2] => Add19.IN18
vy[2] => Add38.IN18
vy[2] => Add39.IN18
vy[2] => Add40.IN18
vy[2] => Add45.IN18
vy[2] => Add47.IN18
vy[2] => Add48.IN18
vy[2] => Add49.IN18
vy[2] => Add50.IN18
vy[2] => Add51.IN18
vy[2] => Add52.IN18
vy[2] => Add53.IN18
vy[2] => Add54.IN18
vy[2] => Add55.IN18
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => tadd.DATAB
vy[2] => LessThan102.IN18
vy[2] => Add0.IN8
vy[2] => Equal0.IN5
vy[3] => LessThan0.IN17
vy[3] => LessThan22.IN17
vy[3] => LessThan23.IN17
vy[3] => LessThan54.IN17
vy[3] => LessThan55.IN17
vy[3] => LessThan78.IN17
vy[3] => LessThan79.IN17
vy[3] => LessThan84.IN17
vy[3] => LessThan85.IN17
vy[3] => LessThan98.IN17
vy[3] => LessThan99.IN17
vy[3] => Mod2.IN8
vy[3] => Mod3.IN12
vy[3] => Add7.IN15
vy[3] => Add9.IN15
vy[3] => Add10.IN15
vy[3] => Add11.IN14
vy[3] => Add19.IN17
vy[3] => Add24.IN14
vy[3] => Add25.IN14
vy[3] => Add26.IN14
vy[3] => Add34.IN14
vy[3] => Add36.IN14
vy[3] => Add37.IN14
vy[3] => Add38.IN17
vy[3] => Add39.IN17
vy[3] => Add40.IN17
vy[3] => Add45.IN17
vy[3] => Add47.IN17
vy[3] => Add48.IN17
vy[3] => Add49.IN17
vy[3] => Add50.IN17
vy[3] => Add51.IN17
vy[3] => Add52.IN17
vy[3] => Add53.IN17
vy[3] => Add54.IN17
vy[3] => Add55.IN17
vy[3] => tadd.DATAB
vy[3] => LessThan102.IN17
vy[3] => Add0.IN7
vy[3] => Equal0.IN7
vy[4] => LessThan0.IN16
vy[4] => LessThan22.IN16
vy[4] => LessThan23.IN16
vy[4] => LessThan54.IN16
vy[4] => LessThan55.IN16
vy[4] => LessThan78.IN16
vy[4] => LessThan79.IN16
vy[4] => LessThan84.IN16
vy[4] => LessThan85.IN16
vy[4] => LessThan98.IN16
vy[4] => LessThan99.IN16
vy[4] => Mod2.IN7
vy[4] => Mod3.IN11
vy[4] => Add7.IN14
vy[4] => Add9.IN14
vy[4] => Add10.IN14
vy[4] => Add11.IN13
vy[4] => Add19.IN16
vy[4] => Add24.IN13
vy[4] => Add25.IN13
vy[4] => Add26.IN13
vy[4] => Add34.IN13
vy[4] => Add36.IN13
vy[4] => Add37.IN13
vy[4] => Add38.IN16
vy[4] => Add39.IN16
vy[4] => Add40.IN16
vy[4] => Add45.IN16
vy[4] => Add47.IN16
vy[4] => Add48.IN16
vy[4] => Add49.IN16
vy[4] => Add50.IN16
vy[4] => Add51.IN16
vy[4] => Add52.IN16
vy[4] => Add53.IN16
vy[4] => Add54.IN16
vy[4] => Add55.IN16
vy[4] => tadd.DATAB
vy[4] => LessThan102.IN16
vy[4] => Add0.IN6
vy[4] => Equal0.IN4
vy[5] => LessThan0.IN15
vy[5] => LessThan22.IN15
vy[5] => LessThan23.IN15
vy[5] => LessThan54.IN15
vy[5] => LessThan55.IN15
vy[5] => LessThan78.IN15
vy[5] => LessThan79.IN15
vy[5] => LessThan84.IN15
vy[5] => LessThan85.IN15
vy[5] => LessThan98.IN15
vy[5] => LessThan99.IN15
vy[5] => Mod2.IN6
vy[5] => Mod3.IN10
vy[5] => Add7.IN13
vy[5] => Add9.IN13
vy[5] => Add10.IN13
vy[5] => Add11.IN12
vy[5] => Add19.IN15
vy[5] => Add24.IN12
vy[5] => Add25.IN12
vy[5] => Add26.IN12
vy[5] => Add34.IN12
vy[5] => Add36.IN12
vy[5] => Add37.IN12
vy[5] => Add38.IN15
vy[5] => Add39.IN15
vy[5] => Add40.IN15
vy[5] => Add45.IN15
vy[5] => Add47.IN15
vy[5] => Add48.IN15
vy[5] => Add49.IN15
vy[5] => Add50.IN15
vy[5] => Add51.IN15
vy[5] => Add52.IN15
vy[5] => Add53.IN15
vy[5] => Add54.IN15
vy[5] => Add55.IN15
vy[5] => tadd.DATAB
vy[5] => LessThan102.IN15
vy[5] => Add0.IN5
vy[5] => Equal0.IN3
vy[6] => LessThan0.IN14
vy[6] => LessThan22.IN14
vy[6] => LessThan23.IN14
vy[6] => LessThan54.IN14
vy[6] => LessThan55.IN14
vy[6] => LessThan78.IN14
vy[6] => LessThan79.IN14
vy[6] => LessThan84.IN14
vy[6] => LessThan85.IN14
vy[6] => LessThan98.IN14
vy[6] => LessThan99.IN14
vy[6] => Mod2.IN5
vy[6] => Add2.IN8
vy[6] => Add7.IN12
vy[6] => Add9.IN12
vy[6] => Add10.IN12
vy[6] => Add11.IN11
vy[6] => Add19.IN14
vy[6] => Add24.IN11
vy[6] => Add25.IN11
vy[6] => Add26.IN11
vy[6] => Add34.IN11
vy[6] => Add36.IN11
vy[6] => Add37.IN11
vy[6] => Add38.IN14
vy[6] => Add39.IN14
vy[6] => Add40.IN14
vy[6] => Add45.IN14
vy[6] => Add47.IN14
vy[6] => Add48.IN14
vy[6] => Add49.IN14
vy[6] => Add50.IN14
vy[6] => Add51.IN14
vy[6] => Add52.IN14
vy[6] => Add53.IN14
vy[6] => Add54.IN14
vy[6] => Add55.IN14
vy[6] => LessThan102.IN14
vy[6] => Add0.IN4
vy[6] => Equal0.IN2
vy[7] => LessThan0.IN13
vy[7] => LessThan22.IN13
vy[7] => LessThan23.IN13
vy[7] => LessThan54.IN13
vy[7] => LessThan55.IN13
vy[7] => LessThan78.IN13
vy[7] => LessThan79.IN13
vy[7] => LessThan84.IN13
vy[7] => LessThan85.IN13
vy[7] => LessThan98.IN13
vy[7] => LessThan99.IN13
vy[7] => Mod2.IN4
vy[7] => Add2.IN7
vy[7] => Add7.IN11
vy[7] => Add9.IN11
vy[7] => Add10.IN11
vy[7] => Add11.IN10
vy[7] => Add19.IN13
vy[7] => Add24.IN10
vy[7] => Add25.IN10
vy[7] => Add26.IN10
vy[7] => Add34.IN10
vy[7] => Add36.IN10
vy[7] => Add37.IN10
vy[7] => Add38.IN13
vy[7] => Add39.IN13
vy[7] => Add40.IN13
vy[7] => Add45.IN13
vy[7] => Add47.IN13
vy[7] => Add48.IN13
vy[7] => Add49.IN13
vy[7] => Add50.IN13
vy[7] => Add51.IN13
vy[7] => Add52.IN13
vy[7] => Add53.IN13
vy[7] => Add54.IN13
vy[7] => Add55.IN13
vy[7] => LessThan102.IN13
vy[7] => Add0.IN3
vy[7] => Equal0.IN1
vy[8] => LessThan0.IN12
vy[8] => LessThan22.IN12
vy[8] => LessThan23.IN12
vy[8] => LessThan54.IN12
vy[8] => LessThan55.IN12
vy[8] => LessThan78.IN12
vy[8] => LessThan79.IN12
vy[8] => LessThan84.IN12
vy[8] => LessThan85.IN12
vy[8] => LessThan98.IN12
vy[8] => LessThan99.IN12
vy[8] => Mod2.IN3
vy[8] => Add2.IN6
vy[8] => Add7.IN10
vy[8] => Add9.IN10
vy[8] => Add10.IN10
vy[8] => Add11.IN9
vy[8] => Add19.IN12
vy[8] => Add24.IN9
vy[8] => Add25.IN9
vy[8] => Add26.IN9
vy[8] => Add34.IN9
vy[8] => Add36.IN9
vy[8] => Add37.IN9
vy[8] => Add38.IN12
vy[8] => Add39.IN12
vy[8] => Add40.IN12
vy[8] => Add45.IN12
vy[8] => Add47.IN12
vy[8] => Add48.IN12
vy[8] => Add49.IN12
vy[8] => Add50.IN12
vy[8] => Add51.IN12
vy[8] => Add52.IN12
vy[8] => Add53.IN12
vy[8] => Add54.IN12
vy[8] => Add55.IN12
vy[8] => LessThan102.IN12
vy[8] => Add0.IN2
vy[8] => Equal0.IN0
vy[9] => LessThan0.IN11
vy[9] => LessThan22.IN11
vy[9] => LessThan23.IN11
vy[9] => LessThan54.IN11
vy[9] => LessThan55.IN11
vy[9] => LessThan78.IN11
vy[9] => LessThan79.IN11
vy[9] => LessThan84.IN11
vy[9] => LessThan85.IN11
vy[9] => LessThan98.IN11
vy[9] => LessThan99.IN11
vy[9] => Mod2.IN2
vy[9] => Add2.IN5
vy[9] => Add7.IN9
vy[9] => Add9.IN9
vy[9] => Add10.IN9
vy[9] => Add11.IN8
vy[9] => Add19.IN11
vy[9] => Add24.IN8
vy[9] => Add25.IN8
vy[9] => Add26.IN8
vy[9] => Add34.IN8
vy[9] => Add36.IN8
vy[9] => Add37.IN8
vy[9] => Add38.IN11
vy[9] => Add39.IN11
vy[9] => Add40.IN11
vy[9] => Add45.IN11
vy[9] => Add47.IN11
vy[9] => Add48.IN11
vy[9] => Add49.IN11
vy[9] => Add50.IN11
vy[9] => Add51.IN11
vy[9] => Add52.IN11
vy[9] => Add53.IN11
vy[9] => Add54.IN11
vy[9] => Add55.IN11
vy[9] => LessThan102.IN11
vy[9] => Add0.IN1
vy[9] => Equal0.IN6
rgb[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
rgb[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
vgalive <= vgalive.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|vga_control:inst11|bin_to_bcd_1:U9
clk_100M => ge_r[0].CLK
clk_100M => ge_r[1].CLK
clk_100M => ge_r[2].CLK
clk_100M => ge_r[3].CLK
clk_100M => shi_r[0].CLK
clk_100M => shi_r[1].CLK
clk_100M => shi_r[2].CLK
clk_100M => shi_r[3].CLK
clk_100M => bai_r[0].CLK
clk_100M => bai_r[1].CLK
clk_100M => bai_r[2].CLK
clk_100M => bai_r[3].CLK
clk_100M => qian_r[0].CLK
clk_100M => qian_r[1].CLK
clk_100M => qian_r[2].CLK
clk_100M => qian_r[3].CLK
shu[0] => ge_r[0].DATAIN
shu[1] => LessThan15.IN8
shu[1] => Add15.IN8
shu[1] => temp.DATAA
shu[2] => LessThan12.IN8
shu[2] => Add12.IN8
shu[2] => temp.DATAA
shu[3] => LessThan9.IN8
shu[3] => Add9.IN8
shu[3] => temp.DATAA
shu[4] => LessThan7.IN8
shu[4] => Add7.IN8
shu[4] => temp.DATAA
shu[5] => LessThan5.IN8
shu[5] => Add5.IN8
shu[5] => temp.DATAA
shu[6] => LessThan3.IN8
shu[6] => Add3.IN8
shu[6] => temp.DATAA
shu[7] => LessThan2.IN8
shu[7] => Add2.IN8
shu[7] => temp.DATAA
shu[8] => LessThan1.IN8
shu[8] => Add1.IN8
shu[8] => temp.DATAA
shu[9] => LessThan0.IN6
shu[9] => Add0.IN6
shu[9] => temp.DATAA
shu[10] => LessThan0.IN5
shu[10] => Add0.IN5
shu[10] => temp.DATAA
shu[11] => LessThan0.IN4
shu[11] => Add0.IN4
shu[11] => temp.DATAA
ge[0] <= ge_r[0].DB_MAX_OUTPUT_PORT_TYPE
ge[1] <= ge_r[1].DB_MAX_OUTPUT_PORT_TYPE
ge[2] <= ge_r[2].DB_MAX_OUTPUT_PORT_TYPE
ge[3] <= ge_r[3].DB_MAX_OUTPUT_PORT_TYPE
shi[0] <= shi_r[0].DB_MAX_OUTPUT_PORT_TYPE
shi[1] <= shi_r[1].DB_MAX_OUTPUT_PORT_TYPE
shi[2] <= shi_r[2].DB_MAX_OUTPUT_PORT_TYPE
shi[3] <= shi_r[3].DB_MAX_OUTPUT_PORT_TYPE
bai[0] <= bai_r[0].DB_MAX_OUTPUT_PORT_TYPE
bai[1] <= bai_r[1].DB_MAX_OUTPUT_PORT_TYPE
bai[2] <= bai_r[2].DB_MAX_OUTPUT_PORT_TYPE
bai[3] <= bai_r[3].DB_MAX_OUTPUT_PORT_TYPE
qian[0] <= qian_r[0].DB_MAX_OUTPUT_PORT_TYPE
qian[1] <= qian_r[1].DB_MAX_OUTPUT_PORT_TYPE
qian[2] <= qian_r[2].DB_MAX_OUTPUT_PORT_TYPE
qian[3] <= qian_r[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|vga_control:inst11|bin_to_bcd_1:U10
clk_100M => ge_r[0].CLK
clk_100M => ge_r[1].CLK
clk_100M => ge_r[2].CLK
clk_100M => ge_r[3].CLK
clk_100M => shi_r[0].CLK
clk_100M => shi_r[1].CLK
clk_100M => shi_r[2].CLK
clk_100M => shi_r[3].CLK
clk_100M => bai_r[0].CLK
clk_100M => bai_r[1].CLK
clk_100M => bai_r[2].CLK
clk_100M => bai_r[3].CLK
clk_100M => qian_r[0].CLK
clk_100M => qian_r[1].CLK
clk_100M => qian_r[2].CLK
clk_100M => qian_r[3].CLK
shu[0] => ge_r[0].DATAIN
shu[1] => LessThan15.IN8
shu[1] => Add15.IN8
shu[1] => temp.DATAA
shu[2] => LessThan12.IN8
shu[2] => Add12.IN8
shu[2] => temp.DATAA
shu[3] => LessThan9.IN8
shu[3] => Add9.IN8
shu[3] => temp.DATAA
shu[4] => LessThan7.IN8
shu[4] => Add7.IN8
shu[4] => temp.DATAA
shu[5] => LessThan5.IN8
shu[5] => Add5.IN8
shu[5] => temp.DATAA
shu[6] => LessThan3.IN8
shu[6] => Add3.IN8
shu[6] => temp.DATAA
shu[7] => LessThan2.IN8
shu[7] => Add2.IN8
shu[7] => temp.DATAA
shu[8] => LessThan1.IN8
shu[8] => Add1.IN8
shu[8] => temp.DATAA
shu[9] => LessThan0.IN6
shu[9] => Add0.IN6
shu[9] => temp.DATAA
shu[10] => LessThan0.IN5
shu[10] => Add0.IN5
shu[10] => temp.DATAA
shu[11] => LessThan0.IN4
shu[11] => Add0.IN4
shu[11] => temp.DATAA
ge[0] <= ge_r[0].DB_MAX_OUTPUT_PORT_TYPE
ge[1] <= ge_r[1].DB_MAX_OUTPUT_PORT_TYPE
ge[2] <= ge_r[2].DB_MAX_OUTPUT_PORT_TYPE
ge[3] <= ge_r[3].DB_MAX_OUTPUT_PORT_TYPE
shi[0] <= shi_r[0].DB_MAX_OUTPUT_PORT_TYPE
shi[1] <= shi_r[1].DB_MAX_OUTPUT_PORT_TYPE
shi[2] <= shi_r[2].DB_MAX_OUTPUT_PORT_TYPE
shi[3] <= shi_r[3].DB_MAX_OUTPUT_PORT_TYPE
bai[0] <= bai_r[0].DB_MAX_OUTPUT_PORT_TYPE
bai[1] <= bai_r[1].DB_MAX_OUTPUT_PORT_TYPE
bai[2] <= bai_r[2].DB_MAX_OUTPUT_PORT_TYPE
bai[3] <= bai_r[3].DB_MAX_OUTPUT_PORT_TYPE
qian[0] <= qian_r[0].DB_MAX_OUTPUT_PORT_TYPE
qian[1] <= qian_r[1].DB_MAX_OUTPUT_PORT_TYPE
qian[2] <= qian_r[2].DB_MAX_OUTPUT_PORT_TYPE
qian[3] <= qian_r[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|vga_control:inst11|bin_to_bcd_1:U11
clk_100M => ge_r[0].CLK
clk_100M => ge_r[1].CLK
clk_100M => ge_r[2].CLK
clk_100M => ge_r[3].CLK
clk_100M => shi_r[0].CLK
clk_100M => shi_r[1].CLK
clk_100M => shi_r[2].CLK
clk_100M => shi_r[3].CLK
clk_100M => bai_r[0].CLK
clk_100M => bai_r[1].CLK
clk_100M => bai_r[2].CLK
clk_100M => bai_r[3].CLK
clk_100M => qian_r[0].CLK
clk_100M => qian_r[1].CLK
clk_100M => qian_r[2].CLK
clk_100M => qian_r[3].CLK
shu[0] => ge_r[0].DATAIN
shu[1] => LessThan15.IN8
shu[1] => Add15.IN8
shu[1] => temp.DATAA
shu[2] => LessThan12.IN8
shu[2] => Add12.IN8
shu[2] => temp.DATAA
shu[3] => LessThan9.IN8
shu[3] => Add9.IN8
shu[3] => temp.DATAA
shu[4] => LessThan7.IN8
shu[4] => Add7.IN8
shu[4] => temp.DATAA
shu[5] => LessThan5.IN8
shu[5] => Add5.IN8
shu[5] => temp.DATAA
shu[6] => LessThan3.IN8
shu[6] => Add3.IN8
shu[6] => temp.DATAA
shu[7] => LessThan2.IN8
shu[7] => Add2.IN8
shu[7] => temp.DATAA
shu[8] => LessThan1.IN8
shu[8] => Add1.IN8
shu[8] => temp.DATAA
shu[9] => LessThan0.IN6
shu[9] => Add0.IN6
shu[9] => temp.DATAA
shu[10] => LessThan0.IN5
shu[10] => Add0.IN5
shu[10] => temp.DATAA
shu[11] => LessThan0.IN4
shu[11] => Add0.IN4
shu[11] => temp.DATAA
ge[0] <= ge_r[0].DB_MAX_OUTPUT_PORT_TYPE
ge[1] <= ge_r[1].DB_MAX_OUTPUT_PORT_TYPE
ge[2] <= ge_r[2].DB_MAX_OUTPUT_PORT_TYPE
ge[3] <= ge_r[3].DB_MAX_OUTPUT_PORT_TYPE
shi[0] <= shi_r[0].DB_MAX_OUTPUT_PORT_TYPE
shi[1] <= shi_r[1].DB_MAX_OUTPUT_PORT_TYPE
shi[2] <= shi_r[2].DB_MAX_OUTPUT_PORT_TYPE
shi[3] <= shi_r[3].DB_MAX_OUTPUT_PORT_TYPE
bai[0] <= bai_r[0].DB_MAX_OUTPUT_PORT_TYPE
bai[1] <= bai_r[1].DB_MAX_OUTPUT_PORT_TYPE
bai[2] <= bai_r[2].DB_MAX_OUTPUT_PORT_TYPE
bai[3] <= bai_r[3].DB_MAX_OUTPUT_PORT_TYPE
qian[0] <= qian_r[0].DB_MAX_OUTPUT_PORT_TYPE
qian[1] <= qian_r[1].DB_MAX_OUTPUT_PORT_TYPE
qian[2] <= qian_r[2].DB_MAX_OUTPUT_PORT_TYPE
qian[3] <= qian_r[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|vga_control:inst11|display_rom:U5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_fft|vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mhf1:auto_generated.address_a[0]
address_a[1] => altsyncram_mhf1:auto_generated.address_a[1]
address_a[2] => altsyncram_mhf1:auto_generated.address_a[2]
address_a[3] => altsyncram_mhf1:auto_generated.address_a[3]
address_a[4] => altsyncram_mhf1:auto_generated.address_a[4]
address_a[5] => altsyncram_mhf1:auto_generated.address_a[5]
address_a[6] => altsyncram_mhf1:auto_generated.address_a[6]
address_a[7] => altsyncram_mhf1:auto_generated.address_a[7]
address_a[8] => altsyncram_mhf1:auto_generated.address_a[8]
address_a[9] => altsyncram_mhf1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mhf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mhf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mhf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mhf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mhf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mhf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mhf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mhf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mhf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mhf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mhf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mhf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mhf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mhf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mhf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_mhf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_mhf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|vga_control:inst11|display_rom:U5|altsyncram:altsyncram_component|altsyncram_mhf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|vga_fft|vga_control:inst11|rom_title:U6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a
q[128] <= altsyncram:altsyncram_component.q_a
q[129] <= altsyncram:altsyncram_component.q_a
q[130] <= altsyncram:altsyncram_component.q_a
q[131] <= altsyncram:altsyncram_component.q_a
q[132] <= altsyncram:altsyncram_component.q_a
q[133] <= altsyncram:altsyncram_component.q_a
q[134] <= altsyncram:altsyncram_component.q_a
q[135] <= altsyncram:altsyncram_component.q_a
q[136] <= altsyncram:altsyncram_component.q_a
q[137] <= altsyncram:altsyncram_component.q_a
q[138] <= altsyncram:altsyncram_component.q_a
q[139] <= altsyncram:altsyncram_component.q_a
q[140] <= altsyncram:altsyncram_component.q_a
q[141] <= altsyncram:altsyncram_component.q_a
q[142] <= altsyncram:altsyncram_component.q_a
q[143] <= altsyncram:altsyncram_component.q_a
q[144] <= altsyncram:altsyncram_component.q_a
q[145] <= altsyncram:altsyncram_component.q_a
q[146] <= altsyncram:altsyncram_component.q_a
q[147] <= altsyncram:altsyncram_component.q_a
q[148] <= altsyncram:altsyncram_component.q_a
q[149] <= altsyncram:altsyncram_component.q_a
q[150] <= altsyncram:altsyncram_component.q_a
q[151] <= altsyncram:altsyncram_component.q_a
q[152] <= altsyncram:altsyncram_component.q_a
q[153] <= altsyncram:altsyncram_component.q_a
q[154] <= altsyncram:altsyncram_component.q_a
q[155] <= altsyncram:altsyncram_component.q_a
q[156] <= altsyncram:altsyncram_component.q_a
q[157] <= altsyncram:altsyncram_component.q_a
q[158] <= altsyncram:altsyncram_component.q_a
q[159] <= altsyncram:altsyncram_component.q_a
q[160] <= altsyncram:altsyncram_component.q_a
q[161] <= altsyncram:altsyncram_component.q_a
q[162] <= altsyncram:altsyncram_component.q_a
q[163] <= altsyncram:altsyncram_component.q_a
q[164] <= altsyncram:altsyncram_component.q_a
q[165] <= altsyncram:altsyncram_component.q_a
q[166] <= altsyncram:altsyncram_component.q_a
q[167] <= altsyncram:altsyncram_component.q_a
q[168] <= altsyncram:altsyncram_component.q_a
q[169] <= altsyncram:altsyncram_component.q_a
q[170] <= altsyncram:altsyncram_component.q_a
q[171] <= altsyncram:altsyncram_component.q_a
q[172] <= altsyncram:altsyncram_component.q_a
q[173] <= altsyncram:altsyncram_component.q_a
q[174] <= altsyncram:altsyncram_component.q_a
q[175] <= altsyncram:altsyncram_component.q_a
q[176] <= altsyncram:altsyncram_component.q_a
q[177] <= altsyncram:altsyncram_component.q_a
q[178] <= altsyncram:altsyncram_component.q_a
q[179] <= altsyncram:altsyncram_component.q_a
q[180] <= altsyncram:altsyncram_component.q_a
q[181] <= altsyncram:altsyncram_component.q_a
q[182] <= altsyncram:altsyncram_component.q_a
q[183] <= altsyncram:altsyncram_component.q_a
q[184] <= altsyncram:altsyncram_component.q_a
q[185] <= altsyncram:altsyncram_component.q_a
q[186] <= altsyncram:altsyncram_component.q_a
q[187] <= altsyncram:altsyncram_component.q_a
q[188] <= altsyncram:altsyncram_component.q_a
q[189] <= altsyncram:altsyncram_component.q_a
q[190] <= altsyncram:altsyncram_component.q_a
q[191] <= altsyncram:altsyncram_component.q_a
q[192] <= altsyncram:altsyncram_component.q_a
q[193] <= altsyncram:altsyncram_component.q_a
q[194] <= altsyncram:altsyncram_component.q_a
q[195] <= altsyncram:altsyncram_component.q_a
q[196] <= altsyncram:altsyncram_component.q_a
q[197] <= altsyncram:altsyncram_component.q_a
q[198] <= altsyncram:altsyncram_component.q_a
q[199] <= altsyncram:altsyncram_component.q_a
q[200] <= altsyncram:altsyncram_component.q_a
q[201] <= altsyncram:altsyncram_component.q_a
q[202] <= altsyncram:altsyncram_component.q_a
q[203] <= altsyncram:altsyncram_component.q_a
q[204] <= altsyncram:altsyncram_component.q_a
q[205] <= altsyncram:altsyncram_component.q_a
q[206] <= altsyncram:altsyncram_component.q_a
q[207] <= altsyncram:altsyncram_component.q_a
q[208] <= altsyncram:altsyncram_component.q_a
q[209] <= altsyncram:altsyncram_component.q_a
q[210] <= altsyncram:altsyncram_component.q_a
q[211] <= altsyncram:altsyncram_component.q_a
q[212] <= altsyncram:altsyncram_component.q_a
q[213] <= altsyncram:altsyncram_component.q_a
q[214] <= altsyncram:altsyncram_component.q_a
q[215] <= altsyncram:altsyncram_component.q_a
q[216] <= altsyncram:altsyncram_component.q_a
q[217] <= altsyncram:altsyncram_component.q_a
q[218] <= altsyncram:altsyncram_component.q_a
q[219] <= altsyncram:altsyncram_component.q_a
q[220] <= altsyncram:altsyncram_component.q_a
q[221] <= altsyncram:altsyncram_component.q_a
q[222] <= altsyncram:altsyncram_component.q_a
q[223] <= altsyncram:altsyncram_component.q_a
q[224] <= altsyncram:altsyncram_component.q_a
q[225] <= altsyncram:altsyncram_component.q_a
q[226] <= altsyncram:altsyncram_component.q_a
q[227] <= altsyncram:altsyncram_component.q_a
q[228] <= altsyncram:altsyncram_component.q_a
q[229] <= altsyncram:altsyncram_component.q_a
q[230] <= altsyncram:altsyncram_component.q_a
q[231] <= altsyncram:altsyncram_component.q_a
q[232] <= altsyncram:altsyncram_component.q_a
q[233] <= altsyncram:altsyncram_component.q_a
q[234] <= altsyncram:altsyncram_component.q_a
q[235] <= altsyncram:altsyncram_component.q_a
q[236] <= altsyncram:altsyncram_component.q_a
q[237] <= altsyncram:altsyncram_component.q_a
q[238] <= altsyncram:altsyncram_component.q_a
q[239] <= altsyncram:altsyncram_component.q_a
q[240] <= altsyncram:altsyncram_component.q_a
q[241] <= altsyncram:altsyncram_component.q_a
q[242] <= altsyncram:altsyncram_component.q_a
q[243] <= altsyncram:altsyncram_component.q_a
q[244] <= altsyncram:altsyncram_component.q_a
q[245] <= altsyncram:altsyncram_component.q_a
q[246] <= altsyncram:altsyncram_component.q_a
q[247] <= altsyncram:altsyncram_component.q_a
q[248] <= altsyncram:altsyncram_component.q_a
q[249] <= altsyncram:altsyncram_component.q_a
q[250] <= altsyncram:altsyncram_component.q_a
q[251] <= altsyncram:altsyncram_component.q_a
q[252] <= altsyncram:altsyncram_component.q_a
q[253] <= altsyncram:altsyncram_component.q_a
q[254] <= altsyncram:altsyncram_component.q_a
q[255] <= altsyncram:altsyncram_component.q_a
q[256] <= altsyncram:altsyncram_component.q_a
q[257] <= altsyncram:altsyncram_component.q_a
q[258] <= altsyncram:altsyncram_component.q_a
q[259] <= altsyncram:altsyncram_component.q_a
q[260] <= altsyncram:altsyncram_component.q_a
q[261] <= altsyncram:altsyncram_component.q_a
q[262] <= altsyncram:altsyncram_component.q_a
q[263] <= altsyncram:altsyncram_component.q_a
q[264] <= altsyncram:altsyncram_component.q_a
q[265] <= altsyncram:altsyncram_component.q_a
q[266] <= altsyncram:altsyncram_component.q_a
q[267] <= altsyncram:altsyncram_component.q_a
q[268] <= altsyncram:altsyncram_component.q_a
q[269] <= altsyncram:altsyncram_component.q_a
q[270] <= altsyncram:altsyncram_component.q_a
q[271] <= altsyncram:altsyncram_component.q_a
q[272] <= altsyncram:altsyncram_component.q_a
q[273] <= altsyncram:altsyncram_component.q_a
q[274] <= altsyncram:altsyncram_component.q_a
q[275] <= altsyncram:altsyncram_component.q_a
q[276] <= altsyncram:altsyncram_component.q_a
q[277] <= altsyncram:altsyncram_component.q_a
q[278] <= altsyncram:altsyncram_component.q_a
q[279] <= altsyncram:altsyncram_component.q_a
q[280] <= altsyncram:altsyncram_component.q_a
q[281] <= altsyncram:altsyncram_component.q_a
q[282] <= altsyncram:altsyncram_component.q_a
q[283] <= altsyncram:altsyncram_component.q_a
q[284] <= altsyncram:altsyncram_component.q_a
q[285] <= altsyncram:altsyncram_component.q_a
q[286] <= altsyncram:altsyncram_component.q_a
q[287] <= altsyncram:altsyncram_component.q_a
q[288] <= altsyncram:altsyncram_component.q_a
q[289] <= altsyncram:altsyncram_component.q_a
q[290] <= altsyncram:altsyncram_component.q_a
q[291] <= altsyncram:altsyncram_component.q_a
q[292] <= altsyncram:altsyncram_component.q_a
q[293] <= altsyncram:altsyncram_component.q_a
q[294] <= altsyncram:altsyncram_component.q_a
q[295] <= altsyncram:altsyncram_component.q_a
q[296] <= altsyncram:altsyncram_component.q_a
q[297] <= altsyncram:altsyncram_component.q_a
q[298] <= altsyncram:altsyncram_component.q_a
q[299] <= altsyncram:altsyncram_component.q_a
q[300] <= altsyncram:altsyncram_component.q_a
q[301] <= altsyncram:altsyncram_component.q_a
q[302] <= altsyncram:altsyncram_component.q_a
q[303] <= altsyncram:altsyncram_component.q_a
q[304] <= altsyncram:altsyncram_component.q_a
q[305] <= altsyncram:altsyncram_component.q_a
q[306] <= altsyncram:altsyncram_component.q_a
q[307] <= altsyncram:altsyncram_component.q_a
q[308] <= altsyncram:altsyncram_component.q_a
q[309] <= altsyncram:altsyncram_component.q_a
q[310] <= altsyncram:altsyncram_component.q_a
q[311] <= altsyncram:altsyncram_component.q_a
q[312] <= altsyncram:altsyncram_component.q_a
q[313] <= altsyncram:altsyncram_component.q_a
q[314] <= altsyncram:altsyncram_component.q_a
q[315] <= altsyncram:altsyncram_component.q_a
q[316] <= altsyncram:altsyncram_component.q_a
q[317] <= altsyncram:altsyncram_component.q_a
q[318] <= altsyncram:altsyncram_component.q_a
q[319] <= altsyncram:altsyncram_component.q_a
q[320] <= altsyncram:altsyncram_component.q_a
q[321] <= altsyncram:altsyncram_component.q_a
q[322] <= altsyncram:altsyncram_component.q_a
q[323] <= altsyncram:altsyncram_component.q_a
q[324] <= altsyncram:altsyncram_component.q_a
q[325] <= altsyncram:altsyncram_component.q_a
q[326] <= altsyncram:altsyncram_component.q_a
q[327] <= altsyncram:altsyncram_component.q_a
q[328] <= altsyncram:altsyncram_component.q_a
q[329] <= altsyncram:altsyncram_component.q_a
q[330] <= altsyncram:altsyncram_component.q_a
q[331] <= altsyncram:altsyncram_component.q_a
q[332] <= altsyncram:altsyncram_component.q_a
q[333] <= altsyncram:altsyncram_component.q_a
q[334] <= altsyncram:altsyncram_component.q_a
q[335] <= altsyncram:altsyncram_component.q_a
q[336] <= altsyncram:altsyncram_component.q_a
q[337] <= altsyncram:altsyncram_component.q_a
q[338] <= altsyncram:altsyncram_component.q_a
q[339] <= altsyncram:altsyncram_component.q_a
q[340] <= altsyncram:altsyncram_component.q_a
q[341] <= altsyncram:altsyncram_component.q_a
q[342] <= altsyncram:altsyncram_component.q_a
q[343] <= altsyncram:altsyncram_component.q_a
q[344] <= altsyncram:altsyncram_component.q_a
q[345] <= altsyncram:altsyncram_component.q_a
q[346] <= altsyncram:altsyncram_component.q_a
q[347] <= altsyncram:altsyncram_component.q_a
q[348] <= altsyncram:altsyncram_component.q_a
q[349] <= altsyncram:altsyncram_component.q_a
q[350] <= altsyncram:altsyncram_component.q_a
q[351] <= altsyncram:altsyncram_component.q_a
q[352] <= altsyncram:altsyncram_component.q_a
q[353] <= altsyncram:altsyncram_component.q_a
q[354] <= altsyncram:altsyncram_component.q_a
q[355] <= altsyncram:altsyncram_component.q_a
q[356] <= altsyncram:altsyncram_component.q_a
q[357] <= altsyncram:altsyncram_component.q_a
q[358] <= altsyncram:altsyncram_component.q_a
q[359] <= altsyncram:altsyncram_component.q_a
q[360] <= altsyncram:altsyncram_component.q_a
q[361] <= altsyncram:altsyncram_component.q_a
q[362] <= altsyncram:altsyncram_component.q_a
q[363] <= altsyncram:altsyncram_component.q_a
q[364] <= altsyncram:altsyncram_component.q_a
q[365] <= altsyncram:altsyncram_component.q_a
q[366] <= altsyncram:altsyncram_component.q_a
q[367] <= altsyncram:altsyncram_component.q_a
q[368] <= altsyncram:altsyncram_component.q_a
q[369] <= altsyncram:altsyncram_component.q_a
q[370] <= altsyncram:altsyncram_component.q_a
q[371] <= altsyncram:altsyncram_component.q_a
q[372] <= altsyncram:altsyncram_component.q_a
q[373] <= altsyncram:altsyncram_component.q_a
q[374] <= altsyncram:altsyncram_component.q_a
q[375] <= altsyncram:altsyncram_component.q_a
q[376] <= altsyncram:altsyncram_component.q_a
q[377] <= altsyncram:altsyncram_component.q_a
q[378] <= altsyncram:altsyncram_component.q_a
q[379] <= altsyncram:altsyncram_component.q_a
q[380] <= altsyncram:altsyncram_component.q_a
q[381] <= altsyncram:altsyncram_component.q_a
q[382] <= altsyncram:altsyncram_component.q_a
q[383] <= altsyncram:altsyncram_component.q_a
q[384] <= altsyncram:altsyncram_component.q_a
q[385] <= altsyncram:altsyncram_component.q_a
q[386] <= altsyncram:altsyncram_component.q_a
q[387] <= altsyncram:altsyncram_component.q_a
q[388] <= altsyncram:altsyncram_component.q_a
q[389] <= altsyncram:altsyncram_component.q_a
q[390] <= altsyncram:altsyncram_component.q_a
q[391] <= altsyncram:altsyncram_component.q_a
q[392] <= altsyncram:altsyncram_component.q_a
q[393] <= altsyncram:altsyncram_component.q_a
q[394] <= altsyncram:altsyncram_component.q_a
q[395] <= altsyncram:altsyncram_component.q_a
q[396] <= altsyncram:altsyncram_component.q_a
q[397] <= altsyncram:altsyncram_component.q_a
q[398] <= altsyncram:altsyncram_component.q_a
q[399] <= altsyncram:altsyncram_component.q_a
q[400] <= altsyncram:altsyncram_component.q_a
q[401] <= altsyncram:altsyncram_component.q_a
q[402] <= altsyncram:altsyncram_component.q_a
q[403] <= altsyncram:altsyncram_component.q_a
q[404] <= altsyncram:altsyncram_component.q_a
q[405] <= altsyncram:altsyncram_component.q_a
q[406] <= altsyncram:altsyncram_component.q_a
q[407] <= altsyncram:altsyncram_component.q_a
q[408] <= altsyncram:altsyncram_component.q_a
q[409] <= altsyncram:altsyncram_component.q_a
q[410] <= altsyncram:altsyncram_component.q_a
q[411] <= altsyncram:altsyncram_component.q_a
q[412] <= altsyncram:altsyncram_component.q_a
q[413] <= altsyncram:altsyncram_component.q_a
q[414] <= altsyncram:altsyncram_component.q_a
q[415] <= altsyncram:altsyncram_component.q_a
q[416] <= altsyncram:altsyncram_component.q_a
q[417] <= altsyncram:altsyncram_component.q_a
q[418] <= altsyncram:altsyncram_component.q_a
q[419] <= altsyncram:altsyncram_component.q_a
q[420] <= altsyncram:altsyncram_component.q_a
q[421] <= altsyncram:altsyncram_component.q_a
q[422] <= altsyncram:altsyncram_component.q_a
q[423] <= altsyncram:altsyncram_component.q_a
q[424] <= altsyncram:altsyncram_component.q_a
q[425] <= altsyncram:altsyncram_component.q_a
q[426] <= altsyncram:altsyncram_component.q_a
q[427] <= altsyncram:altsyncram_component.q_a
q[428] <= altsyncram:altsyncram_component.q_a
q[429] <= altsyncram:altsyncram_component.q_a
q[430] <= altsyncram:altsyncram_component.q_a
q[431] <= altsyncram:altsyncram_component.q_a
q[432] <= altsyncram:altsyncram_component.q_a
q[433] <= altsyncram:altsyncram_component.q_a
q[434] <= altsyncram:altsyncram_component.q_a
q[435] <= altsyncram:altsyncram_component.q_a
q[436] <= altsyncram:altsyncram_component.q_a
q[437] <= altsyncram:altsyncram_component.q_a
q[438] <= altsyncram:altsyncram_component.q_a
q[439] <= altsyncram:altsyncram_component.q_a
q[440] <= altsyncram:altsyncram_component.q_a
q[441] <= altsyncram:altsyncram_component.q_a
q[442] <= altsyncram:altsyncram_component.q_a
q[443] <= altsyncram:altsyncram_component.q_a
q[444] <= altsyncram:altsyncram_component.q_a
q[445] <= altsyncram:altsyncram_component.q_a
q[446] <= altsyncram:altsyncram_component.q_a
q[447] <= altsyncram:altsyncram_component.q_a
q[448] <= altsyncram:altsyncram_component.q_a
q[449] <= altsyncram:altsyncram_component.q_a
q[450] <= altsyncram:altsyncram_component.q_a
q[451] <= altsyncram:altsyncram_component.q_a
q[452] <= altsyncram:altsyncram_component.q_a
q[453] <= altsyncram:altsyncram_component.q_a
q[454] <= altsyncram:altsyncram_component.q_a
q[455] <= altsyncram:altsyncram_component.q_a
q[456] <= altsyncram:altsyncram_component.q_a
q[457] <= altsyncram:altsyncram_component.q_a
q[458] <= altsyncram:altsyncram_component.q_a
q[459] <= altsyncram:altsyncram_component.q_a
q[460] <= altsyncram:altsyncram_component.q_a
q[461] <= altsyncram:altsyncram_component.q_a
q[462] <= altsyncram:altsyncram_component.q_a
q[463] <= altsyncram:altsyncram_component.q_a
q[464] <= altsyncram:altsyncram_component.q_a
q[465] <= altsyncram:altsyncram_component.q_a
q[466] <= altsyncram:altsyncram_component.q_a
q[467] <= altsyncram:altsyncram_component.q_a
q[468] <= altsyncram:altsyncram_component.q_a
q[469] <= altsyncram:altsyncram_component.q_a
q[470] <= altsyncram:altsyncram_component.q_a
q[471] <= altsyncram:altsyncram_component.q_a
q[472] <= altsyncram:altsyncram_component.q_a
q[473] <= altsyncram:altsyncram_component.q_a
q[474] <= altsyncram:altsyncram_component.q_a
q[475] <= altsyncram:altsyncram_component.q_a
q[476] <= altsyncram:altsyncram_component.q_a
q[477] <= altsyncram:altsyncram_component.q_a
q[478] <= altsyncram:altsyncram_component.q_a
q[479] <= altsyncram:altsyncram_component.q_a
q[480] <= altsyncram:altsyncram_component.q_a
q[481] <= altsyncram:altsyncram_component.q_a
q[482] <= altsyncram:altsyncram_component.q_a
q[483] <= altsyncram:altsyncram_component.q_a
q[484] <= altsyncram:altsyncram_component.q_a
q[485] <= altsyncram:altsyncram_component.q_a
q[486] <= altsyncram:altsyncram_component.q_a
q[487] <= altsyncram:altsyncram_component.q_a
q[488] <= altsyncram:altsyncram_component.q_a
q[489] <= altsyncram:altsyncram_component.q_a
q[490] <= altsyncram:altsyncram_component.q_a
q[491] <= altsyncram:altsyncram_component.q_a
q[492] <= altsyncram:altsyncram_component.q_a
q[493] <= altsyncram:altsyncram_component.q_a
q[494] <= altsyncram:altsyncram_component.q_a
q[495] <= altsyncram:altsyncram_component.q_a
q[496] <= altsyncram:altsyncram_component.q_a
q[497] <= altsyncram:altsyncram_component.q_a
q[498] <= altsyncram:altsyncram_component.q_a
q[499] <= altsyncram:altsyncram_component.q_a
q[500] <= altsyncram:altsyncram_component.q_a
q[501] <= altsyncram:altsyncram_component.q_a
q[502] <= altsyncram:altsyncram_component.q_a
q[503] <= altsyncram:altsyncram_component.q_a
q[504] <= altsyncram:altsyncram_component.q_a
q[505] <= altsyncram:altsyncram_component.q_a
q[506] <= altsyncram:altsyncram_component.q_a
q[507] <= altsyncram:altsyncram_component.q_a
q[508] <= altsyncram:altsyncram_component.q_a
q[509] <= altsyncram:altsyncram_component.q_a
q[510] <= altsyncram:altsyncram_component.q_a
q[511] <= altsyncram:altsyncram_component.q_a


|vga_fft|vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_a[64] => ~NO_FANOUT~
data_a[65] => ~NO_FANOUT~
data_a[66] => ~NO_FANOUT~
data_a[67] => ~NO_FANOUT~
data_a[68] => ~NO_FANOUT~
data_a[69] => ~NO_FANOUT~
data_a[70] => ~NO_FANOUT~
data_a[71] => ~NO_FANOUT~
data_a[72] => ~NO_FANOUT~
data_a[73] => ~NO_FANOUT~
data_a[74] => ~NO_FANOUT~
data_a[75] => ~NO_FANOUT~
data_a[76] => ~NO_FANOUT~
data_a[77] => ~NO_FANOUT~
data_a[78] => ~NO_FANOUT~
data_a[79] => ~NO_FANOUT~
data_a[80] => ~NO_FANOUT~
data_a[81] => ~NO_FANOUT~
data_a[82] => ~NO_FANOUT~
data_a[83] => ~NO_FANOUT~
data_a[84] => ~NO_FANOUT~
data_a[85] => ~NO_FANOUT~
data_a[86] => ~NO_FANOUT~
data_a[87] => ~NO_FANOUT~
data_a[88] => ~NO_FANOUT~
data_a[89] => ~NO_FANOUT~
data_a[90] => ~NO_FANOUT~
data_a[91] => ~NO_FANOUT~
data_a[92] => ~NO_FANOUT~
data_a[93] => ~NO_FANOUT~
data_a[94] => ~NO_FANOUT~
data_a[95] => ~NO_FANOUT~
data_a[96] => ~NO_FANOUT~
data_a[97] => ~NO_FANOUT~
data_a[98] => ~NO_FANOUT~
data_a[99] => ~NO_FANOUT~
data_a[100] => ~NO_FANOUT~
data_a[101] => ~NO_FANOUT~
data_a[102] => ~NO_FANOUT~
data_a[103] => ~NO_FANOUT~
data_a[104] => ~NO_FANOUT~
data_a[105] => ~NO_FANOUT~
data_a[106] => ~NO_FANOUT~
data_a[107] => ~NO_FANOUT~
data_a[108] => ~NO_FANOUT~
data_a[109] => ~NO_FANOUT~
data_a[110] => ~NO_FANOUT~
data_a[111] => ~NO_FANOUT~
data_a[112] => ~NO_FANOUT~
data_a[113] => ~NO_FANOUT~
data_a[114] => ~NO_FANOUT~
data_a[115] => ~NO_FANOUT~
data_a[116] => ~NO_FANOUT~
data_a[117] => ~NO_FANOUT~
data_a[118] => ~NO_FANOUT~
data_a[119] => ~NO_FANOUT~
data_a[120] => ~NO_FANOUT~
data_a[121] => ~NO_FANOUT~
data_a[122] => ~NO_FANOUT~
data_a[123] => ~NO_FANOUT~
data_a[124] => ~NO_FANOUT~
data_a[125] => ~NO_FANOUT~
data_a[126] => ~NO_FANOUT~
data_a[127] => ~NO_FANOUT~
data_a[128] => ~NO_FANOUT~
data_a[129] => ~NO_FANOUT~
data_a[130] => ~NO_FANOUT~
data_a[131] => ~NO_FANOUT~
data_a[132] => ~NO_FANOUT~
data_a[133] => ~NO_FANOUT~
data_a[134] => ~NO_FANOUT~
data_a[135] => ~NO_FANOUT~
data_a[136] => ~NO_FANOUT~
data_a[137] => ~NO_FANOUT~
data_a[138] => ~NO_FANOUT~
data_a[139] => ~NO_FANOUT~
data_a[140] => ~NO_FANOUT~
data_a[141] => ~NO_FANOUT~
data_a[142] => ~NO_FANOUT~
data_a[143] => ~NO_FANOUT~
data_a[144] => ~NO_FANOUT~
data_a[145] => ~NO_FANOUT~
data_a[146] => ~NO_FANOUT~
data_a[147] => ~NO_FANOUT~
data_a[148] => ~NO_FANOUT~
data_a[149] => ~NO_FANOUT~
data_a[150] => ~NO_FANOUT~
data_a[151] => ~NO_FANOUT~
data_a[152] => ~NO_FANOUT~
data_a[153] => ~NO_FANOUT~
data_a[154] => ~NO_FANOUT~
data_a[155] => ~NO_FANOUT~
data_a[156] => ~NO_FANOUT~
data_a[157] => ~NO_FANOUT~
data_a[158] => ~NO_FANOUT~
data_a[159] => ~NO_FANOUT~
data_a[160] => ~NO_FANOUT~
data_a[161] => ~NO_FANOUT~
data_a[162] => ~NO_FANOUT~
data_a[163] => ~NO_FANOUT~
data_a[164] => ~NO_FANOUT~
data_a[165] => ~NO_FANOUT~
data_a[166] => ~NO_FANOUT~
data_a[167] => ~NO_FANOUT~
data_a[168] => ~NO_FANOUT~
data_a[169] => ~NO_FANOUT~
data_a[170] => ~NO_FANOUT~
data_a[171] => ~NO_FANOUT~
data_a[172] => ~NO_FANOUT~
data_a[173] => ~NO_FANOUT~
data_a[174] => ~NO_FANOUT~
data_a[175] => ~NO_FANOUT~
data_a[176] => ~NO_FANOUT~
data_a[177] => ~NO_FANOUT~
data_a[178] => ~NO_FANOUT~
data_a[179] => ~NO_FANOUT~
data_a[180] => ~NO_FANOUT~
data_a[181] => ~NO_FANOUT~
data_a[182] => ~NO_FANOUT~
data_a[183] => ~NO_FANOUT~
data_a[184] => ~NO_FANOUT~
data_a[185] => ~NO_FANOUT~
data_a[186] => ~NO_FANOUT~
data_a[187] => ~NO_FANOUT~
data_a[188] => ~NO_FANOUT~
data_a[189] => ~NO_FANOUT~
data_a[190] => ~NO_FANOUT~
data_a[191] => ~NO_FANOUT~
data_a[192] => ~NO_FANOUT~
data_a[193] => ~NO_FANOUT~
data_a[194] => ~NO_FANOUT~
data_a[195] => ~NO_FANOUT~
data_a[196] => ~NO_FANOUT~
data_a[197] => ~NO_FANOUT~
data_a[198] => ~NO_FANOUT~
data_a[199] => ~NO_FANOUT~
data_a[200] => ~NO_FANOUT~
data_a[201] => ~NO_FANOUT~
data_a[202] => ~NO_FANOUT~
data_a[203] => ~NO_FANOUT~
data_a[204] => ~NO_FANOUT~
data_a[205] => ~NO_FANOUT~
data_a[206] => ~NO_FANOUT~
data_a[207] => ~NO_FANOUT~
data_a[208] => ~NO_FANOUT~
data_a[209] => ~NO_FANOUT~
data_a[210] => ~NO_FANOUT~
data_a[211] => ~NO_FANOUT~
data_a[212] => ~NO_FANOUT~
data_a[213] => ~NO_FANOUT~
data_a[214] => ~NO_FANOUT~
data_a[215] => ~NO_FANOUT~
data_a[216] => ~NO_FANOUT~
data_a[217] => ~NO_FANOUT~
data_a[218] => ~NO_FANOUT~
data_a[219] => ~NO_FANOUT~
data_a[220] => ~NO_FANOUT~
data_a[221] => ~NO_FANOUT~
data_a[222] => ~NO_FANOUT~
data_a[223] => ~NO_FANOUT~
data_a[224] => ~NO_FANOUT~
data_a[225] => ~NO_FANOUT~
data_a[226] => ~NO_FANOUT~
data_a[227] => ~NO_FANOUT~
data_a[228] => ~NO_FANOUT~
data_a[229] => ~NO_FANOUT~
data_a[230] => ~NO_FANOUT~
data_a[231] => ~NO_FANOUT~
data_a[232] => ~NO_FANOUT~
data_a[233] => ~NO_FANOUT~
data_a[234] => ~NO_FANOUT~
data_a[235] => ~NO_FANOUT~
data_a[236] => ~NO_FANOUT~
data_a[237] => ~NO_FANOUT~
data_a[238] => ~NO_FANOUT~
data_a[239] => ~NO_FANOUT~
data_a[240] => ~NO_FANOUT~
data_a[241] => ~NO_FANOUT~
data_a[242] => ~NO_FANOUT~
data_a[243] => ~NO_FANOUT~
data_a[244] => ~NO_FANOUT~
data_a[245] => ~NO_FANOUT~
data_a[246] => ~NO_FANOUT~
data_a[247] => ~NO_FANOUT~
data_a[248] => ~NO_FANOUT~
data_a[249] => ~NO_FANOUT~
data_a[250] => ~NO_FANOUT~
data_a[251] => ~NO_FANOUT~
data_a[252] => ~NO_FANOUT~
data_a[253] => ~NO_FANOUT~
data_a[254] => ~NO_FANOUT~
data_a[255] => ~NO_FANOUT~
data_a[256] => ~NO_FANOUT~
data_a[257] => ~NO_FANOUT~
data_a[258] => ~NO_FANOUT~
data_a[259] => ~NO_FANOUT~
data_a[260] => ~NO_FANOUT~
data_a[261] => ~NO_FANOUT~
data_a[262] => ~NO_FANOUT~
data_a[263] => ~NO_FANOUT~
data_a[264] => ~NO_FANOUT~
data_a[265] => ~NO_FANOUT~
data_a[266] => ~NO_FANOUT~
data_a[267] => ~NO_FANOUT~
data_a[268] => ~NO_FANOUT~
data_a[269] => ~NO_FANOUT~
data_a[270] => ~NO_FANOUT~
data_a[271] => ~NO_FANOUT~
data_a[272] => ~NO_FANOUT~
data_a[273] => ~NO_FANOUT~
data_a[274] => ~NO_FANOUT~
data_a[275] => ~NO_FANOUT~
data_a[276] => ~NO_FANOUT~
data_a[277] => ~NO_FANOUT~
data_a[278] => ~NO_FANOUT~
data_a[279] => ~NO_FANOUT~
data_a[280] => ~NO_FANOUT~
data_a[281] => ~NO_FANOUT~
data_a[282] => ~NO_FANOUT~
data_a[283] => ~NO_FANOUT~
data_a[284] => ~NO_FANOUT~
data_a[285] => ~NO_FANOUT~
data_a[286] => ~NO_FANOUT~
data_a[287] => ~NO_FANOUT~
data_a[288] => ~NO_FANOUT~
data_a[289] => ~NO_FANOUT~
data_a[290] => ~NO_FANOUT~
data_a[291] => ~NO_FANOUT~
data_a[292] => ~NO_FANOUT~
data_a[293] => ~NO_FANOUT~
data_a[294] => ~NO_FANOUT~
data_a[295] => ~NO_FANOUT~
data_a[296] => ~NO_FANOUT~
data_a[297] => ~NO_FANOUT~
data_a[298] => ~NO_FANOUT~
data_a[299] => ~NO_FANOUT~
data_a[300] => ~NO_FANOUT~
data_a[301] => ~NO_FANOUT~
data_a[302] => ~NO_FANOUT~
data_a[303] => ~NO_FANOUT~
data_a[304] => ~NO_FANOUT~
data_a[305] => ~NO_FANOUT~
data_a[306] => ~NO_FANOUT~
data_a[307] => ~NO_FANOUT~
data_a[308] => ~NO_FANOUT~
data_a[309] => ~NO_FANOUT~
data_a[310] => ~NO_FANOUT~
data_a[311] => ~NO_FANOUT~
data_a[312] => ~NO_FANOUT~
data_a[313] => ~NO_FANOUT~
data_a[314] => ~NO_FANOUT~
data_a[315] => ~NO_FANOUT~
data_a[316] => ~NO_FANOUT~
data_a[317] => ~NO_FANOUT~
data_a[318] => ~NO_FANOUT~
data_a[319] => ~NO_FANOUT~
data_a[320] => ~NO_FANOUT~
data_a[321] => ~NO_FANOUT~
data_a[322] => ~NO_FANOUT~
data_a[323] => ~NO_FANOUT~
data_a[324] => ~NO_FANOUT~
data_a[325] => ~NO_FANOUT~
data_a[326] => ~NO_FANOUT~
data_a[327] => ~NO_FANOUT~
data_a[328] => ~NO_FANOUT~
data_a[329] => ~NO_FANOUT~
data_a[330] => ~NO_FANOUT~
data_a[331] => ~NO_FANOUT~
data_a[332] => ~NO_FANOUT~
data_a[333] => ~NO_FANOUT~
data_a[334] => ~NO_FANOUT~
data_a[335] => ~NO_FANOUT~
data_a[336] => ~NO_FANOUT~
data_a[337] => ~NO_FANOUT~
data_a[338] => ~NO_FANOUT~
data_a[339] => ~NO_FANOUT~
data_a[340] => ~NO_FANOUT~
data_a[341] => ~NO_FANOUT~
data_a[342] => ~NO_FANOUT~
data_a[343] => ~NO_FANOUT~
data_a[344] => ~NO_FANOUT~
data_a[345] => ~NO_FANOUT~
data_a[346] => ~NO_FANOUT~
data_a[347] => ~NO_FANOUT~
data_a[348] => ~NO_FANOUT~
data_a[349] => ~NO_FANOUT~
data_a[350] => ~NO_FANOUT~
data_a[351] => ~NO_FANOUT~
data_a[352] => ~NO_FANOUT~
data_a[353] => ~NO_FANOUT~
data_a[354] => ~NO_FANOUT~
data_a[355] => ~NO_FANOUT~
data_a[356] => ~NO_FANOUT~
data_a[357] => ~NO_FANOUT~
data_a[358] => ~NO_FANOUT~
data_a[359] => ~NO_FANOUT~
data_a[360] => ~NO_FANOUT~
data_a[361] => ~NO_FANOUT~
data_a[362] => ~NO_FANOUT~
data_a[363] => ~NO_FANOUT~
data_a[364] => ~NO_FANOUT~
data_a[365] => ~NO_FANOUT~
data_a[366] => ~NO_FANOUT~
data_a[367] => ~NO_FANOUT~
data_a[368] => ~NO_FANOUT~
data_a[369] => ~NO_FANOUT~
data_a[370] => ~NO_FANOUT~
data_a[371] => ~NO_FANOUT~
data_a[372] => ~NO_FANOUT~
data_a[373] => ~NO_FANOUT~
data_a[374] => ~NO_FANOUT~
data_a[375] => ~NO_FANOUT~
data_a[376] => ~NO_FANOUT~
data_a[377] => ~NO_FANOUT~
data_a[378] => ~NO_FANOUT~
data_a[379] => ~NO_FANOUT~
data_a[380] => ~NO_FANOUT~
data_a[381] => ~NO_FANOUT~
data_a[382] => ~NO_FANOUT~
data_a[383] => ~NO_FANOUT~
data_a[384] => ~NO_FANOUT~
data_a[385] => ~NO_FANOUT~
data_a[386] => ~NO_FANOUT~
data_a[387] => ~NO_FANOUT~
data_a[388] => ~NO_FANOUT~
data_a[389] => ~NO_FANOUT~
data_a[390] => ~NO_FANOUT~
data_a[391] => ~NO_FANOUT~
data_a[392] => ~NO_FANOUT~
data_a[393] => ~NO_FANOUT~
data_a[394] => ~NO_FANOUT~
data_a[395] => ~NO_FANOUT~
data_a[396] => ~NO_FANOUT~
data_a[397] => ~NO_FANOUT~
data_a[398] => ~NO_FANOUT~
data_a[399] => ~NO_FANOUT~
data_a[400] => ~NO_FANOUT~
data_a[401] => ~NO_FANOUT~
data_a[402] => ~NO_FANOUT~
data_a[403] => ~NO_FANOUT~
data_a[404] => ~NO_FANOUT~
data_a[405] => ~NO_FANOUT~
data_a[406] => ~NO_FANOUT~
data_a[407] => ~NO_FANOUT~
data_a[408] => ~NO_FANOUT~
data_a[409] => ~NO_FANOUT~
data_a[410] => ~NO_FANOUT~
data_a[411] => ~NO_FANOUT~
data_a[412] => ~NO_FANOUT~
data_a[413] => ~NO_FANOUT~
data_a[414] => ~NO_FANOUT~
data_a[415] => ~NO_FANOUT~
data_a[416] => ~NO_FANOUT~
data_a[417] => ~NO_FANOUT~
data_a[418] => ~NO_FANOUT~
data_a[419] => ~NO_FANOUT~
data_a[420] => ~NO_FANOUT~
data_a[421] => ~NO_FANOUT~
data_a[422] => ~NO_FANOUT~
data_a[423] => ~NO_FANOUT~
data_a[424] => ~NO_FANOUT~
data_a[425] => ~NO_FANOUT~
data_a[426] => ~NO_FANOUT~
data_a[427] => ~NO_FANOUT~
data_a[428] => ~NO_FANOUT~
data_a[429] => ~NO_FANOUT~
data_a[430] => ~NO_FANOUT~
data_a[431] => ~NO_FANOUT~
data_a[432] => ~NO_FANOUT~
data_a[433] => ~NO_FANOUT~
data_a[434] => ~NO_FANOUT~
data_a[435] => ~NO_FANOUT~
data_a[436] => ~NO_FANOUT~
data_a[437] => ~NO_FANOUT~
data_a[438] => ~NO_FANOUT~
data_a[439] => ~NO_FANOUT~
data_a[440] => ~NO_FANOUT~
data_a[441] => ~NO_FANOUT~
data_a[442] => ~NO_FANOUT~
data_a[443] => ~NO_FANOUT~
data_a[444] => ~NO_FANOUT~
data_a[445] => ~NO_FANOUT~
data_a[446] => ~NO_FANOUT~
data_a[447] => ~NO_FANOUT~
data_a[448] => ~NO_FANOUT~
data_a[449] => ~NO_FANOUT~
data_a[450] => ~NO_FANOUT~
data_a[451] => ~NO_FANOUT~
data_a[452] => ~NO_FANOUT~
data_a[453] => ~NO_FANOUT~
data_a[454] => ~NO_FANOUT~
data_a[455] => ~NO_FANOUT~
data_a[456] => ~NO_FANOUT~
data_a[457] => ~NO_FANOUT~
data_a[458] => ~NO_FANOUT~
data_a[459] => ~NO_FANOUT~
data_a[460] => ~NO_FANOUT~
data_a[461] => ~NO_FANOUT~
data_a[462] => ~NO_FANOUT~
data_a[463] => ~NO_FANOUT~
data_a[464] => ~NO_FANOUT~
data_a[465] => ~NO_FANOUT~
data_a[466] => ~NO_FANOUT~
data_a[467] => ~NO_FANOUT~
data_a[468] => ~NO_FANOUT~
data_a[469] => ~NO_FANOUT~
data_a[470] => ~NO_FANOUT~
data_a[471] => ~NO_FANOUT~
data_a[472] => ~NO_FANOUT~
data_a[473] => ~NO_FANOUT~
data_a[474] => ~NO_FANOUT~
data_a[475] => ~NO_FANOUT~
data_a[476] => ~NO_FANOUT~
data_a[477] => ~NO_FANOUT~
data_a[478] => ~NO_FANOUT~
data_a[479] => ~NO_FANOUT~
data_a[480] => ~NO_FANOUT~
data_a[481] => ~NO_FANOUT~
data_a[482] => ~NO_FANOUT~
data_a[483] => ~NO_FANOUT~
data_a[484] => ~NO_FANOUT~
data_a[485] => ~NO_FANOUT~
data_a[486] => ~NO_FANOUT~
data_a[487] => ~NO_FANOUT~
data_a[488] => ~NO_FANOUT~
data_a[489] => ~NO_FANOUT~
data_a[490] => ~NO_FANOUT~
data_a[491] => ~NO_FANOUT~
data_a[492] => ~NO_FANOUT~
data_a[493] => ~NO_FANOUT~
data_a[494] => ~NO_FANOUT~
data_a[495] => ~NO_FANOUT~
data_a[496] => ~NO_FANOUT~
data_a[497] => ~NO_FANOUT~
data_a[498] => ~NO_FANOUT~
data_a[499] => ~NO_FANOUT~
data_a[500] => ~NO_FANOUT~
data_a[501] => ~NO_FANOUT~
data_a[502] => ~NO_FANOUT~
data_a[503] => ~NO_FANOUT~
data_a[504] => ~NO_FANOUT~
data_a[505] => ~NO_FANOUT~
data_a[506] => ~NO_FANOUT~
data_a[507] => ~NO_FANOUT~
data_a[508] => ~NO_FANOUT~
data_a[509] => ~NO_FANOUT~
data_a[510] => ~NO_FANOUT~
data_a[511] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tcf1:auto_generated.address_a[0]
address_a[1] => altsyncram_tcf1:auto_generated.address_a[1]
address_a[2] => altsyncram_tcf1:auto_generated.address_a[2]
address_a[3] => altsyncram_tcf1:auto_generated.address_a[3]
address_a[4] => altsyncram_tcf1:auto_generated.address_a[4]
address_a[5] => altsyncram_tcf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tcf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tcf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tcf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tcf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tcf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tcf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tcf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tcf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tcf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tcf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tcf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tcf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tcf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tcf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tcf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tcf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tcf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tcf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_tcf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_tcf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_tcf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_tcf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_tcf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_tcf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_tcf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_tcf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_tcf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_tcf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_tcf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_tcf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_tcf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_tcf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_tcf1:auto_generated.q_a[31]
q_a[32] <= altsyncram_tcf1:auto_generated.q_a[32]
q_a[33] <= altsyncram_tcf1:auto_generated.q_a[33]
q_a[34] <= altsyncram_tcf1:auto_generated.q_a[34]
q_a[35] <= altsyncram_tcf1:auto_generated.q_a[35]
q_a[36] <= altsyncram_tcf1:auto_generated.q_a[36]
q_a[37] <= altsyncram_tcf1:auto_generated.q_a[37]
q_a[38] <= altsyncram_tcf1:auto_generated.q_a[38]
q_a[39] <= altsyncram_tcf1:auto_generated.q_a[39]
q_a[40] <= altsyncram_tcf1:auto_generated.q_a[40]
q_a[41] <= altsyncram_tcf1:auto_generated.q_a[41]
q_a[42] <= altsyncram_tcf1:auto_generated.q_a[42]
q_a[43] <= altsyncram_tcf1:auto_generated.q_a[43]
q_a[44] <= altsyncram_tcf1:auto_generated.q_a[44]
q_a[45] <= altsyncram_tcf1:auto_generated.q_a[45]
q_a[46] <= altsyncram_tcf1:auto_generated.q_a[46]
q_a[47] <= altsyncram_tcf1:auto_generated.q_a[47]
q_a[48] <= altsyncram_tcf1:auto_generated.q_a[48]
q_a[49] <= altsyncram_tcf1:auto_generated.q_a[49]
q_a[50] <= altsyncram_tcf1:auto_generated.q_a[50]
q_a[51] <= altsyncram_tcf1:auto_generated.q_a[51]
q_a[52] <= altsyncram_tcf1:auto_generated.q_a[52]
q_a[53] <= altsyncram_tcf1:auto_generated.q_a[53]
q_a[54] <= altsyncram_tcf1:auto_generated.q_a[54]
q_a[55] <= altsyncram_tcf1:auto_generated.q_a[55]
q_a[56] <= altsyncram_tcf1:auto_generated.q_a[56]
q_a[57] <= altsyncram_tcf1:auto_generated.q_a[57]
q_a[58] <= altsyncram_tcf1:auto_generated.q_a[58]
q_a[59] <= altsyncram_tcf1:auto_generated.q_a[59]
q_a[60] <= altsyncram_tcf1:auto_generated.q_a[60]
q_a[61] <= altsyncram_tcf1:auto_generated.q_a[61]
q_a[62] <= altsyncram_tcf1:auto_generated.q_a[62]
q_a[63] <= altsyncram_tcf1:auto_generated.q_a[63]
q_a[64] <= altsyncram_tcf1:auto_generated.q_a[64]
q_a[65] <= altsyncram_tcf1:auto_generated.q_a[65]
q_a[66] <= altsyncram_tcf1:auto_generated.q_a[66]
q_a[67] <= altsyncram_tcf1:auto_generated.q_a[67]
q_a[68] <= altsyncram_tcf1:auto_generated.q_a[68]
q_a[69] <= altsyncram_tcf1:auto_generated.q_a[69]
q_a[70] <= altsyncram_tcf1:auto_generated.q_a[70]
q_a[71] <= altsyncram_tcf1:auto_generated.q_a[71]
q_a[72] <= altsyncram_tcf1:auto_generated.q_a[72]
q_a[73] <= altsyncram_tcf1:auto_generated.q_a[73]
q_a[74] <= altsyncram_tcf1:auto_generated.q_a[74]
q_a[75] <= altsyncram_tcf1:auto_generated.q_a[75]
q_a[76] <= altsyncram_tcf1:auto_generated.q_a[76]
q_a[77] <= altsyncram_tcf1:auto_generated.q_a[77]
q_a[78] <= altsyncram_tcf1:auto_generated.q_a[78]
q_a[79] <= altsyncram_tcf1:auto_generated.q_a[79]
q_a[80] <= altsyncram_tcf1:auto_generated.q_a[80]
q_a[81] <= altsyncram_tcf1:auto_generated.q_a[81]
q_a[82] <= altsyncram_tcf1:auto_generated.q_a[82]
q_a[83] <= altsyncram_tcf1:auto_generated.q_a[83]
q_a[84] <= altsyncram_tcf1:auto_generated.q_a[84]
q_a[85] <= altsyncram_tcf1:auto_generated.q_a[85]
q_a[86] <= altsyncram_tcf1:auto_generated.q_a[86]
q_a[87] <= altsyncram_tcf1:auto_generated.q_a[87]
q_a[88] <= altsyncram_tcf1:auto_generated.q_a[88]
q_a[89] <= altsyncram_tcf1:auto_generated.q_a[89]
q_a[90] <= altsyncram_tcf1:auto_generated.q_a[90]
q_a[91] <= altsyncram_tcf1:auto_generated.q_a[91]
q_a[92] <= altsyncram_tcf1:auto_generated.q_a[92]
q_a[93] <= altsyncram_tcf1:auto_generated.q_a[93]
q_a[94] <= altsyncram_tcf1:auto_generated.q_a[94]
q_a[95] <= altsyncram_tcf1:auto_generated.q_a[95]
q_a[96] <= altsyncram_tcf1:auto_generated.q_a[96]
q_a[97] <= altsyncram_tcf1:auto_generated.q_a[97]
q_a[98] <= altsyncram_tcf1:auto_generated.q_a[98]
q_a[99] <= altsyncram_tcf1:auto_generated.q_a[99]
q_a[100] <= altsyncram_tcf1:auto_generated.q_a[100]
q_a[101] <= altsyncram_tcf1:auto_generated.q_a[101]
q_a[102] <= altsyncram_tcf1:auto_generated.q_a[102]
q_a[103] <= altsyncram_tcf1:auto_generated.q_a[103]
q_a[104] <= altsyncram_tcf1:auto_generated.q_a[104]
q_a[105] <= altsyncram_tcf1:auto_generated.q_a[105]
q_a[106] <= altsyncram_tcf1:auto_generated.q_a[106]
q_a[107] <= altsyncram_tcf1:auto_generated.q_a[107]
q_a[108] <= altsyncram_tcf1:auto_generated.q_a[108]
q_a[109] <= altsyncram_tcf1:auto_generated.q_a[109]
q_a[110] <= altsyncram_tcf1:auto_generated.q_a[110]
q_a[111] <= altsyncram_tcf1:auto_generated.q_a[111]
q_a[112] <= altsyncram_tcf1:auto_generated.q_a[112]
q_a[113] <= altsyncram_tcf1:auto_generated.q_a[113]
q_a[114] <= altsyncram_tcf1:auto_generated.q_a[114]
q_a[115] <= altsyncram_tcf1:auto_generated.q_a[115]
q_a[116] <= altsyncram_tcf1:auto_generated.q_a[116]
q_a[117] <= altsyncram_tcf1:auto_generated.q_a[117]
q_a[118] <= altsyncram_tcf1:auto_generated.q_a[118]
q_a[119] <= altsyncram_tcf1:auto_generated.q_a[119]
q_a[120] <= altsyncram_tcf1:auto_generated.q_a[120]
q_a[121] <= altsyncram_tcf1:auto_generated.q_a[121]
q_a[122] <= altsyncram_tcf1:auto_generated.q_a[122]
q_a[123] <= altsyncram_tcf1:auto_generated.q_a[123]
q_a[124] <= altsyncram_tcf1:auto_generated.q_a[124]
q_a[125] <= altsyncram_tcf1:auto_generated.q_a[125]
q_a[126] <= altsyncram_tcf1:auto_generated.q_a[126]
q_a[127] <= altsyncram_tcf1:auto_generated.q_a[127]
q_a[128] <= altsyncram_tcf1:auto_generated.q_a[128]
q_a[129] <= altsyncram_tcf1:auto_generated.q_a[129]
q_a[130] <= altsyncram_tcf1:auto_generated.q_a[130]
q_a[131] <= altsyncram_tcf1:auto_generated.q_a[131]
q_a[132] <= altsyncram_tcf1:auto_generated.q_a[132]
q_a[133] <= altsyncram_tcf1:auto_generated.q_a[133]
q_a[134] <= altsyncram_tcf1:auto_generated.q_a[134]
q_a[135] <= altsyncram_tcf1:auto_generated.q_a[135]
q_a[136] <= altsyncram_tcf1:auto_generated.q_a[136]
q_a[137] <= altsyncram_tcf1:auto_generated.q_a[137]
q_a[138] <= altsyncram_tcf1:auto_generated.q_a[138]
q_a[139] <= altsyncram_tcf1:auto_generated.q_a[139]
q_a[140] <= altsyncram_tcf1:auto_generated.q_a[140]
q_a[141] <= altsyncram_tcf1:auto_generated.q_a[141]
q_a[142] <= altsyncram_tcf1:auto_generated.q_a[142]
q_a[143] <= altsyncram_tcf1:auto_generated.q_a[143]
q_a[144] <= altsyncram_tcf1:auto_generated.q_a[144]
q_a[145] <= altsyncram_tcf1:auto_generated.q_a[145]
q_a[146] <= altsyncram_tcf1:auto_generated.q_a[146]
q_a[147] <= altsyncram_tcf1:auto_generated.q_a[147]
q_a[148] <= altsyncram_tcf1:auto_generated.q_a[148]
q_a[149] <= altsyncram_tcf1:auto_generated.q_a[149]
q_a[150] <= altsyncram_tcf1:auto_generated.q_a[150]
q_a[151] <= altsyncram_tcf1:auto_generated.q_a[151]
q_a[152] <= altsyncram_tcf1:auto_generated.q_a[152]
q_a[153] <= altsyncram_tcf1:auto_generated.q_a[153]
q_a[154] <= altsyncram_tcf1:auto_generated.q_a[154]
q_a[155] <= altsyncram_tcf1:auto_generated.q_a[155]
q_a[156] <= altsyncram_tcf1:auto_generated.q_a[156]
q_a[157] <= altsyncram_tcf1:auto_generated.q_a[157]
q_a[158] <= altsyncram_tcf1:auto_generated.q_a[158]
q_a[159] <= altsyncram_tcf1:auto_generated.q_a[159]
q_a[160] <= altsyncram_tcf1:auto_generated.q_a[160]
q_a[161] <= altsyncram_tcf1:auto_generated.q_a[161]
q_a[162] <= altsyncram_tcf1:auto_generated.q_a[162]
q_a[163] <= altsyncram_tcf1:auto_generated.q_a[163]
q_a[164] <= altsyncram_tcf1:auto_generated.q_a[164]
q_a[165] <= altsyncram_tcf1:auto_generated.q_a[165]
q_a[166] <= altsyncram_tcf1:auto_generated.q_a[166]
q_a[167] <= altsyncram_tcf1:auto_generated.q_a[167]
q_a[168] <= altsyncram_tcf1:auto_generated.q_a[168]
q_a[169] <= altsyncram_tcf1:auto_generated.q_a[169]
q_a[170] <= altsyncram_tcf1:auto_generated.q_a[170]
q_a[171] <= altsyncram_tcf1:auto_generated.q_a[171]
q_a[172] <= altsyncram_tcf1:auto_generated.q_a[172]
q_a[173] <= altsyncram_tcf1:auto_generated.q_a[173]
q_a[174] <= altsyncram_tcf1:auto_generated.q_a[174]
q_a[175] <= altsyncram_tcf1:auto_generated.q_a[175]
q_a[176] <= altsyncram_tcf1:auto_generated.q_a[176]
q_a[177] <= altsyncram_tcf1:auto_generated.q_a[177]
q_a[178] <= altsyncram_tcf1:auto_generated.q_a[178]
q_a[179] <= altsyncram_tcf1:auto_generated.q_a[179]
q_a[180] <= altsyncram_tcf1:auto_generated.q_a[180]
q_a[181] <= altsyncram_tcf1:auto_generated.q_a[181]
q_a[182] <= altsyncram_tcf1:auto_generated.q_a[182]
q_a[183] <= altsyncram_tcf1:auto_generated.q_a[183]
q_a[184] <= altsyncram_tcf1:auto_generated.q_a[184]
q_a[185] <= altsyncram_tcf1:auto_generated.q_a[185]
q_a[186] <= altsyncram_tcf1:auto_generated.q_a[186]
q_a[187] <= altsyncram_tcf1:auto_generated.q_a[187]
q_a[188] <= altsyncram_tcf1:auto_generated.q_a[188]
q_a[189] <= altsyncram_tcf1:auto_generated.q_a[189]
q_a[190] <= altsyncram_tcf1:auto_generated.q_a[190]
q_a[191] <= altsyncram_tcf1:auto_generated.q_a[191]
q_a[192] <= altsyncram_tcf1:auto_generated.q_a[192]
q_a[193] <= altsyncram_tcf1:auto_generated.q_a[193]
q_a[194] <= altsyncram_tcf1:auto_generated.q_a[194]
q_a[195] <= altsyncram_tcf1:auto_generated.q_a[195]
q_a[196] <= altsyncram_tcf1:auto_generated.q_a[196]
q_a[197] <= altsyncram_tcf1:auto_generated.q_a[197]
q_a[198] <= altsyncram_tcf1:auto_generated.q_a[198]
q_a[199] <= altsyncram_tcf1:auto_generated.q_a[199]
q_a[200] <= altsyncram_tcf1:auto_generated.q_a[200]
q_a[201] <= altsyncram_tcf1:auto_generated.q_a[201]
q_a[202] <= altsyncram_tcf1:auto_generated.q_a[202]
q_a[203] <= altsyncram_tcf1:auto_generated.q_a[203]
q_a[204] <= altsyncram_tcf1:auto_generated.q_a[204]
q_a[205] <= altsyncram_tcf1:auto_generated.q_a[205]
q_a[206] <= altsyncram_tcf1:auto_generated.q_a[206]
q_a[207] <= altsyncram_tcf1:auto_generated.q_a[207]
q_a[208] <= altsyncram_tcf1:auto_generated.q_a[208]
q_a[209] <= altsyncram_tcf1:auto_generated.q_a[209]
q_a[210] <= altsyncram_tcf1:auto_generated.q_a[210]
q_a[211] <= altsyncram_tcf1:auto_generated.q_a[211]
q_a[212] <= altsyncram_tcf1:auto_generated.q_a[212]
q_a[213] <= altsyncram_tcf1:auto_generated.q_a[213]
q_a[214] <= altsyncram_tcf1:auto_generated.q_a[214]
q_a[215] <= altsyncram_tcf1:auto_generated.q_a[215]
q_a[216] <= altsyncram_tcf1:auto_generated.q_a[216]
q_a[217] <= altsyncram_tcf1:auto_generated.q_a[217]
q_a[218] <= altsyncram_tcf1:auto_generated.q_a[218]
q_a[219] <= altsyncram_tcf1:auto_generated.q_a[219]
q_a[220] <= altsyncram_tcf1:auto_generated.q_a[220]
q_a[221] <= altsyncram_tcf1:auto_generated.q_a[221]
q_a[222] <= altsyncram_tcf1:auto_generated.q_a[222]
q_a[223] <= altsyncram_tcf1:auto_generated.q_a[223]
q_a[224] <= altsyncram_tcf1:auto_generated.q_a[224]
q_a[225] <= altsyncram_tcf1:auto_generated.q_a[225]
q_a[226] <= altsyncram_tcf1:auto_generated.q_a[226]
q_a[227] <= altsyncram_tcf1:auto_generated.q_a[227]
q_a[228] <= altsyncram_tcf1:auto_generated.q_a[228]
q_a[229] <= altsyncram_tcf1:auto_generated.q_a[229]
q_a[230] <= altsyncram_tcf1:auto_generated.q_a[230]
q_a[231] <= altsyncram_tcf1:auto_generated.q_a[231]
q_a[232] <= altsyncram_tcf1:auto_generated.q_a[232]
q_a[233] <= altsyncram_tcf1:auto_generated.q_a[233]
q_a[234] <= altsyncram_tcf1:auto_generated.q_a[234]
q_a[235] <= altsyncram_tcf1:auto_generated.q_a[235]
q_a[236] <= altsyncram_tcf1:auto_generated.q_a[236]
q_a[237] <= altsyncram_tcf1:auto_generated.q_a[237]
q_a[238] <= altsyncram_tcf1:auto_generated.q_a[238]
q_a[239] <= altsyncram_tcf1:auto_generated.q_a[239]
q_a[240] <= altsyncram_tcf1:auto_generated.q_a[240]
q_a[241] <= altsyncram_tcf1:auto_generated.q_a[241]
q_a[242] <= altsyncram_tcf1:auto_generated.q_a[242]
q_a[243] <= altsyncram_tcf1:auto_generated.q_a[243]
q_a[244] <= altsyncram_tcf1:auto_generated.q_a[244]
q_a[245] <= altsyncram_tcf1:auto_generated.q_a[245]
q_a[246] <= altsyncram_tcf1:auto_generated.q_a[246]
q_a[247] <= altsyncram_tcf1:auto_generated.q_a[247]
q_a[248] <= altsyncram_tcf1:auto_generated.q_a[248]
q_a[249] <= altsyncram_tcf1:auto_generated.q_a[249]
q_a[250] <= altsyncram_tcf1:auto_generated.q_a[250]
q_a[251] <= altsyncram_tcf1:auto_generated.q_a[251]
q_a[252] <= altsyncram_tcf1:auto_generated.q_a[252]
q_a[253] <= altsyncram_tcf1:auto_generated.q_a[253]
q_a[254] <= altsyncram_tcf1:auto_generated.q_a[254]
q_a[255] <= altsyncram_tcf1:auto_generated.q_a[255]
q_a[256] <= altsyncram_tcf1:auto_generated.q_a[256]
q_a[257] <= altsyncram_tcf1:auto_generated.q_a[257]
q_a[258] <= altsyncram_tcf1:auto_generated.q_a[258]
q_a[259] <= altsyncram_tcf1:auto_generated.q_a[259]
q_a[260] <= altsyncram_tcf1:auto_generated.q_a[260]
q_a[261] <= altsyncram_tcf1:auto_generated.q_a[261]
q_a[262] <= altsyncram_tcf1:auto_generated.q_a[262]
q_a[263] <= altsyncram_tcf1:auto_generated.q_a[263]
q_a[264] <= altsyncram_tcf1:auto_generated.q_a[264]
q_a[265] <= altsyncram_tcf1:auto_generated.q_a[265]
q_a[266] <= altsyncram_tcf1:auto_generated.q_a[266]
q_a[267] <= altsyncram_tcf1:auto_generated.q_a[267]
q_a[268] <= altsyncram_tcf1:auto_generated.q_a[268]
q_a[269] <= altsyncram_tcf1:auto_generated.q_a[269]
q_a[270] <= altsyncram_tcf1:auto_generated.q_a[270]
q_a[271] <= altsyncram_tcf1:auto_generated.q_a[271]
q_a[272] <= altsyncram_tcf1:auto_generated.q_a[272]
q_a[273] <= altsyncram_tcf1:auto_generated.q_a[273]
q_a[274] <= altsyncram_tcf1:auto_generated.q_a[274]
q_a[275] <= altsyncram_tcf1:auto_generated.q_a[275]
q_a[276] <= altsyncram_tcf1:auto_generated.q_a[276]
q_a[277] <= altsyncram_tcf1:auto_generated.q_a[277]
q_a[278] <= altsyncram_tcf1:auto_generated.q_a[278]
q_a[279] <= altsyncram_tcf1:auto_generated.q_a[279]
q_a[280] <= altsyncram_tcf1:auto_generated.q_a[280]
q_a[281] <= altsyncram_tcf1:auto_generated.q_a[281]
q_a[282] <= altsyncram_tcf1:auto_generated.q_a[282]
q_a[283] <= altsyncram_tcf1:auto_generated.q_a[283]
q_a[284] <= altsyncram_tcf1:auto_generated.q_a[284]
q_a[285] <= altsyncram_tcf1:auto_generated.q_a[285]
q_a[286] <= altsyncram_tcf1:auto_generated.q_a[286]
q_a[287] <= altsyncram_tcf1:auto_generated.q_a[287]
q_a[288] <= altsyncram_tcf1:auto_generated.q_a[288]
q_a[289] <= altsyncram_tcf1:auto_generated.q_a[289]
q_a[290] <= altsyncram_tcf1:auto_generated.q_a[290]
q_a[291] <= altsyncram_tcf1:auto_generated.q_a[291]
q_a[292] <= altsyncram_tcf1:auto_generated.q_a[292]
q_a[293] <= altsyncram_tcf1:auto_generated.q_a[293]
q_a[294] <= altsyncram_tcf1:auto_generated.q_a[294]
q_a[295] <= altsyncram_tcf1:auto_generated.q_a[295]
q_a[296] <= altsyncram_tcf1:auto_generated.q_a[296]
q_a[297] <= altsyncram_tcf1:auto_generated.q_a[297]
q_a[298] <= altsyncram_tcf1:auto_generated.q_a[298]
q_a[299] <= altsyncram_tcf1:auto_generated.q_a[299]
q_a[300] <= altsyncram_tcf1:auto_generated.q_a[300]
q_a[301] <= altsyncram_tcf1:auto_generated.q_a[301]
q_a[302] <= altsyncram_tcf1:auto_generated.q_a[302]
q_a[303] <= altsyncram_tcf1:auto_generated.q_a[303]
q_a[304] <= altsyncram_tcf1:auto_generated.q_a[304]
q_a[305] <= altsyncram_tcf1:auto_generated.q_a[305]
q_a[306] <= altsyncram_tcf1:auto_generated.q_a[306]
q_a[307] <= altsyncram_tcf1:auto_generated.q_a[307]
q_a[308] <= altsyncram_tcf1:auto_generated.q_a[308]
q_a[309] <= altsyncram_tcf1:auto_generated.q_a[309]
q_a[310] <= altsyncram_tcf1:auto_generated.q_a[310]
q_a[311] <= altsyncram_tcf1:auto_generated.q_a[311]
q_a[312] <= altsyncram_tcf1:auto_generated.q_a[312]
q_a[313] <= altsyncram_tcf1:auto_generated.q_a[313]
q_a[314] <= altsyncram_tcf1:auto_generated.q_a[314]
q_a[315] <= altsyncram_tcf1:auto_generated.q_a[315]
q_a[316] <= altsyncram_tcf1:auto_generated.q_a[316]
q_a[317] <= altsyncram_tcf1:auto_generated.q_a[317]
q_a[318] <= altsyncram_tcf1:auto_generated.q_a[318]
q_a[319] <= altsyncram_tcf1:auto_generated.q_a[319]
q_a[320] <= altsyncram_tcf1:auto_generated.q_a[320]
q_a[321] <= altsyncram_tcf1:auto_generated.q_a[321]
q_a[322] <= altsyncram_tcf1:auto_generated.q_a[322]
q_a[323] <= altsyncram_tcf1:auto_generated.q_a[323]
q_a[324] <= altsyncram_tcf1:auto_generated.q_a[324]
q_a[325] <= altsyncram_tcf1:auto_generated.q_a[325]
q_a[326] <= altsyncram_tcf1:auto_generated.q_a[326]
q_a[327] <= altsyncram_tcf1:auto_generated.q_a[327]
q_a[328] <= altsyncram_tcf1:auto_generated.q_a[328]
q_a[329] <= altsyncram_tcf1:auto_generated.q_a[329]
q_a[330] <= altsyncram_tcf1:auto_generated.q_a[330]
q_a[331] <= altsyncram_tcf1:auto_generated.q_a[331]
q_a[332] <= altsyncram_tcf1:auto_generated.q_a[332]
q_a[333] <= altsyncram_tcf1:auto_generated.q_a[333]
q_a[334] <= altsyncram_tcf1:auto_generated.q_a[334]
q_a[335] <= altsyncram_tcf1:auto_generated.q_a[335]
q_a[336] <= altsyncram_tcf1:auto_generated.q_a[336]
q_a[337] <= altsyncram_tcf1:auto_generated.q_a[337]
q_a[338] <= altsyncram_tcf1:auto_generated.q_a[338]
q_a[339] <= altsyncram_tcf1:auto_generated.q_a[339]
q_a[340] <= altsyncram_tcf1:auto_generated.q_a[340]
q_a[341] <= altsyncram_tcf1:auto_generated.q_a[341]
q_a[342] <= altsyncram_tcf1:auto_generated.q_a[342]
q_a[343] <= altsyncram_tcf1:auto_generated.q_a[343]
q_a[344] <= altsyncram_tcf1:auto_generated.q_a[344]
q_a[345] <= altsyncram_tcf1:auto_generated.q_a[345]
q_a[346] <= altsyncram_tcf1:auto_generated.q_a[346]
q_a[347] <= altsyncram_tcf1:auto_generated.q_a[347]
q_a[348] <= altsyncram_tcf1:auto_generated.q_a[348]
q_a[349] <= altsyncram_tcf1:auto_generated.q_a[349]
q_a[350] <= altsyncram_tcf1:auto_generated.q_a[350]
q_a[351] <= altsyncram_tcf1:auto_generated.q_a[351]
q_a[352] <= altsyncram_tcf1:auto_generated.q_a[352]
q_a[353] <= altsyncram_tcf1:auto_generated.q_a[353]
q_a[354] <= altsyncram_tcf1:auto_generated.q_a[354]
q_a[355] <= altsyncram_tcf1:auto_generated.q_a[355]
q_a[356] <= altsyncram_tcf1:auto_generated.q_a[356]
q_a[357] <= altsyncram_tcf1:auto_generated.q_a[357]
q_a[358] <= altsyncram_tcf1:auto_generated.q_a[358]
q_a[359] <= altsyncram_tcf1:auto_generated.q_a[359]
q_a[360] <= altsyncram_tcf1:auto_generated.q_a[360]
q_a[361] <= altsyncram_tcf1:auto_generated.q_a[361]
q_a[362] <= altsyncram_tcf1:auto_generated.q_a[362]
q_a[363] <= altsyncram_tcf1:auto_generated.q_a[363]
q_a[364] <= altsyncram_tcf1:auto_generated.q_a[364]
q_a[365] <= altsyncram_tcf1:auto_generated.q_a[365]
q_a[366] <= altsyncram_tcf1:auto_generated.q_a[366]
q_a[367] <= altsyncram_tcf1:auto_generated.q_a[367]
q_a[368] <= altsyncram_tcf1:auto_generated.q_a[368]
q_a[369] <= altsyncram_tcf1:auto_generated.q_a[369]
q_a[370] <= altsyncram_tcf1:auto_generated.q_a[370]
q_a[371] <= altsyncram_tcf1:auto_generated.q_a[371]
q_a[372] <= altsyncram_tcf1:auto_generated.q_a[372]
q_a[373] <= altsyncram_tcf1:auto_generated.q_a[373]
q_a[374] <= altsyncram_tcf1:auto_generated.q_a[374]
q_a[375] <= altsyncram_tcf1:auto_generated.q_a[375]
q_a[376] <= altsyncram_tcf1:auto_generated.q_a[376]
q_a[377] <= altsyncram_tcf1:auto_generated.q_a[377]
q_a[378] <= altsyncram_tcf1:auto_generated.q_a[378]
q_a[379] <= altsyncram_tcf1:auto_generated.q_a[379]
q_a[380] <= altsyncram_tcf1:auto_generated.q_a[380]
q_a[381] <= altsyncram_tcf1:auto_generated.q_a[381]
q_a[382] <= altsyncram_tcf1:auto_generated.q_a[382]
q_a[383] <= altsyncram_tcf1:auto_generated.q_a[383]
q_a[384] <= altsyncram_tcf1:auto_generated.q_a[384]
q_a[385] <= altsyncram_tcf1:auto_generated.q_a[385]
q_a[386] <= altsyncram_tcf1:auto_generated.q_a[386]
q_a[387] <= altsyncram_tcf1:auto_generated.q_a[387]
q_a[388] <= altsyncram_tcf1:auto_generated.q_a[388]
q_a[389] <= altsyncram_tcf1:auto_generated.q_a[389]
q_a[390] <= altsyncram_tcf1:auto_generated.q_a[390]
q_a[391] <= altsyncram_tcf1:auto_generated.q_a[391]
q_a[392] <= altsyncram_tcf1:auto_generated.q_a[392]
q_a[393] <= altsyncram_tcf1:auto_generated.q_a[393]
q_a[394] <= altsyncram_tcf1:auto_generated.q_a[394]
q_a[395] <= altsyncram_tcf1:auto_generated.q_a[395]
q_a[396] <= altsyncram_tcf1:auto_generated.q_a[396]
q_a[397] <= altsyncram_tcf1:auto_generated.q_a[397]
q_a[398] <= altsyncram_tcf1:auto_generated.q_a[398]
q_a[399] <= altsyncram_tcf1:auto_generated.q_a[399]
q_a[400] <= altsyncram_tcf1:auto_generated.q_a[400]
q_a[401] <= altsyncram_tcf1:auto_generated.q_a[401]
q_a[402] <= altsyncram_tcf1:auto_generated.q_a[402]
q_a[403] <= altsyncram_tcf1:auto_generated.q_a[403]
q_a[404] <= altsyncram_tcf1:auto_generated.q_a[404]
q_a[405] <= altsyncram_tcf1:auto_generated.q_a[405]
q_a[406] <= altsyncram_tcf1:auto_generated.q_a[406]
q_a[407] <= altsyncram_tcf1:auto_generated.q_a[407]
q_a[408] <= altsyncram_tcf1:auto_generated.q_a[408]
q_a[409] <= altsyncram_tcf1:auto_generated.q_a[409]
q_a[410] <= altsyncram_tcf1:auto_generated.q_a[410]
q_a[411] <= altsyncram_tcf1:auto_generated.q_a[411]
q_a[412] <= altsyncram_tcf1:auto_generated.q_a[412]
q_a[413] <= altsyncram_tcf1:auto_generated.q_a[413]
q_a[414] <= altsyncram_tcf1:auto_generated.q_a[414]
q_a[415] <= altsyncram_tcf1:auto_generated.q_a[415]
q_a[416] <= altsyncram_tcf1:auto_generated.q_a[416]
q_a[417] <= altsyncram_tcf1:auto_generated.q_a[417]
q_a[418] <= altsyncram_tcf1:auto_generated.q_a[418]
q_a[419] <= altsyncram_tcf1:auto_generated.q_a[419]
q_a[420] <= altsyncram_tcf1:auto_generated.q_a[420]
q_a[421] <= altsyncram_tcf1:auto_generated.q_a[421]
q_a[422] <= altsyncram_tcf1:auto_generated.q_a[422]
q_a[423] <= altsyncram_tcf1:auto_generated.q_a[423]
q_a[424] <= altsyncram_tcf1:auto_generated.q_a[424]
q_a[425] <= altsyncram_tcf1:auto_generated.q_a[425]
q_a[426] <= altsyncram_tcf1:auto_generated.q_a[426]
q_a[427] <= altsyncram_tcf1:auto_generated.q_a[427]
q_a[428] <= altsyncram_tcf1:auto_generated.q_a[428]
q_a[429] <= altsyncram_tcf1:auto_generated.q_a[429]
q_a[430] <= altsyncram_tcf1:auto_generated.q_a[430]
q_a[431] <= altsyncram_tcf1:auto_generated.q_a[431]
q_a[432] <= altsyncram_tcf1:auto_generated.q_a[432]
q_a[433] <= altsyncram_tcf1:auto_generated.q_a[433]
q_a[434] <= altsyncram_tcf1:auto_generated.q_a[434]
q_a[435] <= altsyncram_tcf1:auto_generated.q_a[435]
q_a[436] <= altsyncram_tcf1:auto_generated.q_a[436]
q_a[437] <= altsyncram_tcf1:auto_generated.q_a[437]
q_a[438] <= altsyncram_tcf1:auto_generated.q_a[438]
q_a[439] <= altsyncram_tcf1:auto_generated.q_a[439]
q_a[440] <= altsyncram_tcf1:auto_generated.q_a[440]
q_a[441] <= altsyncram_tcf1:auto_generated.q_a[441]
q_a[442] <= altsyncram_tcf1:auto_generated.q_a[442]
q_a[443] <= altsyncram_tcf1:auto_generated.q_a[443]
q_a[444] <= altsyncram_tcf1:auto_generated.q_a[444]
q_a[445] <= altsyncram_tcf1:auto_generated.q_a[445]
q_a[446] <= altsyncram_tcf1:auto_generated.q_a[446]
q_a[447] <= altsyncram_tcf1:auto_generated.q_a[447]
q_a[448] <= altsyncram_tcf1:auto_generated.q_a[448]
q_a[449] <= altsyncram_tcf1:auto_generated.q_a[449]
q_a[450] <= altsyncram_tcf1:auto_generated.q_a[450]
q_a[451] <= altsyncram_tcf1:auto_generated.q_a[451]
q_a[452] <= altsyncram_tcf1:auto_generated.q_a[452]
q_a[453] <= altsyncram_tcf1:auto_generated.q_a[453]
q_a[454] <= altsyncram_tcf1:auto_generated.q_a[454]
q_a[455] <= altsyncram_tcf1:auto_generated.q_a[455]
q_a[456] <= altsyncram_tcf1:auto_generated.q_a[456]
q_a[457] <= altsyncram_tcf1:auto_generated.q_a[457]
q_a[458] <= altsyncram_tcf1:auto_generated.q_a[458]
q_a[459] <= altsyncram_tcf1:auto_generated.q_a[459]
q_a[460] <= altsyncram_tcf1:auto_generated.q_a[460]
q_a[461] <= altsyncram_tcf1:auto_generated.q_a[461]
q_a[462] <= altsyncram_tcf1:auto_generated.q_a[462]
q_a[463] <= altsyncram_tcf1:auto_generated.q_a[463]
q_a[464] <= altsyncram_tcf1:auto_generated.q_a[464]
q_a[465] <= altsyncram_tcf1:auto_generated.q_a[465]
q_a[466] <= altsyncram_tcf1:auto_generated.q_a[466]
q_a[467] <= altsyncram_tcf1:auto_generated.q_a[467]
q_a[468] <= altsyncram_tcf1:auto_generated.q_a[468]
q_a[469] <= altsyncram_tcf1:auto_generated.q_a[469]
q_a[470] <= altsyncram_tcf1:auto_generated.q_a[470]
q_a[471] <= altsyncram_tcf1:auto_generated.q_a[471]
q_a[472] <= altsyncram_tcf1:auto_generated.q_a[472]
q_a[473] <= altsyncram_tcf1:auto_generated.q_a[473]
q_a[474] <= altsyncram_tcf1:auto_generated.q_a[474]
q_a[475] <= altsyncram_tcf1:auto_generated.q_a[475]
q_a[476] <= altsyncram_tcf1:auto_generated.q_a[476]
q_a[477] <= altsyncram_tcf1:auto_generated.q_a[477]
q_a[478] <= altsyncram_tcf1:auto_generated.q_a[478]
q_a[479] <= altsyncram_tcf1:auto_generated.q_a[479]
q_a[480] <= altsyncram_tcf1:auto_generated.q_a[480]
q_a[481] <= altsyncram_tcf1:auto_generated.q_a[481]
q_a[482] <= altsyncram_tcf1:auto_generated.q_a[482]
q_a[483] <= altsyncram_tcf1:auto_generated.q_a[483]
q_a[484] <= altsyncram_tcf1:auto_generated.q_a[484]
q_a[485] <= altsyncram_tcf1:auto_generated.q_a[485]
q_a[486] <= altsyncram_tcf1:auto_generated.q_a[486]
q_a[487] <= altsyncram_tcf1:auto_generated.q_a[487]
q_a[488] <= altsyncram_tcf1:auto_generated.q_a[488]
q_a[489] <= altsyncram_tcf1:auto_generated.q_a[489]
q_a[490] <= altsyncram_tcf1:auto_generated.q_a[490]
q_a[491] <= altsyncram_tcf1:auto_generated.q_a[491]
q_a[492] <= altsyncram_tcf1:auto_generated.q_a[492]
q_a[493] <= altsyncram_tcf1:auto_generated.q_a[493]
q_a[494] <= altsyncram_tcf1:auto_generated.q_a[494]
q_a[495] <= altsyncram_tcf1:auto_generated.q_a[495]
q_a[496] <= altsyncram_tcf1:auto_generated.q_a[496]
q_a[497] <= altsyncram_tcf1:auto_generated.q_a[497]
q_a[498] <= altsyncram_tcf1:auto_generated.q_a[498]
q_a[499] <= altsyncram_tcf1:auto_generated.q_a[499]
q_a[500] <= altsyncram_tcf1:auto_generated.q_a[500]
q_a[501] <= altsyncram_tcf1:auto_generated.q_a[501]
q_a[502] <= altsyncram_tcf1:auto_generated.q_a[502]
q_a[503] <= altsyncram_tcf1:auto_generated.q_a[503]
q_a[504] <= altsyncram_tcf1:auto_generated.q_a[504]
q_a[505] <= altsyncram_tcf1:auto_generated.q_a[505]
q_a[506] <= altsyncram_tcf1:auto_generated.q_a[506]
q_a[507] <= altsyncram_tcf1:auto_generated.q_a[507]
q_a[508] <= altsyncram_tcf1:auto_generated.q_a[508]
q_a[509] <= altsyncram_tcf1:auto_generated.q_a[509]
q_a[510] <= altsyncram_tcf1:auto_generated.q_a[510]
q_a[511] <= altsyncram_tcf1:auto_generated.q_a[511]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|vga_control:inst11|rom_title:U6|altsyncram:altsyncram_component|altsyncram_tcf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[0] => ram_block1a258.PORTAADDR
address_a[0] => ram_block1a259.PORTAADDR
address_a[0] => ram_block1a260.PORTAADDR
address_a[0] => ram_block1a261.PORTAADDR
address_a[0] => ram_block1a262.PORTAADDR
address_a[0] => ram_block1a263.PORTAADDR
address_a[0] => ram_block1a264.PORTAADDR
address_a[0] => ram_block1a265.PORTAADDR
address_a[0] => ram_block1a266.PORTAADDR
address_a[0] => ram_block1a267.PORTAADDR
address_a[0] => ram_block1a268.PORTAADDR
address_a[0] => ram_block1a269.PORTAADDR
address_a[0] => ram_block1a270.PORTAADDR
address_a[0] => ram_block1a271.PORTAADDR
address_a[0] => ram_block1a272.PORTAADDR
address_a[0] => ram_block1a273.PORTAADDR
address_a[0] => ram_block1a274.PORTAADDR
address_a[0] => ram_block1a275.PORTAADDR
address_a[0] => ram_block1a276.PORTAADDR
address_a[0] => ram_block1a277.PORTAADDR
address_a[0] => ram_block1a278.PORTAADDR
address_a[0] => ram_block1a279.PORTAADDR
address_a[0] => ram_block1a280.PORTAADDR
address_a[0] => ram_block1a281.PORTAADDR
address_a[0] => ram_block1a282.PORTAADDR
address_a[0] => ram_block1a283.PORTAADDR
address_a[0] => ram_block1a284.PORTAADDR
address_a[0] => ram_block1a285.PORTAADDR
address_a[0] => ram_block1a286.PORTAADDR
address_a[0] => ram_block1a287.PORTAADDR
address_a[0] => ram_block1a288.PORTAADDR
address_a[0] => ram_block1a289.PORTAADDR
address_a[0] => ram_block1a290.PORTAADDR
address_a[0] => ram_block1a291.PORTAADDR
address_a[0] => ram_block1a292.PORTAADDR
address_a[0] => ram_block1a293.PORTAADDR
address_a[0] => ram_block1a294.PORTAADDR
address_a[0] => ram_block1a295.PORTAADDR
address_a[0] => ram_block1a296.PORTAADDR
address_a[0] => ram_block1a297.PORTAADDR
address_a[0] => ram_block1a298.PORTAADDR
address_a[0] => ram_block1a299.PORTAADDR
address_a[0] => ram_block1a300.PORTAADDR
address_a[0] => ram_block1a301.PORTAADDR
address_a[0] => ram_block1a302.PORTAADDR
address_a[0] => ram_block1a303.PORTAADDR
address_a[0] => ram_block1a304.PORTAADDR
address_a[0] => ram_block1a305.PORTAADDR
address_a[0] => ram_block1a306.PORTAADDR
address_a[0] => ram_block1a307.PORTAADDR
address_a[0] => ram_block1a308.PORTAADDR
address_a[0] => ram_block1a309.PORTAADDR
address_a[0] => ram_block1a310.PORTAADDR
address_a[0] => ram_block1a311.PORTAADDR
address_a[0] => ram_block1a312.PORTAADDR
address_a[0] => ram_block1a313.PORTAADDR
address_a[0] => ram_block1a314.PORTAADDR
address_a[0] => ram_block1a315.PORTAADDR
address_a[0] => ram_block1a316.PORTAADDR
address_a[0] => ram_block1a317.PORTAADDR
address_a[0] => ram_block1a318.PORTAADDR
address_a[0] => ram_block1a319.PORTAADDR
address_a[0] => ram_block1a320.PORTAADDR
address_a[0] => ram_block1a321.PORTAADDR
address_a[0] => ram_block1a322.PORTAADDR
address_a[0] => ram_block1a323.PORTAADDR
address_a[0] => ram_block1a324.PORTAADDR
address_a[0] => ram_block1a325.PORTAADDR
address_a[0] => ram_block1a326.PORTAADDR
address_a[0] => ram_block1a327.PORTAADDR
address_a[0] => ram_block1a328.PORTAADDR
address_a[0] => ram_block1a329.PORTAADDR
address_a[0] => ram_block1a330.PORTAADDR
address_a[0] => ram_block1a331.PORTAADDR
address_a[0] => ram_block1a332.PORTAADDR
address_a[0] => ram_block1a333.PORTAADDR
address_a[0] => ram_block1a334.PORTAADDR
address_a[0] => ram_block1a335.PORTAADDR
address_a[0] => ram_block1a336.PORTAADDR
address_a[0] => ram_block1a337.PORTAADDR
address_a[0] => ram_block1a338.PORTAADDR
address_a[0] => ram_block1a339.PORTAADDR
address_a[0] => ram_block1a340.PORTAADDR
address_a[0] => ram_block1a341.PORTAADDR
address_a[0] => ram_block1a342.PORTAADDR
address_a[0] => ram_block1a343.PORTAADDR
address_a[0] => ram_block1a344.PORTAADDR
address_a[0] => ram_block1a345.PORTAADDR
address_a[0] => ram_block1a346.PORTAADDR
address_a[0] => ram_block1a347.PORTAADDR
address_a[0] => ram_block1a348.PORTAADDR
address_a[0] => ram_block1a349.PORTAADDR
address_a[0] => ram_block1a350.PORTAADDR
address_a[0] => ram_block1a351.PORTAADDR
address_a[0] => ram_block1a352.PORTAADDR
address_a[0] => ram_block1a353.PORTAADDR
address_a[0] => ram_block1a354.PORTAADDR
address_a[0] => ram_block1a355.PORTAADDR
address_a[0] => ram_block1a356.PORTAADDR
address_a[0] => ram_block1a357.PORTAADDR
address_a[0] => ram_block1a358.PORTAADDR
address_a[0] => ram_block1a359.PORTAADDR
address_a[0] => ram_block1a360.PORTAADDR
address_a[0] => ram_block1a361.PORTAADDR
address_a[0] => ram_block1a362.PORTAADDR
address_a[0] => ram_block1a363.PORTAADDR
address_a[0] => ram_block1a364.PORTAADDR
address_a[0] => ram_block1a365.PORTAADDR
address_a[0] => ram_block1a366.PORTAADDR
address_a[0] => ram_block1a367.PORTAADDR
address_a[0] => ram_block1a368.PORTAADDR
address_a[0] => ram_block1a369.PORTAADDR
address_a[0] => ram_block1a370.PORTAADDR
address_a[0] => ram_block1a371.PORTAADDR
address_a[0] => ram_block1a372.PORTAADDR
address_a[0] => ram_block1a373.PORTAADDR
address_a[0] => ram_block1a374.PORTAADDR
address_a[0] => ram_block1a375.PORTAADDR
address_a[0] => ram_block1a376.PORTAADDR
address_a[0] => ram_block1a377.PORTAADDR
address_a[0] => ram_block1a378.PORTAADDR
address_a[0] => ram_block1a379.PORTAADDR
address_a[0] => ram_block1a380.PORTAADDR
address_a[0] => ram_block1a381.PORTAADDR
address_a[0] => ram_block1a382.PORTAADDR
address_a[0] => ram_block1a383.PORTAADDR
address_a[0] => ram_block1a384.PORTAADDR
address_a[0] => ram_block1a385.PORTAADDR
address_a[0] => ram_block1a386.PORTAADDR
address_a[0] => ram_block1a387.PORTAADDR
address_a[0] => ram_block1a388.PORTAADDR
address_a[0] => ram_block1a389.PORTAADDR
address_a[0] => ram_block1a390.PORTAADDR
address_a[0] => ram_block1a391.PORTAADDR
address_a[0] => ram_block1a392.PORTAADDR
address_a[0] => ram_block1a393.PORTAADDR
address_a[0] => ram_block1a394.PORTAADDR
address_a[0] => ram_block1a395.PORTAADDR
address_a[0] => ram_block1a396.PORTAADDR
address_a[0] => ram_block1a397.PORTAADDR
address_a[0] => ram_block1a398.PORTAADDR
address_a[0] => ram_block1a399.PORTAADDR
address_a[0] => ram_block1a400.PORTAADDR
address_a[0] => ram_block1a401.PORTAADDR
address_a[0] => ram_block1a402.PORTAADDR
address_a[0] => ram_block1a403.PORTAADDR
address_a[0] => ram_block1a404.PORTAADDR
address_a[0] => ram_block1a405.PORTAADDR
address_a[0] => ram_block1a406.PORTAADDR
address_a[0] => ram_block1a407.PORTAADDR
address_a[0] => ram_block1a408.PORTAADDR
address_a[0] => ram_block1a409.PORTAADDR
address_a[0] => ram_block1a410.PORTAADDR
address_a[0] => ram_block1a411.PORTAADDR
address_a[0] => ram_block1a412.PORTAADDR
address_a[0] => ram_block1a413.PORTAADDR
address_a[0] => ram_block1a414.PORTAADDR
address_a[0] => ram_block1a415.PORTAADDR
address_a[0] => ram_block1a416.PORTAADDR
address_a[0] => ram_block1a417.PORTAADDR
address_a[0] => ram_block1a418.PORTAADDR
address_a[0] => ram_block1a419.PORTAADDR
address_a[0] => ram_block1a420.PORTAADDR
address_a[0] => ram_block1a421.PORTAADDR
address_a[0] => ram_block1a422.PORTAADDR
address_a[0] => ram_block1a423.PORTAADDR
address_a[0] => ram_block1a424.PORTAADDR
address_a[0] => ram_block1a425.PORTAADDR
address_a[0] => ram_block1a426.PORTAADDR
address_a[0] => ram_block1a427.PORTAADDR
address_a[0] => ram_block1a428.PORTAADDR
address_a[0] => ram_block1a429.PORTAADDR
address_a[0] => ram_block1a430.PORTAADDR
address_a[0] => ram_block1a431.PORTAADDR
address_a[0] => ram_block1a432.PORTAADDR
address_a[0] => ram_block1a433.PORTAADDR
address_a[0] => ram_block1a434.PORTAADDR
address_a[0] => ram_block1a435.PORTAADDR
address_a[0] => ram_block1a436.PORTAADDR
address_a[0] => ram_block1a437.PORTAADDR
address_a[0] => ram_block1a438.PORTAADDR
address_a[0] => ram_block1a439.PORTAADDR
address_a[0] => ram_block1a440.PORTAADDR
address_a[0] => ram_block1a441.PORTAADDR
address_a[0] => ram_block1a442.PORTAADDR
address_a[0] => ram_block1a443.PORTAADDR
address_a[0] => ram_block1a444.PORTAADDR
address_a[0] => ram_block1a445.PORTAADDR
address_a[0] => ram_block1a446.PORTAADDR
address_a[0] => ram_block1a447.PORTAADDR
address_a[0] => ram_block1a448.PORTAADDR
address_a[0] => ram_block1a449.PORTAADDR
address_a[0] => ram_block1a450.PORTAADDR
address_a[0] => ram_block1a451.PORTAADDR
address_a[0] => ram_block1a452.PORTAADDR
address_a[0] => ram_block1a453.PORTAADDR
address_a[0] => ram_block1a454.PORTAADDR
address_a[0] => ram_block1a455.PORTAADDR
address_a[0] => ram_block1a456.PORTAADDR
address_a[0] => ram_block1a457.PORTAADDR
address_a[0] => ram_block1a458.PORTAADDR
address_a[0] => ram_block1a459.PORTAADDR
address_a[0] => ram_block1a460.PORTAADDR
address_a[0] => ram_block1a461.PORTAADDR
address_a[0] => ram_block1a462.PORTAADDR
address_a[0] => ram_block1a463.PORTAADDR
address_a[0] => ram_block1a464.PORTAADDR
address_a[0] => ram_block1a465.PORTAADDR
address_a[0] => ram_block1a466.PORTAADDR
address_a[0] => ram_block1a467.PORTAADDR
address_a[0] => ram_block1a468.PORTAADDR
address_a[0] => ram_block1a469.PORTAADDR
address_a[0] => ram_block1a470.PORTAADDR
address_a[0] => ram_block1a471.PORTAADDR
address_a[0] => ram_block1a472.PORTAADDR
address_a[0] => ram_block1a473.PORTAADDR
address_a[0] => ram_block1a474.PORTAADDR
address_a[0] => ram_block1a475.PORTAADDR
address_a[0] => ram_block1a476.PORTAADDR
address_a[0] => ram_block1a477.PORTAADDR
address_a[0] => ram_block1a478.PORTAADDR
address_a[0] => ram_block1a479.PORTAADDR
address_a[0] => ram_block1a480.PORTAADDR
address_a[0] => ram_block1a481.PORTAADDR
address_a[0] => ram_block1a482.PORTAADDR
address_a[0] => ram_block1a483.PORTAADDR
address_a[0] => ram_block1a484.PORTAADDR
address_a[0] => ram_block1a485.PORTAADDR
address_a[0] => ram_block1a486.PORTAADDR
address_a[0] => ram_block1a487.PORTAADDR
address_a[0] => ram_block1a488.PORTAADDR
address_a[0] => ram_block1a489.PORTAADDR
address_a[0] => ram_block1a490.PORTAADDR
address_a[0] => ram_block1a491.PORTAADDR
address_a[0] => ram_block1a492.PORTAADDR
address_a[0] => ram_block1a493.PORTAADDR
address_a[0] => ram_block1a494.PORTAADDR
address_a[0] => ram_block1a495.PORTAADDR
address_a[0] => ram_block1a496.PORTAADDR
address_a[0] => ram_block1a497.PORTAADDR
address_a[0] => ram_block1a498.PORTAADDR
address_a[0] => ram_block1a499.PORTAADDR
address_a[0] => ram_block1a500.PORTAADDR
address_a[0] => ram_block1a501.PORTAADDR
address_a[0] => ram_block1a502.PORTAADDR
address_a[0] => ram_block1a503.PORTAADDR
address_a[0] => ram_block1a504.PORTAADDR
address_a[0] => ram_block1a505.PORTAADDR
address_a[0] => ram_block1a506.PORTAADDR
address_a[0] => ram_block1a507.PORTAADDR
address_a[0] => ram_block1a508.PORTAADDR
address_a[0] => ram_block1a509.PORTAADDR
address_a[0] => ram_block1a510.PORTAADDR
address_a[0] => ram_block1a511.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[1] => ram_block1a258.PORTAADDR1
address_a[1] => ram_block1a259.PORTAADDR1
address_a[1] => ram_block1a260.PORTAADDR1
address_a[1] => ram_block1a261.PORTAADDR1
address_a[1] => ram_block1a262.PORTAADDR1
address_a[1] => ram_block1a263.PORTAADDR1
address_a[1] => ram_block1a264.PORTAADDR1
address_a[1] => ram_block1a265.PORTAADDR1
address_a[1] => ram_block1a266.PORTAADDR1
address_a[1] => ram_block1a267.PORTAADDR1
address_a[1] => ram_block1a268.PORTAADDR1
address_a[1] => ram_block1a269.PORTAADDR1
address_a[1] => ram_block1a270.PORTAADDR1
address_a[1] => ram_block1a271.PORTAADDR1
address_a[1] => ram_block1a272.PORTAADDR1
address_a[1] => ram_block1a273.PORTAADDR1
address_a[1] => ram_block1a274.PORTAADDR1
address_a[1] => ram_block1a275.PORTAADDR1
address_a[1] => ram_block1a276.PORTAADDR1
address_a[1] => ram_block1a277.PORTAADDR1
address_a[1] => ram_block1a278.PORTAADDR1
address_a[1] => ram_block1a279.PORTAADDR1
address_a[1] => ram_block1a280.PORTAADDR1
address_a[1] => ram_block1a281.PORTAADDR1
address_a[1] => ram_block1a282.PORTAADDR1
address_a[1] => ram_block1a283.PORTAADDR1
address_a[1] => ram_block1a284.PORTAADDR1
address_a[1] => ram_block1a285.PORTAADDR1
address_a[1] => ram_block1a286.PORTAADDR1
address_a[1] => ram_block1a287.PORTAADDR1
address_a[1] => ram_block1a288.PORTAADDR1
address_a[1] => ram_block1a289.PORTAADDR1
address_a[1] => ram_block1a290.PORTAADDR1
address_a[1] => ram_block1a291.PORTAADDR1
address_a[1] => ram_block1a292.PORTAADDR1
address_a[1] => ram_block1a293.PORTAADDR1
address_a[1] => ram_block1a294.PORTAADDR1
address_a[1] => ram_block1a295.PORTAADDR1
address_a[1] => ram_block1a296.PORTAADDR1
address_a[1] => ram_block1a297.PORTAADDR1
address_a[1] => ram_block1a298.PORTAADDR1
address_a[1] => ram_block1a299.PORTAADDR1
address_a[1] => ram_block1a300.PORTAADDR1
address_a[1] => ram_block1a301.PORTAADDR1
address_a[1] => ram_block1a302.PORTAADDR1
address_a[1] => ram_block1a303.PORTAADDR1
address_a[1] => ram_block1a304.PORTAADDR1
address_a[1] => ram_block1a305.PORTAADDR1
address_a[1] => ram_block1a306.PORTAADDR1
address_a[1] => ram_block1a307.PORTAADDR1
address_a[1] => ram_block1a308.PORTAADDR1
address_a[1] => ram_block1a309.PORTAADDR1
address_a[1] => ram_block1a310.PORTAADDR1
address_a[1] => ram_block1a311.PORTAADDR1
address_a[1] => ram_block1a312.PORTAADDR1
address_a[1] => ram_block1a313.PORTAADDR1
address_a[1] => ram_block1a314.PORTAADDR1
address_a[1] => ram_block1a315.PORTAADDR1
address_a[1] => ram_block1a316.PORTAADDR1
address_a[1] => ram_block1a317.PORTAADDR1
address_a[1] => ram_block1a318.PORTAADDR1
address_a[1] => ram_block1a319.PORTAADDR1
address_a[1] => ram_block1a320.PORTAADDR1
address_a[1] => ram_block1a321.PORTAADDR1
address_a[1] => ram_block1a322.PORTAADDR1
address_a[1] => ram_block1a323.PORTAADDR1
address_a[1] => ram_block1a324.PORTAADDR1
address_a[1] => ram_block1a325.PORTAADDR1
address_a[1] => ram_block1a326.PORTAADDR1
address_a[1] => ram_block1a327.PORTAADDR1
address_a[1] => ram_block1a328.PORTAADDR1
address_a[1] => ram_block1a329.PORTAADDR1
address_a[1] => ram_block1a330.PORTAADDR1
address_a[1] => ram_block1a331.PORTAADDR1
address_a[1] => ram_block1a332.PORTAADDR1
address_a[1] => ram_block1a333.PORTAADDR1
address_a[1] => ram_block1a334.PORTAADDR1
address_a[1] => ram_block1a335.PORTAADDR1
address_a[1] => ram_block1a336.PORTAADDR1
address_a[1] => ram_block1a337.PORTAADDR1
address_a[1] => ram_block1a338.PORTAADDR1
address_a[1] => ram_block1a339.PORTAADDR1
address_a[1] => ram_block1a340.PORTAADDR1
address_a[1] => ram_block1a341.PORTAADDR1
address_a[1] => ram_block1a342.PORTAADDR1
address_a[1] => ram_block1a343.PORTAADDR1
address_a[1] => ram_block1a344.PORTAADDR1
address_a[1] => ram_block1a345.PORTAADDR1
address_a[1] => ram_block1a346.PORTAADDR1
address_a[1] => ram_block1a347.PORTAADDR1
address_a[1] => ram_block1a348.PORTAADDR1
address_a[1] => ram_block1a349.PORTAADDR1
address_a[1] => ram_block1a350.PORTAADDR1
address_a[1] => ram_block1a351.PORTAADDR1
address_a[1] => ram_block1a352.PORTAADDR1
address_a[1] => ram_block1a353.PORTAADDR1
address_a[1] => ram_block1a354.PORTAADDR1
address_a[1] => ram_block1a355.PORTAADDR1
address_a[1] => ram_block1a356.PORTAADDR1
address_a[1] => ram_block1a357.PORTAADDR1
address_a[1] => ram_block1a358.PORTAADDR1
address_a[1] => ram_block1a359.PORTAADDR1
address_a[1] => ram_block1a360.PORTAADDR1
address_a[1] => ram_block1a361.PORTAADDR1
address_a[1] => ram_block1a362.PORTAADDR1
address_a[1] => ram_block1a363.PORTAADDR1
address_a[1] => ram_block1a364.PORTAADDR1
address_a[1] => ram_block1a365.PORTAADDR1
address_a[1] => ram_block1a366.PORTAADDR1
address_a[1] => ram_block1a367.PORTAADDR1
address_a[1] => ram_block1a368.PORTAADDR1
address_a[1] => ram_block1a369.PORTAADDR1
address_a[1] => ram_block1a370.PORTAADDR1
address_a[1] => ram_block1a371.PORTAADDR1
address_a[1] => ram_block1a372.PORTAADDR1
address_a[1] => ram_block1a373.PORTAADDR1
address_a[1] => ram_block1a374.PORTAADDR1
address_a[1] => ram_block1a375.PORTAADDR1
address_a[1] => ram_block1a376.PORTAADDR1
address_a[1] => ram_block1a377.PORTAADDR1
address_a[1] => ram_block1a378.PORTAADDR1
address_a[1] => ram_block1a379.PORTAADDR1
address_a[1] => ram_block1a380.PORTAADDR1
address_a[1] => ram_block1a381.PORTAADDR1
address_a[1] => ram_block1a382.PORTAADDR1
address_a[1] => ram_block1a383.PORTAADDR1
address_a[1] => ram_block1a384.PORTAADDR1
address_a[1] => ram_block1a385.PORTAADDR1
address_a[1] => ram_block1a386.PORTAADDR1
address_a[1] => ram_block1a387.PORTAADDR1
address_a[1] => ram_block1a388.PORTAADDR1
address_a[1] => ram_block1a389.PORTAADDR1
address_a[1] => ram_block1a390.PORTAADDR1
address_a[1] => ram_block1a391.PORTAADDR1
address_a[1] => ram_block1a392.PORTAADDR1
address_a[1] => ram_block1a393.PORTAADDR1
address_a[1] => ram_block1a394.PORTAADDR1
address_a[1] => ram_block1a395.PORTAADDR1
address_a[1] => ram_block1a396.PORTAADDR1
address_a[1] => ram_block1a397.PORTAADDR1
address_a[1] => ram_block1a398.PORTAADDR1
address_a[1] => ram_block1a399.PORTAADDR1
address_a[1] => ram_block1a400.PORTAADDR1
address_a[1] => ram_block1a401.PORTAADDR1
address_a[1] => ram_block1a402.PORTAADDR1
address_a[1] => ram_block1a403.PORTAADDR1
address_a[1] => ram_block1a404.PORTAADDR1
address_a[1] => ram_block1a405.PORTAADDR1
address_a[1] => ram_block1a406.PORTAADDR1
address_a[1] => ram_block1a407.PORTAADDR1
address_a[1] => ram_block1a408.PORTAADDR1
address_a[1] => ram_block1a409.PORTAADDR1
address_a[1] => ram_block1a410.PORTAADDR1
address_a[1] => ram_block1a411.PORTAADDR1
address_a[1] => ram_block1a412.PORTAADDR1
address_a[1] => ram_block1a413.PORTAADDR1
address_a[1] => ram_block1a414.PORTAADDR1
address_a[1] => ram_block1a415.PORTAADDR1
address_a[1] => ram_block1a416.PORTAADDR1
address_a[1] => ram_block1a417.PORTAADDR1
address_a[1] => ram_block1a418.PORTAADDR1
address_a[1] => ram_block1a419.PORTAADDR1
address_a[1] => ram_block1a420.PORTAADDR1
address_a[1] => ram_block1a421.PORTAADDR1
address_a[1] => ram_block1a422.PORTAADDR1
address_a[1] => ram_block1a423.PORTAADDR1
address_a[1] => ram_block1a424.PORTAADDR1
address_a[1] => ram_block1a425.PORTAADDR1
address_a[1] => ram_block1a426.PORTAADDR1
address_a[1] => ram_block1a427.PORTAADDR1
address_a[1] => ram_block1a428.PORTAADDR1
address_a[1] => ram_block1a429.PORTAADDR1
address_a[1] => ram_block1a430.PORTAADDR1
address_a[1] => ram_block1a431.PORTAADDR1
address_a[1] => ram_block1a432.PORTAADDR1
address_a[1] => ram_block1a433.PORTAADDR1
address_a[1] => ram_block1a434.PORTAADDR1
address_a[1] => ram_block1a435.PORTAADDR1
address_a[1] => ram_block1a436.PORTAADDR1
address_a[1] => ram_block1a437.PORTAADDR1
address_a[1] => ram_block1a438.PORTAADDR1
address_a[1] => ram_block1a439.PORTAADDR1
address_a[1] => ram_block1a440.PORTAADDR1
address_a[1] => ram_block1a441.PORTAADDR1
address_a[1] => ram_block1a442.PORTAADDR1
address_a[1] => ram_block1a443.PORTAADDR1
address_a[1] => ram_block1a444.PORTAADDR1
address_a[1] => ram_block1a445.PORTAADDR1
address_a[1] => ram_block1a446.PORTAADDR1
address_a[1] => ram_block1a447.PORTAADDR1
address_a[1] => ram_block1a448.PORTAADDR1
address_a[1] => ram_block1a449.PORTAADDR1
address_a[1] => ram_block1a450.PORTAADDR1
address_a[1] => ram_block1a451.PORTAADDR1
address_a[1] => ram_block1a452.PORTAADDR1
address_a[1] => ram_block1a453.PORTAADDR1
address_a[1] => ram_block1a454.PORTAADDR1
address_a[1] => ram_block1a455.PORTAADDR1
address_a[1] => ram_block1a456.PORTAADDR1
address_a[1] => ram_block1a457.PORTAADDR1
address_a[1] => ram_block1a458.PORTAADDR1
address_a[1] => ram_block1a459.PORTAADDR1
address_a[1] => ram_block1a460.PORTAADDR1
address_a[1] => ram_block1a461.PORTAADDR1
address_a[1] => ram_block1a462.PORTAADDR1
address_a[1] => ram_block1a463.PORTAADDR1
address_a[1] => ram_block1a464.PORTAADDR1
address_a[1] => ram_block1a465.PORTAADDR1
address_a[1] => ram_block1a466.PORTAADDR1
address_a[1] => ram_block1a467.PORTAADDR1
address_a[1] => ram_block1a468.PORTAADDR1
address_a[1] => ram_block1a469.PORTAADDR1
address_a[1] => ram_block1a470.PORTAADDR1
address_a[1] => ram_block1a471.PORTAADDR1
address_a[1] => ram_block1a472.PORTAADDR1
address_a[1] => ram_block1a473.PORTAADDR1
address_a[1] => ram_block1a474.PORTAADDR1
address_a[1] => ram_block1a475.PORTAADDR1
address_a[1] => ram_block1a476.PORTAADDR1
address_a[1] => ram_block1a477.PORTAADDR1
address_a[1] => ram_block1a478.PORTAADDR1
address_a[1] => ram_block1a479.PORTAADDR1
address_a[1] => ram_block1a480.PORTAADDR1
address_a[1] => ram_block1a481.PORTAADDR1
address_a[1] => ram_block1a482.PORTAADDR1
address_a[1] => ram_block1a483.PORTAADDR1
address_a[1] => ram_block1a484.PORTAADDR1
address_a[1] => ram_block1a485.PORTAADDR1
address_a[1] => ram_block1a486.PORTAADDR1
address_a[1] => ram_block1a487.PORTAADDR1
address_a[1] => ram_block1a488.PORTAADDR1
address_a[1] => ram_block1a489.PORTAADDR1
address_a[1] => ram_block1a490.PORTAADDR1
address_a[1] => ram_block1a491.PORTAADDR1
address_a[1] => ram_block1a492.PORTAADDR1
address_a[1] => ram_block1a493.PORTAADDR1
address_a[1] => ram_block1a494.PORTAADDR1
address_a[1] => ram_block1a495.PORTAADDR1
address_a[1] => ram_block1a496.PORTAADDR1
address_a[1] => ram_block1a497.PORTAADDR1
address_a[1] => ram_block1a498.PORTAADDR1
address_a[1] => ram_block1a499.PORTAADDR1
address_a[1] => ram_block1a500.PORTAADDR1
address_a[1] => ram_block1a501.PORTAADDR1
address_a[1] => ram_block1a502.PORTAADDR1
address_a[1] => ram_block1a503.PORTAADDR1
address_a[1] => ram_block1a504.PORTAADDR1
address_a[1] => ram_block1a505.PORTAADDR1
address_a[1] => ram_block1a506.PORTAADDR1
address_a[1] => ram_block1a507.PORTAADDR1
address_a[1] => ram_block1a508.PORTAADDR1
address_a[1] => ram_block1a509.PORTAADDR1
address_a[1] => ram_block1a510.PORTAADDR1
address_a[1] => ram_block1a511.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_a[2] => ram_block1a258.PORTAADDR2
address_a[2] => ram_block1a259.PORTAADDR2
address_a[2] => ram_block1a260.PORTAADDR2
address_a[2] => ram_block1a261.PORTAADDR2
address_a[2] => ram_block1a262.PORTAADDR2
address_a[2] => ram_block1a263.PORTAADDR2
address_a[2] => ram_block1a264.PORTAADDR2
address_a[2] => ram_block1a265.PORTAADDR2
address_a[2] => ram_block1a266.PORTAADDR2
address_a[2] => ram_block1a267.PORTAADDR2
address_a[2] => ram_block1a268.PORTAADDR2
address_a[2] => ram_block1a269.PORTAADDR2
address_a[2] => ram_block1a270.PORTAADDR2
address_a[2] => ram_block1a271.PORTAADDR2
address_a[2] => ram_block1a272.PORTAADDR2
address_a[2] => ram_block1a273.PORTAADDR2
address_a[2] => ram_block1a274.PORTAADDR2
address_a[2] => ram_block1a275.PORTAADDR2
address_a[2] => ram_block1a276.PORTAADDR2
address_a[2] => ram_block1a277.PORTAADDR2
address_a[2] => ram_block1a278.PORTAADDR2
address_a[2] => ram_block1a279.PORTAADDR2
address_a[2] => ram_block1a280.PORTAADDR2
address_a[2] => ram_block1a281.PORTAADDR2
address_a[2] => ram_block1a282.PORTAADDR2
address_a[2] => ram_block1a283.PORTAADDR2
address_a[2] => ram_block1a284.PORTAADDR2
address_a[2] => ram_block1a285.PORTAADDR2
address_a[2] => ram_block1a286.PORTAADDR2
address_a[2] => ram_block1a287.PORTAADDR2
address_a[2] => ram_block1a288.PORTAADDR2
address_a[2] => ram_block1a289.PORTAADDR2
address_a[2] => ram_block1a290.PORTAADDR2
address_a[2] => ram_block1a291.PORTAADDR2
address_a[2] => ram_block1a292.PORTAADDR2
address_a[2] => ram_block1a293.PORTAADDR2
address_a[2] => ram_block1a294.PORTAADDR2
address_a[2] => ram_block1a295.PORTAADDR2
address_a[2] => ram_block1a296.PORTAADDR2
address_a[2] => ram_block1a297.PORTAADDR2
address_a[2] => ram_block1a298.PORTAADDR2
address_a[2] => ram_block1a299.PORTAADDR2
address_a[2] => ram_block1a300.PORTAADDR2
address_a[2] => ram_block1a301.PORTAADDR2
address_a[2] => ram_block1a302.PORTAADDR2
address_a[2] => ram_block1a303.PORTAADDR2
address_a[2] => ram_block1a304.PORTAADDR2
address_a[2] => ram_block1a305.PORTAADDR2
address_a[2] => ram_block1a306.PORTAADDR2
address_a[2] => ram_block1a307.PORTAADDR2
address_a[2] => ram_block1a308.PORTAADDR2
address_a[2] => ram_block1a309.PORTAADDR2
address_a[2] => ram_block1a310.PORTAADDR2
address_a[2] => ram_block1a311.PORTAADDR2
address_a[2] => ram_block1a312.PORTAADDR2
address_a[2] => ram_block1a313.PORTAADDR2
address_a[2] => ram_block1a314.PORTAADDR2
address_a[2] => ram_block1a315.PORTAADDR2
address_a[2] => ram_block1a316.PORTAADDR2
address_a[2] => ram_block1a317.PORTAADDR2
address_a[2] => ram_block1a318.PORTAADDR2
address_a[2] => ram_block1a319.PORTAADDR2
address_a[2] => ram_block1a320.PORTAADDR2
address_a[2] => ram_block1a321.PORTAADDR2
address_a[2] => ram_block1a322.PORTAADDR2
address_a[2] => ram_block1a323.PORTAADDR2
address_a[2] => ram_block1a324.PORTAADDR2
address_a[2] => ram_block1a325.PORTAADDR2
address_a[2] => ram_block1a326.PORTAADDR2
address_a[2] => ram_block1a327.PORTAADDR2
address_a[2] => ram_block1a328.PORTAADDR2
address_a[2] => ram_block1a329.PORTAADDR2
address_a[2] => ram_block1a330.PORTAADDR2
address_a[2] => ram_block1a331.PORTAADDR2
address_a[2] => ram_block1a332.PORTAADDR2
address_a[2] => ram_block1a333.PORTAADDR2
address_a[2] => ram_block1a334.PORTAADDR2
address_a[2] => ram_block1a335.PORTAADDR2
address_a[2] => ram_block1a336.PORTAADDR2
address_a[2] => ram_block1a337.PORTAADDR2
address_a[2] => ram_block1a338.PORTAADDR2
address_a[2] => ram_block1a339.PORTAADDR2
address_a[2] => ram_block1a340.PORTAADDR2
address_a[2] => ram_block1a341.PORTAADDR2
address_a[2] => ram_block1a342.PORTAADDR2
address_a[2] => ram_block1a343.PORTAADDR2
address_a[2] => ram_block1a344.PORTAADDR2
address_a[2] => ram_block1a345.PORTAADDR2
address_a[2] => ram_block1a346.PORTAADDR2
address_a[2] => ram_block1a347.PORTAADDR2
address_a[2] => ram_block1a348.PORTAADDR2
address_a[2] => ram_block1a349.PORTAADDR2
address_a[2] => ram_block1a350.PORTAADDR2
address_a[2] => ram_block1a351.PORTAADDR2
address_a[2] => ram_block1a352.PORTAADDR2
address_a[2] => ram_block1a353.PORTAADDR2
address_a[2] => ram_block1a354.PORTAADDR2
address_a[2] => ram_block1a355.PORTAADDR2
address_a[2] => ram_block1a356.PORTAADDR2
address_a[2] => ram_block1a357.PORTAADDR2
address_a[2] => ram_block1a358.PORTAADDR2
address_a[2] => ram_block1a359.PORTAADDR2
address_a[2] => ram_block1a360.PORTAADDR2
address_a[2] => ram_block1a361.PORTAADDR2
address_a[2] => ram_block1a362.PORTAADDR2
address_a[2] => ram_block1a363.PORTAADDR2
address_a[2] => ram_block1a364.PORTAADDR2
address_a[2] => ram_block1a365.PORTAADDR2
address_a[2] => ram_block1a366.PORTAADDR2
address_a[2] => ram_block1a367.PORTAADDR2
address_a[2] => ram_block1a368.PORTAADDR2
address_a[2] => ram_block1a369.PORTAADDR2
address_a[2] => ram_block1a370.PORTAADDR2
address_a[2] => ram_block1a371.PORTAADDR2
address_a[2] => ram_block1a372.PORTAADDR2
address_a[2] => ram_block1a373.PORTAADDR2
address_a[2] => ram_block1a374.PORTAADDR2
address_a[2] => ram_block1a375.PORTAADDR2
address_a[2] => ram_block1a376.PORTAADDR2
address_a[2] => ram_block1a377.PORTAADDR2
address_a[2] => ram_block1a378.PORTAADDR2
address_a[2] => ram_block1a379.PORTAADDR2
address_a[2] => ram_block1a380.PORTAADDR2
address_a[2] => ram_block1a381.PORTAADDR2
address_a[2] => ram_block1a382.PORTAADDR2
address_a[2] => ram_block1a383.PORTAADDR2
address_a[2] => ram_block1a384.PORTAADDR2
address_a[2] => ram_block1a385.PORTAADDR2
address_a[2] => ram_block1a386.PORTAADDR2
address_a[2] => ram_block1a387.PORTAADDR2
address_a[2] => ram_block1a388.PORTAADDR2
address_a[2] => ram_block1a389.PORTAADDR2
address_a[2] => ram_block1a390.PORTAADDR2
address_a[2] => ram_block1a391.PORTAADDR2
address_a[2] => ram_block1a392.PORTAADDR2
address_a[2] => ram_block1a393.PORTAADDR2
address_a[2] => ram_block1a394.PORTAADDR2
address_a[2] => ram_block1a395.PORTAADDR2
address_a[2] => ram_block1a396.PORTAADDR2
address_a[2] => ram_block1a397.PORTAADDR2
address_a[2] => ram_block1a398.PORTAADDR2
address_a[2] => ram_block1a399.PORTAADDR2
address_a[2] => ram_block1a400.PORTAADDR2
address_a[2] => ram_block1a401.PORTAADDR2
address_a[2] => ram_block1a402.PORTAADDR2
address_a[2] => ram_block1a403.PORTAADDR2
address_a[2] => ram_block1a404.PORTAADDR2
address_a[2] => ram_block1a405.PORTAADDR2
address_a[2] => ram_block1a406.PORTAADDR2
address_a[2] => ram_block1a407.PORTAADDR2
address_a[2] => ram_block1a408.PORTAADDR2
address_a[2] => ram_block1a409.PORTAADDR2
address_a[2] => ram_block1a410.PORTAADDR2
address_a[2] => ram_block1a411.PORTAADDR2
address_a[2] => ram_block1a412.PORTAADDR2
address_a[2] => ram_block1a413.PORTAADDR2
address_a[2] => ram_block1a414.PORTAADDR2
address_a[2] => ram_block1a415.PORTAADDR2
address_a[2] => ram_block1a416.PORTAADDR2
address_a[2] => ram_block1a417.PORTAADDR2
address_a[2] => ram_block1a418.PORTAADDR2
address_a[2] => ram_block1a419.PORTAADDR2
address_a[2] => ram_block1a420.PORTAADDR2
address_a[2] => ram_block1a421.PORTAADDR2
address_a[2] => ram_block1a422.PORTAADDR2
address_a[2] => ram_block1a423.PORTAADDR2
address_a[2] => ram_block1a424.PORTAADDR2
address_a[2] => ram_block1a425.PORTAADDR2
address_a[2] => ram_block1a426.PORTAADDR2
address_a[2] => ram_block1a427.PORTAADDR2
address_a[2] => ram_block1a428.PORTAADDR2
address_a[2] => ram_block1a429.PORTAADDR2
address_a[2] => ram_block1a430.PORTAADDR2
address_a[2] => ram_block1a431.PORTAADDR2
address_a[2] => ram_block1a432.PORTAADDR2
address_a[2] => ram_block1a433.PORTAADDR2
address_a[2] => ram_block1a434.PORTAADDR2
address_a[2] => ram_block1a435.PORTAADDR2
address_a[2] => ram_block1a436.PORTAADDR2
address_a[2] => ram_block1a437.PORTAADDR2
address_a[2] => ram_block1a438.PORTAADDR2
address_a[2] => ram_block1a439.PORTAADDR2
address_a[2] => ram_block1a440.PORTAADDR2
address_a[2] => ram_block1a441.PORTAADDR2
address_a[2] => ram_block1a442.PORTAADDR2
address_a[2] => ram_block1a443.PORTAADDR2
address_a[2] => ram_block1a444.PORTAADDR2
address_a[2] => ram_block1a445.PORTAADDR2
address_a[2] => ram_block1a446.PORTAADDR2
address_a[2] => ram_block1a447.PORTAADDR2
address_a[2] => ram_block1a448.PORTAADDR2
address_a[2] => ram_block1a449.PORTAADDR2
address_a[2] => ram_block1a450.PORTAADDR2
address_a[2] => ram_block1a451.PORTAADDR2
address_a[2] => ram_block1a452.PORTAADDR2
address_a[2] => ram_block1a453.PORTAADDR2
address_a[2] => ram_block1a454.PORTAADDR2
address_a[2] => ram_block1a455.PORTAADDR2
address_a[2] => ram_block1a456.PORTAADDR2
address_a[2] => ram_block1a457.PORTAADDR2
address_a[2] => ram_block1a458.PORTAADDR2
address_a[2] => ram_block1a459.PORTAADDR2
address_a[2] => ram_block1a460.PORTAADDR2
address_a[2] => ram_block1a461.PORTAADDR2
address_a[2] => ram_block1a462.PORTAADDR2
address_a[2] => ram_block1a463.PORTAADDR2
address_a[2] => ram_block1a464.PORTAADDR2
address_a[2] => ram_block1a465.PORTAADDR2
address_a[2] => ram_block1a466.PORTAADDR2
address_a[2] => ram_block1a467.PORTAADDR2
address_a[2] => ram_block1a468.PORTAADDR2
address_a[2] => ram_block1a469.PORTAADDR2
address_a[2] => ram_block1a470.PORTAADDR2
address_a[2] => ram_block1a471.PORTAADDR2
address_a[2] => ram_block1a472.PORTAADDR2
address_a[2] => ram_block1a473.PORTAADDR2
address_a[2] => ram_block1a474.PORTAADDR2
address_a[2] => ram_block1a475.PORTAADDR2
address_a[2] => ram_block1a476.PORTAADDR2
address_a[2] => ram_block1a477.PORTAADDR2
address_a[2] => ram_block1a478.PORTAADDR2
address_a[2] => ram_block1a479.PORTAADDR2
address_a[2] => ram_block1a480.PORTAADDR2
address_a[2] => ram_block1a481.PORTAADDR2
address_a[2] => ram_block1a482.PORTAADDR2
address_a[2] => ram_block1a483.PORTAADDR2
address_a[2] => ram_block1a484.PORTAADDR2
address_a[2] => ram_block1a485.PORTAADDR2
address_a[2] => ram_block1a486.PORTAADDR2
address_a[2] => ram_block1a487.PORTAADDR2
address_a[2] => ram_block1a488.PORTAADDR2
address_a[2] => ram_block1a489.PORTAADDR2
address_a[2] => ram_block1a490.PORTAADDR2
address_a[2] => ram_block1a491.PORTAADDR2
address_a[2] => ram_block1a492.PORTAADDR2
address_a[2] => ram_block1a493.PORTAADDR2
address_a[2] => ram_block1a494.PORTAADDR2
address_a[2] => ram_block1a495.PORTAADDR2
address_a[2] => ram_block1a496.PORTAADDR2
address_a[2] => ram_block1a497.PORTAADDR2
address_a[2] => ram_block1a498.PORTAADDR2
address_a[2] => ram_block1a499.PORTAADDR2
address_a[2] => ram_block1a500.PORTAADDR2
address_a[2] => ram_block1a501.PORTAADDR2
address_a[2] => ram_block1a502.PORTAADDR2
address_a[2] => ram_block1a503.PORTAADDR2
address_a[2] => ram_block1a504.PORTAADDR2
address_a[2] => ram_block1a505.PORTAADDR2
address_a[2] => ram_block1a506.PORTAADDR2
address_a[2] => ram_block1a507.PORTAADDR2
address_a[2] => ram_block1a508.PORTAADDR2
address_a[2] => ram_block1a509.PORTAADDR2
address_a[2] => ram_block1a510.PORTAADDR2
address_a[2] => ram_block1a511.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[3] => ram_block1a256.PORTAADDR3
address_a[3] => ram_block1a257.PORTAADDR3
address_a[3] => ram_block1a258.PORTAADDR3
address_a[3] => ram_block1a259.PORTAADDR3
address_a[3] => ram_block1a260.PORTAADDR3
address_a[3] => ram_block1a261.PORTAADDR3
address_a[3] => ram_block1a262.PORTAADDR3
address_a[3] => ram_block1a263.PORTAADDR3
address_a[3] => ram_block1a264.PORTAADDR3
address_a[3] => ram_block1a265.PORTAADDR3
address_a[3] => ram_block1a266.PORTAADDR3
address_a[3] => ram_block1a267.PORTAADDR3
address_a[3] => ram_block1a268.PORTAADDR3
address_a[3] => ram_block1a269.PORTAADDR3
address_a[3] => ram_block1a270.PORTAADDR3
address_a[3] => ram_block1a271.PORTAADDR3
address_a[3] => ram_block1a272.PORTAADDR3
address_a[3] => ram_block1a273.PORTAADDR3
address_a[3] => ram_block1a274.PORTAADDR3
address_a[3] => ram_block1a275.PORTAADDR3
address_a[3] => ram_block1a276.PORTAADDR3
address_a[3] => ram_block1a277.PORTAADDR3
address_a[3] => ram_block1a278.PORTAADDR3
address_a[3] => ram_block1a279.PORTAADDR3
address_a[3] => ram_block1a280.PORTAADDR3
address_a[3] => ram_block1a281.PORTAADDR3
address_a[3] => ram_block1a282.PORTAADDR3
address_a[3] => ram_block1a283.PORTAADDR3
address_a[3] => ram_block1a284.PORTAADDR3
address_a[3] => ram_block1a285.PORTAADDR3
address_a[3] => ram_block1a286.PORTAADDR3
address_a[3] => ram_block1a287.PORTAADDR3
address_a[3] => ram_block1a288.PORTAADDR3
address_a[3] => ram_block1a289.PORTAADDR3
address_a[3] => ram_block1a290.PORTAADDR3
address_a[3] => ram_block1a291.PORTAADDR3
address_a[3] => ram_block1a292.PORTAADDR3
address_a[3] => ram_block1a293.PORTAADDR3
address_a[3] => ram_block1a294.PORTAADDR3
address_a[3] => ram_block1a295.PORTAADDR3
address_a[3] => ram_block1a296.PORTAADDR3
address_a[3] => ram_block1a297.PORTAADDR3
address_a[3] => ram_block1a298.PORTAADDR3
address_a[3] => ram_block1a299.PORTAADDR3
address_a[3] => ram_block1a300.PORTAADDR3
address_a[3] => ram_block1a301.PORTAADDR3
address_a[3] => ram_block1a302.PORTAADDR3
address_a[3] => ram_block1a303.PORTAADDR3
address_a[3] => ram_block1a304.PORTAADDR3
address_a[3] => ram_block1a305.PORTAADDR3
address_a[3] => ram_block1a306.PORTAADDR3
address_a[3] => ram_block1a307.PORTAADDR3
address_a[3] => ram_block1a308.PORTAADDR3
address_a[3] => ram_block1a309.PORTAADDR3
address_a[3] => ram_block1a310.PORTAADDR3
address_a[3] => ram_block1a311.PORTAADDR3
address_a[3] => ram_block1a312.PORTAADDR3
address_a[3] => ram_block1a313.PORTAADDR3
address_a[3] => ram_block1a314.PORTAADDR3
address_a[3] => ram_block1a315.PORTAADDR3
address_a[3] => ram_block1a316.PORTAADDR3
address_a[3] => ram_block1a317.PORTAADDR3
address_a[3] => ram_block1a318.PORTAADDR3
address_a[3] => ram_block1a319.PORTAADDR3
address_a[3] => ram_block1a320.PORTAADDR3
address_a[3] => ram_block1a321.PORTAADDR3
address_a[3] => ram_block1a322.PORTAADDR3
address_a[3] => ram_block1a323.PORTAADDR3
address_a[3] => ram_block1a324.PORTAADDR3
address_a[3] => ram_block1a325.PORTAADDR3
address_a[3] => ram_block1a326.PORTAADDR3
address_a[3] => ram_block1a327.PORTAADDR3
address_a[3] => ram_block1a328.PORTAADDR3
address_a[3] => ram_block1a329.PORTAADDR3
address_a[3] => ram_block1a330.PORTAADDR3
address_a[3] => ram_block1a331.PORTAADDR3
address_a[3] => ram_block1a332.PORTAADDR3
address_a[3] => ram_block1a333.PORTAADDR3
address_a[3] => ram_block1a334.PORTAADDR3
address_a[3] => ram_block1a335.PORTAADDR3
address_a[3] => ram_block1a336.PORTAADDR3
address_a[3] => ram_block1a337.PORTAADDR3
address_a[3] => ram_block1a338.PORTAADDR3
address_a[3] => ram_block1a339.PORTAADDR3
address_a[3] => ram_block1a340.PORTAADDR3
address_a[3] => ram_block1a341.PORTAADDR3
address_a[3] => ram_block1a342.PORTAADDR3
address_a[3] => ram_block1a343.PORTAADDR3
address_a[3] => ram_block1a344.PORTAADDR3
address_a[3] => ram_block1a345.PORTAADDR3
address_a[3] => ram_block1a346.PORTAADDR3
address_a[3] => ram_block1a347.PORTAADDR3
address_a[3] => ram_block1a348.PORTAADDR3
address_a[3] => ram_block1a349.PORTAADDR3
address_a[3] => ram_block1a350.PORTAADDR3
address_a[3] => ram_block1a351.PORTAADDR3
address_a[3] => ram_block1a352.PORTAADDR3
address_a[3] => ram_block1a353.PORTAADDR3
address_a[3] => ram_block1a354.PORTAADDR3
address_a[3] => ram_block1a355.PORTAADDR3
address_a[3] => ram_block1a356.PORTAADDR3
address_a[3] => ram_block1a357.PORTAADDR3
address_a[3] => ram_block1a358.PORTAADDR3
address_a[3] => ram_block1a359.PORTAADDR3
address_a[3] => ram_block1a360.PORTAADDR3
address_a[3] => ram_block1a361.PORTAADDR3
address_a[3] => ram_block1a362.PORTAADDR3
address_a[3] => ram_block1a363.PORTAADDR3
address_a[3] => ram_block1a364.PORTAADDR3
address_a[3] => ram_block1a365.PORTAADDR3
address_a[3] => ram_block1a366.PORTAADDR3
address_a[3] => ram_block1a367.PORTAADDR3
address_a[3] => ram_block1a368.PORTAADDR3
address_a[3] => ram_block1a369.PORTAADDR3
address_a[3] => ram_block1a370.PORTAADDR3
address_a[3] => ram_block1a371.PORTAADDR3
address_a[3] => ram_block1a372.PORTAADDR3
address_a[3] => ram_block1a373.PORTAADDR3
address_a[3] => ram_block1a374.PORTAADDR3
address_a[3] => ram_block1a375.PORTAADDR3
address_a[3] => ram_block1a376.PORTAADDR3
address_a[3] => ram_block1a377.PORTAADDR3
address_a[3] => ram_block1a378.PORTAADDR3
address_a[3] => ram_block1a379.PORTAADDR3
address_a[3] => ram_block1a380.PORTAADDR3
address_a[3] => ram_block1a381.PORTAADDR3
address_a[3] => ram_block1a382.PORTAADDR3
address_a[3] => ram_block1a383.PORTAADDR3
address_a[3] => ram_block1a384.PORTAADDR3
address_a[3] => ram_block1a385.PORTAADDR3
address_a[3] => ram_block1a386.PORTAADDR3
address_a[3] => ram_block1a387.PORTAADDR3
address_a[3] => ram_block1a388.PORTAADDR3
address_a[3] => ram_block1a389.PORTAADDR3
address_a[3] => ram_block1a390.PORTAADDR3
address_a[3] => ram_block1a391.PORTAADDR3
address_a[3] => ram_block1a392.PORTAADDR3
address_a[3] => ram_block1a393.PORTAADDR3
address_a[3] => ram_block1a394.PORTAADDR3
address_a[3] => ram_block1a395.PORTAADDR3
address_a[3] => ram_block1a396.PORTAADDR3
address_a[3] => ram_block1a397.PORTAADDR3
address_a[3] => ram_block1a398.PORTAADDR3
address_a[3] => ram_block1a399.PORTAADDR3
address_a[3] => ram_block1a400.PORTAADDR3
address_a[3] => ram_block1a401.PORTAADDR3
address_a[3] => ram_block1a402.PORTAADDR3
address_a[3] => ram_block1a403.PORTAADDR3
address_a[3] => ram_block1a404.PORTAADDR3
address_a[3] => ram_block1a405.PORTAADDR3
address_a[3] => ram_block1a406.PORTAADDR3
address_a[3] => ram_block1a407.PORTAADDR3
address_a[3] => ram_block1a408.PORTAADDR3
address_a[3] => ram_block1a409.PORTAADDR3
address_a[3] => ram_block1a410.PORTAADDR3
address_a[3] => ram_block1a411.PORTAADDR3
address_a[3] => ram_block1a412.PORTAADDR3
address_a[3] => ram_block1a413.PORTAADDR3
address_a[3] => ram_block1a414.PORTAADDR3
address_a[3] => ram_block1a415.PORTAADDR3
address_a[3] => ram_block1a416.PORTAADDR3
address_a[3] => ram_block1a417.PORTAADDR3
address_a[3] => ram_block1a418.PORTAADDR3
address_a[3] => ram_block1a419.PORTAADDR3
address_a[3] => ram_block1a420.PORTAADDR3
address_a[3] => ram_block1a421.PORTAADDR3
address_a[3] => ram_block1a422.PORTAADDR3
address_a[3] => ram_block1a423.PORTAADDR3
address_a[3] => ram_block1a424.PORTAADDR3
address_a[3] => ram_block1a425.PORTAADDR3
address_a[3] => ram_block1a426.PORTAADDR3
address_a[3] => ram_block1a427.PORTAADDR3
address_a[3] => ram_block1a428.PORTAADDR3
address_a[3] => ram_block1a429.PORTAADDR3
address_a[3] => ram_block1a430.PORTAADDR3
address_a[3] => ram_block1a431.PORTAADDR3
address_a[3] => ram_block1a432.PORTAADDR3
address_a[3] => ram_block1a433.PORTAADDR3
address_a[3] => ram_block1a434.PORTAADDR3
address_a[3] => ram_block1a435.PORTAADDR3
address_a[3] => ram_block1a436.PORTAADDR3
address_a[3] => ram_block1a437.PORTAADDR3
address_a[3] => ram_block1a438.PORTAADDR3
address_a[3] => ram_block1a439.PORTAADDR3
address_a[3] => ram_block1a440.PORTAADDR3
address_a[3] => ram_block1a441.PORTAADDR3
address_a[3] => ram_block1a442.PORTAADDR3
address_a[3] => ram_block1a443.PORTAADDR3
address_a[3] => ram_block1a444.PORTAADDR3
address_a[3] => ram_block1a445.PORTAADDR3
address_a[3] => ram_block1a446.PORTAADDR3
address_a[3] => ram_block1a447.PORTAADDR3
address_a[3] => ram_block1a448.PORTAADDR3
address_a[3] => ram_block1a449.PORTAADDR3
address_a[3] => ram_block1a450.PORTAADDR3
address_a[3] => ram_block1a451.PORTAADDR3
address_a[3] => ram_block1a452.PORTAADDR3
address_a[3] => ram_block1a453.PORTAADDR3
address_a[3] => ram_block1a454.PORTAADDR3
address_a[3] => ram_block1a455.PORTAADDR3
address_a[3] => ram_block1a456.PORTAADDR3
address_a[3] => ram_block1a457.PORTAADDR3
address_a[3] => ram_block1a458.PORTAADDR3
address_a[3] => ram_block1a459.PORTAADDR3
address_a[3] => ram_block1a460.PORTAADDR3
address_a[3] => ram_block1a461.PORTAADDR3
address_a[3] => ram_block1a462.PORTAADDR3
address_a[3] => ram_block1a463.PORTAADDR3
address_a[3] => ram_block1a464.PORTAADDR3
address_a[3] => ram_block1a465.PORTAADDR3
address_a[3] => ram_block1a466.PORTAADDR3
address_a[3] => ram_block1a467.PORTAADDR3
address_a[3] => ram_block1a468.PORTAADDR3
address_a[3] => ram_block1a469.PORTAADDR3
address_a[3] => ram_block1a470.PORTAADDR3
address_a[3] => ram_block1a471.PORTAADDR3
address_a[3] => ram_block1a472.PORTAADDR3
address_a[3] => ram_block1a473.PORTAADDR3
address_a[3] => ram_block1a474.PORTAADDR3
address_a[3] => ram_block1a475.PORTAADDR3
address_a[3] => ram_block1a476.PORTAADDR3
address_a[3] => ram_block1a477.PORTAADDR3
address_a[3] => ram_block1a478.PORTAADDR3
address_a[3] => ram_block1a479.PORTAADDR3
address_a[3] => ram_block1a480.PORTAADDR3
address_a[3] => ram_block1a481.PORTAADDR3
address_a[3] => ram_block1a482.PORTAADDR3
address_a[3] => ram_block1a483.PORTAADDR3
address_a[3] => ram_block1a484.PORTAADDR3
address_a[3] => ram_block1a485.PORTAADDR3
address_a[3] => ram_block1a486.PORTAADDR3
address_a[3] => ram_block1a487.PORTAADDR3
address_a[3] => ram_block1a488.PORTAADDR3
address_a[3] => ram_block1a489.PORTAADDR3
address_a[3] => ram_block1a490.PORTAADDR3
address_a[3] => ram_block1a491.PORTAADDR3
address_a[3] => ram_block1a492.PORTAADDR3
address_a[3] => ram_block1a493.PORTAADDR3
address_a[3] => ram_block1a494.PORTAADDR3
address_a[3] => ram_block1a495.PORTAADDR3
address_a[3] => ram_block1a496.PORTAADDR3
address_a[3] => ram_block1a497.PORTAADDR3
address_a[3] => ram_block1a498.PORTAADDR3
address_a[3] => ram_block1a499.PORTAADDR3
address_a[3] => ram_block1a500.PORTAADDR3
address_a[3] => ram_block1a501.PORTAADDR3
address_a[3] => ram_block1a502.PORTAADDR3
address_a[3] => ram_block1a503.PORTAADDR3
address_a[3] => ram_block1a504.PORTAADDR3
address_a[3] => ram_block1a505.PORTAADDR3
address_a[3] => ram_block1a506.PORTAADDR3
address_a[3] => ram_block1a507.PORTAADDR3
address_a[3] => ram_block1a508.PORTAADDR3
address_a[3] => ram_block1a509.PORTAADDR3
address_a[3] => ram_block1a510.PORTAADDR3
address_a[3] => ram_block1a511.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[4] => ram_block1a256.PORTAADDR4
address_a[4] => ram_block1a257.PORTAADDR4
address_a[4] => ram_block1a258.PORTAADDR4
address_a[4] => ram_block1a259.PORTAADDR4
address_a[4] => ram_block1a260.PORTAADDR4
address_a[4] => ram_block1a261.PORTAADDR4
address_a[4] => ram_block1a262.PORTAADDR4
address_a[4] => ram_block1a263.PORTAADDR4
address_a[4] => ram_block1a264.PORTAADDR4
address_a[4] => ram_block1a265.PORTAADDR4
address_a[4] => ram_block1a266.PORTAADDR4
address_a[4] => ram_block1a267.PORTAADDR4
address_a[4] => ram_block1a268.PORTAADDR4
address_a[4] => ram_block1a269.PORTAADDR4
address_a[4] => ram_block1a270.PORTAADDR4
address_a[4] => ram_block1a271.PORTAADDR4
address_a[4] => ram_block1a272.PORTAADDR4
address_a[4] => ram_block1a273.PORTAADDR4
address_a[4] => ram_block1a274.PORTAADDR4
address_a[4] => ram_block1a275.PORTAADDR4
address_a[4] => ram_block1a276.PORTAADDR4
address_a[4] => ram_block1a277.PORTAADDR4
address_a[4] => ram_block1a278.PORTAADDR4
address_a[4] => ram_block1a279.PORTAADDR4
address_a[4] => ram_block1a280.PORTAADDR4
address_a[4] => ram_block1a281.PORTAADDR4
address_a[4] => ram_block1a282.PORTAADDR4
address_a[4] => ram_block1a283.PORTAADDR4
address_a[4] => ram_block1a284.PORTAADDR4
address_a[4] => ram_block1a285.PORTAADDR4
address_a[4] => ram_block1a286.PORTAADDR4
address_a[4] => ram_block1a287.PORTAADDR4
address_a[4] => ram_block1a288.PORTAADDR4
address_a[4] => ram_block1a289.PORTAADDR4
address_a[4] => ram_block1a290.PORTAADDR4
address_a[4] => ram_block1a291.PORTAADDR4
address_a[4] => ram_block1a292.PORTAADDR4
address_a[4] => ram_block1a293.PORTAADDR4
address_a[4] => ram_block1a294.PORTAADDR4
address_a[4] => ram_block1a295.PORTAADDR4
address_a[4] => ram_block1a296.PORTAADDR4
address_a[4] => ram_block1a297.PORTAADDR4
address_a[4] => ram_block1a298.PORTAADDR4
address_a[4] => ram_block1a299.PORTAADDR4
address_a[4] => ram_block1a300.PORTAADDR4
address_a[4] => ram_block1a301.PORTAADDR4
address_a[4] => ram_block1a302.PORTAADDR4
address_a[4] => ram_block1a303.PORTAADDR4
address_a[4] => ram_block1a304.PORTAADDR4
address_a[4] => ram_block1a305.PORTAADDR4
address_a[4] => ram_block1a306.PORTAADDR4
address_a[4] => ram_block1a307.PORTAADDR4
address_a[4] => ram_block1a308.PORTAADDR4
address_a[4] => ram_block1a309.PORTAADDR4
address_a[4] => ram_block1a310.PORTAADDR4
address_a[4] => ram_block1a311.PORTAADDR4
address_a[4] => ram_block1a312.PORTAADDR4
address_a[4] => ram_block1a313.PORTAADDR4
address_a[4] => ram_block1a314.PORTAADDR4
address_a[4] => ram_block1a315.PORTAADDR4
address_a[4] => ram_block1a316.PORTAADDR4
address_a[4] => ram_block1a317.PORTAADDR4
address_a[4] => ram_block1a318.PORTAADDR4
address_a[4] => ram_block1a319.PORTAADDR4
address_a[4] => ram_block1a320.PORTAADDR4
address_a[4] => ram_block1a321.PORTAADDR4
address_a[4] => ram_block1a322.PORTAADDR4
address_a[4] => ram_block1a323.PORTAADDR4
address_a[4] => ram_block1a324.PORTAADDR4
address_a[4] => ram_block1a325.PORTAADDR4
address_a[4] => ram_block1a326.PORTAADDR4
address_a[4] => ram_block1a327.PORTAADDR4
address_a[4] => ram_block1a328.PORTAADDR4
address_a[4] => ram_block1a329.PORTAADDR4
address_a[4] => ram_block1a330.PORTAADDR4
address_a[4] => ram_block1a331.PORTAADDR4
address_a[4] => ram_block1a332.PORTAADDR4
address_a[4] => ram_block1a333.PORTAADDR4
address_a[4] => ram_block1a334.PORTAADDR4
address_a[4] => ram_block1a335.PORTAADDR4
address_a[4] => ram_block1a336.PORTAADDR4
address_a[4] => ram_block1a337.PORTAADDR4
address_a[4] => ram_block1a338.PORTAADDR4
address_a[4] => ram_block1a339.PORTAADDR4
address_a[4] => ram_block1a340.PORTAADDR4
address_a[4] => ram_block1a341.PORTAADDR4
address_a[4] => ram_block1a342.PORTAADDR4
address_a[4] => ram_block1a343.PORTAADDR4
address_a[4] => ram_block1a344.PORTAADDR4
address_a[4] => ram_block1a345.PORTAADDR4
address_a[4] => ram_block1a346.PORTAADDR4
address_a[4] => ram_block1a347.PORTAADDR4
address_a[4] => ram_block1a348.PORTAADDR4
address_a[4] => ram_block1a349.PORTAADDR4
address_a[4] => ram_block1a350.PORTAADDR4
address_a[4] => ram_block1a351.PORTAADDR4
address_a[4] => ram_block1a352.PORTAADDR4
address_a[4] => ram_block1a353.PORTAADDR4
address_a[4] => ram_block1a354.PORTAADDR4
address_a[4] => ram_block1a355.PORTAADDR4
address_a[4] => ram_block1a356.PORTAADDR4
address_a[4] => ram_block1a357.PORTAADDR4
address_a[4] => ram_block1a358.PORTAADDR4
address_a[4] => ram_block1a359.PORTAADDR4
address_a[4] => ram_block1a360.PORTAADDR4
address_a[4] => ram_block1a361.PORTAADDR4
address_a[4] => ram_block1a362.PORTAADDR4
address_a[4] => ram_block1a363.PORTAADDR4
address_a[4] => ram_block1a364.PORTAADDR4
address_a[4] => ram_block1a365.PORTAADDR4
address_a[4] => ram_block1a366.PORTAADDR4
address_a[4] => ram_block1a367.PORTAADDR4
address_a[4] => ram_block1a368.PORTAADDR4
address_a[4] => ram_block1a369.PORTAADDR4
address_a[4] => ram_block1a370.PORTAADDR4
address_a[4] => ram_block1a371.PORTAADDR4
address_a[4] => ram_block1a372.PORTAADDR4
address_a[4] => ram_block1a373.PORTAADDR4
address_a[4] => ram_block1a374.PORTAADDR4
address_a[4] => ram_block1a375.PORTAADDR4
address_a[4] => ram_block1a376.PORTAADDR4
address_a[4] => ram_block1a377.PORTAADDR4
address_a[4] => ram_block1a378.PORTAADDR4
address_a[4] => ram_block1a379.PORTAADDR4
address_a[4] => ram_block1a380.PORTAADDR4
address_a[4] => ram_block1a381.PORTAADDR4
address_a[4] => ram_block1a382.PORTAADDR4
address_a[4] => ram_block1a383.PORTAADDR4
address_a[4] => ram_block1a384.PORTAADDR4
address_a[4] => ram_block1a385.PORTAADDR4
address_a[4] => ram_block1a386.PORTAADDR4
address_a[4] => ram_block1a387.PORTAADDR4
address_a[4] => ram_block1a388.PORTAADDR4
address_a[4] => ram_block1a389.PORTAADDR4
address_a[4] => ram_block1a390.PORTAADDR4
address_a[4] => ram_block1a391.PORTAADDR4
address_a[4] => ram_block1a392.PORTAADDR4
address_a[4] => ram_block1a393.PORTAADDR4
address_a[4] => ram_block1a394.PORTAADDR4
address_a[4] => ram_block1a395.PORTAADDR4
address_a[4] => ram_block1a396.PORTAADDR4
address_a[4] => ram_block1a397.PORTAADDR4
address_a[4] => ram_block1a398.PORTAADDR4
address_a[4] => ram_block1a399.PORTAADDR4
address_a[4] => ram_block1a400.PORTAADDR4
address_a[4] => ram_block1a401.PORTAADDR4
address_a[4] => ram_block1a402.PORTAADDR4
address_a[4] => ram_block1a403.PORTAADDR4
address_a[4] => ram_block1a404.PORTAADDR4
address_a[4] => ram_block1a405.PORTAADDR4
address_a[4] => ram_block1a406.PORTAADDR4
address_a[4] => ram_block1a407.PORTAADDR4
address_a[4] => ram_block1a408.PORTAADDR4
address_a[4] => ram_block1a409.PORTAADDR4
address_a[4] => ram_block1a410.PORTAADDR4
address_a[4] => ram_block1a411.PORTAADDR4
address_a[4] => ram_block1a412.PORTAADDR4
address_a[4] => ram_block1a413.PORTAADDR4
address_a[4] => ram_block1a414.PORTAADDR4
address_a[4] => ram_block1a415.PORTAADDR4
address_a[4] => ram_block1a416.PORTAADDR4
address_a[4] => ram_block1a417.PORTAADDR4
address_a[4] => ram_block1a418.PORTAADDR4
address_a[4] => ram_block1a419.PORTAADDR4
address_a[4] => ram_block1a420.PORTAADDR4
address_a[4] => ram_block1a421.PORTAADDR4
address_a[4] => ram_block1a422.PORTAADDR4
address_a[4] => ram_block1a423.PORTAADDR4
address_a[4] => ram_block1a424.PORTAADDR4
address_a[4] => ram_block1a425.PORTAADDR4
address_a[4] => ram_block1a426.PORTAADDR4
address_a[4] => ram_block1a427.PORTAADDR4
address_a[4] => ram_block1a428.PORTAADDR4
address_a[4] => ram_block1a429.PORTAADDR4
address_a[4] => ram_block1a430.PORTAADDR4
address_a[4] => ram_block1a431.PORTAADDR4
address_a[4] => ram_block1a432.PORTAADDR4
address_a[4] => ram_block1a433.PORTAADDR4
address_a[4] => ram_block1a434.PORTAADDR4
address_a[4] => ram_block1a435.PORTAADDR4
address_a[4] => ram_block1a436.PORTAADDR4
address_a[4] => ram_block1a437.PORTAADDR4
address_a[4] => ram_block1a438.PORTAADDR4
address_a[4] => ram_block1a439.PORTAADDR4
address_a[4] => ram_block1a440.PORTAADDR4
address_a[4] => ram_block1a441.PORTAADDR4
address_a[4] => ram_block1a442.PORTAADDR4
address_a[4] => ram_block1a443.PORTAADDR4
address_a[4] => ram_block1a444.PORTAADDR4
address_a[4] => ram_block1a445.PORTAADDR4
address_a[4] => ram_block1a446.PORTAADDR4
address_a[4] => ram_block1a447.PORTAADDR4
address_a[4] => ram_block1a448.PORTAADDR4
address_a[4] => ram_block1a449.PORTAADDR4
address_a[4] => ram_block1a450.PORTAADDR4
address_a[4] => ram_block1a451.PORTAADDR4
address_a[4] => ram_block1a452.PORTAADDR4
address_a[4] => ram_block1a453.PORTAADDR4
address_a[4] => ram_block1a454.PORTAADDR4
address_a[4] => ram_block1a455.PORTAADDR4
address_a[4] => ram_block1a456.PORTAADDR4
address_a[4] => ram_block1a457.PORTAADDR4
address_a[4] => ram_block1a458.PORTAADDR4
address_a[4] => ram_block1a459.PORTAADDR4
address_a[4] => ram_block1a460.PORTAADDR4
address_a[4] => ram_block1a461.PORTAADDR4
address_a[4] => ram_block1a462.PORTAADDR4
address_a[4] => ram_block1a463.PORTAADDR4
address_a[4] => ram_block1a464.PORTAADDR4
address_a[4] => ram_block1a465.PORTAADDR4
address_a[4] => ram_block1a466.PORTAADDR4
address_a[4] => ram_block1a467.PORTAADDR4
address_a[4] => ram_block1a468.PORTAADDR4
address_a[4] => ram_block1a469.PORTAADDR4
address_a[4] => ram_block1a470.PORTAADDR4
address_a[4] => ram_block1a471.PORTAADDR4
address_a[4] => ram_block1a472.PORTAADDR4
address_a[4] => ram_block1a473.PORTAADDR4
address_a[4] => ram_block1a474.PORTAADDR4
address_a[4] => ram_block1a475.PORTAADDR4
address_a[4] => ram_block1a476.PORTAADDR4
address_a[4] => ram_block1a477.PORTAADDR4
address_a[4] => ram_block1a478.PORTAADDR4
address_a[4] => ram_block1a479.PORTAADDR4
address_a[4] => ram_block1a480.PORTAADDR4
address_a[4] => ram_block1a481.PORTAADDR4
address_a[4] => ram_block1a482.PORTAADDR4
address_a[4] => ram_block1a483.PORTAADDR4
address_a[4] => ram_block1a484.PORTAADDR4
address_a[4] => ram_block1a485.PORTAADDR4
address_a[4] => ram_block1a486.PORTAADDR4
address_a[4] => ram_block1a487.PORTAADDR4
address_a[4] => ram_block1a488.PORTAADDR4
address_a[4] => ram_block1a489.PORTAADDR4
address_a[4] => ram_block1a490.PORTAADDR4
address_a[4] => ram_block1a491.PORTAADDR4
address_a[4] => ram_block1a492.PORTAADDR4
address_a[4] => ram_block1a493.PORTAADDR4
address_a[4] => ram_block1a494.PORTAADDR4
address_a[4] => ram_block1a495.PORTAADDR4
address_a[4] => ram_block1a496.PORTAADDR4
address_a[4] => ram_block1a497.PORTAADDR4
address_a[4] => ram_block1a498.PORTAADDR4
address_a[4] => ram_block1a499.PORTAADDR4
address_a[4] => ram_block1a500.PORTAADDR4
address_a[4] => ram_block1a501.PORTAADDR4
address_a[4] => ram_block1a502.PORTAADDR4
address_a[4] => ram_block1a503.PORTAADDR4
address_a[4] => ram_block1a504.PORTAADDR4
address_a[4] => ram_block1a505.PORTAADDR4
address_a[4] => ram_block1a506.PORTAADDR4
address_a[4] => ram_block1a507.PORTAADDR4
address_a[4] => ram_block1a508.PORTAADDR4
address_a[4] => ram_block1a509.PORTAADDR4
address_a[4] => ram_block1a510.PORTAADDR4
address_a[4] => ram_block1a511.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[5] => ram_block1a256.PORTAADDR5
address_a[5] => ram_block1a257.PORTAADDR5
address_a[5] => ram_block1a258.PORTAADDR5
address_a[5] => ram_block1a259.PORTAADDR5
address_a[5] => ram_block1a260.PORTAADDR5
address_a[5] => ram_block1a261.PORTAADDR5
address_a[5] => ram_block1a262.PORTAADDR5
address_a[5] => ram_block1a263.PORTAADDR5
address_a[5] => ram_block1a264.PORTAADDR5
address_a[5] => ram_block1a265.PORTAADDR5
address_a[5] => ram_block1a266.PORTAADDR5
address_a[5] => ram_block1a267.PORTAADDR5
address_a[5] => ram_block1a268.PORTAADDR5
address_a[5] => ram_block1a269.PORTAADDR5
address_a[5] => ram_block1a270.PORTAADDR5
address_a[5] => ram_block1a271.PORTAADDR5
address_a[5] => ram_block1a272.PORTAADDR5
address_a[5] => ram_block1a273.PORTAADDR5
address_a[5] => ram_block1a274.PORTAADDR5
address_a[5] => ram_block1a275.PORTAADDR5
address_a[5] => ram_block1a276.PORTAADDR5
address_a[5] => ram_block1a277.PORTAADDR5
address_a[5] => ram_block1a278.PORTAADDR5
address_a[5] => ram_block1a279.PORTAADDR5
address_a[5] => ram_block1a280.PORTAADDR5
address_a[5] => ram_block1a281.PORTAADDR5
address_a[5] => ram_block1a282.PORTAADDR5
address_a[5] => ram_block1a283.PORTAADDR5
address_a[5] => ram_block1a284.PORTAADDR5
address_a[5] => ram_block1a285.PORTAADDR5
address_a[5] => ram_block1a286.PORTAADDR5
address_a[5] => ram_block1a287.PORTAADDR5
address_a[5] => ram_block1a288.PORTAADDR5
address_a[5] => ram_block1a289.PORTAADDR5
address_a[5] => ram_block1a290.PORTAADDR5
address_a[5] => ram_block1a291.PORTAADDR5
address_a[5] => ram_block1a292.PORTAADDR5
address_a[5] => ram_block1a293.PORTAADDR5
address_a[5] => ram_block1a294.PORTAADDR5
address_a[5] => ram_block1a295.PORTAADDR5
address_a[5] => ram_block1a296.PORTAADDR5
address_a[5] => ram_block1a297.PORTAADDR5
address_a[5] => ram_block1a298.PORTAADDR5
address_a[5] => ram_block1a299.PORTAADDR5
address_a[5] => ram_block1a300.PORTAADDR5
address_a[5] => ram_block1a301.PORTAADDR5
address_a[5] => ram_block1a302.PORTAADDR5
address_a[5] => ram_block1a303.PORTAADDR5
address_a[5] => ram_block1a304.PORTAADDR5
address_a[5] => ram_block1a305.PORTAADDR5
address_a[5] => ram_block1a306.PORTAADDR5
address_a[5] => ram_block1a307.PORTAADDR5
address_a[5] => ram_block1a308.PORTAADDR5
address_a[5] => ram_block1a309.PORTAADDR5
address_a[5] => ram_block1a310.PORTAADDR5
address_a[5] => ram_block1a311.PORTAADDR5
address_a[5] => ram_block1a312.PORTAADDR5
address_a[5] => ram_block1a313.PORTAADDR5
address_a[5] => ram_block1a314.PORTAADDR5
address_a[5] => ram_block1a315.PORTAADDR5
address_a[5] => ram_block1a316.PORTAADDR5
address_a[5] => ram_block1a317.PORTAADDR5
address_a[5] => ram_block1a318.PORTAADDR5
address_a[5] => ram_block1a319.PORTAADDR5
address_a[5] => ram_block1a320.PORTAADDR5
address_a[5] => ram_block1a321.PORTAADDR5
address_a[5] => ram_block1a322.PORTAADDR5
address_a[5] => ram_block1a323.PORTAADDR5
address_a[5] => ram_block1a324.PORTAADDR5
address_a[5] => ram_block1a325.PORTAADDR5
address_a[5] => ram_block1a326.PORTAADDR5
address_a[5] => ram_block1a327.PORTAADDR5
address_a[5] => ram_block1a328.PORTAADDR5
address_a[5] => ram_block1a329.PORTAADDR5
address_a[5] => ram_block1a330.PORTAADDR5
address_a[5] => ram_block1a331.PORTAADDR5
address_a[5] => ram_block1a332.PORTAADDR5
address_a[5] => ram_block1a333.PORTAADDR5
address_a[5] => ram_block1a334.PORTAADDR5
address_a[5] => ram_block1a335.PORTAADDR5
address_a[5] => ram_block1a336.PORTAADDR5
address_a[5] => ram_block1a337.PORTAADDR5
address_a[5] => ram_block1a338.PORTAADDR5
address_a[5] => ram_block1a339.PORTAADDR5
address_a[5] => ram_block1a340.PORTAADDR5
address_a[5] => ram_block1a341.PORTAADDR5
address_a[5] => ram_block1a342.PORTAADDR5
address_a[5] => ram_block1a343.PORTAADDR5
address_a[5] => ram_block1a344.PORTAADDR5
address_a[5] => ram_block1a345.PORTAADDR5
address_a[5] => ram_block1a346.PORTAADDR5
address_a[5] => ram_block1a347.PORTAADDR5
address_a[5] => ram_block1a348.PORTAADDR5
address_a[5] => ram_block1a349.PORTAADDR5
address_a[5] => ram_block1a350.PORTAADDR5
address_a[5] => ram_block1a351.PORTAADDR5
address_a[5] => ram_block1a352.PORTAADDR5
address_a[5] => ram_block1a353.PORTAADDR5
address_a[5] => ram_block1a354.PORTAADDR5
address_a[5] => ram_block1a355.PORTAADDR5
address_a[5] => ram_block1a356.PORTAADDR5
address_a[5] => ram_block1a357.PORTAADDR5
address_a[5] => ram_block1a358.PORTAADDR5
address_a[5] => ram_block1a359.PORTAADDR5
address_a[5] => ram_block1a360.PORTAADDR5
address_a[5] => ram_block1a361.PORTAADDR5
address_a[5] => ram_block1a362.PORTAADDR5
address_a[5] => ram_block1a363.PORTAADDR5
address_a[5] => ram_block1a364.PORTAADDR5
address_a[5] => ram_block1a365.PORTAADDR5
address_a[5] => ram_block1a366.PORTAADDR5
address_a[5] => ram_block1a367.PORTAADDR5
address_a[5] => ram_block1a368.PORTAADDR5
address_a[5] => ram_block1a369.PORTAADDR5
address_a[5] => ram_block1a370.PORTAADDR5
address_a[5] => ram_block1a371.PORTAADDR5
address_a[5] => ram_block1a372.PORTAADDR5
address_a[5] => ram_block1a373.PORTAADDR5
address_a[5] => ram_block1a374.PORTAADDR5
address_a[5] => ram_block1a375.PORTAADDR5
address_a[5] => ram_block1a376.PORTAADDR5
address_a[5] => ram_block1a377.PORTAADDR5
address_a[5] => ram_block1a378.PORTAADDR5
address_a[5] => ram_block1a379.PORTAADDR5
address_a[5] => ram_block1a380.PORTAADDR5
address_a[5] => ram_block1a381.PORTAADDR5
address_a[5] => ram_block1a382.PORTAADDR5
address_a[5] => ram_block1a383.PORTAADDR5
address_a[5] => ram_block1a384.PORTAADDR5
address_a[5] => ram_block1a385.PORTAADDR5
address_a[5] => ram_block1a386.PORTAADDR5
address_a[5] => ram_block1a387.PORTAADDR5
address_a[5] => ram_block1a388.PORTAADDR5
address_a[5] => ram_block1a389.PORTAADDR5
address_a[5] => ram_block1a390.PORTAADDR5
address_a[5] => ram_block1a391.PORTAADDR5
address_a[5] => ram_block1a392.PORTAADDR5
address_a[5] => ram_block1a393.PORTAADDR5
address_a[5] => ram_block1a394.PORTAADDR5
address_a[5] => ram_block1a395.PORTAADDR5
address_a[5] => ram_block1a396.PORTAADDR5
address_a[5] => ram_block1a397.PORTAADDR5
address_a[5] => ram_block1a398.PORTAADDR5
address_a[5] => ram_block1a399.PORTAADDR5
address_a[5] => ram_block1a400.PORTAADDR5
address_a[5] => ram_block1a401.PORTAADDR5
address_a[5] => ram_block1a402.PORTAADDR5
address_a[5] => ram_block1a403.PORTAADDR5
address_a[5] => ram_block1a404.PORTAADDR5
address_a[5] => ram_block1a405.PORTAADDR5
address_a[5] => ram_block1a406.PORTAADDR5
address_a[5] => ram_block1a407.PORTAADDR5
address_a[5] => ram_block1a408.PORTAADDR5
address_a[5] => ram_block1a409.PORTAADDR5
address_a[5] => ram_block1a410.PORTAADDR5
address_a[5] => ram_block1a411.PORTAADDR5
address_a[5] => ram_block1a412.PORTAADDR5
address_a[5] => ram_block1a413.PORTAADDR5
address_a[5] => ram_block1a414.PORTAADDR5
address_a[5] => ram_block1a415.PORTAADDR5
address_a[5] => ram_block1a416.PORTAADDR5
address_a[5] => ram_block1a417.PORTAADDR5
address_a[5] => ram_block1a418.PORTAADDR5
address_a[5] => ram_block1a419.PORTAADDR5
address_a[5] => ram_block1a420.PORTAADDR5
address_a[5] => ram_block1a421.PORTAADDR5
address_a[5] => ram_block1a422.PORTAADDR5
address_a[5] => ram_block1a423.PORTAADDR5
address_a[5] => ram_block1a424.PORTAADDR5
address_a[5] => ram_block1a425.PORTAADDR5
address_a[5] => ram_block1a426.PORTAADDR5
address_a[5] => ram_block1a427.PORTAADDR5
address_a[5] => ram_block1a428.PORTAADDR5
address_a[5] => ram_block1a429.PORTAADDR5
address_a[5] => ram_block1a430.PORTAADDR5
address_a[5] => ram_block1a431.PORTAADDR5
address_a[5] => ram_block1a432.PORTAADDR5
address_a[5] => ram_block1a433.PORTAADDR5
address_a[5] => ram_block1a434.PORTAADDR5
address_a[5] => ram_block1a435.PORTAADDR5
address_a[5] => ram_block1a436.PORTAADDR5
address_a[5] => ram_block1a437.PORTAADDR5
address_a[5] => ram_block1a438.PORTAADDR5
address_a[5] => ram_block1a439.PORTAADDR5
address_a[5] => ram_block1a440.PORTAADDR5
address_a[5] => ram_block1a441.PORTAADDR5
address_a[5] => ram_block1a442.PORTAADDR5
address_a[5] => ram_block1a443.PORTAADDR5
address_a[5] => ram_block1a444.PORTAADDR5
address_a[5] => ram_block1a445.PORTAADDR5
address_a[5] => ram_block1a446.PORTAADDR5
address_a[5] => ram_block1a447.PORTAADDR5
address_a[5] => ram_block1a448.PORTAADDR5
address_a[5] => ram_block1a449.PORTAADDR5
address_a[5] => ram_block1a450.PORTAADDR5
address_a[5] => ram_block1a451.PORTAADDR5
address_a[5] => ram_block1a452.PORTAADDR5
address_a[5] => ram_block1a453.PORTAADDR5
address_a[5] => ram_block1a454.PORTAADDR5
address_a[5] => ram_block1a455.PORTAADDR5
address_a[5] => ram_block1a456.PORTAADDR5
address_a[5] => ram_block1a457.PORTAADDR5
address_a[5] => ram_block1a458.PORTAADDR5
address_a[5] => ram_block1a459.PORTAADDR5
address_a[5] => ram_block1a460.PORTAADDR5
address_a[5] => ram_block1a461.PORTAADDR5
address_a[5] => ram_block1a462.PORTAADDR5
address_a[5] => ram_block1a463.PORTAADDR5
address_a[5] => ram_block1a464.PORTAADDR5
address_a[5] => ram_block1a465.PORTAADDR5
address_a[5] => ram_block1a466.PORTAADDR5
address_a[5] => ram_block1a467.PORTAADDR5
address_a[5] => ram_block1a468.PORTAADDR5
address_a[5] => ram_block1a469.PORTAADDR5
address_a[5] => ram_block1a470.PORTAADDR5
address_a[5] => ram_block1a471.PORTAADDR5
address_a[5] => ram_block1a472.PORTAADDR5
address_a[5] => ram_block1a473.PORTAADDR5
address_a[5] => ram_block1a474.PORTAADDR5
address_a[5] => ram_block1a475.PORTAADDR5
address_a[5] => ram_block1a476.PORTAADDR5
address_a[5] => ram_block1a477.PORTAADDR5
address_a[5] => ram_block1a478.PORTAADDR5
address_a[5] => ram_block1a479.PORTAADDR5
address_a[5] => ram_block1a480.PORTAADDR5
address_a[5] => ram_block1a481.PORTAADDR5
address_a[5] => ram_block1a482.PORTAADDR5
address_a[5] => ram_block1a483.PORTAADDR5
address_a[5] => ram_block1a484.PORTAADDR5
address_a[5] => ram_block1a485.PORTAADDR5
address_a[5] => ram_block1a486.PORTAADDR5
address_a[5] => ram_block1a487.PORTAADDR5
address_a[5] => ram_block1a488.PORTAADDR5
address_a[5] => ram_block1a489.PORTAADDR5
address_a[5] => ram_block1a490.PORTAADDR5
address_a[5] => ram_block1a491.PORTAADDR5
address_a[5] => ram_block1a492.PORTAADDR5
address_a[5] => ram_block1a493.PORTAADDR5
address_a[5] => ram_block1a494.PORTAADDR5
address_a[5] => ram_block1a495.PORTAADDR5
address_a[5] => ram_block1a496.PORTAADDR5
address_a[5] => ram_block1a497.PORTAADDR5
address_a[5] => ram_block1a498.PORTAADDR5
address_a[5] => ram_block1a499.PORTAADDR5
address_a[5] => ram_block1a500.PORTAADDR5
address_a[5] => ram_block1a501.PORTAADDR5
address_a[5] => ram_block1a502.PORTAADDR5
address_a[5] => ram_block1a503.PORTAADDR5
address_a[5] => ram_block1a504.PORTAADDR5
address_a[5] => ram_block1a505.PORTAADDR5
address_a[5] => ram_block1a506.PORTAADDR5
address_a[5] => ram_block1a507.PORTAADDR5
address_a[5] => ram_block1a508.PORTAADDR5
address_a[5] => ram_block1a509.PORTAADDR5
address_a[5] => ram_block1a510.PORTAADDR5
address_a[5] => ram_block1a511.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock0 => ram_block1a258.CLK0
clock0 => ram_block1a259.CLK0
clock0 => ram_block1a260.CLK0
clock0 => ram_block1a261.CLK0
clock0 => ram_block1a262.CLK0
clock0 => ram_block1a263.CLK0
clock0 => ram_block1a264.CLK0
clock0 => ram_block1a265.CLK0
clock0 => ram_block1a266.CLK0
clock0 => ram_block1a267.CLK0
clock0 => ram_block1a268.CLK0
clock0 => ram_block1a269.CLK0
clock0 => ram_block1a270.CLK0
clock0 => ram_block1a271.CLK0
clock0 => ram_block1a272.CLK0
clock0 => ram_block1a273.CLK0
clock0 => ram_block1a274.CLK0
clock0 => ram_block1a275.CLK0
clock0 => ram_block1a276.CLK0
clock0 => ram_block1a277.CLK0
clock0 => ram_block1a278.CLK0
clock0 => ram_block1a279.CLK0
clock0 => ram_block1a280.CLK0
clock0 => ram_block1a281.CLK0
clock0 => ram_block1a282.CLK0
clock0 => ram_block1a283.CLK0
clock0 => ram_block1a284.CLK0
clock0 => ram_block1a285.CLK0
clock0 => ram_block1a286.CLK0
clock0 => ram_block1a287.CLK0
clock0 => ram_block1a288.CLK0
clock0 => ram_block1a289.CLK0
clock0 => ram_block1a290.CLK0
clock0 => ram_block1a291.CLK0
clock0 => ram_block1a292.CLK0
clock0 => ram_block1a293.CLK0
clock0 => ram_block1a294.CLK0
clock0 => ram_block1a295.CLK0
clock0 => ram_block1a296.CLK0
clock0 => ram_block1a297.CLK0
clock0 => ram_block1a298.CLK0
clock0 => ram_block1a299.CLK0
clock0 => ram_block1a300.CLK0
clock0 => ram_block1a301.CLK0
clock0 => ram_block1a302.CLK0
clock0 => ram_block1a303.CLK0
clock0 => ram_block1a304.CLK0
clock0 => ram_block1a305.CLK0
clock0 => ram_block1a306.CLK0
clock0 => ram_block1a307.CLK0
clock0 => ram_block1a308.CLK0
clock0 => ram_block1a309.CLK0
clock0 => ram_block1a310.CLK0
clock0 => ram_block1a311.CLK0
clock0 => ram_block1a312.CLK0
clock0 => ram_block1a313.CLK0
clock0 => ram_block1a314.CLK0
clock0 => ram_block1a315.CLK0
clock0 => ram_block1a316.CLK0
clock0 => ram_block1a317.CLK0
clock0 => ram_block1a318.CLK0
clock0 => ram_block1a319.CLK0
clock0 => ram_block1a320.CLK0
clock0 => ram_block1a321.CLK0
clock0 => ram_block1a322.CLK0
clock0 => ram_block1a323.CLK0
clock0 => ram_block1a324.CLK0
clock0 => ram_block1a325.CLK0
clock0 => ram_block1a326.CLK0
clock0 => ram_block1a327.CLK0
clock0 => ram_block1a328.CLK0
clock0 => ram_block1a329.CLK0
clock0 => ram_block1a330.CLK0
clock0 => ram_block1a331.CLK0
clock0 => ram_block1a332.CLK0
clock0 => ram_block1a333.CLK0
clock0 => ram_block1a334.CLK0
clock0 => ram_block1a335.CLK0
clock0 => ram_block1a336.CLK0
clock0 => ram_block1a337.CLK0
clock0 => ram_block1a338.CLK0
clock0 => ram_block1a339.CLK0
clock0 => ram_block1a340.CLK0
clock0 => ram_block1a341.CLK0
clock0 => ram_block1a342.CLK0
clock0 => ram_block1a343.CLK0
clock0 => ram_block1a344.CLK0
clock0 => ram_block1a345.CLK0
clock0 => ram_block1a346.CLK0
clock0 => ram_block1a347.CLK0
clock0 => ram_block1a348.CLK0
clock0 => ram_block1a349.CLK0
clock0 => ram_block1a350.CLK0
clock0 => ram_block1a351.CLK0
clock0 => ram_block1a352.CLK0
clock0 => ram_block1a353.CLK0
clock0 => ram_block1a354.CLK0
clock0 => ram_block1a355.CLK0
clock0 => ram_block1a356.CLK0
clock0 => ram_block1a357.CLK0
clock0 => ram_block1a358.CLK0
clock0 => ram_block1a359.CLK0
clock0 => ram_block1a360.CLK0
clock0 => ram_block1a361.CLK0
clock0 => ram_block1a362.CLK0
clock0 => ram_block1a363.CLK0
clock0 => ram_block1a364.CLK0
clock0 => ram_block1a365.CLK0
clock0 => ram_block1a366.CLK0
clock0 => ram_block1a367.CLK0
clock0 => ram_block1a368.CLK0
clock0 => ram_block1a369.CLK0
clock0 => ram_block1a370.CLK0
clock0 => ram_block1a371.CLK0
clock0 => ram_block1a372.CLK0
clock0 => ram_block1a373.CLK0
clock0 => ram_block1a374.CLK0
clock0 => ram_block1a375.CLK0
clock0 => ram_block1a376.CLK0
clock0 => ram_block1a377.CLK0
clock0 => ram_block1a378.CLK0
clock0 => ram_block1a379.CLK0
clock0 => ram_block1a380.CLK0
clock0 => ram_block1a381.CLK0
clock0 => ram_block1a382.CLK0
clock0 => ram_block1a383.CLK0
clock0 => ram_block1a384.CLK0
clock0 => ram_block1a385.CLK0
clock0 => ram_block1a386.CLK0
clock0 => ram_block1a387.CLK0
clock0 => ram_block1a388.CLK0
clock0 => ram_block1a389.CLK0
clock0 => ram_block1a390.CLK0
clock0 => ram_block1a391.CLK0
clock0 => ram_block1a392.CLK0
clock0 => ram_block1a393.CLK0
clock0 => ram_block1a394.CLK0
clock0 => ram_block1a395.CLK0
clock0 => ram_block1a396.CLK0
clock0 => ram_block1a397.CLK0
clock0 => ram_block1a398.CLK0
clock0 => ram_block1a399.CLK0
clock0 => ram_block1a400.CLK0
clock0 => ram_block1a401.CLK0
clock0 => ram_block1a402.CLK0
clock0 => ram_block1a403.CLK0
clock0 => ram_block1a404.CLK0
clock0 => ram_block1a405.CLK0
clock0 => ram_block1a406.CLK0
clock0 => ram_block1a407.CLK0
clock0 => ram_block1a408.CLK0
clock0 => ram_block1a409.CLK0
clock0 => ram_block1a410.CLK0
clock0 => ram_block1a411.CLK0
clock0 => ram_block1a412.CLK0
clock0 => ram_block1a413.CLK0
clock0 => ram_block1a414.CLK0
clock0 => ram_block1a415.CLK0
clock0 => ram_block1a416.CLK0
clock0 => ram_block1a417.CLK0
clock0 => ram_block1a418.CLK0
clock0 => ram_block1a419.CLK0
clock0 => ram_block1a420.CLK0
clock0 => ram_block1a421.CLK0
clock0 => ram_block1a422.CLK0
clock0 => ram_block1a423.CLK0
clock0 => ram_block1a424.CLK0
clock0 => ram_block1a425.CLK0
clock0 => ram_block1a426.CLK0
clock0 => ram_block1a427.CLK0
clock0 => ram_block1a428.CLK0
clock0 => ram_block1a429.CLK0
clock0 => ram_block1a430.CLK0
clock0 => ram_block1a431.CLK0
clock0 => ram_block1a432.CLK0
clock0 => ram_block1a433.CLK0
clock0 => ram_block1a434.CLK0
clock0 => ram_block1a435.CLK0
clock0 => ram_block1a436.CLK0
clock0 => ram_block1a437.CLK0
clock0 => ram_block1a438.CLK0
clock0 => ram_block1a439.CLK0
clock0 => ram_block1a440.CLK0
clock0 => ram_block1a441.CLK0
clock0 => ram_block1a442.CLK0
clock0 => ram_block1a443.CLK0
clock0 => ram_block1a444.CLK0
clock0 => ram_block1a445.CLK0
clock0 => ram_block1a446.CLK0
clock0 => ram_block1a447.CLK0
clock0 => ram_block1a448.CLK0
clock0 => ram_block1a449.CLK0
clock0 => ram_block1a450.CLK0
clock0 => ram_block1a451.CLK0
clock0 => ram_block1a452.CLK0
clock0 => ram_block1a453.CLK0
clock0 => ram_block1a454.CLK0
clock0 => ram_block1a455.CLK0
clock0 => ram_block1a456.CLK0
clock0 => ram_block1a457.CLK0
clock0 => ram_block1a458.CLK0
clock0 => ram_block1a459.CLK0
clock0 => ram_block1a460.CLK0
clock0 => ram_block1a461.CLK0
clock0 => ram_block1a462.CLK0
clock0 => ram_block1a463.CLK0
clock0 => ram_block1a464.CLK0
clock0 => ram_block1a465.CLK0
clock0 => ram_block1a466.CLK0
clock0 => ram_block1a467.CLK0
clock0 => ram_block1a468.CLK0
clock0 => ram_block1a469.CLK0
clock0 => ram_block1a470.CLK0
clock0 => ram_block1a471.CLK0
clock0 => ram_block1a472.CLK0
clock0 => ram_block1a473.CLK0
clock0 => ram_block1a474.CLK0
clock0 => ram_block1a475.CLK0
clock0 => ram_block1a476.CLK0
clock0 => ram_block1a477.CLK0
clock0 => ram_block1a478.CLK0
clock0 => ram_block1a479.CLK0
clock0 => ram_block1a480.CLK0
clock0 => ram_block1a481.CLK0
clock0 => ram_block1a482.CLK0
clock0 => ram_block1a483.CLK0
clock0 => ram_block1a484.CLK0
clock0 => ram_block1a485.CLK0
clock0 => ram_block1a486.CLK0
clock0 => ram_block1a487.CLK0
clock0 => ram_block1a488.CLK0
clock0 => ram_block1a489.CLK0
clock0 => ram_block1a490.CLK0
clock0 => ram_block1a491.CLK0
clock0 => ram_block1a492.CLK0
clock0 => ram_block1a493.CLK0
clock0 => ram_block1a494.CLK0
clock0 => ram_block1a495.CLK0
clock0 => ram_block1a496.CLK0
clock0 => ram_block1a497.CLK0
clock0 => ram_block1a498.CLK0
clock0 => ram_block1a499.CLK0
clock0 => ram_block1a500.CLK0
clock0 => ram_block1a501.CLK0
clock0 => ram_block1a502.CLK0
clock0 => ram_block1a503.CLK0
clock0 => ram_block1a504.CLK0
clock0 => ram_block1a505.CLK0
clock0 => ram_block1a506.CLK0
clock0 => ram_block1a507.CLK0
clock0 => ram_block1a508.CLK0
clock0 => ram_block1a509.CLK0
clock0 => ram_block1a510.CLK0
clock0 => ram_block1a511.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_a[128] <= ram_block1a128.PORTADATAOUT
q_a[129] <= ram_block1a129.PORTADATAOUT
q_a[130] <= ram_block1a130.PORTADATAOUT
q_a[131] <= ram_block1a131.PORTADATAOUT
q_a[132] <= ram_block1a132.PORTADATAOUT
q_a[133] <= ram_block1a133.PORTADATAOUT
q_a[134] <= ram_block1a134.PORTADATAOUT
q_a[135] <= ram_block1a135.PORTADATAOUT
q_a[136] <= ram_block1a136.PORTADATAOUT
q_a[137] <= ram_block1a137.PORTADATAOUT
q_a[138] <= ram_block1a138.PORTADATAOUT
q_a[139] <= ram_block1a139.PORTADATAOUT
q_a[140] <= ram_block1a140.PORTADATAOUT
q_a[141] <= ram_block1a141.PORTADATAOUT
q_a[142] <= ram_block1a142.PORTADATAOUT
q_a[143] <= ram_block1a143.PORTADATAOUT
q_a[144] <= ram_block1a144.PORTADATAOUT
q_a[145] <= ram_block1a145.PORTADATAOUT
q_a[146] <= ram_block1a146.PORTADATAOUT
q_a[147] <= ram_block1a147.PORTADATAOUT
q_a[148] <= ram_block1a148.PORTADATAOUT
q_a[149] <= ram_block1a149.PORTADATAOUT
q_a[150] <= ram_block1a150.PORTADATAOUT
q_a[151] <= ram_block1a151.PORTADATAOUT
q_a[152] <= ram_block1a152.PORTADATAOUT
q_a[153] <= ram_block1a153.PORTADATAOUT
q_a[154] <= ram_block1a154.PORTADATAOUT
q_a[155] <= ram_block1a155.PORTADATAOUT
q_a[156] <= ram_block1a156.PORTADATAOUT
q_a[157] <= ram_block1a157.PORTADATAOUT
q_a[158] <= ram_block1a158.PORTADATAOUT
q_a[159] <= ram_block1a159.PORTADATAOUT
q_a[160] <= ram_block1a160.PORTADATAOUT
q_a[161] <= ram_block1a161.PORTADATAOUT
q_a[162] <= ram_block1a162.PORTADATAOUT
q_a[163] <= ram_block1a163.PORTADATAOUT
q_a[164] <= ram_block1a164.PORTADATAOUT
q_a[165] <= ram_block1a165.PORTADATAOUT
q_a[166] <= ram_block1a166.PORTADATAOUT
q_a[167] <= ram_block1a167.PORTADATAOUT
q_a[168] <= ram_block1a168.PORTADATAOUT
q_a[169] <= ram_block1a169.PORTADATAOUT
q_a[170] <= ram_block1a170.PORTADATAOUT
q_a[171] <= ram_block1a171.PORTADATAOUT
q_a[172] <= ram_block1a172.PORTADATAOUT
q_a[173] <= ram_block1a173.PORTADATAOUT
q_a[174] <= ram_block1a174.PORTADATAOUT
q_a[175] <= ram_block1a175.PORTADATAOUT
q_a[176] <= ram_block1a176.PORTADATAOUT
q_a[177] <= ram_block1a177.PORTADATAOUT
q_a[178] <= ram_block1a178.PORTADATAOUT
q_a[179] <= ram_block1a179.PORTADATAOUT
q_a[180] <= ram_block1a180.PORTADATAOUT
q_a[181] <= ram_block1a181.PORTADATAOUT
q_a[182] <= ram_block1a182.PORTADATAOUT
q_a[183] <= ram_block1a183.PORTADATAOUT
q_a[184] <= ram_block1a184.PORTADATAOUT
q_a[185] <= ram_block1a185.PORTADATAOUT
q_a[186] <= ram_block1a186.PORTADATAOUT
q_a[187] <= ram_block1a187.PORTADATAOUT
q_a[188] <= ram_block1a188.PORTADATAOUT
q_a[189] <= ram_block1a189.PORTADATAOUT
q_a[190] <= ram_block1a190.PORTADATAOUT
q_a[191] <= ram_block1a191.PORTADATAOUT
q_a[192] <= ram_block1a192.PORTADATAOUT
q_a[193] <= ram_block1a193.PORTADATAOUT
q_a[194] <= ram_block1a194.PORTADATAOUT
q_a[195] <= ram_block1a195.PORTADATAOUT
q_a[196] <= ram_block1a196.PORTADATAOUT
q_a[197] <= ram_block1a197.PORTADATAOUT
q_a[198] <= ram_block1a198.PORTADATAOUT
q_a[199] <= ram_block1a199.PORTADATAOUT
q_a[200] <= ram_block1a200.PORTADATAOUT
q_a[201] <= ram_block1a201.PORTADATAOUT
q_a[202] <= ram_block1a202.PORTADATAOUT
q_a[203] <= ram_block1a203.PORTADATAOUT
q_a[204] <= ram_block1a204.PORTADATAOUT
q_a[205] <= ram_block1a205.PORTADATAOUT
q_a[206] <= ram_block1a206.PORTADATAOUT
q_a[207] <= ram_block1a207.PORTADATAOUT
q_a[208] <= ram_block1a208.PORTADATAOUT
q_a[209] <= ram_block1a209.PORTADATAOUT
q_a[210] <= ram_block1a210.PORTADATAOUT
q_a[211] <= ram_block1a211.PORTADATAOUT
q_a[212] <= ram_block1a212.PORTADATAOUT
q_a[213] <= ram_block1a213.PORTADATAOUT
q_a[214] <= ram_block1a214.PORTADATAOUT
q_a[215] <= ram_block1a215.PORTADATAOUT
q_a[216] <= ram_block1a216.PORTADATAOUT
q_a[217] <= ram_block1a217.PORTADATAOUT
q_a[218] <= ram_block1a218.PORTADATAOUT
q_a[219] <= ram_block1a219.PORTADATAOUT
q_a[220] <= ram_block1a220.PORTADATAOUT
q_a[221] <= ram_block1a221.PORTADATAOUT
q_a[222] <= ram_block1a222.PORTADATAOUT
q_a[223] <= ram_block1a223.PORTADATAOUT
q_a[224] <= ram_block1a224.PORTADATAOUT
q_a[225] <= ram_block1a225.PORTADATAOUT
q_a[226] <= ram_block1a226.PORTADATAOUT
q_a[227] <= ram_block1a227.PORTADATAOUT
q_a[228] <= ram_block1a228.PORTADATAOUT
q_a[229] <= ram_block1a229.PORTADATAOUT
q_a[230] <= ram_block1a230.PORTADATAOUT
q_a[231] <= ram_block1a231.PORTADATAOUT
q_a[232] <= ram_block1a232.PORTADATAOUT
q_a[233] <= ram_block1a233.PORTADATAOUT
q_a[234] <= ram_block1a234.PORTADATAOUT
q_a[235] <= ram_block1a235.PORTADATAOUT
q_a[236] <= ram_block1a236.PORTADATAOUT
q_a[237] <= ram_block1a237.PORTADATAOUT
q_a[238] <= ram_block1a238.PORTADATAOUT
q_a[239] <= ram_block1a239.PORTADATAOUT
q_a[240] <= ram_block1a240.PORTADATAOUT
q_a[241] <= ram_block1a241.PORTADATAOUT
q_a[242] <= ram_block1a242.PORTADATAOUT
q_a[243] <= ram_block1a243.PORTADATAOUT
q_a[244] <= ram_block1a244.PORTADATAOUT
q_a[245] <= ram_block1a245.PORTADATAOUT
q_a[246] <= ram_block1a246.PORTADATAOUT
q_a[247] <= ram_block1a247.PORTADATAOUT
q_a[248] <= ram_block1a248.PORTADATAOUT
q_a[249] <= ram_block1a249.PORTADATAOUT
q_a[250] <= ram_block1a250.PORTADATAOUT
q_a[251] <= ram_block1a251.PORTADATAOUT
q_a[252] <= ram_block1a252.PORTADATAOUT
q_a[253] <= ram_block1a253.PORTADATAOUT
q_a[254] <= ram_block1a254.PORTADATAOUT
q_a[255] <= ram_block1a255.PORTADATAOUT
q_a[256] <= ram_block1a256.PORTADATAOUT
q_a[257] <= ram_block1a257.PORTADATAOUT
q_a[258] <= ram_block1a258.PORTADATAOUT
q_a[259] <= ram_block1a259.PORTADATAOUT
q_a[260] <= ram_block1a260.PORTADATAOUT
q_a[261] <= ram_block1a261.PORTADATAOUT
q_a[262] <= ram_block1a262.PORTADATAOUT
q_a[263] <= ram_block1a263.PORTADATAOUT
q_a[264] <= ram_block1a264.PORTADATAOUT
q_a[265] <= ram_block1a265.PORTADATAOUT
q_a[266] <= ram_block1a266.PORTADATAOUT
q_a[267] <= ram_block1a267.PORTADATAOUT
q_a[268] <= ram_block1a268.PORTADATAOUT
q_a[269] <= ram_block1a269.PORTADATAOUT
q_a[270] <= ram_block1a270.PORTADATAOUT
q_a[271] <= ram_block1a271.PORTADATAOUT
q_a[272] <= ram_block1a272.PORTADATAOUT
q_a[273] <= ram_block1a273.PORTADATAOUT
q_a[274] <= ram_block1a274.PORTADATAOUT
q_a[275] <= ram_block1a275.PORTADATAOUT
q_a[276] <= ram_block1a276.PORTADATAOUT
q_a[277] <= ram_block1a277.PORTADATAOUT
q_a[278] <= ram_block1a278.PORTADATAOUT
q_a[279] <= ram_block1a279.PORTADATAOUT
q_a[280] <= ram_block1a280.PORTADATAOUT
q_a[281] <= ram_block1a281.PORTADATAOUT
q_a[282] <= ram_block1a282.PORTADATAOUT
q_a[283] <= ram_block1a283.PORTADATAOUT
q_a[284] <= ram_block1a284.PORTADATAOUT
q_a[285] <= ram_block1a285.PORTADATAOUT
q_a[286] <= ram_block1a286.PORTADATAOUT
q_a[287] <= ram_block1a287.PORTADATAOUT
q_a[288] <= ram_block1a288.PORTADATAOUT
q_a[289] <= ram_block1a289.PORTADATAOUT
q_a[290] <= ram_block1a290.PORTADATAOUT
q_a[291] <= ram_block1a291.PORTADATAOUT
q_a[292] <= ram_block1a292.PORTADATAOUT
q_a[293] <= ram_block1a293.PORTADATAOUT
q_a[294] <= ram_block1a294.PORTADATAOUT
q_a[295] <= ram_block1a295.PORTADATAOUT
q_a[296] <= ram_block1a296.PORTADATAOUT
q_a[297] <= ram_block1a297.PORTADATAOUT
q_a[298] <= ram_block1a298.PORTADATAOUT
q_a[299] <= ram_block1a299.PORTADATAOUT
q_a[300] <= ram_block1a300.PORTADATAOUT
q_a[301] <= ram_block1a301.PORTADATAOUT
q_a[302] <= ram_block1a302.PORTADATAOUT
q_a[303] <= ram_block1a303.PORTADATAOUT
q_a[304] <= ram_block1a304.PORTADATAOUT
q_a[305] <= ram_block1a305.PORTADATAOUT
q_a[306] <= ram_block1a306.PORTADATAOUT
q_a[307] <= ram_block1a307.PORTADATAOUT
q_a[308] <= ram_block1a308.PORTADATAOUT
q_a[309] <= ram_block1a309.PORTADATAOUT
q_a[310] <= ram_block1a310.PORTADATAOUT
q_a[311] <= ram_block1a311.PORTADATAOUT
q_a[312] <= ram_block1a312.PORTADATAOUT
q_a[313] <= ram_block1a313.PORTADATAOUT
q_a[314] <= ram_block1a314.PORTADATAOUT
q_a[315] <= ram_block1a315.PORTADATAOUT
q_a[316] <= ram_block1a316.PORTADATAOUT
q_a[317] <= ram_block1a317.PORTADATAOUT
q_a[318] <= ram_block1a318.PORTADATAOUT
q_a[319] <= ram_block1a319.PORTADATAOUT
q_a[320] <= ram_block1a320.PORTADATAOUT
q_a[321] <= ram_block1a321.PORTADATAOUT
q_a[322] <= ram_block1a322.PORTADATAOUT
q_a[323] <= ram_block1a323.PORTADATAOUT
q_a[324] <= ram_block1a324.PORTADATAOUT
q_a[325] <= ram_block1a325.PORTADATAOUT
q_a[326] <= ram_block1a326.PORTADATAOUT
q_a[327] <= ram_block1a327.PORTADATAOUT
q_a[328] <= ram_block1a328.PORTADATAOUT
q_a[329] <= ram_block1a329.PORTADATAOUT
q_a[330] <= ram_block1a330.PORTADATAOUT
q_a[331] <= ram_block1a331.PORTADATAOUT
q_a[332] <= ram_block1a332.PORTADATAOUT
q_a[333] <= ram_block1a333.PORTADATAOUT
q_a[334] <= ram_block1a334.PORTADATAOUT
q_a[335] <= ram_block1a335.PORTADATAOUT
q_a[336] <= ram_block1a336.PORTADATAOUT
q_a[337] <= ram_block1a337.PORTADATAOUT
q_a[338] <= ram_block1a338.PORTADATAOUT
q_a[339] <= ram_block1a339.PORTADATAOUT
q_a[340] <= ram_block1a340.PORTADATAOUT
q_a[341] <= ram_block1a341.PORTADATAOUT
q_a[342] <= ram_block1a342.PORTADATAOUT
q_a[343] <= ram_block1a343.PORTADATAOUT
q_a[344] <= ram_block1a344.PORTADATAOUT
q_a[345] <= ram_block1a345.PORTADATAOUT
q_a[346] <= ram_block1a346.PORTADATAOUT
q_a[347] <= ram_block1a347.PORTADATAOUT
q_a[348] <= ram_block1a348.PORTADATAOUT
q_a[349] <= ram_block1a349.PORTADATAOUT
q_a[350] <= ram_block1a350.PORTADATAOUT
q_a[351] <= ram_block1a351.PORTADATAOUT
q_a[352] <= ram_block1a352.PORTADATAOUT
q_a[353] <= ram_block1a353.PORTADATAOUT
q_a[354] <= ram_block1a354.PORTADATAOUT
q_a[355] <= ram_block1a355.PORTADATAOUT
q_a[356] <= ram_block1a356.PORTADATAOUT
q_a[357] <= ram_block1a357.PORTADATAOUT
q_a[358] <= ram_block1a358.PORTADATAOUT
q_a[359] <= ram_block1a359.PORTADATAOUT
q_a[360] <= ram_block1a360.PORTADATAOUT
q_a[361] <= ram_block1a361.PORTADATAOUT
q_a[362] <= ram_block1a362.PORTADATAOUT
q_a[363] <= ram_block1a363.PORTADATAOUT
q_a[364] <= ram_block1a364.PORTADATAOUT
q_a[365] <= ram_block1a365.PORTADATAOUT
q_a[366] <= ram_block1a366.PORTADATAOUT
q_a[367] <= ram_block1a367.PORTADATAOUT
q_a[368] <= ram_block1a368.PORTADATAOUT
q_a[369] <= ram_block1a369.PORTADATAOUT
q_a[370] <= ram_block1a370.PORTADATAOUT
q_a[371] <= ram_block1a371.PORTADATAOUT
q_a[372] <= ram_block1a372.PORTADATAOUT
q_a[373] <= ram_block1a373.PORTADATAOUT
q_a[374] <= ram_block1a374.PORTADATAOUT
q_a[375] <= ram_block1a375.PORTADATAOUT
q_a[376] <= ram_block1a376.PORTADATAOUT
q_a[377] <= ram_block1a377.PORTADATAOUT
q_a[378] <= ram_block1a378.PORTADATAOUT
q_a[379] <= ram_block1a379.PORTADATAOUT
q_a[380] <= ram_block1a380.PORTADATAOUT
q_a[381] <= ram_block1a381.PORTADATAOUT
q_a[382] <= ram_block1a382.PORTADATAOUT
q_a[383] <= ram_block1a383.PORTADATAOUT
q_a[384] <= ram_block1a384.PORTADATAOUT
q_a[385] <= ram_block1a385.PORTADATAOUT
q_a[386] <= ram_block1a386.PORTADATAOUT
q_a[387] <= ram_block1a387.PORTADATAOUT
q_a[388] <= ram_block1a388.PORTADATAOUT
q_a[389] <= ram_block1a389.PORTADATAOUT
q_a[390] <= ram_block1a390.PORTADATAOUT
q_a[391] <= ram_block1a391.PORTADATAOUT
q_a[392] <= ram_block1a392.PORTADATAOUT
q_a[393] <= ram_block1a393.PORTADATAOUT
q_a[394] <= ram_block1a394.PORTADATAOUT
q_a[395] <= ram_block1a395.PORTADATAOUT
q_a[396] <= ram_block1a396.PORTADATAOUT
q_a[397] <= ram_block1a397.PORTADATAOUT
q_a[398] <= ram_block1a398.PORTADATAOUT
q_a[399] <= ram_block1a399.PORTADATAOUT
q_a[400] <= ram_block1a400.PORTADATAOUT
q_a[401] <= ram_block1a401.PORTADATAOUT
q_a[402] <= ram_block1a402.PORTADATAOUT
q_a[403] <= ram_block1a403.PORTADATAOUT
q_a[404] <= ram_block1a404.PORTADATAOUT
q_a[405] <= ram_block1a405.PORTADATAOUT
q_a[406] <= ram_block1a406.PORTADATAOUT
q_a[407] <= ram_block1a407.PORTADATAOUT
q_a[408] <= ram_block1a408.PORTADATAOUT
q_a[409] <= ram_block1a409.PORTADATAOUT
q_a[410] <= ram_block1a410.PORTADATAOUT
q_a[411] <= ram_block1a411.PORTADATAOUT
q_a[412] <= ram_block1a412.PORTADATAOUT
q_a[413] <= ram_block1a413.PORTADATAOUT
q_a[414] <= ram_block1a414.PORTADATAOUT
q_a[415] <= ram_block1a415.PORTADATAOUT
q_a[416] <= ram_block1a416.PORTADATAOUT
q_a[417] <= ram_block1a417.PORTADATAOUT
q_a[418] <= ram_block1a418.PORTADATAOUT
q_a[419] <= ram_block1a419.PORTADATAOUT
q_a[420] <= ram_block1a420.PORTADATAOUT
q_a[421] <= ram_block1a421.PORTADATAOUT
q_a[422] <= ram_block1a422.PORTADATAOUT
q_a[423] <= ram_block1a423.PORTADATAOUT
q_a[424] <= ram_block1a424.PORTADATAOUT
q_a[425] <= ram_block1a425.PORTADATAOUT
q_a[426] <= ram_block1a426.PORTADATAOUT
q_a[427] <= ram_block1a427.PORTADATAOUT
q_a[428] <= ram_block1a428.PORTADATAOUT
q_a[429] <= ram_block1a429.PORTADATAOUT
q_a[430] <= ram_block1a430.PORTADATAOUT
q_a[431] <= ram_block1a431.PORTADATAOUT
q_a[432] <= ram_block1a432.PORTADATAOUT
q_a[433] <= ram_block1a433.PORTADATAOUT
q_a[434] <= ram_block1a434.PORTADATAOUT
q_a[435] <= ram_block1a435.PORTADATAOUT
q_a[436] <= ram_block1a436.PORTADATAOUT
q_a[437] <= ram_block1a437.PORTADATAOUT
q_a[438] <= ram_block1a438.PORTADATAOUT
q_a[439] <= ram_block1a439.PORTADATAOUT
q_a[440] <= ram_block1a440.PORTADATAOUT
q_a[441] <= ram_block1a441.PORTADATAOUT
q_a[442] <= ram_block1a442.PORTADATAOUT
q_a[443] <= ram_block1a443.PORTADATAOUT
q_a[444] <= ram_block1a444.PORTADATAOUT
q_a[445] <= ram_block1a445.PORTADATAOUT
q_a[446] <= ram_block1a446.PORTADATAOUT
q_a[447] <= ram_block1a447.PORTADATAOUT
q_a[448] <= ram_block1a448.PORTADATAOUT
q_a[449] <= ram_block1a449.PORTADATAOUT
q_a[450] <= ram_block1a450.PORTADATAOUT
q_a[451] <= ram_block1a451.PORTADATAOUT
q_a[452] <= ram_block1a452.PORTADATAOUT
q_a[453] <= ram_block1a453.PORTADATAOUT
q_a[454] <= ram_block1a454.PORTADATAOUT
q_a[455] <= ram_block1a455.PORTADATAOUT
q_a[456] <= ram_block1a456.PORTADATAOUT
q_a[457] <= ram_block1a457.PORTADATAOUT
q_a[458] <= ram_block1a458.PORTADATAOUT
q_a[459] <= ram_block1a459.PORTADATAOUT
q_a[460] <= ram_block1a460.PORTADATAOUT
q_a[461] <= ram_block1a461.PORTADATAOUT
q_a[462] <= ram_block1a462.PORTADATAOUT
q_a[463] <= ram_block1a463.PORTADATAOUT
q_a[464] <= ram_block1a464.PORTADATAOUT
q_a[465] <= ram_block1a465.PORTADATAOUT
q_a[466] <= ram_block1a466.PORTADATAOUT
q_a[467] <= ram_block1a467.PORTADATAOUT
q_a[468] <= ram_block1a468.PORTADATAOUT
q_a[469] <= ram_block1a469.PORTADATAOUT
q_a[470] <= ram_block1a470.PORTADATAOUT
q_a[471] <= ram_block1a471.PORTADATAOUT
q_a[472] <= ram_block1a472.PORTADATAOUT
q_a[473] <= ram_block1a473.PORTADATAOUT
q_a[474] <= ram_block1a474.PORTADATAOUT
q_a[475] <= ram_block1a475.PORTADATAOUT
q_a[476] <= ram_block1a476.PORTADATAOUT
q_a[477] <= ram_block1a477.PORTADATAOUT
q_a[478] <= ram_block1a478.PORTADATAOUT
q_a[479] <= ram_block1a479.PORTADATAOUT
q_a[480] <= ram_block1a480.PORTADATAOUT
q_a[481] <= ram_block1a481.PORTADATAOUT
q_a[482] <= ram_block1a482.PORTADATAOUT
q_a[483] <= ram_block1a483.PORTADATAOUT
q_a[484] <= ram_block1a484.PORTADATAOUT
q_a[485] <= ram_block1a485.PORTADATAOUT
q_a[486] <= ram_block1a486.PORTADATAOUT
q_a[487] <= ram_block1a487.PORTADATAOUT
q_a[488] <= ram_block1a488.PORTADATAOUT
q_a[489] <= ram_block1a489.PORTADATAOUT
q_a[490] <= ram_block1a490.PORTADATAOUT
q_a[491] <= ram_block1a491.PORTADATAOUT
q_a[492] <= ram_block1a492.PORTADATAOUT
q_a[493] <= ram_block1a493.PORTADATAOUT
q_a[494] <= ram_block1a494.PORTADATAOUT
q_a[495] <= ram_block1a495.PORTADATAOUT
q_a[496] <= ram_block1a496.PORTADATAOUT
q_a[497] <= ram_block1a497.PORTADATAOUT
q_a[498] <= ram_block1a498.PORTADATAOUT
q_a[499] <= ram_block1a499.PORTADATAOUT
q_a[500] <= ram_block1a500.PORTADATAOUT
q_a[501] <= ram_block1a501.PORTADATAOUT
q_a[502] <= ram_block1a502.PORTADATAOUT
q_a[503] <= ram_block1a503.PORTADATAOUT
q_a[504] <= ram_block1a504.PORTADATAOUT
q_a[505] <= ram_block1a505.PORTADATAOUT
q_a[506] <= ram_block1a506.PORTADATAOUT
q_a[507] <= ram_block1a507.PORTADATAOUT
q_a[508] <= ram_block1a508.PORTADATAOUT
q_a[509] <= ram_block1a509.PORTADATAOUT
q_a[510] <= ram_block1a510.PORTADATAOUT
q_a[511] <= ram_block1a511.PORTADATAOUT


|vga_fft|cepin:inst15
clk => ra2[0].CLK
clk => ra2[1].CLK
clk => ra2[2].CLK
clk => ra2[3].CLK
clk => ra2[4].CLK
clk => ra2[5].CLK
clk => ra2[6].CLK
clk => ra2[7].CLK
clk => ra2[8].CLK
clk => ra2[9].CLK
clk => ra1[0].CLK
clk => ra1[1].CLK
clk => ra1[2].CLK
clk => ra1[3].CLK
clk => ra1[4].CLK
clk => ra1[5].CLK
clk => ra1[6].CLK
clk => ra1[7].CLK
clk => ra1[8].CLK
clk => ra1[9].CLK
clk => rf2[0].CLK
clk => rf2[1].CLK
clk => rf2[2].CLK
clk => rf2[3].CLK
clk => rf2[4].CLK
clk => rf2[5].CLK
clk => rf2[6].CLK
clk => rf2[7].CLK
clk => rf2[8].CLK
clk => rf2[9].CLK
clk => rf2[10].CLK
clk => rf2[11].CLK
clk => rf2[12].CLK
clk => rf2[13].CLK
clk => rf2[14].CLK
clk => rf2[15].CLK
clk => rf2[16].CLK
clk => rf2[17].CLK
clk => rf2[18].CLK
clk => rf2[19].CLK
clk => rf1[0].CLK
clk => rf1[1].CLK
clk => rf1[2].CLK
clk => rf1[3].CLK
clk => rf1[4].CLK
clk => rf1[5].CLK
clk => rf1[6].CLK
clk => rf1[7].CLK
clk => rf1[8].CLK
clk => rf1[9].CLK
clk => rf1[10].CLK
clk => rf1[11].CLK
clk => rf1[12].CLK
clk => rf1[13].CLK
clk => rf1[14].CLK
clk => rf1[15].CLK
clk => rf1[16].CLK
clk => rf1[17].CLK
clk => rf1[18].CLK
clk => rf1[19].CLK
clk => an2[0].CLK
clk => an2[1].CLK
clk => an2[2].CLK
clk => an2[3].CLK
clk => an2[4].CLK
clk => an2[5].CLK
clk => an2[6].CLK
clk => an2[7].CLK
clk => an2[8].CLK
clk => an2[9].CLK
clk => an1[0].CLK
clk => an1[1].CLK
clk => an1[2].CLK
clk => an1[3].CLK
clk => an1[4].CLK
clk => an1[5].CLK
clk => an1[6].CLK
clk => an1[7].CLK
clk => an1[8].CLK
clk => an1[9].CLK
clk => temp3[0].CLK
clk => temp3[1].CLK
clk => temp3[2].CLK
clk => temp3[3].CLK
clk => temp3[4].CLK
clk => temp3[5].CLK
clk => temp3[6].CLK
clk => temp3[7].CLK
clk => temp3[8].CLK
clk => temp3[9].CLK
clk => temp2[0].CLK
clk => temp2[1].CLK
clk => temp2[2].CLK
clk => temp2[3].CLK
clk => temp2[4].CLK
clk => temp2[5].CLK
clk => temp2[6].CLK
clk => temp2[7].CLK
clk => temp2[8].CLK
clk => temp2[9].CLK
clk => temp1[0].CLK
clk => temp1[1].CLK
clk => temp1[2].CLK
clk => temp1[3].CLK
clk => temp1[4].CLK
clk => temp1[5].CLK
clk => temp1[6].CLK
clk => temp1[7].CLK
clk => temp1[8].CLK
clk => temp1[9].CLK
clk => fp[0].CLK
clk => fp[1].CLK
clk => fp[2].CLK
clk => fp[3].CLK
clk => fp[4].CLK
clk => fp[5].CLK
clk => fp[6].CLK
clk => fp[7].CLK
clk => fp[8].CLK
clk => fp[9].CLK
clk => fp[10].CLK
clk => flag~4.DATAIN
clk => status~6.DATAIN
rst_n => rf2[0].ACLR
rst_n => rf2[1].ACLR
rst_n => rf2[2].ACLR
rst_n => rf2[3].ACLR
rst_n => rf2[4].ACLR
rst_n => rf2[5].ACLR
rst_n => rf2[6].ACLR
rst_n => rf2[7].ACLR
rst_n => rf2[8].ACLR
rst_n => rf2[9].ACLR
rst_n => rf2[10].ACLR
rst_n => rf2[11].ACLR
rst_n => rf2[12].ACLR
rst_n => rf2[13].ACLR
rst_n => rf2[14].ACLR
rst_n => rf2[15].ACLR
rst_n => rf2[16].ACLR
rst_n => rf2[17].ACLR
rst_n => rf2[18].ACLR
rst_n => rf2[19].ACLR
rst_n => rf1[0].ACLR
rst_n => rf1[1].ACLR
rst_n => rf1[2].ACLR
rst_n => rf1[3].ACLR
rst_n => rf1[4].ACLR
rst_n => rf1[5].ACLR
rst_n => rf1[6].ACLR
rst_n => rf1[7].ACLR
rst_n => rf1[8].ACLR
rst_n => rf1[9].ACLR
rst_n => rf1[10].ACLR
rst_n => rf1[11].ACLR
rst_n => rf1[12].ACLR
rst_n => rf1[13].ACLR
rst_n => rf1[14].ACLR
rst_n => rf1[15].ACLR
rst_n => rf1[16].ACLR
rst_n => rf1[17].ACLR
rst_n => rf1[18].ACLR
rst_n => rf1[19].ACLR
rst_n => an2[0].ACLR
rst_n => an2[1].ACLR
rst_n => an2[2].ACLR
rst_n => an2[3].ACLR
rst_n => an2[4].ACLR
rst_n => an2[5].ACLR
rst_n => an2[6].ACLR
rst_n => an2[7].ACLR
rst_n => an2[8].ACLR
rst_n => an2[9].ACLR
rst_n => an1[0].ACLR
rst_n => an1[1].ACLR
rst_n => an1[2].ACLR
rst_n => an1[3].ACLR
rst_n => an1[4].ACLR
rst_n => an1[5].ACLR
rst_n => an1[6].ACLR
rst_n => an1[7].ACLR
rst_n => an1[8].ACLR
rst_n => an1[9].ACLR
rst_n => temp3[0].ACLR
rst_n => temp3[1].ACLR
rst_n => temp3[2].ACLR
rst_n => temp3[3].ACLR
rst_n => temp3[4].ACLR
rst_n => temp3[5].ACLR
rst_n => temp3[6].ACLR
rst_n => temp3[7].ACLR
rst_n => temp3[8].ACLR
rst_n => temp3[9].ACLR
rst_n => temp2[0].ACLR
rst_n => temp2[1].ACLR
rst_n => temp2[2].ACLR
rst_n => temp2[3].ACLR
rst_n => temp2[4].ACLR
rst_n => temp2[5].ACLR
rst_n => temp2[6].ACLR
rst_n => temp2[7].ACLR
rst_n => temp2[8].ACLR
rst_n => temp2[9].ACLR
rst_n => temp1[0].ACLR
rst_n => temp1[1].ACLR
rst_n => temp1[2].ACLR
rst_n => temp1[3].ACLR
rst_n => temp1[4].ACLR
rst_n => temp1[5].ACLR
rst_n => temp1[6].ACLR
rst_n => temp1[7].ACLR
rst_n => temp1[8].ACLR
rst_n => temp1[9].ACLR
rst_n => fp[0].PRESET
rst_n => fp[1].ACLR
rst_n => fp[2].ACLR
rst_n => fp[3].ACLR
rst_n => fp[4].ACLR
rst_n => fp[5].ACLR
rst_n => fp[6].ACLR
rst_n => fp[7].ACLR
rst_n => fp[8].ACLR
rst_n => fp[9].ACLR
rst_n => fp[10].ACLR
rst_n => ra2[0].ACLR
rst_n => ra2[1].ACLR
rst_n => ra2[2].ACLR
rst_n => ra2[3].ACLR
rst_n => ra2[4].ACLR
rst_n => ra2[5].ACLR
rst_n => ra2[6].ACLR
rst_n => ra2[7].ACLR
rst_n => ra2[8].ACLR
rst_n => ra2[9].ACLR
rst_n => ra1[0].ACLR
rst_n => ra1[1].ACLR
rst_n => ra1[2].ACLR
rst_n => ra1[3].ACLR
rst_n => ra1[4].ACLR
rst_n => ra1[5].ACLR
rst_n => ra1[6].ACLR
rst_n => ra1[7].ACLR
rst_n => ra1[8].ACLR
rst_n => ra1[9].ACLR
rst_n => flag~6.DATAIN
rst_n => status~8.DATAIN
sw[0] => Decoder0.IN1
sw[0] => fp[3].DATAIN
sw[1] => Decoder0.IN0
sw[1] => fp[6].DATAIN
sw[1] => fp[5].DATAIN
data[0] => temp1.DATAB
data[0] => LessThan4.IN14
data[0] => temp1.DATAA
data[0] => LessThan7.IN14
data[1] => temp1.DATAB
data[1] => LessThan4.IN13
data[1] => temp1.DATAA
data[1] => LessThan7.IN13
data[2] => temp1.DATAB
data[2] => LessThan4.IN12
data[2] => temp1.DATAA
data[2] => LessThan7.IN12
data[3] => temp1.DATAB
data[3] => LessThan4.IN11
data[3] => temp1.DATAA
data[3] => LessThan7.IN11
data[4] => temp1.DATAB
data[4] => LessThan4.IN10
data[4] => temp1.DATAA
data[4] => LessThan7.IN10
data[5] => temp1.DATAB
data[5] => LessThan4.IN9
data[5] => temp1.DATAA
data[5] => LessThan7.IN9
data[6] => temp1.DATAB
data[6] => LessThan4.IN8
data[6] => temp1.DATAA
data[6] => LessThan7.IN8
data[7] => temp1.DATAB
data[7] => LessThan4.IN7
data[7] => temp1.DATAA
data[7] => LessThan7.IN7
data[8] => temp1.DATAB
data[8] => LessThan4.IN6
data[8] => temp1.DATAA
data[8] => LessThan7.IN6
data[9] => temp1.DATAB
data[9] => LessThan4.IN5
data[9] => temp1.DATAA
data[9] => LessThan7.IN5
count[0] => Add1.IN22
count[0] => LessThan3.IN22
count[0] => LessThan5.IN22
count[0] => LessThan6.IN22
count[0] => Equal0.IN0
count[1] => Add1.IN21
count[1] => LessThan3.IN21
count[1] => LessThan5.IN21
count[1] => LessThan6.IN21
count[1] => Equal0.IN10
count[2] => Add1.IN20
count[2] => LessThan3.IN20
count[2] => LessThan5.IN20
count[2] => LessThan6.IN20
count[2] => Equal0.IN9
count[3] => Add1.IN19
count[3] => LessThan3.IN19
count[3] => LessThan5.IN19
count[3] => LessThan6.IN19
count[3] => Equal0.IN8
count[4] => Add1.IN18
count[4] => LessThan3.IN18
count[4] => LessThan5.IN18
count[4] => LessThan6.IN18
count[4] => Equal0.IN7
count[5] => Add1.IN17
count[5] => LessThan3.IN17
count[5] => LessThan5.IN17
count[5] => LessThan6.IN17
count[5] => Equal0.IN6
count[6] => Add1.IN16
count[6] => LessThan3.IN16
count[6] => LessThan5.IN16
count[6] => LessThan6.IN16
count[6] => Equal0.IN5
count[7] => Add1.IN15
count[7] => LessThan3.IN15
count[7] => LessThan5.IN15
count[7] => LessThan6.IN15
count[7] => Equal0.IN4
count[8] => Add1.IN14
count[8] => LessThan3.IN14
count[8] => LessThan5.IN14
count[8] => LessThan6.IN14
count[8] => Equal0.IN3
count[9] => Add1.IN13
count[9] => LessThan3.IN13
count[9] => LessThan5.IN13
count[9] => LessThan6.IN13
count[9] => Equal0.IN2
count[10] => Add1.IN12
count[10] => LessThan3.IN12
count[10] => LessThan5.IN12
count[10] => LessThan6.IN12
count[10] => Equal0.IN1
a1[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a1[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
a2[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
a2[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
f1[0] <= f1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[1] <= f1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[2] <= f1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[3] <= f1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[4] <= f1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[5] <= f1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[6] <= f1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[7] <= f1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[8] <= f1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[9] <= f1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[10] <= f1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[11] <= f1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[12] <= f1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[13] <= f1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[14] <= f1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[15] <= f1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[16] <= f1[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[17] <= f1[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[18] <= f1[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
f1[19] <= f1[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[0] <= f2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[1] <= f2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[2] <= f2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[3] <= f2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[4] <= f2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[5] <= f2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[6] <= f2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[7] <= f2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[8] <= f2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[9] <= f2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[10] <= f2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[11] <= f2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[12] <= f2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[13] <= f2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[14] <= f2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[15] <= f2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[16] <= f2[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[17] <= f2[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[18] <= f2[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
f2[19] <= f2[19]$latch.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2
clk => ramradd[0].CLK
clk => ramradd[1].CLK
clk => ramradd[2].CLK
clk => ramradd[3].CLK
clk => ramradd[4].CLK
clk => ramradd[5].CLK
clk => ramradd[6].CLK
clk => ramradd[7].CLK
clk => ramradd[8].CLK
clk => ramradd[9].CLK
clk => ramradd[10].CLK
clk => ramwadd[0].CLK
clk => ramwadd[1].CLK
clk => ramwadd[2].CLK
clk => ramwadd[3].CLK
clk => ramwadd[4].CLK
clk => ramwadd[5].CLK
clk => ramwadd[6].CLK
clk => ramwadd[7].CLK
clk => ramwadd[8].CLK
clk => ramwadd[9].CLK
clk => ramwadd[10].CLK
clk => ramwadd[11].CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => d[8].CLK
clk => d[9].CLK
clk => d[10].CLK
clk => d[11].CLK
clk => d[12].CLK
clk => d[13].CLK
clk => d[14].CLK
clk => d[15].CLK
clk => d[16].CLK
clk => d[17].CLK
clk => d[18].CLK
clk => d[19].CLK
clk => d[20].CLK
clk => d[21].CLK
clk => d[22].CLK
clk => d[23].CLK
clk => d[24].CLK
clk => datai[0].CLK
clk => datai[1].CLK
clk => datai[2].CLK
clk => datai[3].CLK
clk => datai[4].CLK
clk => datai[5].CLK
clk => datai[6].CLK
clk => datai[7].CLK
clk => datai[8].CLK
clk => datai[9].CLK
clk => datai[10].CLK
clk => datai[11].CLK
clk => datar[0].CLK
clk => datar[1].CLK
clk => datar[2].CLK
clk => datar[3].CLK
clk => datar[4].CLK
clk => datar[5].CLK
clk => datar[6].CLK
clk => datar[7].CLK
clk => datar[8].CLK
clk => datar[9].CLK
clk => datar[10].CLK
clk => datar[11].CLK
rst_n => ramradd[0].ACLR
rst_n => ramradd[1].ACLR
rst_n => ramradd[2].ACLR
rst_n => ramradd[3].ACLR
rst_n => ramradd[4].ACLR
rst_n => ramradd[5].ACLR
rst_n => ramradd[6].ACLR
rst_n => ramradd[7].ACLR
rst_n => ramradd[8].ACLR
rst_n => ramradd[9].ACLR
rst_n => ramradd[10].ACLR
rst_n => ramwadd[0].ACLR
rst_n => ramwadd[1].ACLR
rst_n => ramwadd[2].ACLR
rst_n => ramwadd[3].ACLR
rst_n => ramwadd[4].ACLR
rst_n => ramwadd[5].ACLR
rst_n => ramwadd[6].ACLR
rst_n => ramwadd[7].ACLR
rst_n => ramwadd[8].ACLR
rst_n => ramwadd[9].ACLR
rst_n => ramwadd[10].ACLR
rst_n => ramwadd[11].ACLR
source_sop => ~NO_FANOUT~
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => ramwadd.OUTPUTSELECT
source_valid => wren.DATAIN
source_exp[0] => pexp[0].DATAB
source_exp[0] => Add1.IN6
source_exp[1] => pexp[1].DATAB
source_exp[1] => Add1.IN5
source_exp[2] => pexp[2].DATAB
source_exp[2] => Add1.IN4
source_exp[3] => pexp[3].DATAB
source_exp[3] => Add1.IN3
source_exp[4] => pexp[4].DATAB
source_exp[4] => Add1.IN2
source_exp[5] => pexp[5].OUTPUTSELECT
source_exp[5] => pexp[4].OUTPUTSELECT
source_exp[5] => pexp[3].OUTPUTSELECT
source_exp[5] => pexp[2].OUTPUTSELECT
source_exp[5] => pexp[1].OUTPUTSELECT
source_exp[5] => pexp[0].OUTPUTSELECT
source_exp[5] => Add1.IN1
source_real[0] => datar[0].DATAIN
source_real[1] => datar[1].DATAIN
source_real[2] => datar[2].DATAIN
source_real[3] => datar[3].DATAIN
source_real[4] => datar[4].DATAIN
source_real[5] => datar[5].DATAIN
source_real[6] => datar[6].DATAIN
source_real[7] => datar[7].DATAIN
source_real[8] => datar[8].DATAIN
source_real[9] => datar[9].DATAIN
source_real[10] => datar[10].DATAIN
source_real[11] => datar[11].DATAIN
source_imag[0] => datai[0].DATAIN
source_imag[1] => datai[1].DATAIN
source_imag[2] => datai[2].DATAIN
source_imag[3] => datai[3].DATAIN
source_imag[4] => datai[4].DATAIN
source_imag[5] => datai[5].DATAIN
source_imag[6] => datai[6].DATAIN
source_imag[7] => datai[7].DATAIN
source_imag[8] => datai[8].DATAIN
source_imag[9] => datai[9].DATAIN
source_imag[10] => datai[10].DATAIN
source_imag[11] => datai[11].DATAIN
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
vga => ramradd.OUTPUTSELECT
hx[0] => Add5.IN20
hx[1] => Add5.IN19
hx[2] => Add5.IN18
hx[3] => Add5.IN17
hx[4] => Add5.IN16
hx[5] => Add5.IN15
hx[6] => Add5.IN14
hx[7] => Add5.IN13
hx[8] => Add5.IN12
hx[9] => Add5.IN11
data[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
wadd[0] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[1] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[2] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[3] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[4] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[5] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[6] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[7] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[8] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[9] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wadd[10] <= wadd.DB_MAX_OUTPUT_PORT_TYPE
wren <= source_valid.DB_MAX_OUTPUT_PORT_TYPE
radd[0] <= ramradd[0].DB_MAX_OUTPUT_PORT_TYPE
radd[1] <= ramradd[1].DB_MAX_OUTPUT_PORT_TYPE
radd[2] <= ramradd[2].DB_MAX_OUTPUT_PORT_TYPE
radd[3] <= ramradd[3].DB_MAX_OUTPUT_PORT_TYPE
radd[4] <= ramradd[4].DB_MAX_OUTPUT_PORT_TYPE
radd[5] <= ramradd[5].DB_MAX_OUTPUT_PORT_TYPE
radd[6] <= ramradd[6].DB_MAX_OUTPUT_PORT_TYPE
radd[7] <= ramradd[7].DB_MAX_OUTPUT_PORT_TYPE
radd[8] <= ramradd[8].DB_MAX_OUTPUT_PORT_TYPE
radd[9] <= ramradd[9].DB_MAX_OUTPUT_PORT_TYPE
radd[10] <= ramradd[10].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|mult:U1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result


|vga_fft|rom_control:inst2|mult:U1|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_kvd:auto_generated.data[0]
data[1] => altsquare_kvd:auto_generated.data[1]
data[2] => altsquare_kvd:auto_generated.data[2]
data[3] => altsquare_kvd:auto_generated.data[3]
data[4] => altsquare_kvd:auto_generated.data[4]
data[5] => altsquare_kvd:auto_generated.data[5]
data[6] => altsquare_kvd:auto_generated.data[6]
data[7] => altsquare_kvd:auto_generated.data[7]
data[8] => altsquare_kvd:auto_generated.data[8]
data[9] => altsquare_kvd:auto_generated.data[9]
data[10] => altsquare_kvd:auto_generated.data[10]
data[11] => altsquare_kvd:auto_generated.data[11]
ena => ~NO_FANOUT~
result[0] <= altsquare_kvd:auto_generated.result[0]
result[1] <= altsquare_kvd:auto_generated.result[1]
result[2] <= altsquare_kvd:auto_generated.result[2]
result[3] <= altsquare_kvd:auto_generated.result[3]
result[4] <= altsquare_kvd:auto_generated.result[4]
result[5] <= altsquare_kvd:auto_generated.result[5]
result[6] <= altsquare_kvd:auto_generated.result[6]
result[7] <= altsquare_kvd:auto_generated.result[7]
result[8] <= altsquare_kvd:auto_generated.result[8]
result[9] <= altsquare_kvd:auto_generated.result[9]
result[10] <= altsquare_kvd:auto_generated.result[10]
result[11] <= altsquare_kvd:auto_generated.result[11]
result[12] <= altsquare_kvd:auto_generated.result[12]
result[13] <= altsquare_kvd:auto_generated.result[13]
result[14] <= altsquare_kvd:auto_generated.result[14]
result[15] <= altsquare_kvd:auto_generated.result[15]
result[16] <= altsquare_kvd:auto_generated.result[16]
result[17] <= altsquare_kvd:auto_generated.result[17]
result[18] <= altsquare_kvd:auto_generated.result[18]
result[19] <= altsquare_kvd:auto_generated.result[19]
result[20] <= altsquare_kvd:auto_generated.result[20]
result[21] <= altsquare_kvd:auto_generated.result[21]
result[22] <= altsquare_kvd:auto_generated.result[22]
result[23] <= altsquare_kvd:auto_generated.result[23]


|vga_fft|rom_control:inst2|mult:U1|altsquare:altsquare_component|altsquare_kvd:auto_generated
data[0] => result[0].DATAIN
data[0] => w115w[0].IN1
data[0] => w11w[0].IN0
data[0] => w145w[0].IN1
data[0] => w15w[0].IN1
data[0] => w178w[0].IN1
data[0] => w19w[0].IN1
data[0] => w214w[0].IN1
data[0] => w254w[0].IN1
data[0] => w32w[0].IN1
data[0] => w48w[0].IN1
data[0] => w67w[0].IN1
data[0] => w89w[0].IN1
data[1] => w119w[0].IN1
data[1] => w11w[0].IN0
data[1] => w148w[0].IN1
data[1] => w15w[0].IN0
data[1] => w181w[0].IN1
data[1] => w218w[0].IN1
data[1] => w24w[0].IN0
data[1] => w259w[0].IN1
data[1] => w28w[0].IN1
data[1] => w35w[0].IN1
data[1] => w51w[0].IN1
data[1] => w70w[0].IN1
data[1] => w93w[0].IN1
data[2] => w123w[0].IN1
data[2] => w152w[0].IN1
data[2] => w184w[0].IN1
data[2] => w19w[0].IN0
data[2] => w221w[0].IN1
data[2] => w24w[0].IN0
data[2] => w264w[0].IN1
data[2] => w28w[0].IN0
data[2] => w40w[0].IN0
data[2] => w44w[0].IN1
data[2] => w54w[0].IN1
data[2] => w73w[0].IN1
data[2] => w96w[0].IN1
data[3] => w126w[0].IN1
data[3] => w156w[0].IN1
data[3] => w188w[0].IN1
data[3] => w224w[0].IN1
data[3] => w268w[0].IN1
data[3] => w32w[0].IN0
data[3] => w35w[0].IN0
data[3] => w40w[0].IN0
data[3] => w44w[0].IN0
data[3] => w59w[0].IN0
data[3] => w63w[0].IN1
data[3] => w76w[0].IN1
data[3] => w99w[0].IN1
data[4] => w102w[0].IN1
data[4] => w129w[0].IN1
data[4] => w159w[0].IN1
data[4] => w192w[0].IN1
data[4] => w228w[0].IN1
data[4] => w272w[0].IN1
data[4] => w48w[0].IN0
data[4] => w51w[0].IN0
data[4] => w54w[0].IN0
data[4] => w59w[0].IN0
data[4] => w63w[0].IN0
data[4] => w81w[0].IN0
data[4] => w85w[0].IN1
data[5] => w107w[0].IN0
data[5] => w111w[0].IN1
data[5] => w132w[0].IN1
data[5] => w162w[0].IN1
data[5] => w195w[0].IN1
data[5] => w232w[0].IN1
data[5] => w277w[0].IN1
data[5] => w67w[0].IN0
data[5] => w70w[0].IN0
data[5] => w73w[0].IN0
data[5] => w76w[0].IN0
data[5] => w81w[0].IN0
data[5] => w85w[0].IN0
data[6] => w102w[0].IN0
data[6] => w107w[0].IN0
data[6] => w111w[0].IN0
data[6] => w137w[0].IN0
data[6] => w141w[0].IN1
data[6] => w165w[0].IN1
data[6] => w198w[0].IN1
data[6] => w235w[0].IN1
data[6] => w282w[0].IN1
data[6] => w89w[0].IN0
data[6] => w93w[0].IN0
data[6] => w96w[0].IN0
data[6] => w99w[0].IN0
data[7] => w115w[0].IN0
data[7] => w119w[0].IN0
data[7] => w123w[0].IN0
data[7] => w126w[0].IN0
data[7] => w129w[0].IN0
data[7] => w132w[0].IN0
data[7] => w137w[0].IN0
data[7] => w141w[0].IN0
data[7] => w170w[0].IN0
data[7] => w174w[0].IN1
data[7] => w201w[0].IN1
data[7] => w238w[0].IN1
data[7] => w286w[0].IN1
data[8] => w145w[0].IN0
data[8] => w148w[0].IN0
data[8] => w152w[0].IN0
data[8] => w156w[0].IN0
data[8] => w159w[0].IN0
data[8] => w162w[0].IN0
data[8] => w165w[0].IN0
data[8] => w170w[0].IN0
data[8] => w174w[0].IN0
data[8] => w206w[0].IN0
data[8] => w210w[0].IN1
data[8] => w241w[0].IN1
data[8] => w290w[0].IN1
data[9] => w178w[0].IN0
data[9] => w181w[0].IN0
data[9] => w184w[0].IN0
data[9] => w188w[0].IN0
data[9] => w192w[0].IN0
data[9] => w195w[0].IN0
data[9] => w198w[0].IN0
data[9] => w201w[0].IN0
data[9] => w206w[0].IN0
data[9] => w210w[0].IN0
data[9] => w246w[0].IN0
data[9] => w250w[0].IN1
data[9] => w294w[0].IN1
data[10] => w214w[0].IN0
data[10] => w218w[0].IN0
data[10] => w221w[0].IN0
data[10] => w224w[0].IN0
data[10] => w228w[0].IN0
data[10] => w232w[0].IN0
data[10] => w235w[0].IN0
data[10] => w238w[0].IN0
data[10] => w241w[0].IN0
data[10] => w246w[0].IN0
data[10] => w250w[0].IN0
data[10] => w300w[0].IN0
data[11] => w254w[0].IN0
data[11] => w259w[0].IN0
data[11] => w264w[0].IN0
data[11] => w268w[0].IN0
data[11] => w272w[0].IN0
data[11] => w277w[0].IN0
data[11] => w282w[0].IN0
data[11] => w286w[0].IN0
data[11] => w290w[0].IN0
data[11] => w294w[0].IN0
data[11] => w300w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft5a[20].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|mult:U2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result


|vga_fft|rom_control:inst2|mult:U2|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => altsquare_kvd:auto_generated.data[0]
data[1] => altsquare_kvd:auto_generated.data[1]
data[2] => altsquare_kvd:auto_generated.data[2]
data[3] => altsquare_kvd:auto_generated.data[3]
data[4] => altsquare_kvd:auto_generated.data[4]
data[5] => altsquare_kvd:auto_generated.data[5]
data[6] => altsquare_kvd:auto_generated.data[6]
data[7] => altsquare_kvd:auto_generated.data[7]
data[8] => altsquare_kvd:auto_generated.data[8]
data[9] => altsquare_kvd:auto_generated.data[9]
data[10] => altsquare_kvd:auto_generated.data[10]
data[11] => altsquare_kvd:auto_generated.data[11]
ena => ~NO_FANOUT~
result[0] <= altsquare_kvd:auto_generated.result[0]
result[1] <= altsquare_kvd:auto_generated.result[1]
result[2] <= altsquare_kvd:auto_generated.result[2]
result[3] <= altsquare_kvd:auto_generated.result[3]
result[4] <= altsquare_kvd:auto_generated.result[4]
result[5] <= altsquare_kvd:auto_generated.result[5]
result[6] <= altsquare_kvd:auto_generated.result[6]
result[7] <= altsquare_kvd:auto_generated.result[7]
result[8] <= altsquare_kvd:auto_generated.result[8]
result[9] <= altsquare_kvd:auto_generated.result[9]
result[10] <= altsquare_kvd:auto_generated.result[10]
result[11] <= altsquare_kvd:auto_generated.result[11]
result[12] <= altsquare_kvd:auto_generated.result[12]
result[13] <= altsquare_kvd:auto_generated.result[13]
result[14] <= altsquare_kvd:auto_generated.result[14]
result[15] <= altsquare_kvd:auto_generated.result[15]
result[16] <= altsquare_kvd:auto_generated.result[16]
result[17] <= altsquare_kvd:auto_generated.result[17]
result[18] <= altsquare_kvd:auto_generated.result[18]
result[19] <= altsquare_kvd:auto_generated.result[19]
result[20] <= altsquare_kvd:auto_generated.result[20]
result[21] <= altsquare_kvd:auto_generated.result[21]
result[22] <= altsquare_kvd:auto_generated.result[22]
result[23] <= altsquare_kvd:auto_generated.result[23]


|vga_fft|rom_control:inst2|mult:U2|altsquare:altsquare_component|altsquare_kvd:auto_generated
data[0] => result[0].DATAIN
data[0] => w115w[0].IN1
data[0] => w11w[0].IN0
data[0] => w145w[0].IN1
data[0] => w15w[0].IN1
data[0] => w178w[0].IN1
data[0] => w19w[0].IN1
data[0] => w214w[0].IN1
data[0] => w254w[0].IN1
data[0] => w32w[0].IN1
data[0] => w48w[0].IN1
data[0] => w67w[0].IN1
data[0] => w89w[0].IN1
data[1] => w119w[0].IN1
data[1] => w11w[0].IN0
data[1] => w148w[0].IN1
data[1] => w15w[0].IN0
data[1] => w181w[0].IN1
data[1] => w218w[0].IN1
data[1] => w24w[0].IN0
data[1] => w259w[0].IN1
data[1] => w28w[0].IN1
data[1] => w35w[0].IN1
data[1] => w51w[0].IN1
data[1] => w70w[0].IN1
data[1] => w93w[0].IN1
data[2] => w123w[0].IN1
data[2] => w152w[0].IN1
data[2] => w184w[0].IN1
data[2] => w19w[0].IN0
data[2] => w221w[0].IN1
data[2] => w24w[0].IN0
data[2] => w264w[0].IN1
data[2] => w28w[0].IN0
data[2] => w40w[0].IN0
data[2] => w44w[0].IN1
data[2] => w54w[0].IN1
data[2] => w73w[0].IN1
data[2] => w96w[0].IN1
data[3] => w126w[0].IN1
data[3] => w156w[0].IN1
data[3] => w188w[0].IN1
data[3] => w224w[0].IN1
data[3] => w268w[0].IN1
data[3] => w32w[0].IN0
data[3] => w35w[0].IN0
data[3] => w40w[0].IN0
data[3] => w44w[0].IN0
data[3] => w59w[0].IN0
data[3] => w63w[0].IN1
data[3] => w76w[0].IN1
data[3] => w99w[0].IN1
data[4] => w102w[0].IN1
data[4] => w129w[0].IN1
data[4] => w159w[0].IN1
data[4] => w192w[0].IN1
data[4] => w228w[0].IN1
data[4] => w272w[0].IN1
data[4] => w48w[0].IN0
data[4] => w51w[0].IN0
data[4] => w54w[0].IN0
data[4] => w59w[0].IN0
data[4] => w63w[0].IN0
data[4] => w81w[0].IN0
data[4] => w85w[0].IN1
data[5] => w107w[0].IN0
data[5] => w111w[0].IN1
data[5] => w132w[0].IN1
data[5] => w162w[0].IN1
data[5] => w195w[0].IN1
data[5] => w232w[0].IN1
data[5] => w277w[0].IN1
data[5] => w67w[0].IN0
data[5] => w70w[0].IN0
data[5] => w73w[0].IN0
data[5] => w76w[0].IN0
data[5] => w81w[0].IN0
data[5] => w85w[0].IN0
data[6] => w102w[0].IN0
data[6] => w107w[0].IN0
data[6] => w111w[0].IN0
data[6] => w137w[0].IN0
data[6] => w141w[0].IN1
data[6] => w165w[0].IN1
data[6] => w198w[0].IN1
data[6] => w235w[0].IN1
data[6] => w282w[0].IN1
data[6] => w89w[0].IN0
data[6] => w93w[0].IN0
data[6] => w96w[0].IN0
data[6] => w99w[0].IN0
data[7] => w115w[0].IN0
data[7] => w119w[0].IN0
data[7] => w123w[0].IN0
data[7] => w126w[0].IN0
data[7] => w129w[0].IN0
data[7] => w132w[0].IN0
data[7] => w137w[0].IN0
data[7] => w141w[0].IN0
data[7] => w170w[0].IN0
data[7] => w174w[0].IN1
data[7] => w201w[0].IN1
data[7] => w238w[0].IN1
data[7] => w286w[0].IN1
data[8] => w145w[0].IN0
data[8] => w148w[0].IN0
data[8] => w152w[0].IN0
data[8] => w156w[0].IN0
data[8] => w159w[0].IN0
data[8] => w162w[0].IN0
data[8] => w165w[0].IN0
data[8] => w170w[0].IN0
data[8] => w174w[0].IN0
data[8] => w206w[0].IN0
data[8] => w210w[0].IN1
data[8] => w241w[0].IN1
data[8] => w290w[0].IN1
data[9] => w178w[0].IN0
data[9] => w181w[0].IN0
data[9] => w184w[0].IN0
data[9] => w188w[0].IN0
data[9] => w192w[0].IN0
data[9] => w195w[0].IN0
data[9] => w198w[0].IN0
data[9] => w201w[0].IN0
data[9] => w206w[0].IN0
data[9] => w210w[0].IN0
data[9] => w246w[0].IN0
data[9] => w250w[0].IN1
data[9] => w294w[0].IN1
data[10] => w214w[0].IN0
data[10] => w218w[0].IN0
data[10] => w221w[0].IN0
data[10] => w224w[0].IN0
data[10] => w228w[0].IN0
data[10] => w232w[0].IN0
data[10] => w235w[0].IN0
data[10] => w238w[0].IN0
data[10] => w241w[0].IN0
data[10] => w246w[0].IN0
data[10] => w250w[0].IN0
data[10] => w300w[0].IN0
data[11] => w254w[0].IN0
data[11] => w259w[0].IN0
data[11] => w264w[0].IN0
data[11] => w268w[0].IN0
data[11] => w272w[0].IN0
data[11] => w277w[0].IN0
data[11] => w282w[0].IN0
data[11] => w286w[0].IN0
data[11] => w290w[0].IN0
data[11] => w294w[0].IN0
data[11] => w300w[0].IN0
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= w11w[0].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft5a[20].DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
radical[21] => radical[21].IN1
radical[22] => radical[22].IN1
radical[23] => radical[23].IN1
radical[24] => radical[24].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
q[11] <= altsqrt:ALTSQRT_component.q
q[12] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder
remainder[12] <= altsqrt:ALTSQRT_component.remainder
remainder[13] <= altsqrt:ALTSQRT_component.remainder


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
radical[21] => dffpipe:a_delay.d[21]
radical[22] => dffpipe:a_delay.d[22]
radical[23] => dffpipe:a_delay.d[23]
radical[24] => dffpipe:a_delay.d[24]
clk => dffpipe:b_dffe[12].clock
clk => dffpipe:b_dffe[11].clock
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[12].clock
clk => dffpipe:r_dffe[11].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[12].ena
ena => dffpipe:b_dffe[11].ena
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[12].ena
ena => dffpipe:r_dffe[11].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
q[11] <= dffpipe:q_final_dff.q[11]
q[12] <= dffpipe:q_final_dff.q[12]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]
remainder[12] <= dffpipe:r_final_dff.q[12]
remainder[13] <= dffpipe:r_final_dff.q[13]


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]
dataa[0] => add_sub_ejc:auto_generated.dataa[0]
dataa[1] => add_sub_ejc:auto_generated.dataa[1]
dataa[2] => add_sub_ejc:auto_generated.dataa[2]
dataa[3] => add_sub_ejc:auto_generated.dataa[3]
dataa[4] => add_sub_ejc:auto_generated.dataa[4]
dataa[5] => add_sub_ejc:auto_generated.dataa[5]
dataa[6] => add_sub_ejc:auto_generated.dataa[6]
dataa[7] => add_sub_ejc:auto_generated.dataa[7]
dataa[8] => add_sub_ejc:auto_generated.dataa[8]
dataa[9] => add_sub_ejc:auto_generated.dataa[9]
dataa[10] => add_sub_ejc:auto_generated.dataa[10]
dataa[11] => add_sub_ejc:auto_generated.dataa[11]
dataa[12] => add_sub_ejc:auto_generated.dataa[12]
dataa[13] => add_sub_ejc:auto_generated.dataa[13]
dataa[14] => add_sub_ejc:auto_generated.dataa[14]
datab[0] => add_sub_ejc:auto_generated.datab[0]
datab[1] => add_sub_ejc:auto_generated.datab[1]
datab[2] => add_sub_ejc:auto_generated.datab[2]
datab[3] => add_sub_ejc:auto_generated.datab[3]
datab[4] => add_sub_ejc:auto_generated.datab[4]
datab[5] => add_sub_ejc:auto_generated.datab[5]
datab[6] => add_sub_ejc:auto_generated.datab[6]
datab[7] => add_sub_ejc:auto_generated.datab[7]
datab[8] => add_sub_ejc:auto_generated.datab[8]
datab[9] => add_sub_ejc:auto_generated.datab[9]
datab[10] => add_sub_ejc:auto_generated.datab[10]
datab[11] => add_sub_ejc:auto_generated.datab[11]
datab[12] => add_sub_ejc:auto_generated.datab[12]
datab[13] => add_sub_ejc:auto_generated.datab[13]
datab[14] => add_sub_ejc:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ejc:auto_generated.result[0]
result[1] <= add_sub_ejc:auto_generated.result[1]
result[2] <= add_sub_ejc:auto_generated.result[2]
result[3] <= add_sub_ejc:auto_generated.result[3]
result[4] <= add_sub_ejc:auto_generated.result[4]
result[5] <= add_sub_ejc:auto_generated.result[5]
result[6] <= add_sub_ejc:auto_generated.result[6]
result[7] <= add_sub_ejc:auto_generated.result[7]
result[8] <= add_sub_ejc:auto_generated.result[8]
result[9] <= add_sub_ejc:auto_generated.result[9]
result[10] <= add_sub_ejc:auto_generated.result[10]
result[11] <= add_sub_ejc:auto_generated.result[11]
result[12] <= add_sub_ejc:auto_generated.result[12]
result[13] <= add_sub_ejc:auto_generated.result[13]
result[14] <= add_sub_ejc:auto_generated.result[14]
cout <= add_sub_ejc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]|add_sub_ejc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]
dataa[0] => add_sub_djc:auto_generated.dataa[0]
dataa[1] => add_sub_djc:auto_generated.dataa[1]
dataa[2] => add_sub_djc:auto_generated.dataa[2]
dataa[3] => add_sub_djc:auto_generated.dataa[3]
dataa[4] => add_sub_djc:auto_generated.dataa[4]
dataa[5] => add_sub_djc:auto_generated.dataa[5]
dataa[6] => add_sub_djc:auto_generated.dataa[6]
dataa[7] => add_sub_djc:auto_generated.dataa[7]
dataa[8] => add_sub_djc:auto_generated.dataa[8]
dataa[9] => add_sub_djc:auto_generated.dataa[9]
dataa[10] => add_sub_djc:auto_generated.dataa[10]
dataa[11] => add_sub_djc:auto_generated.dataa[11]
dataa[12] => add_sub_djc:auto_generated.dataa[12]
dataa[13] => add_sub_djc:auto_generated.dataa[13]
datab[0] => add_sub_djc:auto_generated.datab[0]
datab[1] => add_sub_djc:auto_generated.datab[1]
datab[2] => add_sub_djc:auto_generated.datab[2]
datab[3] => add_sub_djc:auto_generated.datab[3]
datab[4] => add_sub_djc:auto_generated.datab[4]
datab[5] => add_sub_djc:auto_generated.datab[5]
datab[6] => add_sub_djc:auto_generated.datab[6]
datab[7] => add_sub_djc:auto_generated.datab[7]
datab[8] => add_sub_djc:auto_generated.datab[8]
datab[9] => add_sub_djc:auto_generated.datab[9]
datab[10] => add_sub_djc:auto_generated.datab[10]
datab[11] => add_sub_djc:auto_generated.datab[11]
datab[12] => add_sub_djc:auto_generated.datab[12]
datab[13] => add_sub_djc:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_djc:auto_generated.result[0]
result[1] <= add_sub_djc:auto_generated.result[1]
result[2] <= add_sub_djc:auto_generated.result[2]
result[3] <= add_sub_djc:auto_generated.result[3]
result[4] <= add_sub_djc:auto_generated.result[4]
result[5] <= add_sub_djc:auto_generated.result[5]
result[6] <= add_sub_djc:auto_generated.result[6]
result[7] <= add_sub_djc:auto_generated.result[7]
result[8] <= add_sub_djc:auto_generated.result[8]
result[9] <= add_sub_djc:auto_generated.result[9]
result[10] <= add_sub_djc:auto_generated.result[10]
result[11] <= add_sub_djc:auto_generated.result[11]
result[12] <= add_sub_djc:auto_generated.result[12]
result[13] <= add_sub_djc:auto_generated.result[13]
cout <= add_sub_djc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]|add_sub_djc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN29
dataa[1] => op_1.IN27
dataa[2] => op_1.IN25
dataa[3] => op_1.IN23
dataa[4] => op_1.IN21
dataa[5] => op_1.IN19
dataa[6] => op_1.IN17
dataa[7] => op_1.IN15
dataa[8] => op_1.IN13
dataa[9] => op_1.IN11
dataa[10] => op_1.IN9
dataa[11] => op_1.IN7
dataa[12] => op_1.IN5
dataa[13] => op_1.IN3
datab[0] => op_1.IN30
datab[1] => op_1.IN28
datab[2] => op_1.IN26
datab[3] => op_1.IN24
datab[4] => op_1.IN22
datab[5] => op_1.IN20
datab[6] => op_1.IN18
datab[7] => op_1.IN16
datab[8] => op_1.IN14
datab[9] => op_1.IN12
datab[10] => op_1.IN10
datab[11] => op_1.IN8
datab[12] => op_1.IN6
datab[13] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]
dataa[0] => add_sub_cjc:auto_generated.dataa[0]
dataa[1] => add_sub_cjc:auto_generated.dataa[1]
dataa[2] => add_sub_cjc:auto_generated.dataa[2]
dataa[3] => add_sub_cjc:auto_generated.dataa[3]
dataa[4] => add_sub_cjc:auto_generated.dataa[4]
dataa[5] => add_sub_cjc:auto_generated.dataa[5]
dataa[6] => add_sub_cjc:auto_generated.dataa[6]
dataa[7] => add_sub_cjc:auto_generated.dataa[7]
dataa[8] => add_sub_cjc:auto_generated.dataa[8]
dataa[9] => add_sub_cjc:auto_generated.dataa[9]
dataa[10] => add_sub_cjc:auto_generated.dataa[10]
dataa[11] => add_sub_cjc:auto_generated.dataa[11]
dataa[12] => add_sub_cjc:auto_generated.dataa[12]
datab[0] => add_sub_cjc:auto_generated.datab[0]
datab[1] => add_sub_cjc:auto_generated.datab[1]
datab[2] => add_sub_cjc:auto_generated.datab[2]
datab[3] => add_sub_cjc:auto_generated.datab[3]
datab[4] => add_sub_cjc:auto_generated.datab[4]
datab[5] => add_sub_cjc:auto_generated.datab[5]
datab[6] => add_sub_cjc:auto_generated.datab[6]
datab[7] => add_sub_cjc:auto_generated.datab[7]
datab[8] => add_sub_cjc:auto_generated.datab[8]
datab[9] => add_sub_cjc:auto_generated.datab[9]
datab[10] => add_sub_cjc:auto_generated.datab[10]
datab[11] => add_sub_cjc:auto_generated.datab[11]
datab[12] => add_sub_cjc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cjc:auto_generated.result[0]
result[1] <= add_sub_cjc:auto_generated.result[1]
result[2] <= add_sub_cjc:auto_generated.result[2]
result[3] <= add_sub_cjc:auto_generated.result[3]
result[4] <= add_sub_cjc:auto_generated.result[4]
result[5] <= add_sub_cjc:auto_generated.result[5]
result[6] <= add_sub_cjc:auto_generated.result[6]
result[7] <= add_sub_cjc:auto_generated.result[7]
result[8] <= add_sub_cjc:auto_generated.result[8]
result[9] <= add_sub_cjc:auto_generated.result[9]
result[10] <= add_sub_cjc:auto_generated.result[10]
result[11] <= add_sub_cjc:auto_generated.result[11]
result[12] <= add_sub_cjc:auto_generated.result[12]
cout <= add_sub_cjc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]|add_sub_cjc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]
dataa[0] => add_sub_bjc:auto_generated.dataa[0]
dataa[1] => add_sub_bjc:auto_generated.dataa[1]
dataa[2] => add_sub_bjc:auto_generated.dataa[2]
dataa[3] => add_sub_bjc:auto_generated.dataa[3]
dataa[4] => add_sub_bjc:auto_generated.dataa[4]
dataa[5] => add_sub_bjc:auto_generated.dataa[5]
dataa[6] => add_sub_bjc:auto_generated.dataa[6]
dataa[7] => add_sub_bjc:auto_generated.dataa[7]
dataa[8] => add_sub_bjc:auto_generated.dataa[8]
dataa[9] => add_sub_bjc:auto_generated.dataa[9]
dataa[10] => add_sub_bjc:auto_generated.dataa[10]
dataa[11] => add_sub_bjc:auto_generated.dataa[11]
datab[0] => add_sub_bjc:auto_generated.datab[0]
datab[1] => add_sub_bjc:auto_generated.datab[1]
datab[2] => add_sub_bjc:auto_generated.datab[2]
datab[3] => add_sub_bjc:auto_generated.datab[3]
datab[4] => add_sub_bjc:auto_generated.datab[4]
datab[5] => add_sub_bjc:auto_generated.datab[5]
datab[6] => add_sub_bjc:auto_generated.datab[6]
datab[7] => add_sub_bjc:auto_generated.datab[7]
datab[8] => add_sub_bjc:auto_generated.datab[8]
datab[9] => add_sub_bjc:auto_generated.datab[9]
datab[10] => add_sub_bjc:auto_generated.datab[10]
datab[11] => add_sub_bjc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bjc:auto_generated.result[0]
result[1] <= add_sub_bjc:auto_generated.result[1]
result[2] <= add_sub_bjc:auto_generated.result[2]
result[3] <= add_sub_bjc:auto_generated.result[3]
result[4] <= add_sub_bjc:auto_generated.result[4]
result[5] <= add_sub_bjc:auto_generated.result[5]
result[6] <= add_sub_bjc:auto_generated.result[6]
result[7] <= add_sub_bjc:auto_generated.result[7]
result[8] <= add_sub_bjc:auto_generated.result[8]
result[9] <= add_sub_bjc:auto_generated.result[9]
result[10] <= add_sub_bjc:auto_generated.result[10]
result[11] <= add_sub_bjc:auto_generated.result[11]
cout <= add_sub_bjc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]|add_sub_bjc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]
dataa[0] => add_sub_ajc:auto_generated.dataa[0]
dataa[1] => add_sub_ajc:auto_generated.dataa[1]
dataa[2] => add_sub_ajc:auto_generated.dataa[2]
dataa[3] => add_sub_ajc:auto_generated.dataa[3]
dataa[4] => add_sub_ajc:auto_generated.dataa[4]
dataa[5] => add_sub_ajc:auto_generated.dataa[5]
dataa[6] => add_sub_ajc:auto_generated.dataa[6]
dataa[7] => add_sub_ajc:auto_generated.dataa[7]
dataa[8] => add_sub_ajc:auto_generated.dataa[8]
dataa[9] => add_sub_ajc:auto_generated.dataa[9]
dataa[10] => add_sub_ajc:auto_generated.dataa[10]
datab[0] => add_sub_ajc:auto_generated.datab[0]
datab[1] => add_sub_ajc:auto_generated.datab[1]
datab[2] => add_sub_ajc:auto_generated.datab[2]
datab[3] => add_sub_ajc:auto_generated.datab[3]
datab[4] => add_sub_ajc:auto_generated.datab[4]
datab[5] => add_sub_ajc:auto_generated.datab[5]
datab[6] => add_sub_ajc:auto_generated.datab[6]
datab[7] => add_sub_ajc:auto_generated.datab[7]
datab[8] => add_sub_ajc:auto_generated.datab[8]
datab[9] => add_sub_ajc:auto_generated.datab[9]
datab[10] => add_sub_ajc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ajc:auto_generated.result[0]
result[1] <= add_sub_ajc:auto_generated.result[1]
result[2] <= add_sub_ajc:auto_generated.result[2]
result[3] <= add_sub_ajc:auto_generated.result[3]
result[4] <= add_sub_ajc:auto_generated.result[4]
result[5] <= add_sub_ajc:auto_generated.result[5]
result[6] <= add_sub_ajc:auto_generated.result[6]
result[7] <= add_sub_ajc:auto_generated.result[7]
result[8] <= add_sub_ajc:auto_generated.result[8]
result[9] <= add_sub_ajc:auto_generated.result[9]
result[10] <= add_sub_ajc:auto_generated.result[10]
cout <= add_sub_ajc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]|add_sub_ajc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]
dataa[0] => add_sub_9jc:auto_generated.dataa[0]
dataa[1] => add_sub_9jc:auto_generated.dataa[1]
dataa[2] => add_sub_9jc:auto_generated.dataa[2]
dataa[3] => add_sub_9jc:auto_generated.dataa[3]
dataa[4] => add_sub_9jc:auto_generated.dataa[4]
dataa[5] => add_sub_9jc:auto_generated.dataa[5]
dataa[6] => add_sub_9jc:auto_generated.dataa[6]
dataa[7] => add_sub_9jc:auto_generated.dataa[7]
dataa[8] => add_sub_9jc:auto_generated.dataa[8]
dataa[9] => add_sub_9jc:auto_generated.dataa[9]
datab[0] => add_sub_9jc:auto_generated.datab[0]
datab[1] => add_sub_9jc:auto_generated.datab[1]
datab[2] => add_sub_9jc:auto_generated.datab[2]
datab[3] => add_sub_9jc:auto_generated.datab[3]
datab[4] => add_sub_9jc:auto_generated.datab[4]
datab[5] => add_sub_9jc:auto_generated.datab[5]
datab[6] => add_sub_9jc:auto_generated.datab[6]
datab[7] => add_sub_9jc:auto_generated.datab[7]
datab[8] => add_sub_9jc:auto_generated.datab[8]
datab[9] => add_sub_9jc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9jc:auto_generated.result[0]
result[1] <= add_sub_9jc:auto_generated.result[1]
result[2] <= add_sub_9jc:auto_generated.result[2]
result[3] <= add_sub_9jc:auto_generated.result[3]
result[4] <= add_sub_9jc:auto_generated.result[4]
result[5] <= add_sub_9jc:auto_generated.result[5]
result[6] <= add_sub_9jc:auto_generated.result[6]
result[7] <= add_sub_9jc:auto_generated.result[7]
result[8] <= add_sub_9jc:auto_generated.result[8]
result[9] <= add_sub_9jc:auto_generated.result[9]
cout <= add_sub_9jc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]|add_sub_9jc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]
dataa[0] => add_sub_1ic:auto_generated.dataa[0]
dataa[1] => add_sub_1ic:auto_generated.dataa[1]
dataa[2] => add_sub_1ic:auto_generated.dataa[2]
dataa[3] => add_sub_1ic:auto_generated.dataa[3]
dataa[4] => add_sub_1ic:auto_generated.dataa[4]
dataa[5] => add_sub_1ic:auto_generated.dataa[5]
dataa[6] => add_sub_1ic:auto_generated.dataa[6]
dataa[7] => add_sub_1ic:auto_generated.dataa[7]
dataa[8] => add_sub_1ic:auto_generated.dataa[8]
datab[0] => add_sub_1ic:auto_generated.datab[0]
datab[1] => add_sub_1ic:auto_generated.datab[1]
datab[2] => add_sub_1ic:auto_generated.datab[2]
datab[3] => add_sub_1ic:auto_generated.datab[3]
datab[4] => add_sub_1ic:auto_generated.datab[4]
datab[5] => add_sub_1ic:auto_generated.datab[5]
datab[6] => add_sub_1ic:auto_generated.datab[6]
datab[7] => add_sub_1ic:auto_generated.datab[7]
datab[8] => add_sub_1ic:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1ic:auto_generated.result[0]
result[1] <= add_sub_1ic:auto_generated.result[1]
result[2] <= add_sub_1ic:auto_generated.result[2]
result[3] <= add_sub_1ic:auto_generated.result[3]
result[4] <= add_sub_1ic:auto_generated.result[4]
result[5] <= add_sub_1ic:auto_generated.result[5]
result[6] <= add_sub_1ic:auto_generated.result[6]
result[7] <= add_sub_1ic:auto_generated.result[7]
result[8] <= add_sub_1ic:auto_generated.result[8]
cout <= add_sub_1ic:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]|add_sub_1ic:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]
dataa[0] => add_sub_0ic:auto_generated.dataa[0]
dataa[1] => add_sub_0ic:auto_generated.dataa[1]
dataa[2] => add_sub_0ic:auto_generated.dataa[2]
dataa[3] => add_sub_0ic:auto_generated.dataa[3]
dataa[4] => add_sub_0ic:auto_generated.dataa[4]
dataa[5] => add_sub_0ic:auto_generated.dataa[5]
dataa[6] => add_sub_0ic:auto_generated.dataa[6]
dataa[7] => add_sub_0ic:auto_generated.dataa[7]
datab[0] => add_sub_0ic:auto_generated.datab[0]
datab[1] => add_sub_0ic:auto_generated.datab[1]
datab[2] => add_sub_0ic:auto_generated.datab[2]
datab[3] => add_sub_0ic:auto_generated.datab[3]
datab[4] => add_sub_0ic:auto_generated.datab[4]
datab[5] => add_sub_0ic:auto_generated.datab[5]
datab[6] => add_sub_0ic:auto_generated.datab[6]
datab[7] => add_sub_0ic:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0ic:auto_generated.result[0]
result[1] <= add_sub_0ic:auto_generated.result[1]
result[2] <= add_sub_0ic:auto_generated.result[2]
result[3] <= add_sub_0ic:auto_generated.result[3]
result[4] <= add_sub_0ic:auto_generated.result[4]
result[5] <= add_sub_0ic:auto_generated.result[5]
result[6] <= add_sub_0ic:auto_generated.result[6]
result[7] <= add_sub_0ic:auto_generated.result[7]
cout <= add_sub_0ic:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]|add_sub_0ic:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]
dataa[0] => add_sub_vhc:auto_generated.dataa[0]
dataa[1] => add_sub_vhc:auto_generated.dataa[1]
dataa[2] => add_sub_vhc:auto_generated.dataa[2]
dataa[3] => add_sub_vhc:auto_generated.dataa[3]
dataa[4] => add_sub_vhc:auto_generated.dataa[4]
dataa[5] => add_sub_vhc:auto_generated.dataa[5]
dataa[6] => add_sub_vhc:auto_generated.dataa[6]
datab[0] => add_sub_vhc:auto_generated.datab[0]
datab[1] => add_sub_vhc:auto_generated.datab[1]
datab[2] => add_sub_vhc:auto_generated.datab[2]
datab[3] => add_sub_vhc:auto_generated.datab[3]
datab[4] => add_sub_vhc:auto_generated.datab[4]
datab[5] => add_sub_vhc:auto_generated.datab[5]
datab[6] => add_sub_vhc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vhc:auto_generated.result[0]
result[1] <= add_sub_vhc:auto_generated.result[1]
result[2] <= add_sub_vhc:auto_generated.result[2]
result[3] <= add_sub_vhc:auto_generated.result[3]
result[4] <= add_sub_vhc:auto_generated.result[4]
result[5] <= add_sub_vhc:auto_generated.result[5]
result[6] <= add_sub_vhc:auto_generated.result[6]
cout <= add_sub_vhc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]|add_sub_vhc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]
dataa[0] => add_sub_uhc:auto_generated.dataa[0]
dataa[1] => add_sub_uhc:auto_generated.dataa[1]
dataa[2] => add_sub_uhc:auto_generated.dataa[2]
dataa[3] => add_sub_uhc:auto_generated.dataa[3]
dataa[4] => add_sub_uhc:auto_generated.dataa[4]
dataa[5] => add_sub_uhc:auto_generated.dataa[5]
datab[0] => add_sub_uhc:auto_generated.datab[0]
datab[1] => add_sub_uhc:auto_generated.datab[1]
datab[2] => add_sub_uhc:auto_generated.datab[2]
datab[3] => add_sub_uhc:auto_generated.datab[3]
datab[4] => add_sub_uhc:auto_generated.datab[4]
datab[5] => add_sub_uhc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uhc:auto_generated.result[0]
result[1] <= add_sub_uhc:auto_generated.result[1]
result[2] <= add_sub_uhc:auto_generated.result[2]
result[3] <= add_sub_uhc:auto_generated.result[3]
result[4] <= add_sub_uhc:auto_generated.result[4]
result[5] <= add_sub_uhc:auto_generated.result[5]
cout <= add_sub_uhc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]|add_sub_uhc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]
dataa[0] => add_sub_thc:auto_generated.dataa[0]
dataa[1] => add_sub_thc:auto_generated.dataa[1]
dataa[2] => add_sub_thc:auto_generated.dataa[2]
dataa[3] => add_sub_thc:auto_generated.dataa[3]
dataa[4] => add_sub_thc:auto_generated.dataa[4]
datab[0] => add_sub_thc:auto_generated.datab[0]
datab[1] => add_sub_thc:auto_generated.datab[1]
datab[2] => add_sub_thc:auto_generated.datab[2]
datab[3] => add_sub_thc:auto_generated.datab[3]
datab[4] => add_sub_thc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_thc:auto_generated.result[0]
result[1] <= add_sub_thc:auto_generated.result[1]
result[2] <= add_sub_thc:auto_generated.result[2]
result[3] <= add_sub_thc:auto_generated.result[3]
result[4] <= add_sub_thc:auto_generated.result[4]
cout <= add_sub_thc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]|add_sub_thc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]
dataa[0] => add_sub_shc:auto_generated.dataa[0]
dataa[1] => add_sub_shc:auto_generated.dataa[1]
dataa[2] => add_sub_shc:auto_generated.dataa[2]
dataa[3] => add_sub_shc:auto_generated.dataa[3]
datab[0] => add_sub_shc:auto_generated.datab[0]
datab[1] => add_sub_shc:auto_generated.datab[1]
datab[2] => add_sub_shc:auto_generated.datab[2]
datab[3] => add_sub_shc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_shc:auto_generated.result[0]
result[1] <= add_sub_shc:auto_generated.result[1]
result[2] <= add_sub_shc:auto_generated.result[2]
result[3] <= add_sub_shc:auto_generated.result[3]
cout <= add_sub_shc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]|add_sub_shc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]
dataa[0] => add_sub_qhc:auto_generated.dataa[0]
dataa[1] => add_sub_qhc:auto_generated.dataa[1]
datab[0] => add_sub_qhc:auto_generated.datab[0]
datab[1] => add_sub_qhc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qhc:auto_generated.result[0]
result[1] <= add_sub_qhc:auto_generated.result[1]
cout <= add_sub_qhc:auto_generated.cout
overflow <= <GND>


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]|add_sub_qhc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
datab[0] => op_1.IN6
datab[1] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].IN0
d[2] => pq[0][2].DATAIN
d[2] => q[2].IN0
d[3] => pq[0][3].DATAIN
d[3] => q[3].IN0
d[4] => pq[0][4].DATAIN
d[4] => q[4].IN0
d[5] => pq[0][5].DATAIN
d[5] => q[5].IN0
d[6] => pq[0][6].DATAIN
d[6] => q[6].IN0
d[7] => pq[0][7].DATAIN
d[7] => q[7].IN0
d[8] => pq[0][8].DATAIN
d[8] => q[8].IN0
d[9] => pq[0][9].DATAIN
d[9] => q[9].IN0
d[10] => pq[0][10].DATAIN
d[10] => q[10].IN0
d[11] => pq[0][11].DATAIN
d[11] => q[11].IN0
d[12] => pq[0][12].DATAIN
d[12] => q[12].IN0
d[13] => pq[0][13].DATAIN
d[13] => q[13].IN0
d[14] => pq[0][14].DATAIN
d[14] => q[14].IN0
d[15] => pq[0][15].DATAIN
d[15] => q[15].IN0
d[16] => pq[0][16].DATAIN
d[16] => q[16].IN0
d[17] => pq[0][17].DATAIN
d[17] => q[17].IN0
d[18] => pq[0][18].DATAIN
d[18] => q[18].IN0
d[19] => pq[0][19].DATAIN
d[19] => q[19].IN0
d[20] => pq[0][20].DATAIN
d[20] => q[20].IN0
d[21] => pq[0][21].DATAIN
d[21] => q[21].IN0
d[22] => pq[0][22].DATAIN
d[22] => q[22].IN0
d[23] => pq[0][23].DATAIN
d[23] => q[23].IN0
d[24] => pq[0][24].DATAIN
d[24] => q[24].IN0
d[25] => pq[0][25].DATAIN
d[25] => q[25].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
pq[0][23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
pq[0][24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
pq[0][25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|rom_control:inst2|qurt:U3|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|vga_fft|ram:inst10
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|vga_fft|ram:inst10|altsyncram:altsyncram_component
wren_a => altsyncram_mut1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mut1:auto_generated.data_a[0]
data_a[1] => altsyncram_mut1:auto_generated.data_a[1]
data_a[2] => altsyncram_mut1:auto_generated.data_a[2]
data_a[3] => altsyncram_mut1:auto_generated.data_a[3]
data_a[4] => altsyncram_mut1:auto_generated.data_a[4]
data_a[5] => altsyncram_mut1:auto_generated.data_a[5]
data_a[6] => altsyncram_mut1:auto_generated.data_a[6]
data_a[7] => altsyncram_mut1:auto_generated.data_a[7]
data_a[8] => altsyncram_mut1:auto_generated.data_a[8]
data_a[9] => altsyncram_mut1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_mut1:auto_generated.address_a[0]
address_a[1] => altsyncram_mut1:auto_generated.address_a[1]
address_a[2] => altsyncram_mut1:auto_generated.address_a[2]
address_a[3] => altsyncram_mut1:auto_generated.address_a[3]
address_a[4] => altsyncram_mut1:auto_generated.address_a[4]
address_a[5] => altsyncram_mut1:auto_generated.address_a[5]
address_a[6] => altsyncram_mut1:auto_generated.address_a[6]
address_a[7] => altsyncram_mut1:auto_generated.address_a[7]
address_a[8] => altsyncram_mut1:auto_generated.address_a[8]
address_a[9] => altsyncram_mut1:auto_generated.address_a[9]
address_a[10] => altsyncram_mut1:auto_generated.address_a[10]
address_b[0] => altsyncram_mut1:auto_generated.address_b[0]
address_b[1] => altsyncram_mut1:auto_generated.address_b[1]
address_b[2] => altsyncram_mut1:auto_generated.address_b[2]
address_b[3] => altsyncram_mut1:auto_generated.address_b[3]
address_b[4] => altsyncram_mut1:auto_generated.address_b[4]
address_b[5] => altsyncram_mut1:auto_generated.address_b[5]
address_b[6] => altsyncram_mut1:auto_generated.address_b[6]
address_b[7] => altsyncram_mut1:auto_generated.address_b[7]
address_b[8] => altsyncram_mut1:auto_generated.address_b[8]
address_b[9] => altsyncram_mut1:auto_generated.address_b[9]
address_b[10] => altsyncram_mut1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mut1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_mut1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mut1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mut1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mut1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mut1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mut1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mut1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mut1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mut1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mut1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_fft|ram:inst10|altsyncram:altsyncram_component|altsyncram_mut1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


