
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/470.lbm-1274B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2505713 heartbeat IPC: 3.99088 cumulative IPC: 3.99088 (Simulation time: 0 hr 0 min 15 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5009459 heartbeat IPC: 3.99402 cumulative IPC: 3.99245 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6263218 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 30000004 cycles: 24091420 heartbeat IPC: 0.524055 cumulative IPC: 0.280455 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 59893835 heartbeat IPC: 0.279311 cumulative IPC: 0.279691 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 95701840 heartbeat IPC: 0.279267 cumulative IPC: 0.279521 (Simulation time: 0 hr 3 min 34 sec) 
Finished CPU 0 instructions: 25000000 cycles: 89438622 cumulative IPC: 0.279521 (Simulation time: 0 hr 3 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.279521 instructions: 25000000 cycles: 89438622
cpu0_DTLB TOTAL     ACCESS:    2935055  HIT:    2923943  MISS:      11112
cpu0_DTLB LOAD      ACCESS:    1310649  HIT:    1307867  MISS:       2782
cpu0_DTLB RFO       ACCESS:    1624406  HIT:    1616076  MISS:       8330
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 167.31 cycles
cpu0_ITLB TOTAL     ACCESS:      25076  HIT:      25076  MISS:          0
cpu0_ITLB LOAD      ACCESS:      25076  HIT:      25076  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      11112  HIT:          0  MISS:      11112
cpu0_STLB LOAD      ACCESS:       2782  HIT:          0  MISS:       2782
cpu0_STLB RFO       ACCESS:       8330  HIT:          0  MISS:       8330
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 158.31 cycles
cpu0_L1D TOTAL     ACCESS:    3813598  HIT:    2641210  MISS:    1172388
cpu0_L1D LOAD      ACCESS:    1293910  HIT:    1116264  MISS:     177646
cpu0_L1D RFO       ACCESS:    2508579  HIT:    1513846  MISS:     994733
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      11109  HIT:      11100  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 566.56 cycles
cpu0_L2C TOTAL     ACCESS:    2167118  HIT:    1456341  MISS:     710777
cpu0_L2C LOAD      ACCESS:     177646  HIT:          0  MISS:     177646
cpu0_L2C RFO       ACCESS:     994733  HIT:     461632  MISS:     533101
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     994730  HIT:     994709  MISS:         21
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 915.965 cycles
LLC TOTAL     ACCESS:    1244025  HIT:     533467  MISS:     710558
LLC LOAD      ACCESS:     177646  HIT:          0  MISS:     177646
LLC RFO       ACCESS:     533101  HIT:        219  MISS:     532882
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     533269  HIT:     533248  MISS:         21
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 895.241 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13967  ROW_BUFFER_MISS:     696570
 DBUS AVG_CONGESTED_CYCLE:    3.99797
 WQ ROW_BUFFER_HIT:      11146  ROW_BUFFER_MISS:     522177  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.3981% MPKI: 0.08352 Average ROB Occupancy at Mispredict: 175.884
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.08352
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

