C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v4\developer\toolchains\keil_8051\9.53\BIN\C51.exe C:\Users\cardy\D
                    -esktop\Stopwatch\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEE
                    -D) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\cardy\Desktop\Stopwatch\inc\graphics;C:\Users\cardy\Desk
                    -top\Stopwatch\inc;C:\Users\cardy\Desktop\Stopwatch\inc\config;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.
                    -0.3//kits/common/drivers/efm8_memory_lcd/inc;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.0.3//kits/common/
                    -drivers/efm8_memory_lcd/inc/graphics;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.0.3//kits/common/drivers/
                    -efm8_memory_lcd/inc/config;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.0.3//kits/common/bsp;C:/SiliconLabs
                    -/SimplicityStudio/v4/developer/sdks/8051/v4.0.3//kits/EFM8BB3_SLSTK2022A/config;C:/SiliconLabs/SimplicityStudio/v4/devel
                    -oper/sdks/8051/v4.0.3//Device/shared/si8051base;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.0.3//Device/EF
                    -M8BB3/inc;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.0.3//Device/EFM8BB3/peripheral_driver/inc) PRINT(.\s
                    -rc\InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB3_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void enter_DefaultMode_from_RESET(void) {
  23   1              // $[Config Calls]
  24   1              // Save the SFRPAGE
  25   1              uint8_t SFRPAGE_save = SFRPAGE;
  26   1              WDT_0_enter_DefaultMode_from_RESET();
  27   1              PORTS_0_enter_DefaultMode_from_RESET();
  28   1              PORTS_1_enter_DefaultMode_from_RESET();
  29   1              PORTS_2_enter_DefaultMode_from_RESET();
  30   1              PORTS_3_enter_DefaultMode_from_RESET();
  31   1              PBCFG_0_enter_DefaultMode_from_RESET();
  32   1              CLOCK_0_enter_DefaultMode_from_RESET();
  33   1              TIMER16_3_enter_DefaultMode_from_RESET();
  34   1              SPI_0_enter_DefaultMode_from_RESET();
  35   1              INTERRUPT_0_enter_DefaultMode_from_RESET();
  36   1              // Restore the SFRPAGE
  37   1              SFRPAGE = SFRPAGE_save;
  38   1              // [Config Calls]$
  39   1      
  40   1      }
  41          
  42          extern void WDT_0_enter_DefaultMode_from_RESET(void) {
  43   1              // $[WDTCN - Watchdog Timer Control]
  44   1              SFRPAGE = 0x00;
  45   1              //Disable Watchdog with key sequence
  46   1              WDTCN = 0xDE; //First key
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 2   

  47   1              WDTCN = 0xAD; //Second key
  48   1              // [WDTCN - Watchdog Timer Control]$
  49   1      
  50   1      }
  51          
  52          extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
  53   1              // $[HFOSC1 Setup]
  54   1              // [HFOSC1 Setup]$
  55   1      
  56   1              // $[CLKSEL - Clock Select]
  57   1              /***********************************************************************
  58   1               - Clock derived from the Internal High Frequency Oscillator 0
  59   1               - SYSCLK is equal to selected clock source divided by 1
  60   1               ***********************************************************************/
  61   1              CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
  62   1              while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
  63   1                      ;
  64   1              // [CLKSEL - Clock Select]$
  65   1      
  66   1      }
  67          
  68          extern void SPI_0_enter_DefaultMode_from_RESET(void) {
  69   1              // $[SPI0CKR - SPI0 Clock Rate]
  70   1              /***********************************************************************
  71   1               - SPI0 Clock Rate = 0x0B
  72   1               ***********************************************************************/
  73   1              SPI0CKR = (0x0B << SPI0CKR_SPI0CKR__SHIFT);
  74   1              // [SPI0CKR - SPI0 Clock Rate]$
  75   1      
  76   1              // $[SPI0CFG - SPI0 Configuration]
  77   1              /***********************************************************************
  78   1               - Enable master mode. Operate as a master
  79   1               ***********************************************************************/
  80   1              SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
  81   1              // [SPI0CFG - SPI0 Configuration]$
  82   1      
  83   1              // $[SPI0PCF - SPI0 Pin Configuration]
  84   1              // [SPI0PCF - SPI0 Pin Configuration]$
  85   1      
  86   1              // $[SPI0CN0 - SPI0 Control]
  87   1              /***********************************************************************
  88   1               - Enable the SPI module
  89   1               - 3-Wire Slave or 3-Wire Master Mode
  90   1               ***********************************************************************/
  91   1              SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
  92   1              SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
  93   1              // [SPI0CN0 - SPI0 Control]$
  94   1      
  95   1              // $[SPI0FCN0 - SPI0 FIFO Control 0]
  96   1              // [SPI0FCN0 - SPI0 FIFO Control 0]$
  97   1      
  98   1              // $[SPI0FCN1 - SPI0 FIFO Control 1]
  99   1              // [SPI0FCN1 - SPI0 FIFO Control 1]$
 100   1      
 101   1      }
 102          
 103          extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void) {
 104   1              // $[EIE1 - Extended Interrupt Enable 1]
 105   1              /***********************************************************************
 106   1               - Disable ADC0 Conversion Complete interrupt
 107   1               - Disable ADC0 Window Comparison interrupt
 108   1               - Disable CP0 interrupts
 109   1               - Disable CP1 interrupts
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 3   

 110   1               - Enable interrupt requests generated by a Port Match
 111   1               - Disable all PCA0 interrupts
 112   1               - Disable all SMB0 interrupts
 113   1               - Enable interrupt requests generated by the TF3L or TF3H flags
 114   1               ***********************************************************************/
 115   1              EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 116   1                              | EIE1_ECP1__DISABLED | EIE1_EMAT__ENABLED | EIE1_EPCA0__DISABLED
 117   1                              | EIE1_ESMB0__DISABLED | EIE1_ET3__ENABLED;
 118   1              // [EIE1 - Extended Interrupt Enable 1]$
 119   1      
 120   1              // $[EIE2 - Extended Interrupt Enable 2]
 121   1              // [EIE2 - Extended Interrupt Enable 2]$
 122   1      
 123   1              // $[EIP1H - Extended Interrupt Priority 1 High]
 124   1              // [EIP1H - Extended Interrupt Priority 1 High]$
 125   1      
 126   1              // $[EIP1 - Extended Interrupt Priority 1 Low]
 127   1              // [EIP1 - Extended Interrupt Priority 1 Low]$
 128   1      
 129   1              // $[EIP2 - Extended Interrupt Priority 2]
 130   1              // [EIP2 - Extended Interrupt Priority 2]$
 131   1      
 132   1              // $[EIP2H - Extended Interrupt Priority 2 High]
 133   1              // [EIP2H - Extended Interrupt Priority 2 High]$
 134   1      
 135   1              // $[IE - Interrupt Enable]
 136   1              /***********************************************************************
 137   1               - Disable all interrupt sources
 138   1               - Disable external interrupt 0
 139   1               - Disable external interrupt 1
 140   1               - Enable interrupt requests generated by SPI0
 141   1               - Disable all Timer 0 interrupt
 142   1               - Disable all Timer 1 interrupt
 143   1               - Enable interrupt requests generated by the TF2L or TF2H flags
 144   1               - Disable UART0 interrupt
 145   1               ***********************************************************************/
 146   1              IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
 147   1                              | IE_ESPI0__ENABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
 148   1                              | IE_ET2__ENABLED | IE_ES0__DISABLED;
 149   1              // [IE - Interrupt Enable]$
 150   1      
 151   1              // $[IP - Interrupt Priority]
 152   1              // [IP - Interrupt Priority]$
 153   1      
 154   1              // $[IPH - Interrupt Priority High]
 155   1              // [IPH - Interrupt Priority High]$
 156   1      
 157   1      }
 158          
 159          extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
 160   1              // $[XBR2 - Port I/O Crossbar 2]
 161   1              /***********************************************************************
 162   1               - Weak Pullups enabled 
 163   1               - Crossbar enabled
 164   1               - UART1 I/O unavailable at Port pin
 165   1               - UART1 RTS1 unavailable at Port pin
 166   1               - UART1 CTS1 unavailable at Port pin
 167   1               ***********************************************************************/
 168   1              SFRPAGE = 0x00;
 169   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
 170   1                              | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 171   1                              | XBR2_URT1CTSE__DISABLED;
 172   1              // [XBR2 - Port I/O Crossbar 2]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 4   

 173   1      
 174   1              // $[PRTDRV - Port Drive Strength]
 175   1              // [PRTDRV - Port Drive Strength]$
 176   1      
 177   1              // $[XBR0 - Port I/O Crossbar 0]
 178   1              /***********************************************************************
 179   1               - UART0 I/O unavailable at Port pin
 180   1               - SPI I/O routed to Port pins
 181   1               - SMBus 0 I/O unavailable at Port pins
 182   1               - CP0 unavailable at Port pin
 183   1               - Asynchronous CP0 unavailable at Port pin
 184   1               - CP1 unavailable at Port pin
 185   1               - Asynchronous CP1 unavailable at Port pin
 186   1               - SYSCLK unavailable at Port pin
 187   1               ***********************************************************************/
 188   1              XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
 189   1                              | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 190   1                              | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 191   1              // [XBR0 - Port I/O Crossbar 0]$
 192   1      
 193   1              // $[XBR1 - Port I/O Crossbar 1]
 194   1              // [XBR1 - Port I/O Crossbar 1]$
 195   1      
 196   1      }
 197          
 198          extern void TIMER16_3_enter_DefaultMode_from_RESET(void) {
 199   1              // $[Timer Initialization]
 200   1              // Save Timer Configuration
 201   1              uint8_t TMR3CN0_TR3_save;
 202   1              TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 203   1              // Stop Timer
 204   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 205   1              // [Timer Initialization]$
 206   1      
 207   1              // $[TMR3CN1 - Timer 3 Control 1]
 208   1              // [TMR3CN1 - Timer 3 Control 1]$
 209   1      
 210   1              // $[TMR3CN0 - Timer 3 Control]
 211   1              // [TMR3CN0 - Timer 3 Control]$
 212   1      
 213   1              // $[TMR3H - Timer 3 High Byte]
 214   1              /***********************************************************************
 215   1               - Timer 3 High Byte = 0xF8
 216   1               ***********************************************************************/
 217   1              TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 218   1              // [TMR3H - Timer 3 High Byte]$
 219   1      
 220   1              // $[TMR3L - Timer 3 Low Byte]
 221   1              /***********************************************************************
 222   1               - Timer 3 Low Byte = 0x06
 223   1               ***********************************************************************/
 224   1              TMR3L = (0x06 << TMR3L_TMR3L__SHIFT);
 225   1              // [TMR3L - Timer 3 Low Byte]$
 226   1      
 227   1              // $[TMR3RLH - Timer 3 Reload High Byte]
 228   1              /***********************************************************************
 229   1               - Timer 3 Reload High Byte = 0xF8
 230   1               ***********************************************************************/
 231   1              TMR3RLH = (0xF8 << TMR3RLH_TMR3RLH__SHIFT);
 232   1              // [TMR3RLH - Timer 3 Reload High Byte]$
 233   1      
 234   1              // $[TMR3RLL - Timer 3 Reload Low Byte]
 235   1              /***********************************************************************
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 5   

 236   1               - Timer 3 Reload Low Byte = 0x06
 237   1               ***********************************************************************/
 238   1              TMR3RLL = (0x06 << TMR3RLL_TMR3RLL__SHIFT);
 239   1              // [TMR3RLL - Timer 3 Reload Low Byte]$
 240   1      
 241   1              // $[TMR3CN0]
 242   1              /***********************************************************************
 243   1               - Start Timer 3 running
 244   1               ***********************************************************************/
 245   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 246   1              // [TMR3CN0]$
 247   1      
 248   1              // $[Timer Restoration]
 249   1              // Restore Timer Configuration
 250   1              TMR3CN0 |= TMR3CN0_TR3_save;
 251   1              // [Timer Restoration]$
 252   1      
 253   1      }
 254          
 255          extern void PORTS_0_enter_DefaultMode_from_RESET(void) {
 256   1              // $[P0 - Port 0 Pin Latch]
 257   1              // [P0 - Port 0 Pin Latch]$
 258   1      
 259   1              // $[P0MDOUT - Port 0 Output Mode]
 260   1              /***********************************************************************
 261   1               - P0.0 output is open-drain
 262   1               - P0.1 output is open-drain
 263   1               - P0.2 output is open-drain
 264   1               - P0.3 output is open-drain
 265   1               - P0.4 output is open-drain
 266   1               - P0.5 output is open-drain
 267   1               - P0.6 output is push-pull
 268   1               - P0.7 output is open-drain
 269   1               ***********************************************************************/
 270   1              P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__OPEN_DRAIN
 271   1                              | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN
 272   1                              | P0MDOUT_B4__OPEN_DRAIN | P0MDOUT_B5__OPEN_DRAIN
 273   1                              | P0MDOUT_B6__PUSH_PULL | P0MDOUT_B7__OPEN_DRAIN;
 274   1              // [P0MDOUT - Port 0 Output Mode]$
 275   1      
 276   1              // $[P0MDIN - Port 0 Input Mode]
 277   1              // [P0MDIN - Port 0 Input Mode]$
 278   1      
 279   1              // $[P0SKIP - Port 0 Skip]
 280   1              /***********************************************************************
 281   1               - P0.0 pin is skipped by the crossbar
 282   1               - P0.1 pin is skipped by the crossbar
 283   1               - P0.2 pin is skipped by the crossbar
 284   1               - P0.3 pin is skipped by the crossbar
 285   1               - P0.4 pin is skipped by the crossbar
 286   1               - P0.5 pin is skipped by the crossbar
 287   1               - P0.6 pin is not skipped by the crossbar
 288   1               - P0.7 pin is not skipped by the crossbar
 289   1               ***********************************************************************/
 290   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 291   1                              | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 292   1                              | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 293   1              // [P0SKIP - Port 0 Skip]$
 294   1      
 295   1              // $[P0MASK - Port 0 Mask]
 296   1              /***********************************************************************
 297   1               - P0.0 pin logic value is ignored and will not cause a port mismatch
 298   1               event
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 6   

 299   1               - P0.1 pin logic value is ignored and will not cause a port mismatch
 300   1               event
 301   1               - P0.2 pin logic value is compared to P0MAT.2
 302   1               - P0.3 pin logic value is ignored and will not cause a port mismatch
 303   1               event
 304   1               - P0.4 pin logic value is ignored and will not cause a port mismatch
 305   1               event
 306   1               - P0.5 pin logic value is ignored and will not cause a port mismatch
 307   1               event
 308   1               - P0.6 pin logic value is ignored and will not cause a port mismatch
 309   1               event
 310   1               - P0.7 pin logic value is ignored and will not cause a port mismatch
 311   1               event
 312   1               ***********************************************************************/
 313   1              P0MASK = P0MASK_B0__IGNORED | P0MASK_B1__IGNORED | P0MASK_B2__COMPARED
 314   1                              | P0MASK_B3__IGNORED | P0MASK_B4__IGNORED | P0MASK_B5__IGNORED
 315   1                              | P0MASK_B6__IGNORED | P0MASK_B7__IGNORED;
 316   1              // [P0MASK - Port 0 Mask]$
 317   1      
 318   1              // $[P0MAT - Port 0 Match]
 319   1              // [P0MAT - Port 0 Match]$
 320   1      
 321   1      }
 322          
 323          extern void PORTS_1_enter_DefaultMode_from_RESET(void) {
 324   1              // $[P1 - Port 1 Pin Latch]
 325   1              // [P1 - Port 1 Pin Latch]$
 326   1      
 327   1              // $[P1MDOUT - Port 1 Output Mode]
 328   1              /***********************************************************************
 329   1               - P1.0 output is push-pull
 330   1               - P1.1 output is push-pull
 331   1               - P1.2 output is open-drain
 332   1               - P1.3 output is open-drain
 333   1               - P1.4 output is open-drain
 334   1               - P1.5 output is open-drain
 335   1               - P1.6 output is open-drain
 336   1               - P1.7 output is open-drain
 337   1               ***********************************************************************/
 338   1              P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__PUSH_PULL
 339   1                              | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN
 340   1                              | P1MDOUT_B4__OPEN_DRAIN | P1MDOUT_B5__OPEN_DRAIN
 341   1                              | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 342   1              // [P1MDOUT - Port 1 Output Mode]$
 343   1      
 344   1              // $[P1MDIN - Port 1 Input Mode]
 345   1              // [P1MDIN - Port 1 Input Mode]$
 346   1      
 347   1              // $[P1SKIP - Port 1 Skip]
 348   1              /***********************************************************************
 349   1               - P1.0 pin is not skipped by the crossbar
 350   1               - P1.1 pin is skipped by the crossbar
 351   1               - P1.2 pin is skipped by the crossbar
 352   1               - P1.3 pin is skipped by the crossbar
 353   1               - P1.4 pin is skipped by the crossbar
 354   1               - P1.5 pin is skipped by the crossbar
 355   1               - P1.6 pin is skipped by the crossbar
 356   1               - P1.7 pin is skipped by the crossbar
 357   1               ***********************************************************************/
 358   1              P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 359   1                              | P1SKIP_B3__SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 360   1                              | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
 361   1              // [P1SKIP - Port 1 Skip]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 7   

 362   1      
 363   1              // $[P1MASK - Port 1 Mask]
 364   1              // [P1MASK - Port 1 Mask]$
 365   1      
 366   1              // $[P1MAT - Port 1 Match]
 367   1              // [P1MAT - Port 1 Match]$
 368   1      
 369   1      }
 370          
 371          extern void PORTS_2_enter_DefaultMode_from_RESET(void) {
 372   1              // $[P2 - Port 2 Pin Latch]
 373   1              // [P2 - Port 2 Pin Latch]$
 374   1      
 375   1              // $[P2MDOUT - Port 2 Output Mode]
 376   1              /***********************************************************************
 377   1               - P2.0 output is open-drain
 378   1               - P2.1 output is open-drain
 379   1               - P2.2 output is open-drain
 380   1               - P2.3 output is open-drain
 381   1               - P2.4 output is open-drain
 382   1               - P2.5 output is open-drain
 383   1               - P2.6 output is push-pull
 384   1               ***********************************************************************/
 385   1              P2MDOUT = P2MDOUT_B0__OPEN_DRAIN | P2MDOUT_B1__OPEN_DRAIN
 386   1                              | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__OPEN_DRAIN
 387   1                              | P2MDOUT_B4__OPEN_DRAIN | P2MDOUT_B5__OPEN_DRAIN
 388   1                              | P2MDOUT_B6__PUSH_PULL;
 389   1              // [P2MDOUT - Port 2 Output Mode]$
 390   1      
 391   1              // $[P2MDIN - Port 2 Input Mode]
 392   1              // [P2MDIN - Port 2 Input Mode]$
 393   1      
 394   1              // $[P2SKIP - Port 2 Skip]
 395   1              // [P2SKIP - Port 2 Skip]$
 396   1      
 397   1              // $[P2MASK - Port 2 Mask]
 398   1              // [P2MASK - Port 2 Mask]$
 399   1      
 400   1              // $[P2MAT - Port 2 Match]
 401   1              // [P2MAT - Port 2 Match]$
 402   1      
 403   1      }
 404          
 405          extern void PORTS_3_enter_DefaultMode_from_RESET(void) {
 406   1              // $[P3 - Port 3 Pin Latch]
 407   1              // [P3 - Port 3 Pin Latch]$
 408   1      
 409   1              // $[P3MDOUT - Port 3 Output Mode]
 410   1              /***********************************************************************
 411   1               - P3.0 output is open-drain
 412   1               - P3.1 output is open-drain
 413   1               - P3.2 output is open-drain
 414   1               - P3.3 output is open-drain
 415   1               - P3.4 output is push-pull
 416   1               - P3.7 output is open-drain
 417   1               ***********************************************************************/
 418   1              SFRPAGE = 0x20;
 419   1              P3MDOUT = P3MDOUT_B0__OPEN_DRAIN | P3MDOUT_B1__OPEN_DRAIN
 420   1                              | P3MDOUT_B2__OPEN_DRAIN | P3MDOUT_B3__OPEN_DRAIN
 421   1                              | P3MDOUT_B4__PUSH_PULL | P3MDOUT_B7__OPEN_DRAIN;
 422   1              // [P3MDOUT - Port 3 Output Mode]$
 423   1      
 424   1              // $[P3MDIN - Port 3 Input Mode]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        04/17/2017 20:18:19 PAGE 8   

 425   1              // [P3MDIN - Port 3 Input Mode]$
 426   1      
 427   1      }
 428          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    139    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
