$date
	Sat Oct 22 23:25:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#96743
b1000 !
1"
#96746
b1000 &
b1000 %
1$
#96747
0"
#96750
b100 &
b100 %
#96754
b10 &
b10 %
#96758
b1 &
1#
b1 %
#96762
b0 &
b0 %
0#
0$
#1117865
b10100 !
1"
#1117866
b10100 &
b10100 %
1$
#1117867
0"
#1117870
b1010 &
b1010 %
#1117874
b101 &
b101 %
#1117878
b10000 &
b10000 %
#1117882
b1000 &
b1000 %
#1117886
b100 &
b100 %
#1117890
b10 &
b10 %
#1117894
b1 &
1#
b1 %
#1117898
b0 &
b0 %
0#
0$
#2078431
b1101 !
1"
#2078434
b1101 &
b1101 %
1$
#2078435
0"
#2078438
b101000 &
b101000 %
#2078442
b10100 &
b10100 %
#2078446
b1010 &
b1010 %
#2078450
b101 &
b101 %
#2078454
b10000 &
b10000 %
#2078458
b1000 &
b1000 %
#2078462
b100 &
b100 %
#2078466
b10 &
b10 %
#2078470
b1 &
1#
b1 %
#2078474
b0 &
b0 %
0#
0$
#4500012
