#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb6d4c0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0xae8080 .param/l "CI" 0 2 11, +C4<00000000000000000000000000000011>;
P_0xae80c0 .param/l "CO" 0 2 12, +C4<00000000000000000000000000000010>;
P_0xae8100 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0xae8140 .param/l "IFM_SIZE" 0 2 5, +C4<00000000000000000000000000001110>;
P_0xae8180 .param/l "IFM_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0xae81c0 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0xae8200 .param/l "OUT_FEATURE" 0 2 13, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000>;
P_0xae8240 .param/l "PAD" 0 2 9, +C4<00000000000000000000000000000000>;
P_0xae8280 .param/l "RELU" 0 2 10, +C4<00000000000000000000000000000001>;
P_0xae82c0 .param/l "STRIDE" 0 2 8, +C4<00000000000000000000000000000001>;
P_0xae8300 .param/l "WEIGHT_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0xba5a50_0 .net *"_s0", 31 0, L_0xbbcd40;  1 drivers
v0xba5b50_0 .net *"_s10", 32 0, L_0xbbd090;  1 drivers
L_0x7f77d1257960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xba5c30_0 .net *"_s13", 0 0, L_0x7f77d1257960;  1 drivers
L_0x7f77d12579a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xba5cf0_0 .net/2u *"_s14", 32 0, L_0x7f77d12579a8;  1 drivers
v0xba5dd0_0 .net *"_s16", 32 0, L_0xbbd130;  1 drivers
L_0x7f77d12579f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xba5f00_0 .net/2u *"_s18", 7 0, L_0x7f77d12579f0;  1 drivers
v0xba5fe0_0 .net *"_s22", 31 0, L_0xbbd4b0;  1 drivers
L_0x7f77d1257a38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xba60c0_0 .net *"_s25", 30 0, L_0x7f77d1257a38;  1 drivers
L_0x7f77d1257a80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xba61a0_0 .net/2u *"_s26", 31 0, L_0x7f77d1257a80;  1 drivers
v0xba6310_0 .net *"_s28", 0 0, L_0xbbd5a0;  1 drivers
L_0x7f77d12578d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xba63d0_0 .net *"_s3", 30 0, L_0x7f77d12578d0;  1 drivers
v0xba64b0_0 .net *"_s30", 7 0, L_0xbbd730;  1 drivers
v0xba6590_0 .net *"_s32", 32 0, L_0xbbd7d0;  1 drivers
L_0x7f77d1257ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xba6670_0 .net *"_s35", 0 0, L_0x7f77d1257ac8;  1 drivers
L_0x7f77d1257b10 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xba6750_0 .net/2u *"_s36", 32 0, L_0x7f77d1257b10;  1 drivers
v0xba6830_0 .net *"_s38", 32 0, L_0xbbd870;  1 drivers
L_0x7f77d1257918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xba6910_0 .net/2u *"_s4", 31 0, L_0x7f77d1257918;  1 drivers
L_0x7f77d1257b58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xba6ac0_0 .net/2u *"_s40", 7 0, L_0x7f77d1257b58;  1 drivers
v0xba6b60_0 .net *"_s6", 0 0, L_0xbba750;  1 drivers
v0xba6c20_0 .net *"_s8", 7 0, L_0xbbcff0;  1 drivers
v0xba6d00_0 .var "clk1", 0 0;
v0xba6da0_0 .var "clk2", 0 0;
v0xba6e40_0 .net "data_output", 15 0, L_0xbbcc00;  1 drivers
v0xba6f00_0 .net "end_conv", 0 0, v0xb8e8c0_0;  1 drivers
v0xba6fa0_0 .net "ifm", 7 0, L_0xbbd320;  1 drivers
v0xba7090_0 .var "ifm_cnt", 31 0;
v0xba7170 .array "ifm_in", 587 0, 7 0;
v0xba7230_0 .net "ifm_read", 0 0, L_0xbbbd00;  1 drivers
v0xba7320_0 .var "ifm_read_reg", 0 0;
v0xba73e0_0 .var/i "ofm_rtl", 31 0;
v0xba74c0_0 .net "out_valid", 0 0, v0xb8ebe0_0;  1 drivers
v0xba75b0_0 .var/i "ow", 31 0;
v0xba7690_0 .var/i "ow_1", 31 0;
v0xba69f0_0 .var "rst_n", 0 0;
v0xba7940_0 .var "start_conv", 0 0;
v0xba7a30_0 .net "wgt", 7 0, L_0xbbda60;  1 drivers
v0xba7ad0_0 .var "wgt_cnt", 31 0;
v0xba7bb0 .array "wgt_in", 53 0, 7 0;
v0xba7c70_0 .net "wgt_read", 0 0, L_0xbbc050;  1 drivers
v0xba7d60_0 .var "wgt_read_reg", 0 0;
E_0xb4d2f0 .event edge, v0xb639d0_0;
L_0xbbcd40 .concat [ 1 31 0 0], v0xba7320_0, L_0x7f77d12578d0;
L_0xbba750 .cmp/eq 32, L_0xbbcd40, L_0x7f77d1257918;
L_0xbbcff0 .array/port v0xba7170, L_0xbbd130;
L_0xbbd090 .concat [ 32 1 0 0], v0xba7090_0, L_0x7f77d1257960;
L_0xbbd130 .arith/sub 33, L_0xbbd090, L_0x7f77d12579a8;
L_0xbbd320 .functor MUXZ 8, L_0x7f77d12579f0, L_0xbbcff0, L_0xbba750, C4<>;
L_0xbbd4b0 .concat [ 1 31 0 0], v0xba7d60_0, L_0x7f77d1257a38;
L_0xbbd5a0 .cmp/eq 32, L_0xbbd4b0, L_0x7f77d1257a80;
L_0xbbd730 .array/port v0xba7bb0, L_0xbbd870;
L_0xbbd7d0 .concat [ 32 1 0 0], v0xba7ad0_0, L_0x7f77d1257ac8;
L_0xbbd870 .arith/sub 33, L_0xbbd7d0, L_0x7f77d1257b10;
L_0xbbda60 .functor MUXZ 8, L_0x7f77d1257b58, L_0xbbd730, L_0xbbd5a0, C4<>;
S_0xb45040 .scope module, "cov" "CONV" 2 56, 3 1 0, S_0xb6d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /INPUT 8 "ifm"
    .port_info 5 /INPUT 8 "wgt"
    .port_info 6 /OUTPUT 1 "ifm_read"
    .port_info 7 /OUTPUT 1 "wgt_read"
    .port_info 8 /OUTPUT 1 "out_valid"
    .port_info 9 /OUTPUT 1 "end_conv"
    .port_info 10 /OUTPUT 16 "data_output"
P_0xacb970 .param/l "ADD_WIDTH" 1 3 28, +C4<000000000000000000000000000000101>;
P_0xacb9b0 .param/l "CI" 0 3 12, +C4<00000000000000000000000000000011>;
P_0xacb9f0 .param/l "CO" 0 3 13, +C4<00000000000000000000000000000010>;
P_0xacba30 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0xacba70 .param/l "FIFO_SIZE" 0 3 11, +C4<0000000000000000000000000000010000>;
P_0xacbab0 .param/l "IFM_SIZE" 0 3 6, +C4<00000000000000000000000000001110>;
P_0xacbaf0 .param/l "IFM_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0xacbb30 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0xacbb70 .param/l "PAD" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xacbbb0 .param/l "RELU" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xacbbf0 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0xacbc30 .param/l "WEIGHT_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
L_0xbbc140 .functor BUFZ 8, v0xb94140_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc240 .functor BUFZ 8, v0xb94cf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc340 .functor BUFZ 8, v0xb95850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc440 .functor BUFZ 8, v0xb964b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc540 .functor BUFZ 8, v0xb97000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc640 .functor BUFZ 8, v0xb97bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc740 .functor BUFZ 8, v0xb98840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc840 .functor BUFZ 8, v0xb99370_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xbbc940 .functor BUFZ 8, v0xb99f00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xba25a0_0 .net *"_s78", 0 0, L_0xbbca70;  1 drivers
L_0x7f77d1257888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xba26a0_0 .net/2u *"_s79", 15 0, L_0x7f77d1257888;  1 drivers
v0xba2780_0 .net "clk1", 0 0, v0xba6d00_0;  1 drivers
v0xba2850_0 .net "clk2", 0 0, v0xba6da0_0;  1 drivers
v0xba2980_0 .var "data_in_fifo_1", 15 0;
v0xba2a20_0 .var "data_in_fifo_2", 15 0;
v0xba2af0_0 .net "data_output", 15 0, L_0xbbcc00;  alias, 1 drivers
v0xba2bb0_0 .net "data_output_temp", 15 0, v0xb92b90_0;  1 drivers
v0xba2cc0_0 .net "end_conv", 0 0, v0xb8e8c0_0;  alias, 1 drivers
v0xba2df0_0 .net "ifm", 7 0, L_0xbbd320;  alias, 1 drivers
v0xba2ec0_0 .net "ifm_read", 0 0, L_0xbbbd00;  alias, 1 drivers
v0xba2f90_0 .net "ifm_wire", 7 0, v0xb9a7a0_0;  1 drivers
v0xba3030_0 .net "out_fifo_0", 15 0, L_0xbb90d0;  1 drivers
v0xba3100_0 .net "out_fifo_1", 15 0, L_0xbb9450;  1 drivers
v0xba31d0_0 .net "out_valid", 0 0, v0xb8ebe0_0;  alias, 1 drivers
L_0x7f77d1257018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xba32a0_0 .net "psum_00", 15 0, L_0x7f77d1257018;  1 drivers
v0xba3370_0 .net "psum_01", 15 0, L_0xbb8ab0;  1 drivers
v0xba3520_0 .net "psum_02", 15 0, L_0xbb8b20;  1 drivers
v0xba35c0_0 .net "psum_03", 15 0, L_0xbb8b90;  1 drivers
L_0x7f77d1257060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xba36b0_0 .net "psum_10", 15 0, L_0x7f77d1257060;  1 drivers
v0xba3750_0 .net "psum_11", 15 0, L_0xbb8c30;  1 drivers
v0xba3840_0 .net "psum_12", 15 0, L_0xbb8cd0;  1 drivers
v0xba3950_0 .net "psum_13", 15 0, L_0xbb8d90;  1 drivers
L_0x7f77d12570a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xba3a10_0 .net "psum_20", 15 0, L_0x7f77d12570a8;  1 drivers
v0xba3ab0_0 .net "psum_21", 15 0, L_0xbb8e70;  1 drivers
v0xba3ba0_0 .net "psum_22", 15 0, L_0xbb8f30;  1 drivers
v0xba3cb0_0 .net "psum_23", 15 0, L_0xbb8ff0;  1 drivers
v0xba3d70_0 .net "psum_buffer", 15 0, L_0xbb9610;  1 drivers
v0xba3e60_0 .net "rd_clr", 0 0, v0xb8eca0_0;  1 drivers
v0xba3f90_0 .net "rd_en", 2 0, v0xb8ee20_0;  1 drivers
v0xba4050_0 .net "re_buffer", 0 0, L_0xbbac60;  1 drivers
v0xba40f0_0 .net "rst_n", 0 0, v0xba69f0_0;  1 drivers
v0xba4190_0 .net "set_ifm", 0 0, v0xb8d550_0;  1 drivers
v0xba3410_0 .net "set_reg", 0 0, v0xb8d5f0_0;  1 drivers
v0xba4440_0 .net "set_wgt", 8 0, v0xb8d690_0;  1 drivers
v0xba44e0_0 .net "start_conv", 0 0, v0xba7940_0;  1 drivers
v0xba4580_0 .net "wgt", 7 0, L_0xbbda60;  alias, 1 drivers
v0xba4620_0 .net "wgt_0", 7 0, L_0xbbc140;  1 drivers
v0xba46c0_0 .net "wgt_1", 7 0, L_0xbbc240;  1 drivers
v0xba4780_0 .net "wgt_2", 7 0, L_0xbbc340;  1 drivers
v0xba4860_0 .net "wgt_3", 7 0, L_0xbbc440;  1 drivers
v0xba4940_0 .net "wgt_4", 7 0, L_0xbbc540;  1 drivers
v0xba4a20_0 .net "wgt_5", 7 0, L_0xbbc640;  1 drivers
v0xba4b00_0 .net "wgt_6", 7 0, L_0xbbc740;  1 drivers
v0xba4be0_0 .net "wgt_7", 7 0, L_0xbbc840;  1 drivers
v0xba4cc0_0 .net "wgt_8", 7 0, L_0xbbc940;  1 drivers
v0xba4da0_0 .net "wgt_read", 0 0, L_0xbbc050;  alias, 1 drivers
v0xba4e40 .array "wgt_wire", 0 8;
v0xba4e40_0 .net v0xba4e40 0, 7 0, v0xb94140_0; 1 drivers
v0xba4e40_1 .net v0xba4e40 1, 7 0, v0xb94cf0_0; 1 drivers
v0xba4e40_2 .net v0xba4e40 2, 7 0, v0xb95850_0; 1 drivers
v0xba4e40_3 .net v0xba4e40 3, 7 0, v0xb964b0_0; 1 drivers
v0xba4e40_4 .net v0xba4e40 4, 7 0, v0xb97000_0; 1 drivers
v0xba4e40_5 .net v0xba4e40 5, 7 0, v0xb97bd0_0; 1 drivers
v0xba4e40_6 .net v0xba4e40 6, 7 0, v0xb98840_0; 1 drivers
v0xba4e40_7 .net v0xba4e40 7, 7 0, v0xb99370_0; 1 drivers
v0xba4e40_8 .net v0xba4e40 8, 7 0, v0xb99f00_0; 1 drivers
v0xba5200_0 .net "wr_clr", 0 0, v0xb8f600_0;  1 drivers
v0xba5330_0 .net "wr_en", 2 0, v0xb8f6c0_0;  1 drivers
L_0xba7eb0 .part v0xb8d690_0, 0, 1;
L_0xba8030 .part v0xb8d690_0, 1, 1;
L_0xba8140 .part v0xb8d690_0, 2, 1;
L_0xba82e0 .part v0xb8d690_0, 3, 1;
L_0xba83f0 .part v0xb8d690_0, 4, 1;
L_0xba8500 .part v0xb8d690_0, 5, 1;
L_0xba8610 .part v0xb8d690_0, 6, 1;
L_0xba87c0 .part v0xb8d690_0, 7, 1;
L_0xba8930 .part v0xb8d690_0, 8, 1;
L_0xbb9260 .part v0xb8f6c0_0, 0, 1;
L_0xbb93b0 .part v0xb8ee20_0, 0, 1;
L_0xbb9540 .part v0xb8f6c0_0, 1, 1;
L_0xbb9680 .part v0xb8ee20_0, 1, 1;
L_0xbb98e0 .part v0xb8f6c0_0, 2, 1;
L_0xbb9ac0 .part v0xb8ee20_0, 2, 1;
L_0xbb9c50 .part v0xb8ee20_0, 2, 1;
L_0xbbca70 .part v0xb92b90_0, 15, 1;
L_0xbbcc00 .functor MUXZ 16, v0xb92b90_0, L_0x7f77d1257888, L_0xbbca70, C4<>;
S_0xb36920 .scope module, "buffer_psum" "BUFFER" 3 196, 4 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "d_in"
    .port_info 3 /OUTPUT 16 "d_out"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
P_0xb78470 .param/l "ADDR" 1 4 11, +C4<00000000000000000000000000001000>;
P_0xb784b0 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0xb784f0 .param/l "DEPTH" 1 4 10, +C4<0000000000000000000000000000000000000000000000000000000000000010000>;
P_0xb78530 .param/l "IFM_SIZE" 0 4 1, +C4<00000000000000000000000000001110>;
P_0xb78570 .param/l "KERNEL_SIZE" 0 4 1, +C4<00000000000000000000000000000011>;
P_0xb785b0 .param/l "PAD" 0 4 1, +C4<00000000000000000000000000000000>;
P_0xb785f0 .param/l "STRIDE" 0 4 1, +C4<00000000000000000000000000000001>;
L_0xbb9610 .functor BUFZ 16, v0xb89cb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb639d0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb89770_0 .net "d_in", 15 0, v0xb92b90_0;  alias, 1 drivers
v0xb89850_0 .net "d_out", 15 0, L_0xbb9610;  alias, 1 drivers
v0xb89940 .array "mem", 0 255, 15 0;
v0xb89a00_0 .var "rd_ptr", 7 0;
v0xb89b30_0 .net "re", 0 0, L_0xbbac60;  alias, 1 drivers
v0xb89bf0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb89cb0_0 .var "tmp_data", 15 0;
v0xb89d90_0 .net "we", 0 0, L_0xbb9c50;  1 drivers
v0xb89ee0_0 .var "wr_ptr", 7 0;
E_0xb4ad60/0 .event edge, v0xb89bf0_0;
E_0xb4ad60/1 .event posedge, v0xb639d0_0;
E_0xb4ad60 .event/or E_0xb4ad60/0, E_0xb4ad60/1;
S_0xb8a0c0 .scope module, "control" "CONTROL" 3 205, 5 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /OUTPUT 1 "wgt_read"
    .port_info 5 /OUTPUT 1 "ifm_read"
    .port_info 6 /OUTPUT 1 "re_buffer"
    .port_info 7 /OUTPUT 1 "set_ifm"
    .port_info 8 /OUTPUT 1 "rd_clr"
    .port_info 9 /OUTPUT 1 "wr_clr"
    .port_info 10 /OUTPUT 1 "out_valid"
    .port_info 11 /OUTPUT 1 "set_reg"
    .port_info 12 /OUTPUT 1 "end_conv"
    .port_info 13 /OUTPUT 3 "rd_en"
    .port_info 14 /OUTPUT 3 "wr_en"
    .port_info 15 /OUTPUT 9 "set_wgt"
P_0xb8a260 .param/l "CI" 0 5 1, +C4<00000000000000000000000000000011>;
P_0xb8a2a0 .param/l "CO" 0 5 1, +C4<00000000000000000000000000000010>;
P_0xb8a2e0 .param/l "COMPUTE" 0 5 35, C4<010>;
P_0xb8a320 .param/l "END_CHANNEL" 0 5 37, C4<100>;
P_0xb8a360 .param/l "END_CONV" 0 5 39, C4<110>;
P_0xb8a3a0 .param/l "END_FILTER" 0 5 38, C4<101>;
P_0xb8a3e0 .param/l "END_ROW" 0 5 36, C4<011>;
P_0xb8a420 .param/l "IDLE" 0 5 33, C4<000>;
P_0xb8a460 .param/l "IFM_SIZE" 0 5 1, +C4<00000000000000000000000000000000000000000000000000000000000001110>;
P_0xb8a4a0 .param/l "KERNEL_SIZE" 0 5 1, +C4<00000000000000000000000000000011>;
P_0xb8a4e0 .param/l "LOAD_WGT" 0 5 34, C4<001>;
P_0xb8a520 .param/l "PAD" 0 5 1, +C4<00000000000000000000000000000000>;
P_0xb8a560 .param/l "POOLING" 0 5 1, +C4<00000000000000000000000000000000>;
P_0xb8a5a0 .param/l "STRIDE" 0 5 1, +C4<00000000000000000000000000000001>;
L_0xbba240 .functor AND 1, L_0xbb9f10, L_0xbba0d0, C4<1>, C4<1>;
L_0xbba9a0 .functor AND 1, L_0xbba490, L_0xbba860, C4<1>, C4<1>;
L_0xbbaab0 .functor OR 1, L_0xbba240, L_0xbba9a0, C4<0>, C4<0>;
L_0xbbb010 .functor AND 1, L_0xbbaed0, L_0xbbb200, C4<1>, C4<1>;
L_0xbbb610 .functor AND 1, L_0xbbb4d0, L_0xbbb7e0, C4<1>, C4<1>;
L_0xbbba60 .functor AND 1, L_0xbbb010, L_0xbbb610, C4<1>, C4<1>;
v0xb8b870_0 .net *"_s0", 31 0, L_0xbb9db0;  1 drivers
L_0x7f77d1257330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8b950_0 .net *"_s11", 22 0, L_0x7f77d1257330;  1 drivers
L_0x7f77d1257378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8ba30_0 .net/2u *"_s12", 31 0, L_0x7f77d1257378;  1 drivers
v0xb8bb20_0 .net *"_s14", 0 0, L_0xbba0d0;  1 drivers
v0xb8bbe0_0 .net *"_s16", 0 0, L_0xbba240;  1 drivers
v0xb8bcf0_0 .net *"_s18", 31 0, L_0xbba350;  1 drivers
L_0x7f77d12573c0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8bdd0_0 .net *"_s21", 22 0, L_0x7f77d12573c0;  1 drivers
L_0x7f77d1257408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8beb0_0 .net/2u *"_s22", 31 0, L_0x7f77d1257408;  1 drivers
v0xb8bf90_0 .net *"_s24", 0 0, L_0xbba490;  1 drivers
v0xb8c0e0_0 .net *"_s26", 31 0, L_0xbba610;  1 drivers
L_0x7f77d1257450 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8c1c0_0 .net *"_s29", 21 0, L_0x7f77d1257450;  1 drivers
L_0x7f77d12572a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8c2a0_0 .net *"_s3", 21 0, L_0x7f77d12572a0;  1 drivers
L_0x7f77d1257498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xb8c380_0 .net/2u *"_s30", 31 0, L_0x7f77d1257498;  1 drivers
v0xb8c460_0 .net *"_s32", 0 0, L_0xbba860;  1 drivers
v0xb8c520_0 .net *"_s34", 0 0, L_0xbba9a0;  1 drivers
v0xb8c5e0_0 .net *"_s36", 0 0, L_0xbbaab0;  1 drivers
v0xb8c6a0_0 .net *"_s39", 0 0, L_0xbbabc0;  1 drivers
L_0x7f77d12572e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xb8c850_0 .net/2u *"_s4", 31 0, L_0x7f77d12572e8;  1 drivers
L_0x7f77d12574e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb8c8f0_0 .net/2u *"_s40", 0 0, L_0x7f77d12574e0;  1 drivers
v0xb8c9d0_0 .net *"_s44", 31 0, L_0xbbade0;  1 drivers
L_0x7f77d1257528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8cab0_0 .net *"_s47", 22 0, L_0x7f77d1257528;  1 drivers
L_0x7f77d1257570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8cb90_0 .net/2u *"_s48", 31 0, L_0x7f77d1257570;  1 drivers
v0xb8cc70_0 .net *"_s50", 0 0, L_0xbbaed0;  1 drivers
v0xb8cd30_0 .net *"_s52", 64 0, L_0xbbb080;  1 drivers
L_0x7f77d12575b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8ce10_0 .net *"_s55", 55 0, L_0x7f77d12575b8;  1 drivers
L_0x7f77d1257600 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0xb8cef0_0 .net/2u *"_s56", 64 0, L_0x7f77d1257600;  1 drivers
v0xb8cfd0_0 .net *"_s58", 0 0, L_0xbbb200;  1 drivers
v0xb8d090_0 .net *"_s6", 0 0, L_0xbb9f10;  1 drivers
v0xb8d150_0 .net *"_s60", 0 0, L_0xbbb010;  1 drivers
v0xb8d210_0 .net *"_s62", 31 0, L_0xbbb3e0;  1 drivers
L_0x7f77d1257648 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8d2f0_0 .net *"_s65", 22 0, L_0x7f77d1257648;  1 drivers
L_0x7f77d1257690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8d3d0_0 .net/2u *"_s66", 31 0, L_0x7f77d1257690;  1 drivers
v0xb8d4b0_0 .net *"_s68", 0 0, L_0xbbb4d0;  1 drivers
v0xb8c760_0 .net *"_s70", 64 0, L_0xbbb6a0;  1 drivers
L_0x7f77d12576d8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8d760_0 .net *"_s73", 55 0, L_0x7f77d12576d8;  1 drivers
L_0x7f77d1257720 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0xb8d840_0 .net/2u *"_s74", 64 0, L_0x7f77d1257720;  1 drivers
v0xb8d920_0 .net *"_s76", 0 0, L_0xbbb7e0;  1 drivers
v0xb8d9e0_0 .net *"_s78", 0 0, L_0xbbb610;  1 drivers
v0xb8daa0_0 .net *"_s8", 31 0, L_0xbb9fb0;  1 drivers
v0xb8db80_0 .net *"_s80", 0 0, L_0xbbba60;  1 drivers
L_0x7f77d1257768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xb8dc40_0 .net/2s *"_s82", 1 0, L_0x7f77d1257768;  1 drivers
L_0x7f77d12577b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb8dd20_0 .net/2s *"_s84", 1 0, L_0x7f77d12577b0;  1 drivers
v0xb8de00_0 .net *"_s86", 1 0, L_0xbbbb70;  1 drivers
v0xb8dee0_0 .net *"_s91", 0 0, L_0xbbb920;  1 drivers
L_0x7f77d12577f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xb8dfa0_0 .net/2s *"_s92", 1 0, L_0x7f77d12577f8;  1 drivers
L_0x7f77d1257840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb8e080_0 .net/2s *"_s94", 1 0, L_0x7f77d1257840;  1 drivers
v0xb8e160_0 .net *"_s96", 1 0, L_0xbbbea0;  1 drivers
v0xb8e240_0 .net "clk1", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb8e2e0_0 .net "clk2", 0 0, v0xba6da0_0;  alias, 1 drivers
v0xb8e380_0 .var "cnt_channel", 9 0;
v0xb8e460_0 .var "cnt_filter", 9 0;
v0xb8e540_0 .var "cnt_index", 8 0;
v0xb8e620_0 .var "cnt_line", 8 0;
v0xb8e700_0 .var "counter_wgt", 4 0;
v0xb8e7e0_0 .var "curr_state", 2 0;
v0xb8e8c0_0 .var "end_conv", 0 0;
v0xb8e980_0 .var "end_reg", 0 0;
v0xb8ea40_0 .net "ifm_read", 0 0, L_0xbbbd00;  alias, 1 drivers
v0xb8eb00_0 .var "next_state", 2 0;
v0xb8ebe0_0 .var "out_valid", 0 0;
v0xb8eca0_0 .var "rd_clr", 0 0;
v0xb8ed60_0 .var "rd_clr_reg", 0 0;
v0xb8ee20_0 .var "rd_en", 2 0;
v0xb8ef00_0 .net "re_buffer", 0 0, L_0xbbac60;  alias, 1 drivers
v0xb8efd0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb8d550_0 .var "set_ifm", 0 0;
v0xb8d5f0_0 .var "set_reg", 0 0;
v0xb8d690_0 .var "set_wgt", 8 0;
v0xb8f480_0 .net "start_conv", 0 0, v0xba7940_0;  alias, 1 drivers
v0xb8f540_0 .net "wgt_read", 0 0, L_0xbbc050;  alias, 1 drivers
v0xb8f600_0 .var "wr_clr", 0 0;
v0xb8f6c0_0 .var "wr_en", 2 0;
E_0xb4b190/0 .event negedge, v0xb89bf0_0;
E_0xb4b190/1 .event posedge, v0xb8e2e0_0;
E_0xb4b190 .event/or E_0xb4b190/0, E_0xb4b190/1;
E_0xb8aec0/0 .event negedge, v0xb89bf0_0;
E_0xb8aec0/1 .event posedge, v0xb639d0_0;
E_0xb8aec0 .event/or E_0xb8aec0/0, E_0xb8aec0/1;
E_0xb8af20/0 .event edge, v0xb8e700_0, v0xb8e380_0, v0xb8e620_0, v0xb8e540_0;
E_0xb8af20/1 .event edge, v0xb8f480_0;
E_0xb8af20 .event/or E_0xb8af20/0, E_0xb8af20/1;
L_0xbb9db0 .concat [ 10 22 0 0], v0xb8e380_0, L_0x7f77d12572a0;
L_0xbb9f10 .cmp/gt 32, L_0xbb9db0, L_0x7f77d12572e8;
L_0xbb9fb0 .concat [ 9 23 0 0], v0xb8e620_0, L_0x7f77d1257330;
L_0xbba0d0 .cmp/ge 32, L_0xbb9fb0, L_0x7f77d1257378;
L_0xbba350 .concat [ 9 23 0 0], v0xb8e620_0, L_0x7f77d12573c0;
L_0xbba490 .cmp/eq 32, L_0xbba350, L_0x7f77d1257408;
L_0xbba610 .concat [ 10 22 0 0], v0xb8e380_0, L_0x7f77d1257450;
L_0xbba860 .cmp/ne 32, L_0xbba610, L_0x7f77d1257498;
L_0xbbabc0 .part v0xb8f6c0_0, 2, 1;
L_0xbbac60 .functor MUXZ 1, L_0x7f77d12574e0, L_0xbbabc0, L_0xbbaab0, C4<>;
L_0xbbade0 .concat [ 9 23 0 0], v0xb8e620_0, L_0x7f77d1257528;
L_0xbbaed0 .cmp/gt 32, L_0xbbade0, L_0x7f77d1257570;
L_0xbbb080 .concat [ 9 56 0 0], v0xb8e620_0, L_0x7f77d12575b8;
L_0xbbb200 .cmp/ge 65, L_0x7f77d1257600, L_0xbbb080;
L_0xbbb3e0 .concat [ 9 23 0 0], v0xb8e540_0, L_0x7f77d1257648;
L_0xbbb4d0 .cmp/gt 32, L_0xbbb3e0, L_0x7f77d1257690;
L_0xbbb6a0 .concat [ 9 56 0 0], v0xb8e540_0, L_0x7f77d12576d8;
L_0xbbb7e0 .cmp/ge 65, L_0x7f77d1257720, L_0xbbb6a0;
L_0xbbbb70 .functor MUXZ 2, L_0x7f77d12577b0, L_0x7f77d1257768, L_0xbbba60, C4<>;
L_0xbbbd00 .part L_0xbbbb70, 0, 1;
L_0xbbb920 .reduce/or v0xb8d690_0;
L_0xbbbea0 .functor MUXZ 2, L_0x7f77d1257840, L_0x7f77d12577f8, L_0xbbb920, C4<>;
L_0xbbc050 .part L_0xbbbea0, 0, 1;
S_0xb8af90 .scope generate, "genblk1[0]" "genblk1[0]" 5 108, 5 108 0, S_0xb8a0c0;
 .timescale 0 0;
P_0xb8b1a0 .param/l "ii" 0 5 108, +C4<00>;
E_0xb8b280 .event posedge, v0xb639d0_0;
S_0xb8b2e0 .scope generate, "genblk1[1]" "genblk1[1]" 5 108, 5 108 0, S_0xb8a0c0;
 .timescale 0 0;
P_0xb8b4f0 .param/l "ii" 0 5 108, +C4<01>;
S_0xb8b5b0 .scope generate, "genblk1[2]" "genblk1[2]" 5 108, 5 108 0, S_0xb8a0c0;
 .timescale 0 0;
P_0xb8b7d0 .param/l "ii" 0 5 108, +C4<010>;
S_0xb8fa30 .scope module, "fifo_0" "FIFO_ASYNCH" 3 157, 6 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0xb8fbb0 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000101>;
P_0xb8fbf0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0xb8fc30 .param/l "FIFO_SIZE" 0 6 1, +C4<0000000000000000000000000000010000>;
L_0xbb90d0 .functor BUFZ 16, v0xb90350_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb8fff0_0 .net "clk1", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb90100_0 .net "clk2", 0 0, v0xba6da0_0;  alias, 1 drivers
v0xb901c0_0 .net "data_in_fifo", 15 0, L_0xbb8b90;  alias, 1 drivers
v0xb90290_0 .net "data_out_fifo", 15 0, L_0xbb90d0;  alias, 1 drivers
v0xb90350_0 .var "data_read", 15 0;
v0xb90480 .array "fifo_data", 0 15, 15 0;
v0xb90540_0 .net "rd_clr", 0 0, v0xb8eca0_0;  alias, 1 drivers
v0xb905e0_0 .net "rd_en", 0 0, L_0xbb93b0;  1 drivers
L_0x7f77d12570f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xb90680_0 .net "rd_inc", 0 0, L_0x7f77d12570f0;  1 drivers
v0xb907d0_0 .var "rd_ptr", 5 0;
v0xb908b0_0 .var "reg_we", 0 0;
v0xb90970_0 .net "wr_clr", 0 0, v0xb8f600_0;  alias, 1 drivers
v0xb90a40_0 .net "wr_en", 0 0, L_0xbb9260;  1 drivers
L_0x7f77d1257138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xb90ae0_0 .net "wr_inc", 0 0, L_0x7f77d1257138;  1 drivers
v0xb90ba0_0 .var "wr_ptr", 5 0;
E_0xb8ffb0 .event posedge, v0xb8e2e0_0;
S_0xb90e20 .scope module, "fifo_1" "FIFO_ASYNCH" 3 169, 6 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0xb90fa0 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000101>;
P_0xb90fe0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0xb91020 .param/l "FIFO_SIZE" 0 6 1, +C4<0000000000000000000000000000010000>;
L_0xbb9450 .functor BUFZ 16, v0xb91660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb913a0_0 .net "clk1", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb91440_0 .net "clk2", 0 0, v0xba6da0_0;  alias, 1 drivers
v0xb914e0_0 .net "data_in_fifo", 15 0, v0xba2980_0;  1 drivers
v0xb91580_0 .net "data_out_fifo", 15 0, L_0xbb9450;  alias, 1 drivers
v0xb91660_0 .var "data_read", 15 0;
v0xb91790 .array "fifo_data", 0 15, 15 0;
v0xb91850_0 .net "rd_clr", 0 0, v0xb8eca0_0;  alias, 1 drivers
v0xb91940_0 .net "rd_en", 0 0, L_0xbb9680;  1 drivers
L_0x7f77d1257180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xb91a00_0 .net "rd_inc", 0 0, L_0x7f77d1257180;  1 drivers
v0xb91b50_0 .var "rd_ptr", 5 0;
v0xb91c30_0 .var "reg_we", 0 0;
v0xb91cf0_0 .net "wr_clr", 0 0, v0xb8f600_0;  alias, 1 drivers
v0xb91d90_0 .net "wr_en", 0 0, L_0xbb9540;  1 drivers
L_0x7f77d12571c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xb91e50_0 .net "wr_inc", 0 0, L_0x7f77d12571c8;  1 drivers
v0xb91f10_0 .var "wr_ptr", 5 0;
S_0xb92190 .scope module, "fifo_end" "FIFO_ASYNCH_END" 3 181, 7 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 1 "re_buffer"
    .port_info 9 /INPUT 16 "psum_buffer"
    .port_info 10 /INPUT 16 "data_in_fifo"
    .port_info 11 /OUTPUT 16 "data_out_fifo"
    .port_info 12 /NODIR 0 ""
P_0xb923b0 .param/l "ADD_WIDTH" 0 7 1, +C4<000000000000000000000000000000101>;
P_0xb923f0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0xb92430 .param/l "FIFO_SIZE" 0 7 1, +C4<0000000000000000000000000000010000>;
v0xb927c0_0 .net "clk1", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb92910_0 .net "clk2", 0 0, v0xba6da0_0;  alias, 1 drivers
v0xb929d0_0 .net/s "data_in_fifo", 15 0, v0xba2a20_0;  1 drivers
v0xb92aa0_0 .net "data_out_fifo", 15 0, v0xb92b90_0;  alias, 1 drivers
v0xb92b90_0 .var "data_read", 15 0;
v0xb92c50_0 .var "en_add", 0 0;
v0xb92d10 .array/s "fifo_data", 0 15, 15 0;
v0xb92dd0_0 .net/s "psum_buffer", 15 0, L_0xbb9610;  alias, 1 drivers
v0xb92e90_0 .net "rd_clr", 0 0, v0xb8eca0_0;  alias, 1 drivers
v0xb92fc0_0 .net "rd_en", 0 0, L_0xbb9ac0;  1 drivers
L_0x7f77d1257210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xb93060_0 .net "rd_inc", 0 0, L_0x7f77d1257210;  1 drivers
v0xb93120_0 .var "rd_ptr", 4 0;
v0xb93200_0 .net "re_buffer", 0 0, L_0xbbac60;  alias, 1 drivers
v0xb932a0_0 .var "reg_we", 0 0;
v0xb93360_0 .net "wr_clr", 0 0, v0xb8f600_0;  alias, 1 drivers
v0xb93400_0 .net "wr_en", 0 0, L_0xbb98e0;  1 drivers
L_0x7f77d1257258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xb934c0_0 .net "wr_inc", 0 0, L_0x7f77d1257258;  1 drivers
v0xb93670_0 .var "wr_ptr", 4 0;
E_0xb8acc0 .event posedge, v0xb8f600_0, v0xb8e2e0_0;
E_0xb92760 .event posedge, v0xb8eca0_0, v0xb8e2e0_0;
S_0xb938e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb93af0 .param/l "wgt_i" 0 3 247, +C4<00>;
S_0xb93bb0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb938e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb93d80 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb93ed0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb93f90_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb940a0_0 .net "set_wgt", 0 0, L_0xba7eb0;  1 drivers
v0xb94140_0 .var "weight", 7 0;
v0xb94200_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb94330_0 .net "wgt_out", 7 0, v0xb94140_0;  alias, 1 drivers
S_0xb944b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb946c0 .param/l "wgt_i" 0 3 247, +C4<01>;
S_0xb94780 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb944b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb94950 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb94aa0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb94b60_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb94c20_0 .net "set_wgt", 0 0, L_0xba8030;  1 drivers
v0xb94cf0_0 .var "weight", 7 0;
v0xb94db0_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb94ec0_0 .net "wgt_out", 7 0, v0xb94cf0_0;  alias, 1 drivers
S_0xb94ff0 .scope generate, "genblk1[2]" "genblk1[2]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb95170 .param/l "wgt_i" 0 3 247, +C4<010>;
S_0xb95250 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb94ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb95420 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb95570_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb95630_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb95780_0 .net "set_wgt", 0 0, L_0xba8140;  1 drivers
v0xb95850_0 .var "weight", 7 0;
v0xb95910_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb95a20_0 .net "wgt_out", 7 0, v0xb95850_0;  alias, 1 drivers
S_0xb95ba0 .scope generate, "genblk1[3]" "genblk1[3]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb92360 .param/l "wgt_i" 0 3 247, +C4<011>;
S_0xb95eb0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb95ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb96080 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb961a0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb96370_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb96410_0 .net "set_wgt", 0 0, L_0xba82e0;  1 drivers
v0xb964b0_0 .var "weight", 7 0;
v0xb96550_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb96640_0 .net "wgt_out", 7 0, v0xb964b0_0;  alias, 1 drivers
S_0xb967c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb969d0 .param/l "wgt_i" 0 3 247, +C4<0100>;
S_0xb96a90 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb967c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb96c60 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb96db0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb96e70_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb96f30_0 .net "set_wgt", 0 0, L_0xba83f0;  1 drivers
v0xb97000_0 .var "weight", 7 0;
v0xb970c0_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb97260_0 .net "wgt_out", 7 0, v0xb97000_0;  alias, 1 drivers
S_0xb973e0 .scope generate, "genblk1[5]" "genblk1[5]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb975a0 .param/l "wgt_i" 0 3 247, +C4<0101>;
S_0xb97660 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb973e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb97830 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb97980_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb97a40_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb97b00_0 .net "set_wgt", 0 0, L_0xba8500;  1 drivers
v0xb97bd0_0 .var "weight", 7 0;
v0xb97c90_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb97da0_0 .net "wgt_out", 7 0, v0xb97bd0_0;  alias, 1 drivers
S_0xb97f20 .scope generate, "genblk1[6]" "genblk1[6]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb98130 .param/l "wgt_i" 0 3 247, +C4<0110>;
S_0xb981f0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb97f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb983c0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb98510_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb985d0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb987a0_0 .net "set_wgt", 0 0, L_0xba8610;  1 drivers
v0xb98840_0 .var "weight", 7 0;
v0xb988e0_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb989d0_0 .net "wgt_out", 7 0, v0xb98840_0;  alias, 1 drivers
S_0xb98b30 .scope generate, "genblk1[7]" "genblk1[7]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb98d40 .param/l "wgt_i" 0 3 247, +C4<0111>;
S_0xb98e00 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb98b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb98fd0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb99120_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb991e0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb992a0_0 .net "set_wgt", 0 0, L_0xba87c0;  1 drivers
v0xb99370_0 .var "weight", 7 0;
v0xb99430_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb99540_0 .net "wgt_out", 7 0, v0xb99370_0;  alias, 1 drivers
S_0xb996c0 .scope generate, "genblk1[8]" "genblk1[8]" 3 247, 3 247 0, S_0xb45040;
 .timescale 0 0;
P_0xb998d0 .param/l "wgt_i" 0 3 247, +C4<01000>;
S_0xb99990 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0xb996c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0xb99b60 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0xb99cb0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb99d70_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb99e30_0 .net "set_wgt", 0 0, L_0xba8930;  1 drivers
v0xb99f00_0 .var "weight", 7 0;
v0xb99fc0_0 .net "wgt_in", 7 0, L_0xbbda60;  alias, 1 drivers
v0xb9a1e0_0 .net "wgt_out", 7 0, v0xb99f00_0;  alias, 1 drivers
S_0xb9a2e0 .scope module, "ifm_buf" "IFM_BUFF" 3 259, 9 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_ifm"
    .port_info 3 /INPUT 8 "ifm_in"
    .port_info 4 /OUTPUT 8 "ifm_out"
P_0xb9a4b0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
v0xb9a600_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb9a6c0_0 .net "ifm_in", 7 0, L_0xbbd320;  alias, 1 drivers
v0xb9a7a0_0 .var "ifm_out", 7 0;
v0xb9a890_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb9a930_0 .net "set_ifm", 0 0, v0xb8d550_0;  alias, 1 drivers
S_0xb9aad0 .scope module, "pe00" "PE" 3 75, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9aca0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9ace0 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9ad20 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9ad60 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8ab0 .functor BUFZ 16, v0xb9b240_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb9b0d0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb9b170_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xb9b240_0 .var/s "psum", 15 0;
v0xb9b330_0 .net/s "psum_in", 15 0, L_0x7f77d1257018;  alias, 1 drivers
v0xb9b410_0 .net/s "psum_out", 15 0, L_0xbb8ab0;  alias, 1 drivers
v0xb9b540_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb9b5e0_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xb9b680_0 .net/s "wgt", 7 0, v0xb99f00_0;  alias, 1 drivers
S_0xb9b820 .scope module, "pe01" "PE" 3 84, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9bb00 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9bb40 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9bb80 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9bbc0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8b20 .functor BUFZ 16, v0xb9c130_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb9be60_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb96260_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xb9c130_0 .var/s "psum", 15 0;
v0xb9c1f0_0 .net/s "psum_in", 15 0, L_0xbb8ab0;  alias, 1 drivers
v0xb9c2e0_0 .net/s "psum_out", 15 0, L_0xbb8b20;  alias, 1 drivers
v0xb9c3f0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb9c490_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xb9c580_0 .net/s "wgt", 7 0, v0xb99370_0;  alias, 1 drivers
S_0xb9c740 .scope module, "pe02" "PE" 3 93, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9c910 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9c950 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9c990 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9c9d0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8b90 .functor BUFZ 16, v0xb9ce40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb9ccc0_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb9cd80_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xb9ce40_0 .var/s "psum", 15 0;
v0xb9cf30_0 .net/s "psum_in", 15 0, L_0xbb8b20;  alias, 1 drivers
v0xb9d020_0 .net/s "psum_out", 15 0, L_0xbb8b90;  alias, 1 drivers
v0xb9d110_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb9d1b0_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xb9d250_0 .net/s "wgt", 7 0, v0xb98840_0;  alias, 1 drivers
S_0xb9d420 .scope module, "pe10" "PE" 3 102, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9d5f0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9d630 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9d670 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9d6b0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8c30 .functor BUFZ 16, v0xb9dbf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb9da20_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb9dac0_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xb9dbf0_0 .var/s "psum", 15 0;
v0xb9dd00_0 .net/s "psum_in", 15 0, L_0x7f77d1257060;  alias, 1 drivers
v0xb9dde0_0 .net/s "psum_out", 15 0, L_0xbb8c30;  alias, 1 drivers
v0xb9dec0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb9df60_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xb9e090_0 .net/s "wgt", 7 0, v0xb97bd0_0;  alias, 1 drivers
S_0xb9e250 .scope module, "pe11" "PE" 3 111, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9e3d0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9e410 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9e450 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9e490 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8cd0 .functor BUFZ 16, v0xb9e900_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb9e780_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb9e840_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xb9e900_0 .var/s "psum", 15 0;
v0xb9e9f0_0 .net/s "psum_in", 15 0, L_0xbb8c30;  alias, 1 drivers
v0xb9eae0_0 .net/s "psum_out", 15 0, L_0xbb8cd0;  alias, 1 drivers
v0xb9ebf0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb98690_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xb9eea0_0 .net/s "wgt", 7 0, v0xb97000_0;  alias, 1 drivers
S_0xb9f000 .scope module, "pe12" "PE" 3 120, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9f1d0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9f210 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9f250 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9f290 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8d90 .functor BUFZ 16, v0xb9f740_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xb9f600_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xb9f6a0_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xb9f740_0 .var/s "psum", 15 0;
v0xb9f850_0 .net/s "psum_in", 15 0, L_0xbb8cd0;  alias, 1 drivers
v0xb9f910_0 .net/s "psum_out", 15 0, L_0xbb8d90;  alias, 1 drivers
v0xb9fa20_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xb9fac0_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xb9fb60_0 .net/s "wgt", 7 0, v0xb964b0_0;  alias, 1 drivers
S_0xb9fd20 .scope module, "pe20" "PE" 3 129, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xb9fef0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xb9ff30 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xb9ff70 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xb9ffb0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8e70 .functor BUFZ 16, v0xba0460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xba0320_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xba03c0_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xba0460_0 .var/s "psum", 15 0;
v0xba0570_0 .net/s "psum_in", 15 0, L_0x7f77d12570a8;  alias, 1 drivers
v0xba0650_0 .net/s "psum_out", 15 0, L_0xbb8e70;  alias, 1 drivers
v0xba0780_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xba0820_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xba08c0_0 .net/s "wgt", 7 0, v0xb95850_0;  alias, 1 drivers
S_0xba0a80 .scope module, "pe21" "PE" 3 138, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xba0c50 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xba0c90 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xba0cd0 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xba0d10 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8f30 .functor BUFZ 16, v0xba1290_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xba1000_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xba10c0_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xba1290_0 .var/s "psum", 15 0;
v0xba1330_0 .net/s "psum_in", 15 0, L_0xbb8e70;  alias, 1 drivers
v0xba1400_0 .net/s "psum_out", 15 0, L_0xbb8f30;  alias, 1 drivers
v0xba14f0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xba1590_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xba1740_0 .net/s "wgt", 7 0, v0xb94cf0_0;  alias, 1 drivers
S_0xba1880 .scope module, "pe22" "PE" 3 147, 10 1 0, S_0xb45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0xba1a50 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0xba1a90 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0xba1ad0 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0xba1b10 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0xbb8ff0 .functor BUFZ 16, v0xba1fc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xba1e80_0 .net "clk", 0 0, v0xba6d00_0;  alias, 1 drivers
v0xba1f20_0 .net/s "ifm", 7 0, v0xb9a7a0_0;  alias, 1 drivers
v0xba1fc0_0 .var/s "psum", 15 0;
v0xba20d0_0 .net/s "psum_in", 15 0, L_0xbb8f30;  alias, 1 drivers
v0xba2190_0 .net/s "psum_out", 15 0, L_0xbb8ff0;  alias, 1 drivers
v0xba22a0_0 .net "rst_n", 0 0, v0xba69f0_0;  alias, 1 drivers
v0xba2340_0 .net "set_reg", 0 0, v0xb8d5f0_0;  alias, 1 drivers
v0xba23e0_0 .net/s "wgt", 7 0, v0xb94140_0;  alias, 1 drivers
S_0xba5590 .scope task, "read_output" "read_output" 2 135, 2 135 0, S_0xb6d4c0;
 .timescale 0 0;
v0xba5730_0 .var "data_output", 15 0;
v0xba5810 .array/s "ofm", 511 0, 15 0;
v0xba58d0_0 .var "out_valid", 0 0;
v0xba5970_0 .var/i "tow", 31 0;
TD_tb.read_output ;
    %load/vec4 v0xba75b0_0;
    %pad/s 96;
    %cmpi/s 512, 0, 96;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0xba58d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0xba5730_0;
    %ix/getv/s 4, v0xba75b0_0;
    %store/vec4a v0xba5810, 4, 0;
    %load/vec4 v0xba75b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xba75b0_0, 0, 32;
T_0.2 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xba5970_0, 0, 32;
T_0.4 ;
    %load/vec4 v0xba5970_0;
    %pad/s 96;
    %cmpi/s 512, 0, 96;
    %jmp/0xz T_0.5, 5;
    %vpi_call 2 153 "$fwrite", v0xba73e0_0, "%b \012", &A<v0xba5810, v0xba5970_0 > {0 0 0};
    %load/vec4 v0xba5970_0;
    %addi 1, 0, 32;
    %store/vec4 v0xba5970_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 154 "$fclose", v0xba73e0_0 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
T_0.1 ;
    %end;
    .scope S_0xb93bb0;
T_1 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb93f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb94140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xb940a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xb94200_0;
    %assign/vec4 v0xb94140_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xb94140_0;
    %assign/vec4 v0xb94140_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb94780;
T_2 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb94b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb94cf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xb94c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xb94db0_0;
    %assign/vec4 v0xb94cf0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xb94cf0_0;
    %assign/vec4 v0xb94cf0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xb95250;
T_3 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb95630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb95850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xb95780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xb95910_0;
    %assign/vec4 v0xb95850_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xb95850_0;
    %assign/vec4 v0xb95850_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb95eb0;
T_4 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb96370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb964b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xb96410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xb96550_0;
    %assign/vec4 v0xb964b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xb964b0_0;
    %assign/vec4 v0xb964b0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb96a90;
T_5 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb96e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb97000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb96f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xb970c0_0;
    %assign/vec4 v0xb97000_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xb97000_0;
    %assign/vec4 v0xb97000_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb97660;
T_6 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb97a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb97bd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb97b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xb97c90_0;
    %assign/vec4 v0xb97bd0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xb97bd0_0;
    %assign/vec4 v0xb97bd0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb981f0;
T_7 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb985d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb98840_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xb987a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xb988e0_0;
    %assign/vec4 v0xb98840_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xb98840_0;
    %assign/vec4 v0xb98840_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb98e00;
T_8 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb991e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb99370_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xb992a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xb99430_0;
    %assign/vec4 v0xb99370_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xb99370_0;
    %assign/vec4 v0xb99370_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb99990;
T_9 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb99d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb99f00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xb99e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xb99fc0_0;
    %assign/vec4 v0xb99f00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xb99f00_0;
    %assign/vec4 v0xb99f00_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb9aad0;
T_10 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9b540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb9b240_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xb9b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xb9b170_0;
    %pad/s 16;
    %load/vec4 v0xb9b680_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xb9b330_0;
    %add;
    %assign/vec4 v0xb9b240_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xb9b240_0;
    %assign/vec4 v0xb9b240_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xb9b820;
T_11 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9c3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb9c130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xb9c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xb96260_0;
    %pad/s 16;
    %load/vec4 v0xb9c580_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xb9c1f0_0;
    %add;
    %assign/vec4 v0xb9c130_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xb9c130_0;
    %assign/vec4 v0xb9c130_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xb9c740;
T_12 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9d110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb9ce40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xb9d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xb9cd80_0;
    %pad/s 16;
    %load/vec4 v0xb9d250_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xb9cf30_0;
    %add;
    %assign/vec4 v0xb9ce40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xb9ce40_0;
    %assign/vec4 v0xb9ce40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xb9d420;
T_13 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9dec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb9dbf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xb9df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xb9dac0_0;
    %pad/s 16;
    %load/vec4 v0xb9e090_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xb9dd00_0;
    %add;
    %assign/vec4 v0xb9dbf0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xb9dbf0_0;
    %assign/vec4 v0xb9dbf0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xb9e250;
T_14 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9ebf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb9e900_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xb98690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xb9e840_0;
    %pad/s 16;
    %load/vec4 v0xb9eea0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xb9e9f0_0;
    %add;
    %assign/vec4 v0xb9e900_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xb9e900_0;
    %assign/vec4 v0xb9e900_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xb9f000;
T_15 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9fa20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb9f740_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xb9fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xb9f6a0_0;
    %pad/s 16;
    %load/vec4 v0xb9fb60_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xb9f850_0;
    %add;
    %assign/vec4 v0xb9f740_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0xb9f740_0;
    %assign/vec4 v0xb9f740_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xb9fd20;
T_16 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xba0780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xba0460_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xba0820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xba03c0_0;
    %pad/s 16;
    %load/vec4 v0xba08c0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xba0570_0;
    %add;
    %assign/vec4 v0xba0460_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0xba0460_0;
    %assign/vec4 v0xba0460_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xba0a80;
T_17 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xba14f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xba1290_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xba1590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0xba10c0_0;
    %pad/s 16;
    %load/vec4 v0xba1740_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xba1330_0;
    %add;
    %assign/vec4 v0xba1290_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0xba1290_0;
    %assign/vec4 v0xba1290_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xba1880;
T_18 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xba22a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xba1fc0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xba2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xba1f20_0;
    %pad/s 16;
    %load/vec4 v0xba23e0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0xba20d0_0;
    %add;
    %assign/vec4 v0xba1fc0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0xba1fc0_0;
    %assign/vec4 v0xba1fc0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xb8fa30;
T_19 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb90a40_0;
    %assign/vec4 v0xb908b0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0xb8fa30;
T_20 ;
    %wait E_0xb8ffb0;
    %load/vec4 v0xb90540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xb907d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb90350_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xb905e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/getv 4, v0xb907d0_0;
    %load/vec4a v0xb90480, 4;
    %assign/vec4 v0xb90350_0, 0;
    %load/vec4 v0xb907d0_0;
    %load/vec4 v0xb90680_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0xb907d0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb90350_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xb8fa30;
T_21 ;
    %wait E_0xb8ffb0;
    %load/vec4 v0xb90970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xb90ba0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xb908b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xb901c0_0;
    %ix/getv 3, v0xb90ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb90480, 0, 4;
    %load/vec4 v0xb90ba0_0;
    %load/vec4 v0xb90ae0_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0xb90ba0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %ix/getv 4, v0xb90ba0_0;
    %load/vec4a v0xb90480, 4;
    %ix/getv 3, v0xb90ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb90480, 0, 4;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xb90e20;
T_22 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb91d90_0;
    %assign/vec4 v0xb91c30_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0xb90e20;
T_23 ;
    %wait E_0xb8ffb0;
    %load/vec4 v0xb91850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xb91b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb91660_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xb91940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/getv 4, v0xb91b50_0;
    %load/vec4a v0xb91790, 4;
    %assign/vec4 v0xb91660_0, 0;
    %load/vec4 v0xb91b50_0;
    %load/vec4 v0xb91a00_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0xb91b50_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb91660_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xb90e20;
T_24 ;
    %wait E_0xb8ffb0;
    %load/vec4 v0xb91cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xb91f10_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xb91c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xb914e0_0;
    %ix/getv 3, v0xb91f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb91790, 0, 4;
    %load/vec4 v0xb91f10_0;
    %load/vec4 v0xb91e50_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0xb91f10_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %ix/getv 4, v0xb91f10_0;
    %load/vec4a v0xb91790, 4;
    %ix/getv 3, v0xb91f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb91790, 0, 4;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xb92190;
T_25 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb93200_0;
    %assign/vec4 v0xb92c50_0, 0;
    %load/vec4 v0xb93400_0;
    %assign/vec4 v0xb932a0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0xb92190;
T_26 ;
    %wait E_0xb92760;
    %load/vec4 v0xb92e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb93120_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xb92fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xb93120_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xb92d10, 4;
    %assign/vec4 v0xb92b90_0, 0;
    %load/vec4 v0xb93120_0;
    %load/vec4 v0xb93060_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0xb93120_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb92b90_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xb92190;
T_27 ;
    %wait E_0xb8acc0;
    %load/vec4 v0xb93360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb93670_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xb932a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0xb92c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v0xb929d0_0;
    %load/vec4 v0xb92dd0_0;
    %add;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v0xb929d0_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %load/vec4 v0xb93670_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb92d10, 0, 4;
    %load/vec4 v0xb93670_0;
    %load/vec4 v0xb934c0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0xb93670_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0xb93670_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xb92d10, 4;
    %load/vec4 v0xb93670_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb92d10, 0, 4;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xb36920;
T_28 ;
    %wait E_0xb4ad60;
    %load/vec4 v0xb89bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb89a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb89ee0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xb89d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0xb89770_0;
    %load/vec4 v0xb89ee0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb89940, 0, 4;
    %load/vec4 v0xb89ee0_0;
    %pad/u 67;
    %cmpi/e 255, 0, 67;
    %flag_mov 8, 4;
    %jmp/0 T_28.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %load/vec4 v0xb89ee0_0;
    %addi 1, 0, 8;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %assign/vec4 v0xb89ee0_0, 0;
T_28.2 ;
    %load/vec4 v0xb89b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0xb89a00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xb89940, 4;
    %assign/vec4 v0xb89cb0_0, 0;
    %load/vec4 v0xb89a00_0;
    %pad/u 67;
    %cmpi/e 255, 0, 67;
    %flag_mov 8, 4;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %load/vec4 v0xb89a00_0;
    %addi 1, 0, 8;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %assign/vec4 v0xb89a00_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb89cb0_0, 0;
T_28.7 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xb8af90;
T_29 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb8e460_0;
    %or/r;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e620_0;
    %pad/u 68;
    %cmpi/u 15, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0xb8e540_0;
    %or/r;
    %load/vec4 v0xb8e540_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb8ee20_0, 4, 5;
    %jmp T_29;
    .thread T_29;
    .scope S_0xb8b2e0;
T_30 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb8e460_0;
    %or/r;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e620_0;
    %pad/u 68;
    %cmpi/u 16, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0xb8e540_0;
    %or/r;
    %load/vec4 v0xb8e540_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb8ee20_0, 4, 5;
    %jmp T_30;
    .thread T_30;
    .scope S_0xb8b5b0;
T_31 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb8e460_0;
    %or/r;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e620_0;
    %pad/u 68;
    %cmpi/u 17, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %subi 4, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0xb8e540_0;
    %or/r;
    %load/vec4 v0xb8e540_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb8ee20_0, 4, 5;
    %jmp T_31;
    .thread T_31;
    .scope S_0xb8a0c0;
T_32 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb8efd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb8e7e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xb8eb00_0;
    %assign/vec4 v0xb8e7e0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xb8a0c0;
T_33 ;
    %wait E_0xb8af20;
    %load/vec4 v0xb8e7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.8;
T_33.0 ;
    %load/vec4 v0xb8f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.10;
T_33.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
T_33.10 ;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0xb8e700_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_33.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.12;
T_33.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
T_33.12 ;
    %jmp T_33.8;
T_33.2 ;
    %load/vec4 v0xb8e540_0;
    %pad/u 65;
    %cmpi/e 17, 0, 65;
    %jmp/0xz  T_33.13, 4;
    %load/vec4 v0xb8e620_0;
    %pad/u 65;
    %cmpi/u 17, 0, 65;
    %jmp/0xz  T_33.15, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.16;
T_33.15 ;
    %load/vec4 v0xb8e380_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_33.17, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.18;
T_33.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
T_33.18 ;
T_33.16 ;
    %jmp T_33.14;
T_33.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
T_33.14 ;
    %jmp T_33.8;
T_33.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.8;
T_33.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0xb8e460_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_33.19, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.20;
T_33.19 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
T_33.20 ;
    %jmp T_33.8;
T_33.6 ;
    %pushi/vec4 13, 0, 65;
    %load/vec4 v0xb8e540_0;
    %pad/u 65;
    %cmp/u;
    %jmp/0xz  T_33.21, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
    %jmp T_33.22;
T_33.21 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xb8eb00_0, 0, 3;
T_33.22 ;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xb8a0c0;
T_34 ;
    %wait E_0xb8b280;
    %load/vec4 v0xb8eb00_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xb8e460_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e620_0;
    %pad/u 65;
    %cmpi/u 14, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %addi 4294967294, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb8f6c0_0, 4, 5;
    %load/vec4 v0xb8eb00_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xb8e460_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e620_0;
    %pad/u 65;
    %cmpi/u 15, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %addi 4294967294, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_34.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_34.3, 8;
T_34.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_34.3, 8;
 ; End of false expr.
    %blend;
T_34.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb8f6c0_0, 4, 5;
    %load/vec4 v0xb8eb00_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xb8e460_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e620_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %addi 4294967294, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_34.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_34.5, 8;
T_34.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_34.5, 8;
 ; End of false expr.
    %blend;
T_34.5;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb8f6c0_0, 4, 5;
    %jmp T_34;
    .thread T_34;
    .scope S_0xb8a0c0;
T_35 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb8efd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb8e380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb8e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d5f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb8e700_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xb8eb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %load/vec4 v0xb8e540_0;
    %assign/vec4 v0xb8e540_0, 0;
    %load/vec4 v0xb8e620_0;
    %assign/vec4 v0xb8e620_0, 0;
    %load/vec4 v0xb8e380_0;
    %assign/vec4 v0xb8e380_0, 0;
    %load/vec4 v0xb8e460_0;
    %assign/vec4 v0xb8e460_0, 0;
    %load/vec4 v0xb8d5f0_0;
    %assign/vec4 v0xb8d5f0_0, 0;
    %load/vec4 v0xb8d550_0;
    %assign/vec4 v0xb8d550_0, 0;
    %load/vec4 v0xb8d690_0;
    %assign/vec4 v0xb8d690_0, 0;
    %load/vec4 v0xb8e980_0;
    %assign/vec4 v0xb8e980_0, 0;
    %load/vec4 v0xb8f600_0;
    %assign/vec4 v0xb8f600_0, 0;
    %jmp T_35.10;
T_35.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb8e380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb8e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d5f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d550_0, 0;
    %load/vec4 v0xb8e540_0;
    %pad/u 65;
    %cmpi/e 14, 0, 65;
    %flag_mov 8, 4;
    %jmp/0 T_35.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.12, 8;
T_35.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.12, 8;
 ; End of false expr.
    %blend;
T_35.12;
    %pad/s 1;
    %assign/vec4 v0xb8e980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb8e700_0, 0;
    %jmp T_35.10;
T_35.3 ;
    %load/vec4 v0xb8e700_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.13, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.14, 8;
T_35.13 ; End of true expr.
    %load/vec4 v0xb8e700_0;
    %addi 1, 0, 5;
    %jmp/0 T_35.14, 8;
 ; End of false expr.
    %blend;
T_35.14;
    %assign/vec4 v0xb8e700_0, 0;
    %load/vec4 v0xb8e700_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb8e620_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_35.15, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_35.16, 8;
T_35.15 ; End of true expr.
    %load/vec4 v0xb8d690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_35.16, 8;
 ; End of false expr.
    %blend;
T_35.16;
    %assign/vec4 v0xb8d690_0, 0;
    %jmp T_35.10;
T_35.4 ;
    %load/vec4 v0xb8e540_0;
    %addi 1, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %load/vec4 v0xb8e540_0;
    %or/r;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_35.17, 8;
    %load/vec4 v0xb8e620_0;
    %addi 1, 0, 9;
    %jmp/1 T_35.18, 8;
T_35.17 ; End of true expr.
    %load/vec4 v0xb8e620_0;
    %jmp/0 T_35.18, 8;
 ; End of false expr.
    %blend;
T_35.18;
    %assign/vec4 v0xb8e620_0, 0;
    %load/vec4 v0xb8e540_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb8e620_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_35.19, 8;
    %load/vec4 v0xb8e380_0;
    %addi 1, 0, 10;
    %jmp/1 T_35.20, 8;
T_35.19 ; End of true expr.
    %load/vec4 v0xb8e380_0;
    %jmp/0 T_35.20, 8;
 ; End of false expr.
    %blend;
T_35.20;
    %assign/vec4 v0xb8e380_0, 0;
    %load/vec4 v0xb8e540_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb8e620_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb8e380_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %load/vec4 v0xb8e460_0;
    %addi 1, 0, 10;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %load/vec4 v0xb8e460_0;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %assign/vec4 v0xb8e460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8d5f0_0, 0;
    %load/vec4 v0xb8ed60_0;
    %assign/vec4 v0xb8eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ed60_0, 0;
    %load/vec4 v0xb8e540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.24, 8;
T_35.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.24, 8;
 ; End of false expr.
    %blend;
T_35.24;
    %pad/s 1;
    %assign/vec4 v0xb8f600_0, 0;
    %load/vec4 v0xb8e620_0;
    %pad/u 65;
    %cmpi/u 14, 0, 65;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_35.25, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.26, 8;
T_35.25 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.26, 8;
 ; End of false expr.
    %blend;
T_35.26;
    %pad/s 1;
    %assign/vec4 v0xb8d550_0, 0;
    %jmp T_35.10;
T_35.5 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f600_0, 0;
    %load/vec4 v0xb8d690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0xb8d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d550_0, 0;
    %jmp T_35.10;
T_35.6 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d550_0, 0;
    %jmp T_35.10;
T_35.7 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8e620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb8e380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d550_0, 0;
    %jmp T_35.10;
T_35.8 ;
    %load/vec4 v0xb8e540_0;
    %addi 1, 0, 9;
    %assign/vec4 v0xb8e540_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0xb8e620_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0xb8e380_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0xb8e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d5f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xb8d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8f600_0, 0;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xb8a0c0;
T_36 ;
    %wait E_0xb4b190;
    %load/vec4 v0xb8efd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e8c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0xb8e380_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xb8e380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb8e620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0xb8ee20_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0xb8ebe0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8ebe0_0, 0;
T_36.3 ;
    %load/vec4 v0xb8e980_0;
    %assign/vec4 v0xb8e8c0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xb9a2e0;
T_37 ;
    %wait E_0xb8aec0;
    %load/vec4 v0xb9a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb9a7a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xb9a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0xb9a6c0_0;
    %assign/vec4 v0xb9a7a0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xb45040;
T_38 ;
    %wait E_0xb4b190;
    %load/vec4 v0xba40f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xba2980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xba2a20_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xba3030_0;
    %load/vec4 v0xba3950_0;
    %add;
    %assign/vec4 v0xba2980_0, 0;
    %load/vec4 v0xba3100_0;
    %load/vec4 v0xba3cb0_0;
    %add;
    %assign/vec4 v0xba2a20_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xb6d4c0;
T_39 ;
    %delay 5, 0;
    %load/vec4 v0xba6d00_0;
    %inv;
    %store/vec4 v0xba6d00_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0xb6d4c0;
T_40 ;
    %wait E_0xb4d2f0;
    %load/vec4 v0xba6d00_0;
    %inv;
    %store/vec4 v0xba6da0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xb6d4c0;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba7940_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xba69f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba69f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xba69f0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xba7940_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xba7940_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0xb6d4c0;
T_42 ;
    %vpi_call 2 70 "$dumpfile", "CONV.VCD" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb6d4c0 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0xb6d4c0;
T_43 ;
    %vpi_call 2 84 "$readmemb", "./script/ifm_bin_c3xh14xw14.txt", v0xba7170 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0xb6d4c0;
T_44 ;
    %wait E_0xb4b190;
    %load/vec4 v0xba69f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xba7090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xba7320_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xba7230_0;
    %assign/vec4 v0xba7320_0, 0;
    %load/vec4 v0xba7940_0;
    %load/vec4 v0xba7230_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xba7090_0;
    %cmpi/e 588, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xba7090_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0xba7230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0xba7090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xba7090_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0xba7090_0;
    %assign/vec4 v0xba7090_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xb6d4c0;
T_45 ;
    %vpi_call 2 111 "$readmemb", "./script/weight_bin_ci3xco2xk3xk3.txt", v0xba7bb0 {0 0 0};
    %end;
    .thread T_45;
    .scope S_0xb6d4c0;
T_46 ;
    %wait E_0xb4b190;
    %load/vec4 v0xba69f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xba7ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xba7d60_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xba7c70_0;
    %assign/vec4 v0xba7d60_0, 0;
    %load/vec4 v0xba7ad0_0;
    %cmpi/e 54, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xba7ad0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0xba7c70_0;
    %flag_set/vec4 8;
    %load/vec4 v0xba7940_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.4, 9;
    %load/vec4 v0xba7ad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xba7ad0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0xba7ad0_0;
    %assign/vec4 v0xba7ad0_0, 0;
T_46.5 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xb6d4c0;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xba75b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xba7690_0, 0, 32;
T_47.0 ;
    %wait E_0xb8b280;
    %load/vec4 v0xba6e40_0;
    %store/vec4 v0xba5730_0, 0, 16;
    %load/vec4 v0xba74c0_0;
    %store/vec4 v0xba58d0_0, 0, 1;
    %fork TD_tb.read_output, S_0xba5590;
    %join;
    %jmp T_47.0;
    %end;
    .thread T_47;
    .scope S_0xb6d4c0;
T_48 ;
    %delay 1000000, 0;
    %vpi_call 2 170 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "TOP.v";
    "BUFFER.v";
    "CONTROL.v";
    "FIFO_ASYNCH.v";
    "FIFO_ASYNCH_END.v";
    "WEIGHT_BUFF.v";
    "IFM_BUFF.v";
    "PE.v";
