{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625583965836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625583965837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 20:36:05 2021 " "Processing started: Tue Jul 06 20:36:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625583965837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625583965837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625583965837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625583966107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625583966107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR datapath.v(12) " "Verilog HDL Declaration information at datapath.v(12): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu ALU datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1625583973096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip " "Found entity 1: memory_ip" {  } { { "memory_ip.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/memory_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BUS.v(15) " "Verilog HDL information at BUS.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625583973148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Control_Unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/state_machine.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_layer.v(68) " "Verilog HDL information at top_layer.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625583973168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_layer " "Found entity 1: top_layer" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583973173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583973175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_layer " "Elaborating entity \"top_layer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625583973197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 top_layer.v(88) " "Verilog HDL assignment warning at top_layer.v(88): truncated value with size 16 to match size of target (9)" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625583973199 "|top_layer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 top_layer.v(95) " "Verilog HDL assignment warning at top_layer.v(95): truncated value with size 16 to match size of target (9)" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625583973199 "|top_layer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 top_layer.v(100) " "Verilog HDL assignment warning at top_layer.v(100): truncated value with size 16 to match size of target (9)" {  } { { "top_layer.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625583973199 "|top_layer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:Processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:Processor\"" {  } { { "top_layer.v" "Processor" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973212 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out Processor.v(8) " "Output port \"data_out\" at Processor.v(8) has no driver" {  } { { "Processor.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Processor.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1625583973212 "|top_layer|Processor:Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Processor:Processor\|Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Processor:Processor\|Control_Unit:control_unit\"" {  } { { "Processor.v" "control_unit" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Processor.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Processor:Processor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"Processor:Processor\|datapath:datapath\"" {  } { { "Processor.v" "datapath" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/Processor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS Processor:Processor\|datapath:datapath\|BUS:BUS " "Elaborating entity \"BUS\" for hierarchy \"Processor:Processor\|datapath:datapath\|BUS:BUS\"" {  } { { "datapath.v" "BUS" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973235 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r BUS.v(22) " "Verilog HDL Always Construct warning at BUS.v(22): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ar BUS.v(23) " "Verilog HDL Always Construct warning at BUS.v(23): variable \"ar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dr BUS.v(24) " "Verilog HDL Always Construct warning at BUS.v(24): variable \"dr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ac BUS.v(25) " "Verilog HDL Always Construct warning at BUS.v(25): variable \"ac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc BUS.v(26) " "Verilog HDL Always Construct warning at BUS.v(26): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir BUS.v(27) " "Verilog HDL Always Construct warning at BUS.v(27): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dram BUS.v(28) " "Verilog HDL Always Construct warning at BUS.v(28): variable \"dram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973235 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iram BUS.v(29) " "Verilog HDL Always Construct warning at BUS.v(29): variable \"iram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973236 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BUS.v(20) " "Verilog HDL Case Statement information at BUS.v(20): all case item expressions in this case statement are onehot" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1625583973236 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ar BUS.v(34) " "Verilog HDL Always Construct warning at BUS.v(34): variable \"ar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973237 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc BUS.v(35) " "Verilog HDL Always Construct warning at BUS.v(35): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/BUS.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1625583973237 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Processor:Processor\|datapath:datapath\|register:R " "Elaborating entity \"register\" for hierarchy \"Processor:Processor\|datapath:datapath\|register:R\"" {  } { { "datapath.v" "R" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC Processor:Processor\|datapath:datapath\|AC:AC " "Elaborating entity \"AC\" for hierarchy \"Processor:Processor\|datapath:datapath\|AC:AC\"" {  } { { "datapath.v" "AC" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:Processor\|datapath:datapath\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"Processor:Processor\|datapath:datapath\|PC:PC\"" {  } { { "datapath.v" "PC" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:Processor\|datapath:datapath\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"Processor:Processor\|datapath:datapath\|IR:IR\"" {  } { { "datapath.v" "IR" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:Processor\|datapath:datapath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Processor:Processor\|datapath:datapath\|ALU:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973264 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALU.v(20) " "Verilog HDL Case Statement information at ALU.v(20): all case item expressions in this case statement are onehot" {  } { { "ALU.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/ALU.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1625583973264 "|top_layer|Processor:Processor|datapath:datapath|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:state_machine " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:state_machine\"" {  } { { "top_layer.v" "state_machine" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ip memory_ip:memory_ip_data " "Elaborating entity \"memory_ip\" for hierarchy \"memory_ip:memory_ip_data\"" {  } { { "top_layer.v" "memory_ip_data" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/top_layer.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583973276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_ip:memory_ip_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\"" {  } { { "memory_ip.v" "altsyncram_component" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ip:memory_ip_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\"" {  } { { "memory_ip.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ip:memory_ip_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974186 ""}  } { { "memory_ip.v" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1625583974186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gh1 " "Found entity 1: altsyncram_2gh1" {  } { { "db/altsyncram_2gh1.tdf" "" { Text "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/db/altsyncram_2gh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625583974243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625583974243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2gh1 memory_ip:memory_ip_data\|altsyncram:altsyncram_component\|altsyncram_2gh1:auto_generated " "Elaborating entity \"altsyncram_2gh1\" for hierarchy \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\|altsyncram_2gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625583974243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1625583974386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/FPGA Processor Project/GitHub/fpga_processor/output_files/Processor.map.smsg " "Generated suppressed messages file D:/Academics/FPGA Processor Project/GitHub/fpga_processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1625583974407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625583974416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 20:36:14 2021 " "Processing ended: Tue Jul 06 20:36:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625583974416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625583974416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625583974416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625583974416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625583991231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625583991231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 20:36:31 2021 " "Processing started: Tue Jul 06 20:36:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625583991231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625583991231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Processor -c Processor --netlist_type=sgate " "Command: quartus_npp Processor -c Processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625583991231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1625583991382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625583991418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 20:36:31 2021 " "Processing ended: Tue Jul 06 20:36:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625583991418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625583991418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625583991418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625583991418 ""}
