# ----------------------------------------
# Created on: Fri May 24 14:23:24 2024
# Auto generated by Pango
# ----------------------------------------

vlib  work
vmap  work ./work
vmap  usim "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/usim"
vmap  adc "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/adc"
vmap  ddrc "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/ddrc"
vmap  ddrphy "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/ddrphy"
vmap  hsst_e2 "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/hsst_e2"
vmap  iolhr_dft "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/iolhr_dft"
vmap  ipal_e1 "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/ipal_e1"
vmap  pciegen2 "D:/PDS_FPGA/PDS_2022.2-SP1-Lite/sim_lib/pciegen2"
vlog -work work   \
"D:/PDS_FPGA/Audio_test/source/ES7243E_reg_config.v" \
"D:/PDS_FPGA/Audio_test/source/ES8156_reg_config.v" \
"D:/PDS_FPGA/Audio_test/source/i2c_com.v" \
"D:/PDS_FPGA/Audio_test/source/i2s_loop.v" \
"D:/PDS_FPGA/Audio_test/source/pgr_i2s_rx.v" \
"D:/PDS_FPGA/Audio_test/source/pgr_i2s_tx.v" \
"D:/PDS_FPGA/Audio_test/source/voice_loop.v" \
"D:/PDS_FPGA/Audio_test/source/TOP.v" \
"D:/PDS_FPGA/Audio_test/source/pcie_dma.v" \
"D:/PDS_FPGA/Audio_test/source/PCIE.v" \
"D:/PDS_FPGA/Audio_test/source/DDR3_interface_top.v" \
"D:/PDS_FPGA/Audio_test/source/arbiter.v" \
"D:/PDS_FPGA/Audio_test/source/simplified_AXI.v" \
"D:/PDS_FPGA/Audio_test/source/AXI_rw_FIFO.v" \
"D:/PDS_FPGA/Audio_test/source/pp-1024/released/ipsxb_fft_demo_pp_1024.v" \
"D:/PDS_FPGA/Audio_test/source/pp-1024/released/ipsxe_fft_exp_rom.v" \
"D:/PDS_FPGA/Audio_test/source/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v" \
"D:/PDS_FPGA/Audio_test/source/rtl/distram_sreg/ipsxe_fft_distram_sreg.v" \
"D:/PDS_FPGA/Audio_test/source/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v" \
"D:/PDS_FPGA/Audio_test/source/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v" \
"D:/PDS_FPGA/Audio_test/source/rtl/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v" \
"D:/PDS_FPGA/Audio_test/source/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v" \
"D:/PDS_FPGA/Audio_test/source/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp" \
"D:/PDS_FPGA/Audio_test/source/source/sin.v" \
"D:/PDS_FPGA/Audio_test/source/source/fft_hami.v" \
"D:/PDS_FPGA/Audio_test/source/source/fft_ip.v" \
"D:/PDS_FPGA/Audio_test/source/source/rtl/HDMI_top.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/iic_dri.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/ms72xx_ctl.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/ms7200_ctl.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/ms7210_ctl.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/pattern_vg.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/sync_vg.v" \
"D:/PDS_FPGA/Audio_test/source/HDMI_top/video_driver.v" \
"D:/PDS_FPGA/Audio_test/source/FIR.v" \
"D:/PDS_FPGA/Audio_test/source/Voice_change.v" \
"D:/PDS_FPGA/Audio_test/source/pre_add.v" \
"D:/PDS_FPGA/Audio_test/ipcore/PLL/PLL.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_apb_cross_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_apb_mux_v1_1.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_apb2dbi_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_cfg_init_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_hard_ctrl_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_soft_phy_v1_2a.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_seio_intf_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_sync_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_top_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/ipsl_pcie_ext_rcvd_ram.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvd_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvd_ram.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/ipsl_pcie_ext_rcvh_ram.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_ext_rcvh_ram/rtl/ipml_sdpram_v1_5_ipsl_pcie_ext_rcvh_ram.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/ipsl_pcie_retryd_ram.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_ext_ram/ipsl_pcie_retryd_ram/rtl/ipml_spram_v1_4_ipsl_pcie_retryd_ram.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_cross_sync_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_debounce_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsst_rst_wtchdg_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_phy_mac_rdata_proc.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_rx_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_tx_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipsl_pcie_pipe/hsstl_rst4mcrsw_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x1_top.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x2_top.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/ipml_pcie_hsst_x4_top.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x1_wrapper_v1_3e.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x2_wrapper_v1_3e.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_pcie_hsst_x4_wrapper_v1_3e.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/rtl/ipml_pcie_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pcie_test/pcie_test.v" \
"D:/PDS_FPGA/Audio_test/ipcore/PCIE_FIFO/rtl/ipml_fifo_ctrl_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/PCIE_FIFO/rtl/ipml_sdpram_v1_6_PCIE_FIFO.v" \
"D:/PDS_FPGA/Audio_test/ipcore/PCIE_FIFO/rtl/ipml_fifo_v1_6_PCIE_FIFO.v" \
"D:/PDS_FPGA/Audio_test/ipcore/PCIE_FIFO/PCIE_FIFO.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/ddr3_interface.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_video/rtl/ipml_fifo_ctrl_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_video/axi_fifo_video.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v" \
"D:/PDS_FPGA/Audio_test/ipcore/axi_fifo_o/axi_fifo_o.v" \
"D:/PDS_FPGA/Audio_test/ipcore/pll_hdmi/pll_hdmi.v" \
"D:/PDS_FPGA/Audio_test/ipcore/fft_ram_1024/rtl/ipml_sdpram_v1_6_fft_ram_1024.v" \
"D:/PDS_FPGA/Audio_test/ipcore/fft_ram_1024/fft_ram_1024.v" \
"D:/PDS_FPGA/Audio_test/ipcore/PLL2/PLL2.v" \
"D:/PDS_FPGA/Audio_test/ipcore/asfifo_1024x16/rtl/ipml_fifo_ctrl_v1_3.v" \
"D:/PDS_FPGA/Audio_test/ipcore/asfifo_1024x16/rtl/ipml_sdpram_v1_6_asfifo_1024x16.v" \
"D:/PDS_FPGA/Audio_test/ipcore/asfifo_1024x16/rtl/ipml_fifo_v1_6_asfifo_1024x16.v" \
"D:/PDS_FPGA/Audio_test/ipcore/asfifo_1024x16/asfifo_1024x16.v" \
"D:/PDS_FPGA/Audio_test/source/sim_tb.v" \
"D:/PDS_FPGA/Audio_test/source/pcie_dma.v" 

# ----------------------------------------
