\hypertarget{struct_i_t_m___type}{}\section{I\+T\+M\+\_\+\+Type Struct Reference}
\label{struct_i_t_m___type}\index{ITM\_Type@{ITM\_Type}}


Structure type to access the Instrumentation Trace Macrocell Register (I\+TM).  




{\ttfamily \#include $<$core\+\_\+armv8mml.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a7010d53d9f2b725fba177015cbdc6bc2}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}\label{struct_i_t_m___type_ad50da09e70f739596fe3f2d9ea33f414}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}864\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}{T\+ER}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}\label{struct_i_t_m___type_ae4d156d0fc83519f984c1388e232aeab}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}{T\+PR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}\label{struct_i_t_m___type_a9ad73d87a673a206268958c84949ad15}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}{T\+CR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}\label{struct_i_t_m___type_a69ad0c7295a64174e1967c8a6d9e95b5}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}29\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}{I\+WR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}{I\+RR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}{I\+M\+CR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}\label{struct_i_t_m___type_a1975f3bb58d3feba11c275f5406b34f4}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}43\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}{L\+AR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}{L\+SR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a14f6f27ef518e4bf31aabb8f17cf4229}\label{struct_i_t_m___type_a14f6f27ef518e4bf31aabb8f17cf4229}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a2372a4ebb63e36d1eb3fcf83a74fd537}{D\+E\+V\+A\+R\+CH}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_ae2fb450d0636c855ffb24185aed7f726}\label{struct_i_t_m___type_ae2fb450d0636c855ffb24185aed7f726}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}{P\+I\+D4}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}{P\+I\+D5}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}{P\+I\+D6}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}{P\+I\+D7}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}{P\+I\+D0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}{P\+I\+D1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}{P\+I\+D2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}{P\+I\+D3}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}{C\+I\+D0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}{C\+I\+D1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}{C\+I\+D2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}{C\+I\+D3}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a2fc80b848dc9408836b15f1672b69ff6}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a6ca4dbb3a8d0a64815b500481c226370}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a0a29b660072699beb29486fe5e1675a3}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a4ce174a5f5eaaa9a278eea39b42966d9}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a3bf05bf08f89c7cd5b44a333585b19f0}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\+TM). 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}\label{struct_i_t_m___type_a30bb2b166b1723867da4a708935677ba}} 
\index{ITM\_Type@{ITM\_Type}!CID0@{CID0}}
\index{CID0@{CID0}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D0}

Offset\+: 0x\+F\+F0 (R/ ) I\+TM Component Identification Register \#0 \mbox{\Hypertarget{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}\label{struct_i_t_m___type_ac40df2c3a6cef02f90b4e82c8204756f}} 
\index{ITM\_Type@{ITM\_Type}!CID1@{CID1}}
\index{CID1@{CID1}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D1}

Offset\+: 0x\+F\+F4 (R/ ) I\+TM Component Identification Register \#1 \mbox{\Hypertarget{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}\label{struct_i_t_m___type_a8000b92e4e528ae7ac4cb8b8d9f6757d}} 
\index{ITM\_Type@{ITM\_Type}!CID2@{CID2}}
\index{CID2@{CID2}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D2}

Offset\+: 0x\+F\+F8 (R/ ) I\+TM Component Identification Register \#2 \mbox{\Hypertarget{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}\label{struct_i_t_m___type_a43451f43f514108d9eaed5b017f8d921}} 
\index{ITM\_Type@{ITM\_Type}!CID3@{CID3}}
\index{CID3@{CID3}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D3}

Offset\+: 0x\+F\+FC (R/ ) I\+TM Component Identification Register \#3 \mbox{\Hypertarget{struct_i_t_m___type_a2372a4ebb63e36d1eb3fcf83a74fd537}\label{struct_i_t_m___type_a2372a4ebb63e36d1eb3fcf83a74fd537}} 
\index{ITM\_Type@{ITM\_Type}!DEVARCH@{DEVARCH}}
\index{DEVARCH@{DEVARCH}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{DEVARCH}{DEVARCH}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+D\+E\+V\+A\+R\+CH}

Offset\+: 0x\+F\+BC (R/ ) I\+TM Device Architecture Register \mbox{\Hypertarget{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}\label{struct_i_t_m___type_ae2ce4d3a54df2fd11a197ccac4406cd0}} 
\index{ITM\_Type@{ITM\_Type}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{IMCR}{IMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+M\+CR}

Offset\+: 0x\+F00 (R/W) I\+TM Integration Mode Control Register \mbox{\Hypertarget{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}\label{struct_i_t_m___type_a66eb82a070953f09909f39b8e516fb91}} 
\index{ITM\_Type@{ITM\_Type}!IRR@{IRR}}
\index{IRR@{IRR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{IRR}{IRR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+RR}

Offset\+: 0x\+E\+FC (R/ ) I\+TM Integration Read Register \mbox{\Hypertarget{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}\label{struct_i_t_m___type_aa9da04891e48d1a2f054de186e9c4c94}} 
\index{ITM\_Type@{ITM\_Type}!IWR@{IWR}}
\index{IWR@{IWR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{IWR}{IWR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+WR}

Offset\+: 0x\+E\+F8 ( /W) I\+TM Integration Write Register \mbox{\Hypertarget{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}\label{struct_i_t_m___type_a7f9c2a2113a11c7f3e98915f95b669d5}} 
\index{ITM\_Type@{ITM\_Type}!LAR@{LAR}}
\index{LAR@{LAR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+L\+AR}

Offset\+: 0x\+F\+B0 ( /W) I\+TM Lock Access Register \mbox{\Hypertarget{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}\label{struct_i_t_m___type_a3861c67933a24dd6632288c4ed0b80c8}} 
\index{ITM\_Type@{ITM\_Type}!LSR@{LSR}}
\index{LSR@{LSR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+L\+SR}

Offset\+: 0x\+F\+B4 (R/ ) I\+TM Lock Status Register \mbox{\Hypertarget{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}\label{struct_i_t_m___type_ab4a4cc97ad658e9c46cf17490daffb8a}} 
\index{ITM\_Type@{ITM\_Type}!PID0@{PID0}}
\index{PID0@{PID0}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D0}

Offset\+: 0x\+F\+E0 (R/ ) I\+TM Peripheral Identification Register \#0 \mbox{\Hypertarget{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}\label{struct_i_t_m___type_a89ea1d805a668d6589b22d8e678eb6a4}} 
\index{ITM\_Type@{ITM\_Type}!PID1@{PID1}}
\index{PID1@{PID1}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D1}

Offset\+: 0x\+F\+E4 (R/ ) I\+TM Peripheral Identification Register \#1 \mbox{\Hypertarget{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}\label{struct_i_t_m___type_a8471c4d77b7107cf580587509da69f38}} 
\index{ITM\_Type@{ITM\_Type}!PID2@{PID2}}
\index{PID2@{PID2}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D2}

Offset\+: 0x\+F\+E8 (R/ ) I\+TM Peripheral Identification Register \#2 \mbox{\Hypertarget{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}\label{struct_i_t_m___type_af317d5e2d946d70e6fb67c02b92cc8a3}} 
\index{ITM\_Type@{ITM\_Type}!PID3@{PID3}}
\index{PID3@{PID3}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D3}

Offset\+: 0x\+F\+EC (R/ ) I\+TM Peripheral Identification Register \#3 \mbox{\Hypertarget{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}\label{struct_i_t_m___type_aad5e11dd4baf6d941bd6c7450f60a158}} 
\index{ITM\_Type@{ITM\_Type}!PID4@{PID4}}
\index{PID4@{PID4}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D4}

Offset\+: 0x\+F\+D0 (R/ ) I\+TM Peripheral Identification Register \#4 \mbox{\Hypertarget{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}\label{struct_i_t_m___type_af9085648bf18f69b5f9d1136d45e1d37}} 
\index{ITM\_Type@{ITM\_Type}!PID5@{PID5}}
\index{PID5@{PID5}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D5}

Offset\+: 0x\+F\+D4 (R/ ) I\+TM Peripheral Identification Register \#5 \mbox{\Hypertarget{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}\label{struct_i_t_m___type_ad34dbe6b1072c77d36281049c8b169f6}} 
\index{ITM\_Type@{ITM\_Type}!PID6@{PID6}}
\index{PID6@{PID6}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D6}

Offset\+: 0x\+F\+D8 (R/ ) I\+TM Peripheral Identification Register \#6 \mbox{\Hypertarget{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}\label{struct_i_t_m___type_a2bcec6803f28f30d5baf5e20e3517d3d}} 
\index{ITM\_Type@{ITM\_Type}!PID7@{PID7}}
\index{PID7@{PID7}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D7}

Offset\+: 0x\+F\+DC (R/ ) I\+TM Peripheral Identification Register \#7 \mbox{\Hypertarget{struct_i_t_m___type_a3bf05bf08f89c7cd5b44a333585b19f0}\label{struct_i_t_m___type_a3bf05bf08f89c7cd5b44a333585b19f0}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a2fc80b848dc9408836b15f1672b69ff6}\label{struct_i_t_m___type_a2fc80b848dc9408836b15f1672b69ff6}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a0a29b660072699beb29486fe5e1675a3}\label{struct_i_t_m___type_a0a29b660072699beb29486fe5e1675a3}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a4ce174a5f5eaaa9a278eea39b42966d9}\label{struct_i_t_m___type_a4ce174a5f5eaaa9a278eea39b42966d9}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a6ca4dbb3a8d0a64815b500481c226370}\label{struct_i_t_m___type_a6ca4dbb3a8d0a64815b500481c226370}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a7010d53d9f2b725fba177015cbdc6bc2}\label{struct_i_t_m___type_a7010d53d9f2b725fba177015cbdc6bc2}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}\label{struct_i_t_m___type_a04b9fbc83759cb818dfa161d39628426}} 
\index{ITM\_Type@{ITM\_Type}!TCR@{TCR}}
\index{TCR@{TCR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+CR}

Offset\+: 0x\+E80 (R/W) I\+TM Trace Control Register \mbox{\Hypertarget{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}\label{struct_i_t_m___type_acd03c6858f7b678dab6a6121462e7807}} 
\index{ITM\_Type@{ITM\_Type}!TER@{TER}}
\index{TER@{TER}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+ER}

Offset\+: 0x\+E00 (R/W) I\+TM Trace Enable Register \mbox{\Hypertarget{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}\label{struct_i_t_m___type_ae907229ba50538bf370fbdfd54c099a2}} 
\index{ITM\_Type@{ITM\_Type}!TPR@{TPR}}
\index{TPR@{TPR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+PR}

Offset\+: 0x\+E40 (R/W) I\+TM Trace Privilege Register \mbox{\Hypertarget{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}\label{struct_i_t_m___type_a962a970dfd286cad7f8a8577e87d4ad3}} 
\index{ITM\_Type@{ITM\_Type}!u16@{u16}}
\index{u16@{u16}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{u16}{u16}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint16\+\_\+t I\+T\+M\+\_\+\+Type\+::u16}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 16-\/bit \mbox{\Hypertarget{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}\label{struct_i_t_m___type_a5834885903a557674f078f3b71fa8bc8}} 
\index{ITM\_Type@{ITM\_Type}!u32@{u32}}
\index{u32@{u32}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{u32}{u32}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::u32}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 32-\/bit \mbox{\Hypertarget{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}\label{struct_i_t_m___type_ae773bf9f9dac64e6c28b14aa39f74275}} 
\index{ITM\_Type@{ITM\_Type}!u8@{u8}}
\index{u8@{u8}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{u8}{u8}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint8\+\_\+t I\+T\+M\+\_\+\+Type\+::u8}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 8-\/bit 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
