run_diagnosis ./tmax_fail/47_fail/0.fail
 Diagnosis simulation will be performed on 4 threads using words of size 64.
 Warning: Check expected data completed: 0 out of 1 failures were checked
 Warning: The fault_type option default will change from "shared" to "all" in 2017.09 or later.
 Diagnosis summary for failure file ./tmax_fail/47_fail/0.fail
 #failing_pat=1, #failures=1, #defects=1, #faults=32, CPU_time=0.86
 Simulated : #failing_pat=1, #passing_pat=96, #failures=1
 ------------------------------------------------------------------------------
 Defect 1: stuck fault model, #faults=32, #failing_pat=1, #passing_pat=96, #failures=1
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_R395_U146/ZN   (NAND2_X1)
 sa0   --   g_R395_U146/A2   (NAND2_X1)
 sa0   --   g_R395_U146/A1   (NAND2_X1)
 sa0   --   g_R395_U39/ZN   (INV_X1)
 sa1   --   g_R395_U39/A   (INV_X1)
 sa1   --   g_R395_U85/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_R395_U85/ZN   (AND2_X1)
 sa1   --   g_R395_U148/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_R395_U149/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5540/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_R395_U180/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5545/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3094/ZN   (NAND3_X1)
 sa0   --   g_U3094/A2   (NAND3_X1)
 sa0   --   g_U3094/A1   (NAND3_X1)
 sa0   --   g_U3094/A3   (NAND3_X1)
 sa0   --   g_U5577/ZN   (NAND2_X1)
 sa0   --   g_U5579/ZN   (NAND2_X1)
 sa0   --   g_U5578/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5578/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5582/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5581/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5580/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5454/ZN   (NAND2_X1)
 sa0   --   g_U5454/A2   (NAND2_X1)
 sa0   --   g_U5454/A1   (NAND2_X1)
 sa1   --   g_U3932/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3932/ZN   (AND2_X1)
 sa1   --   g_U3931/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5457/ZN   (NAND2_X1)
 sa0   --   g_U5457/A2   (NAND2_X1)
 sa0   --   g_U5457/A1   (NAND2_X1)
 sa1   --   g_U3934/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3934/ZN   (AND2_X1)
 sa1   --   g_U3933/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5460/ZN   (NAND2_X1)
 sa0   --   g_U5460/A2   (NAND2_X1)
 sa0   --   g_U5460/A1   (NAND2_X1)
 sa1   --   g_U3936/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3936/ZN   (AND2_X1)
 sa1   --   g_U3935/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5463/ZN   (NAND2_X1)
 sa0   --   g_U5463/A2   (NAND2_X1)
 sa0   --   g_U5463/A1   (NAND2_X1)
 sa1   --   g_U3938/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3938/ZN   (AND2_X1)
 sa1   --   g_U3937/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5466/ZN   (NAND2_X1)
 sa0   --   g_U5466/A2   (NAND2_X1)
 sa0   --   g_U5466/A1   (NAND2_X1)
 sa1   --   g_U3940/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3940/ZN   (AND2_X1)
 sa1   --   g_U3939/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5469/ZN   (NAND2_X1)
 sa0   --   g_U5469/A2   (NAND2_X1)
 sa0   --   g_U5469/A1   (NAND2_X1)
 sa1   --   g_U3942/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3942/ZN   (AND2_X1)
 sa1   --   g_U3941/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5472/ZN   (NAND2_X1)
 sa0   --   g_U5472/A2   (NAND2_X1)
 sa0   --   g_U5472/A1   (NAND2_X1)
 sa1   --   g_U3944/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3944/ZN   (AND2_X1)
 sa1   --   g_U3943/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5475/ZN   (NAND2_X1)
 sa0   --   g_U5475/A2   (NAND2_X1)
 sa0   --   g_U5475/A1   (NAND2_X1)
 sa1   --   g_U3946/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3946/ZN   (AND2_X1)
 sa1   --   g_U3945/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5478/ZN   (NAND2_X1)
 sa0   --   g_U5478/A2   (NAND2_X1)
 sa0   --   g_U5478/A1   (NAND2_X1)
 sa1   --   g_U3948/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3948/ZN   (AND2_X1)
 sa1   --   g_U3947/A2   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa0   DS   g_U3127/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U5486/ZN   (NAND2_X1)
 sa0   --   g_U5486/A1   (NAND2_X1)
 sa0   --   g_U5486/A2   (NAND2_X1)
 sa1   --   g_U3951/A2   (AND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=1, passing=96>
 sa1   DS   g_U3951/ZN   (AND3_X1)
 sa1   --   g_U3127/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
set_patterns -external ./stil/47_stil/1.stil
 Warning: Current external pattern set is now deleted. (M134)
 End parsing STIL file ./stil/47_stil/1.stil with 0 errors.
 End reading 234 patterns, CPU_time = 0.06 sec, Memory = 0MB
set_messages -log ./diagnosis_report/47_fail/1.diag
