###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Tue Apr 20 01:21:20 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/pt5-06-cts_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[21]/CK 
Endpoint:   My_DMA/rstart_reg_reg[21]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[21]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[21] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[21] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n323 |            |    1.773 | 0.185 |   0.185 | 
     | My_DMA/U274               |              | OAI22_X1 | 0.031 | My_DMA/n323 |       SPEF |    1.773 | 0.000 |   0.185 | 
     | My_DMA/U274               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n761 |            |    1.266 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[21] |              | DFF_X1   | 0.014 | My_DMA/n761 |       SPEF |    1.266 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/wstart_reg_reg[14]/CK 
Endpoint:   My_DMA/wstart_reg_reg[14]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[14]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[14] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[14] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n246 |            |    1.782 | 0.185 |   0.185 | 
     | My_DMA/U197               |              | OAI22_X1 | 0.031 | My_DMA/n246 |       SPEF |    1.782 | 0.000 |   0.185 | 
     | My_DMA/U197               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n690 |            |    1.272 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[14] |              | DFF_X1   | 0.014 | My_DMA/n690 |       SPEF |    1.272 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/rstart_reg_reg[6]/CK 
Endpoint:   My_DMA/rstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n308 |            |    1.802 | 0.185 |   0.185 | 
     | My_DMA/U259              |              | OAI22_X1 | 0.032 | My_DMA/n308 |       SPEF |    1.802 | 0.000 |   0.185 | 
     | My_DMA/U259              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n746 |            |    1.211 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[6] |              | DFF_X1   | 0.014 | My_DMA/n746 |       SPEF |    1.211 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/wstart_reg_reg[2]/CK 
Endpoint:   My_DMA/wstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n234 |            |    1.812 | 0.185 |   0.185 | 
     | My_DMA/U185              |              | OAI22_X1 | 0.032 | My_DMA/n234 |       SPEF |    1.812 | 0.000 |   0.185 | 
     | My_DMA/U185              | A1 ^ -> ZN v | OAI22_X1 | 0.013 | My_DMA/n678 |            |    1.181 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[2] |              | DFF_X1   | 0.013 | My_DMA/n678 |       SPEF |    1.181 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/rstart_reg_reg[8]/CK 
Endpoint:   My_DMA/rstart_reg_reg[8]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[8]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[8] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[8] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n310 |            |    1.784 | 0.185 |   0.185 | 
     | My_DMA/U261              |              | OAI22_X1 | 0.032 | My_DMA/n310 |       SPEF |    1.784 | 0.000 |   0.185 | 
     | My_DMA/U261              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n748 |            |    1.328 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[8] |              | DFF_X1   | 0.014 | My_DMA/n748 |       SPEF |    1.328 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/rstart_reg_reg[18]/CK 
Endpoint:   My_DMA/rstart_reg_reg[18]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[18]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[18] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[18] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n320 |            |    1.787 | 0.185 |   0.185 | 
     | My_DMA/U271               |              | OAI22_X1 | 0.032 | My_DMA/n320 |       SPEF |    1.787 | 0.000 |   0.185 | 
     | My_DMA/U271               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n758 |            |    1.319 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[18] |              | DFF_X1   | 0.014 | My_DMA/n758 |       SPEF |    1.319 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[6]/CK 
Endpoint:   My_DMA/wstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n238 |            |    1.799 | 0.185 |   0.185 | 
     | My_DMA/U189              |              | OAI22_X1 | 0.032 | My_DMA/n238 |       SPEF |    1.799 | 0.000 |   0.185 | 
     | My_DMA/U189              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n682 |            |    1.280 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[6] |              | DFF_X1   | 0.014 | My_DMA/n682 |       SPEF |    1.280 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstart_reg_reg[31]/CK 
Endpoint:   My_DMA/wstart_reg_reg[31]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[31]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[31] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[31] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n263 |            |    1.765 | 0.185 |   0.185 | 
     | My_DMA/U214               |              | OAI22_X1 | 0.031 | My_DMA/n263 |       SPEF |    1.765 | 0.000 |   0.185 | 
     | My_DMA/U214               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n707 |            |    1.448 | 0.033 |   0.218 | 
     | My_DMA/wstart_reg_reg[31] |              | DFF_X1   | 0.014 | My_DMA/n707 |       SPEF |    1.448 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[5]/CK 
Endpoint:   My_DMA/wstart_reg_reg[5]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[5]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[5] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[5] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n237 |            |    1.822 | 0.185 |   0.185 | 
     | My_DMA/U188              |              | OAI22_X1 | 0.032 | My_DMA/n237 |       SPEF |    1.822 | 0.000 |   0.185 | 
     | My_DMA/U188              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n681 |            |    1.283 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[5] |              | DFF_X1   | 0.014 | My_DMA/n681 |       SPEF |    1.283 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/wstart_reg_reg[19]/CK 
Endpoint:   My_DMA/wstart_reg_reg[19]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[19]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[19] | CK ^         |          | 0.000 | clk         |            | 6223.240 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[19] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n251 |            |    1.808 | 0.185 |   0.185 | 
     | My_DMA/U202               |              | OAI22_X1 | 0.032 | My_DMA/n251 |       SPEF |    1.808 | 0.000 |   0.185 | 
     | My_DMA/U202               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n695 |            |    1.309 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[19] |              | DFF_X1   | 0.014 | My_DMA/n695 |       SPEF |    1.309 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

