Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Aug 21 13:51:40 2018
| Host         : Tung-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.530        0.000                      0                26611        0.015        0.000                      0                26082       18.750        0.000                       0                 11560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.530        0.000                      0                26494        0.015        0.000                      0                25965       18.750        0.000                       0                 11560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              32.110        0.000                      0                  117        0.130        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.530ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.138ns  (logic 10.827ns (38.478%)  route 17.311ns (61.522%))
  Logic Levels:           33  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=8 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.837 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.666     2.960    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X42Y40         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478     3.438 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/Q
                         net (fo=5, routed)           0.645     4.083    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[3]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.298     4.381 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_334/O
                         net (fo=1, routed)           0.000     4.381    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_334_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.914 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     4.914    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_207_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.168 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          1.125     6.293    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00g/res1
    SLICE_X45Y37         LUT3 (Prop_lut3_I1_O)        0.367     6.660 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_490/O
                         net (fo=1, routed)           0.000     6.660    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_490_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.266 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.281     8.546    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01g/sel0[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.306     8.852 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_302/O
                         net (fo=3, routed)           0.475     9.327    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01g[3]
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.712 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_215_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.025 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.756    10.782    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_115_n_4
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.088 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_117/O
                         net (fo=1, routed)           0.604    11.691    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_117_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43/O
                         net (fo=3, routed)           0.990    12.805    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.150    12.955 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_241/O
                         net (fo=49, routed)          0.993    13.948    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/wire_02g[10]
    SLICE_X36Y37         LUT5 (Prop_lut5_I3_O)        0.326    14.274 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_379/O
                         net (fo=1, routed)           0.551    14.824    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/wire_10g[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_238/O
                         net (fo=1, routed)           0.000    14.948    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_238_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.498 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.498    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_122_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.769 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.694    16.463    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11g/res1
    SLICE_X39Y32         LUT5 (Prop_lut5_I1_O)        0.373    16.836 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_175/O
                         net (fo=6, routed)           0.628    17.464    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[3]
    SLICE_X40Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.588 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    17.588    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.138 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.138    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_37_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.409 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          1.162    19.571    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12g/res1
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.373    19.944 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_264/O
                         net (fo=6, routed)           0.885    20.829    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[7]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.953 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_254/O
                         net (fo=1, routed)           0.000    20.953    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/partials_reg[7][7]_0[3]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.354 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_135_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.625 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.833    22.458    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/CO[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.373    22.831 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_273/O
                         net (fo=1, routed)           0.450    23.281    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/wire_20g[0]
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.405 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_148/O
                         net (fo=1, routed)           0.000    23.405    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_148_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.918 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.918    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.172 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.702    24.874    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21g/res1
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.367    25.241 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_11/O
                         net (fo=6, routed)           0.711    25.952    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[1]
    SLICE_X47Y30         LUT2 (Prop_lut2_I0_O)        0.124    26.076 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.076    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_15_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.716 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[11]_INST_0_i_3/O[3]
                         net (fo=2, routed)           0.838    27.553    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[11]_INST_0_i_3_n_4
    SLICE_X46Y30         LUT6 (Prop_lut6_I3_O)        0.306    27.859 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    28.288    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_9_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.124    28.412 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_1/O
                         net (fo=8, routed)           1.009    29.421    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_1_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    29.545 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[8]_INST_0/O
                         net (fo=1, routed)           1.553    31.098    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.658    42.837    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.966    
                         clock uncertainty           -0.601    42.365    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    41.628    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.628    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                 10.530    

Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.100ns  (logic 10.827ns (38.530%)  route 17.273ns (61.470%))
  Logic Levels:           33  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=8 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.837 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.666     2.960    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X42Y40         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478     3.438 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/Q
                         net (fo=5, routed)           0.645     4.083    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[3]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.298     4.381 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_334/O
                         net (fo=1, routed)           0.000     4.381    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_334_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.914 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     4.914    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_207_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.168 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          1.125     6.293    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00g/res1
    SLICE_X45Y37         LUT3 (Prop_lut3_I1_O)        0.367     6.660 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_490/O
                         net (fo=1, routed)           0.000     6.660    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_490_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.266 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.281     8.546    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01g/sel0[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.306     8.852 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_302/O
                         net (fo=3, routed)           0.475     9.327    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01g[3]
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.712 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_215_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.025 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.756    10.782    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_115_n_4
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.088 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_117/O
                         net (fo=1, routed)           0.604    11.691    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_117_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43/O
                         net (fo=3, routed)           0.990    12.805    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.150    12.955 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_241/O
                         net (fo=49, routed)          0.993    13.948    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/wire_02g[10]
    SLICE_X36Y37         LUT5 (Prop_lut5_I3_O)        0.326    14.274 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_379/O
                         net (fo=1, routed)           0.551    14.824    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/wire_10g[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_238/O
                         net (fo=1, routed)           0.000    14.948    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_238_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.498 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.498    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_122_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.769 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.694    16.463    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11g/res1
    SLICE_X39Y32         LUT5 (Prop_lut5_I1_O)        0.373    16.836 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_175/O
                         net (fo=6, routed)           0.628    17.464    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[3]
    SLICE_X40Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.588 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    17.588    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.138 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.138    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_37_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.409 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          1.162    19.571    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12g/res1
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.373    19.944 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_264/O
                         net (fo=6, routed)           0.885    20.829    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[7]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.953 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_254/O
                         net (fo=1, routed)           0.000    20.953    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/partials_reg[7][7]_0[3]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.354 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_135_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.625 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.833    22.458    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/CO[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.373    22.831 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_273/O
                         net (fo=1, routed)           0.450    23.281    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/wire_20g[0]
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.405 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_148/O
                         net (fo=1, routed)           0.000    23.405    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_148_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.918 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.918    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.172 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.702    24.874    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21g/res1
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.367    25.241 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_11/O
                         net (fo=6, routed)           0.711    25.952    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[1]
    SLICE_X47Y30         LUT2 (Prop_lut2_I0_O)        0.124    26.076 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.076    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_15_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.716 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[11]_INST_0_i_3/O[3]
                         net (fo=2, routed)           0.838    27.553    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[11]_INST_0_i_3_n_4
    SLICE_X46Y30         LUT6 (Prop_lut6_I3_O)        0.306    27.859 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    28.288    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_9_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.124    28.412 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_1/O
                         net (fo=8, routed)           1.150    29.562    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_1_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    29.686 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0/O
                         net (fo=1, routed)           1.374    31.060    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[3]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.658    42.837    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.966    
                         clock uncertainty           -0.601    42.365    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    41.628    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.628    
                         arrival time                         -31.060    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             10.587ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.081ns  (logic 10.827ns (38.557%)  route 17.254ns (61.443%))
  Logic Levels:           33  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=8 LUT6=5)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.837 - 40.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.666     2.960    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X42Y40         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478     3.438 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][3]/Q
                         net (fo=5, routed)           0.645     4.083    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[3]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.298     4.381 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_334/O
                         net (fo=1, routed)           0.000     4.381    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_334_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.914 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     4.914    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_207_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.168 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/m_axis_tdata[15]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          1.125     6.293    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00g/res1
    SLICE_X45Y37         LUT3 (Prop_lut3_I1_O)        0.367     6.660 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_490/O
                         net (fo=1, routed)           0.000     6.660    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_490_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.266 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.281     8.546    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01g/sel0[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.306     8.852 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_302/O
                         net (fo=3, routed)           0.475     9.327    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01g[3]
    SLICE_X43Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.712 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.712    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_215_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.025 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.756    10.782    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_115_n_4
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.306    11.088 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_117/O
                         net (fo=1, routed)           0.604    11.691    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_117_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43/O
                         net (fo=3, routed)           0.990    12.805    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.150    12.955 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_241/O
                         net (fo=49, routed)          0.993    13.948    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/wire_02g[10]
    SLICE_X36Y37         LUT5 (Prop_lut5_I3_O)        0.326    14.274 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_379/O
                         net (fo=1, routed)           0.551    14.824    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/wire_10g[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_238/O
                         net (fo=1, routed)           0.000    14.948    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_238_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.498 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    15.498    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_122_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.769 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10g/qmults_unit/m_axis_tdata[15]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.694    16.463    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11g/res1
    SLICE_X39Y32         LUT5 (Prop_lut5_I1_O)        0.373    16.836 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_175/O
                         net (fo=6, routed)           0.628    17.464    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[3]
    SLICE_X40Y32         LUT4 (Prop_lut4_I0_O)        0.124    17.588 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    17.588    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.138 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.138    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_37_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.409 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12g/qmults_unit/m_axis_tdata[15]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          1.162    19.571    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12g/res1
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.373    19.944 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_264/O
                         net (fo=6, routed)           0.885    20.829    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[7]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.953 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_254/O
                         net (fo=1, routed)           0.000    20.953    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/partials_reg[7][7]_0[3]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.354 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_135_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.625 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.833    22.458    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/CO[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.373    22.831 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_273/O
                         net (fo=1, routed)           0.450    23.281    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/wire_20g[0]
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.405 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_148/O
                         net (fo=1, routed)           0.000    23.405    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_148_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.918 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.918    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_53_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.172 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.702    24.874    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21g/res1
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.367    25.241 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_11/O
                         net (fo=6, routed)           0.711    25.952    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[1]
    SLICE_X47Y30         LUT2 (Prop_lut2_I0_O)        0.124    26.076 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.076    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[11]_INST_0_i_15_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.716 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[11]_INST_0_i_3/O[3]
                         net (fo=2, routed)           0.838    27.553    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[11]_INST_0_i_3_n_4
    SLICE_X46Y30         LUT6 (Prop_lut6_I3_O)        0.306    27.859 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    28.288    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_9_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.124    28.412 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_1/O
                         net (fo=8, routed)           1.243    29.655    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_1_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    29.779 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[10]_INST_0/O
                         net (fo=1, routed)           1.261    31.041    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[2]
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.658    42.837    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.966    
                         clock uncertainty           -0.601    42.365    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.628    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.628    
                         arrival time                         -31.041    
  -------------------------------------------------------------------
                         slack                                 10.587    

Slack (MET) :             10.641ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.033ns  (logic 10.883ns (38.823%)  route 17.150ns (61.177%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT3=2 LUT4=3 LUT5=8 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.684    25.611    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.984 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.823    26.807    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[3]
    SLICE_X77Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.931 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    26.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X77Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.481 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16_n_0
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.752 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_3/CO[0]
                         net (fo=18, routed)          0.902    28.654    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22b/res1
    SLICE_X75Y43         LUT5 (Prop_lut5_I1_O)        0.373    29.027 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.894    29.921    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4_n_0
    SLICE_X74Y39         LUT6 (Prop_lut6_I3_O)        0.124    30.045 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[6]_INST_0/O
                         net (fo=1, routed)           1.009    31.054    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[7]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -31.054    
  -------------------------------------------------------------------
                         slack                                 10.641    

Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.987ns  (logic 10.883ns (38.886%)  route 17.104ns (61.114%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT3=2 LUT4=3 LUT5=8 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.684    25.611    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.984 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.823    26.807    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[3]
    SLICE_X77Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.931 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    26.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X77Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.481 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16_n_0
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.752 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_3/CO[0]
                         net (fo=18, routed)          0.902    28.654    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22b/res1
    SLICE_X75Y43         LUT5 (Prop_lut5_I1_O)        0.373    29.027 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.771    29.798    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4_n_0
    SLICE_X73Y40         LUT6 (Prop_lut6_I3_O)        0.124    29.922 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0/O
                         net (fo=1, routed)           1.086    31.008    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[8]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -31.008    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.724ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.949ns  (logic 10.759ns (38.495%)  route 17.190ns (61.505%))
  Logic Levels:           33  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=8 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.545    25.472    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.845 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_11/O
                         net (fo=6, routed)           0.523    26.368    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[1]
    SLICE_X75Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.492 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.492    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_15_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.132 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[3]_INST_0_i_3/O[3]
                         net (fo=2, routed)           0.823    27.955    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[3]_INST_0_i_3_n_4
    SLICE_X73Y40         LUT6 (Prop_lut6_I3_O)        0.306    28.261 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.404    28.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_9_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.789 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.025    29.814    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_1_n_0
    SLICE_X74Y39         LUT6 (Prop_lut6_I0_O)        0.124    29.938 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           1.032    30.970    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[2]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -30.970    
  -------------------------------------------------------------------
                         slack                                 10.724    

Slack (MET) :             10.736ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.937ns  (logic 10.759ns (38.512%)  route 17.178ns (61.488%))
  Logic Levels:           33  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=8 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.545    25.472    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.845 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_11/O
                         net (fo=6, routed)           0.523    26.368    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[1]
    SLICE_X75Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.492 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.492    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_15_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.132 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[3]_INST_0_i_3/O[3]
                         net (fo=2, routed)           0.823    27.955    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[3]_INST_0_i_3_n_4
    SLICE_X73Y40         LUT6 (Prop_lut6_I3_O)        0.306    28.261 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.404    28.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_9_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.789 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.018    29.807    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_1_n_0
    SLICE_X74Y39         LUT6 (Prop_lut6_I0_O)        0.124    29.931 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           1.027    30.958    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -30.958    
  -------------------------------------------------------------------
                         slack                                 10.736    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.936ns  (logic 10.883ns (38.957%)  route 17.053ns (61.043%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT3=2 LUT4=3 LUT5=8 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.684    25.611    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.984 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.823    26.807    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[3]
    SLICE_X77Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.931 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    26.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X77Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.481 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16_n_0
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.752 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_3/CO[0]
                         net (fo=18, routed)          0.897    28.649    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22b/res1
    SLICE_X77Y40         LUT5 (Prop_lut5_I1_O)        0.373    29.022 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.808    29.830    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[4]_INST_0_i_1_n_0
    SLICE_X73Y40         LUT6 (Prop_lut6_I5_O)        0.124    29.954 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[4]_INST_0/O
                         net (fo=1, routed)           1.002    30.957    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -30.957    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.931ns  (logic 10.883ns (38.964%)  route 17.048ns (61.036%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT3=2 LUT4=3 LUT5=8 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.684    25.611    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.984 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.823    26.807    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[3]
    SLICE_X77Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.931 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    26.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X77Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.481 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16_n_0
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.752 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_3/CO[0]
                         net (fo=18, routed)          0.902    28.654    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22b/res1
    SLICE_X75Y43         LUT5 (Prop_lut5_I1_O)        0.373    29.027 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.742    29.769    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4_n_0
    SLICE_X73Y39         LUT6 (Prop_lut6_I3_O)        0.124    29.893 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[0]_INST_0/O
                         net (fo=1, routed)           1.059    30.952    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[1]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -30.952    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.749ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.924ns  (logic 10.883ns (38.973%)  route 17.041ns (61.027%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT3=2 LUT4=3 LUT5=8 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 42.768 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.727     3.021    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/s_axis_aclk
    SLICE_X54Y42         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     3.499 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/partials_reg[7][1]/Q
                         net (fo=5, routed)           0.814     4.313    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[1]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.296     4.609 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335/O
                         net (fo=1, routed)           0.000     4.609    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_335_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.141 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_207_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.412 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00b/qmults_unit/m_axis_tdata[7]_INST_0_i_111/CO[0]
                         net (fo=46, routed)          0.994     6.407    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_00b/res1
    SLICE_X57Y44         LUT3 (Prop_lut3_I1_O)        0.373     6.780 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_489_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.420 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_429/O[3]
                         net (fo=4, routed)           1.147     8.566    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_01b/sel0[3]
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.306     8.872 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_302/O
                         net (fo=3, routed)           0.692     9.565    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01b[3]
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.950 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000     9.950    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_215_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.263 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115/O[3]
                         net (fo=5, routed)           0.817    11.080    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[7]_INST_0_i_115_n_4
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.838    12.223    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_117_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.347 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43/O
                         net (fo=3, routed)           0.897    13.245    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_43_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.150    13.395 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_241/O
                         net (fo=49, routed)          1.045    14.440    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_02b[10]
    SLICE_X63Y41         LUT5 (Prop_lut5_I3_O)        0.332    14.772 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_380/O
                         net (fo=1, routed)           0.762    15.533    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/wire_10b[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.657 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239/O
                         net (fo=1, routed)           0.000    15.657    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_239_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.189 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122/CO[3]
                         net (fo=1, routed)           0.000    16.189    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_122_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.460 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_10b/qmults_unit/m_axis_tdata[7]_INST_0_i_45/CO[0]
                         net (fo=11, routed)          0.822    17.283    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_11b/res1
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.373    17.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_177/O
                         net (fo=6, routed)           0.962    18.617    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11b[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.741 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    18.741    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/partials_reg[7][7]_0[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.273 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_37_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.544 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_12b/qmults_unit/m_axis_tdata[7]_INST_0_i_11/CO[0]
                         net (fo=13, routed)          0.995    20.540    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_12b/res1
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.373    20.913 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_267/O
                         net (fo=6, routed)           0.782    21.695    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12b[4]
    SLICE_X67Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.819 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_255/O
                         net (fo=1, routed)           0.000    21.819    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/partials_reg[7][7]_0[2]
    SLICE_X67Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.217    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_135_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.488 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_49/CO[0]
                         net (fo=50, routed)          0.779    23.267    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/CO[0]
    SLICE_X73Y42         LUT5 (Prop_lut5_I3_O)        0.373    23.640 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_268/O
                         net (fo=1, routed)           0.491    24.131    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/wire_20b[6]
    SLICE_X72Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.255 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    24.255    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_145_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.656 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.656    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_53_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.927 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20b/qmults_unit/m_axis_tdata[7]_INST_0_i_15/CO[0]
                         net (fo=11, routed)          0.684    25.611    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21b/res1
    SLICE_X71Y40         LUT5 (Prop_lut5_I1_O)        0.373    25.984 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[3]_INST_0_i_9/O
                         net (fo=6, routed)           0.823    26.807    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21b[3]
    SLICE_X77Y41         LUT4 (Prop_lut4_I0_O)        0.124    26.931 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    26.931    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X77Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.481 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_16_n_0
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.752 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22b/qmults_unit/m_axis_tdata[7]_INST_0_i_3/CO[0]
                         net (fo=18, routed)          0.902    28.654    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22b/res1
    SLICE_X75Y43         LUT5 (Prop_lut5_I1_O)        0.373    29.027 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.764    29.791    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[7]_INST_0_i_4_n_0
    SLICE_X72Y41         LUT6 (Prop_lut6_I3_O)        0.124    29.915 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[5]_INST_0/O
                         net (fo=1, routed)           1.031    30.945    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.589    42.768    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.264    43.032    
                         clock uncertainty           -0.601    42.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    41.694    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.694    
                         arrival time                         -30.945    
  -------------------------------------------------------------------
                         slack                                 10.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.195%)  route 0.210ns (59.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.544     0.880    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X53Y69         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[8]/Q
                         net (fo=2, routed)           0.210     1.230    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_hsize_reg[15][8]
    SLICE_X49Y70         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.813     1.179    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[8]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.071     1.215    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.174%)  route 0.159ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.551     0.887    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y57         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[31]/Q
                         net (fo=1, routed)           0.159     1.194    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[31]
    SLICE_X48Y57         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.823     1.189    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X48Y57         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.023     1.177    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.202%)  route 0.210ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.551     0.887    design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[5]/Q
                         net (fo=7, routed)           0.210     1.237    design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[1]
    SLICE_X53Y85         FDRE                                         r  design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.815     1.181    design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X53Y85         FDRE                                         r  design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_d1_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/hdmi_display/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[638][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_10/r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.622%)  route 0.188ns (53.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.578     0.914    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/s_axis_aclk
    SLICE_X58Y51         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[638][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_1/hr_reg[638][7]/Q
                         net (fo=1, routed)           0.188     1.265    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_10/D[7]
    SLICE_X57Y48         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_10/r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.853     1.219    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_10/s_axis_aclk
    SLICE_X57Y48         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_10/r_reg[7]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.055     1.244    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_10/r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_2/hr_reg[638][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_20/r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.197%)  route 0.191ns (53.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.550     0.885    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_2/s_axis_aclk
    SLICE_X46Y23         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_2/hr_reg[638][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/row_2/hr_reg[638][16]/Q
                         net (fo=1, routed)           0.191     1.240    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_20/D[16]
    SLICE_X52Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_20/r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.809     1.175    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_20/s_axis_aclk
    SLICE_X52Y24         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_20/r_reg[16]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/lb_unit/r_20/r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.607     0.943    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X91Y52         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]/Q
                         net (fo=1, routed)           0.106     1.190    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_dre2ibtt_tdata[13]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.919     1.285    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.284     1.001    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     1.156    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.607     0.943    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X91Y50         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/Q
                         net (fo=1, routed)           0.107     1.190    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_dre2ibtt_tdata[29]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.919     1.285    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.284     1.001    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     1.156    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.607     0.943    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X91Y50         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]/Q
                         net (fo=1, routed)           0.107     1.190    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_dre2ibtt_tdata[31]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.919     1.285    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.284     1.001    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     1.156    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsab5rnimapseig5rizv5csh2kgnpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsafvbqb4hfcp2rcbx2kgnpyui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.555%)  route 0.225ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.559     0.895    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsaaarmk
    SLICE_X48Y11         FDRE                                         r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsab5rnimapseig5rizv5csh2kgnpyui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsab5rnimapseig5rizv5csh2kgnpyui/Q
                         net (fo=1, routed)           0.225     1.260    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsib5rnimapseig5rizv5csa[0]
    SLICE_X52Y9          FDRE                                         r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsafvbqb4hfcp2rcbx2kgnpyui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.824     1.190    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsaaarmk
    SLICE_X52Y9          FDRE                                         r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsafvbqb4hfcp2rcbx2kgnpyui/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsafvbqb4hfcp2rcbx2kgnpyui
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsfb5rnimapseig5rizv5csh2kgo5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsffvbqb4hfcp2rcbx2kgo5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.532%)  route 0.207ns (59.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.892    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsaaarmk
    SLICE_X48Y15         FDRE                                         r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsfb5rnimapseig5rizv5csh2kgo5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsfb5rnimapseig5rizv5csh2kgo5yui/Q
                         net (fo=1, routed)           0.207     1.240    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsib5rnimapseig5rizv5csa[3]
    SLICE_X52Y15         FDRE                                         r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsffvbqb4hfcp2rcbx2kgo5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.819     1.185    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsaaarmk
    SLICE_X52Y15         FDRE                                         r  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsffvbqb4hfcp2rcbx2kgo5yui/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.055     1.205    design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsicujyz4pht12thptzy25rbueogvirct/obsffvbqb4hfcp2rcbx2kgo5yui
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y16  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y16  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y9   design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y9   design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y14  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y14  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y8   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y8   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y10  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y10  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y12  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205gc/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y12  design_1_i/hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205gc/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X26Y46  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X26Y46  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X32Y54  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.110ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.580ns (8.520%)  route 6.227ns (91.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 42.750 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         3.669     9.795    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y44         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.571    42.750    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y44         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.865    
                         clock uncertainty           -0.601    42.264    
    SLICE_X28Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    41.905    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.905    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 32.110    

Slack (MET) :             32.110ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.580ns (8.520%)  route 6.227ns (91.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 42.750 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         3.669     9.795    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y44         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.571    42.750    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y44         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.865    
                         clock uncertainty           -0.601    42.264    
    SLICE_X28Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    41.905    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.905    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 32.110    

Slack (MET) :             32.110ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.580ns (8.520%)  route 6.227ns (91.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 42.750 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         3.669     9.795    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y44         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.571    42.750    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y44         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    42.865    
                         clock uncertainty           -0.601    42.264    
    SLICE_X28Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    41.905    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.905    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 32.110    

Slack (MET) :             32.110ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.580ns (8.520%)  route 6.227ns (91.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 42.750 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         3.669     9.795    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y44         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.571    42.750    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y44         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    42.865    
                         clock uncertainty           -0.601    42.264    
    SLICE_X28Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    41.905    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.905    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 32.110    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.929     8.055    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y56         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.480    42.659    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y56         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X35Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    41.928    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.928    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.929     8.055    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y56         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.480    42.659    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y56         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X35Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    41.928    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.928    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.929     8.055    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y56         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.480    42.659    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y56         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X35Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    41.928    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.928    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 42.659 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.929     8.055    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y56         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.480    42.659    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y56         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.229    42.888    
                         clock uncertainty           -0.601    42.287    
    SLICE_X35Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    41.928    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.928    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.580ns (11.925%)  route 4.284ns (88.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 42.655 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.726     7.852    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X47Y59         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.476    42.655    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y59         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229    42.884    
                         clock uncertainty           -0.601    42.283    
    SLICE_X47Y59         FDPE (Recov_fdpe_C_PRE)     -0.359    41.924    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.924    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.580ns (11.925%)  route 4.284ns (88.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 42.655 - 40.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.694     2.988    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.558     6.002    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.126 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.726     7.852    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X47Y59         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.476    42.655    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y59         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229    42.884    
                         clock uncertainty           -0.601    42.283    
    SLICE_X47Y59         FDPE (Recov_fdpe_C_PRE)     -0.359    41.924    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.924    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 34.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y48         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDPE (Remov_fdpe_C_PRE)     -0.071     1.095    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.893    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y50         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.229    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y48         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    





