# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/cal" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../project_1.ip_user_files/ipstatic" --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_1.gen/sources_1/ip/sync_fifo/sim/sync_fifo.v" \
"../../../../project_1.srcs/sources_1/imports/src/frame_generator.v" \
"../../../../project_1.srcs/sources_1/new/frame_synchronizer_pipeline.v" \

sv xil_defaultlib  --include "../../../../project_1.gen/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/cal" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../project_1.ip_user_files/ipstatic" --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/new/frame_synchronizer_top.v" \
"../../../../project_1.srcs/sim_1/imports/sim/tb_frame_end2end.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
