C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/4_16_Decoder.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/4_16_Decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder_4_16

Top level modules:
	decoder_4_16

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/register_file.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/register_file.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/register_testbench.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/register_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module register_testbench

Top level modules:
	register_testbench

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/clock.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/clock.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module clock
-- Compiling module clock_test

Top level modules:
	clock_test

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/register.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module register_16bit

Top level modules:
	register_16bit

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/4_16_MUX_16_wide_bus.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/4_16_MUX_16_wide_bus.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX_4_to_16_16width

Top level modules:
	MUX_4_to_16_16width

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/d_latch_testbench.v {1 {vlog -work work -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/d_latch_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module d_latch_testbench

Top level modules:
	d_latch_testbench

} {} {}} C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/D_flip_flop.v {1 {vlog -work PT1 -stats=none C:/Users/aryan/Desktop/verilog_stuff/PT1_CPU/D_flip_flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module d_latch
-- Compiling module d_flip_flop
-- Compiling module d_flip_flop_testbench

Top level modules:
	d_flip_flop_testbench

} {} {}}
