{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7409, "design__instance__area": 109887, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 168, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 8, "power__internal__total": 0.009211943484842777, "power__switching__total": 0.0049538929015398026, "power__leakage__total": 1.8083568420479423e-06, "power__total": 0.014167645014822483, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.332624, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.332624, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.578682, "timing__setup__ws__corner:nom_tt_025C_5v00": 51.016273, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.578682, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 21, "design__max_fanout_violation__count": 168, "design__max_cap_violation__count": 12, "clock__skew__worst_hold": 0.610548, "clock__skew__worst_setup": 0.210169, "timing__hold__ws": 0.258849, "timing__setup__ws": 43.328365, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.258849, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.852573, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 553.33 571.25", "design__core__bbox": "6.72 15.68 546.56 552.72", "design__io": 77, "design__die__area": 316090, "design__core__area": 289916, "design__instance__count__stdcell": 7409, "design__instance__area__stdcell": 109887, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.379032, "design__instance__utilization__stdcell": 0.379032, "floorplan__design__io": 75, "design__io__hpwl": 27377644, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 34635.4, "design__instance__displacement__mean": 4.6745, "design__instance__displacement__max": 70, "route__wirelength__estimated": 144152, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3477, "route__net__special": 2, "route__drc_errors__iter:1": 1709, "route__wirelength__iter:1": 178701, "route__drc_errors__iter:2": 235, "route__wirelength__iter:2": 176994, "route__drc_errors__iter:3": 177, "route__wirelength__iter:3": 176443, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 176374, "route__drc_errors": 0, "route__wirelength": 176374, "route__vias": 26289, "route__vias__singlecut": 26289, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 19, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 168, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.594729, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.594729, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.300583, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.643143, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.300583, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.245155, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 168, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.21524, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.21524, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.260961, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.266453, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.260961, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 168, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 5, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.325055, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.325055, "timing__hold__ws__corner:min_tt_025C_5v00": 0.575368, "timing__setup__ws__corner:min_tt_025C_5v00": 51.165581, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.575368, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 19, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 168, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.581686, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.581686, "timing__hold__ws__corner:min_ss_125C_4v50": 1.294868, "timing__setup__ws__corner:min_ss_125C_4v50": 43.90683, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.294868, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.573952, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 168, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.210169, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.210169, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.258849, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.363361, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.258849, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 168, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.341786, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.341786, "timing__hold__ws__corner:max_tt_025C_5v00": 0.582697, "timing__setup__ws__corner:max_tt_025C_5v00": 50.837402, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.582697, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 21, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 168, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.610548, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.610548, "timing__hold__ws__corner:max_ss_125C_4v50": 1.307514, "timing__setup__ws__corner:max_ss_125C_4v50": 43.328365, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.307514, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.852573, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 168, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.221368, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.221368, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.263525, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.150356, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.263525, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99826, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000202191, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00174465, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00150776, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00020086, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00150776, "ir__voltage__worst": 5, "ir__drop__avg": 0.000202, "ir__drop__worst": 0.00174, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}