{
	"route__net": 5883,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 2893,
	"route__wirelength__iter:1": 185704,
	"route__drc_errors__iter:2": 1555,
	"route__wirelength__iter:2": 184138,
	"route__drc_errors__iter:3": 1241,
	"route__wirelength__iter:3": 184166,
	"route__drc_errors__iter:4": 88,
	"route__wirelength__iter:4": 183848,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 183835,
	"route__drc_errors": 0,
	"route__wirelength": 183835,
	"route__vias": 46537,
	"route__vias__singlecut": 46537,
	"route__vias__multicut": 0,
	"design__io": 104,
	"design__die__area": 158511,
	"design__core__area": 145214,
	"design__instance__count": 11224,
	"design__instance__area": 61387.6,
	"design__instance__count__stdcell": 11224,
	"design__instance__area__stdcell": 61387.6,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.422738,
	"design__instance__utilization__stdcell": 0.422738,
	"design__instance__count__class:fill_cell": 280,
	"design__instance__count__class:tap_cell": 2059,
	"design__instance__count__class:antenna_cell": 3321,
	"design__instance__count__class:clock_buffer": 37,
	"design__instance__count__class:timing_repair_buffer": 829,
	"design__instance__count__class:inverter": 415,
	"design__instance__count__class:clock_inverter": 27,
	"design__instance__count__class:timing_repair_inverter": 1,
	"design__instance__count__class:sequential_cell": 314,
	"design__instance__count__class:multi_input_combinational_cell": 4221,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}