{"vcs1":{"timestamp_begin":1698783687.976515285, "rt":0.32, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1698783688.352150078, "rt":0.27, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1698783688.655235399, "rt":0.33, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698783687.640741708}
{"VCS_COMP_START_TIME": 1698783687.640741708}
{"VCS_COMP_END_TIME": 1698783689.047061907}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 338744}}
{"stitch_vcselab": {"peak_mem": 222552}}
